
tflite_validate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000102b4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00046d64  08010478  08010478  00020478  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080571dc  080571dc  00070220  2**0
                  CONTENTS
  4 .ARM          00000008  080571dc  080571dc  000671dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080571e4  080571e4  00070220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080571e4  080571e4  000671e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080571e8  080571e8  000671e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  080571ec  00070000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a9c  20000220  0805740c  00070220  2**4
                  ALLOC
 10 ._user_heap_stack 00001804  20001cbc  0805740c  00071cbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00070220  2**0
                  CONTENTS, READONLY
 12 .debug_info   00375a98  00000000  00000000  00070250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0001a24f  00000000  00000000  003e5ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002360  00000000  00000000  003fff38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 0000c858  00000000  00000000  00402298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000416b1  00000000  00000000  0040eaf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0006600b  00000000  00000000  004501a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001e77ff  00000000  00000000  004b61ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0069d9ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086b0  00000000  00000000  0069d9fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0005aa9a  00000000  00000000  006a60ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000220 	.word	0x20000220
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0801045c 	.word	0x0801045c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000224 	.word	0x20000224
 80001fc:	0801045c 	.word	0x0801045c

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_frsub>:
 8000c98:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c9c:	e002      	b.n	8000ca4 <__addsf3>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_fsub>:
 8000ca0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ca4 <__addsf3>:
 8000ca4:	0042      	lsls	r2, r0, #1
 8000ca6:	bf1f      	itttt	ne
 8000ca8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cac:	ea92 0f03 	teqne	r2, r3
 8000cb0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cb4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb8:	d06a      	beq.n	8000d90 <__addsf3+0xec>
 8000cba:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cbe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cc2:	bfc1      	itttt	gt
 8000cc4:	18d2      	addgt	r2, r2, r3
 8000cc6:	4041      	eorgt	r1, r0
 8000cc8:	4048      	eorgt	r0, r1
 8000cca:	4041      	eorgt	r1, r0
 8000ccc:	bfb8      	it	lt
 8000cce:	425b      	neglt	r3, r3
 8000cd0:	2b19      	cmp	r3, #25
 8000cd2:	bf88      	it	hi
 8000cd4:	4770      	bxhi	lr
 8000cd6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cde:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ce2:	bf18      	it	ne
 8000ce4:	4240      	negne	r0, r0
 8000ce6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cea:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cee:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cf2:	bf18      	it	ne
 8000cf4:	4249      	negne	r1, r1
 8000cf6:	ea92 0f03 	teq	r2, r3
 8000cfa:	d03f      	beq.n	8000d7c <__addsf3+0xd8>
 8000cfc:	f1a2 0201 	sub.w	r2, r2, #1
 8000d00:	fa41 fc03 	asr.w	ip, r1, r3
 8000d04:	eb10 000c 	adds.w	r0, r0, ip
 8000d08:	f1c3 0320 	rsb	r3, r3, #32
 8000d0c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d10:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__addsf3+0x78>
 8000d16:	4249      	negs	r1, r1
 8000d18:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d1c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d20:	d313      	bcc.n	8000d4a <__addsf3+0xa6>
 8000d22:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d26:	d306      	bcc.n	8000d36 <__addsf3+0x92>
 8000d28:	0840      	lsrs	r0, r0, #1
 8000d2a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d2e:	f102 0201 	add.w	r2, r2, #1
 8000d32:	2afe      	cmp	r2, #254	; 0xfe
 8000d34:	d251      	bcs.n	8000dda <__addsf3+0x136>
 8000d36:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d3e:	bf08      	it	eq
 8000d40:	f020 0001 	biceq.w	r0, r0, #1
 8000d44:	ea40 0003 	orr.w	r0, r0, r3
 8000d48:	4770      	bx	lr
 8000d4a:	0049      	lsls	r1, r1, #1
 8000d4c:	eb40 0000 	adc.w	r0, r0, r0
 8000d50:	3a01      	subs	r2, #1
 8000d52:	bf28      	it	cs
 8000d54:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d58:	d2ed      	bcs.n	8000d36 <__addsf3+0x92>
 8000d5a:	fab0 fc80 	clz	ip, r0
 8000d5e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d62:	ebb2 020c 	subs.w	r2, r2, ip
 8000d66:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d6a:	bfaa      	itet	ge
 8000d6c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d70:	4252      	neglt	r2, r2
 8000d72:	4318      	orrge	r0, r3
 8000d74:	bfbc      	itt	lt
 8000d76:	40d0      	lsrlt	r0, r2
 8000d78:	4318      	orrlt	r0, r3
 8000d7a:	4770      	bx	lr
 8000d7c:	f092 0f00 	teq	r2, #0
 8000d80:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d84:	bf06      	itte	eq
 8000d86:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d8a:	3201      	addeq	r2, #1
 8000d8c:	3b01      	subne	r3, #1
 8000d8e:	e7b5      	b.n	8000cfc <__addsf3+0x58>
 8000d90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	bf18      	it	ne
 8000d9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d9e:	d021      	beq.n	8000de4 <__addsf3+0x140>
 8000da0:	ea92 0f03 	teq	r2, r3
 8000da4:	d004      	beq.n	8000db0 <__addsf3+0x10c>
 8000da6:	f092 0f00 	teq	r2, #0
 8000daa:	bf08      	it	eq
 8000dac:	4608      	moveq	r0, r1
 8000dae:	4770      	bx	lr
 8000db0:	ea90 0f01 	teq	r0, r1
 8000db4:	bf1c      	itt	ne
 8000db6:	2000      	movne	r0, #0
 8000db8:	4770      	bxne	lr
 8000dba:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dbe:	d104      	bne.n	8000dca <__addsf3+0x126>
 8000dc0:	0040      	lsls	r0, r0, #1
 8000dc2:	bf28      	it	cs
 8000dc4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dc8:	4770      	bx	lr
 8000dca:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dce:	bf3c      	itt	cc
 8000dd0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000dd4:	4770      	bxcc	lr
 8000dd6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dda:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dde:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de2:	4770      	bx	lr
 8000de4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000de8:	bf16      	itet	ne
 8000dea:	4608      	movne	r0, r1
 8000dec:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000df0:	4601      	movne	r1, r0
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	bf06      	itte	eq
 8000df6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dfa:	ea90 0f01 	teqeq	r0, r1
 8000dfe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e02:	4770      	bx	lr

08000e04 <__aeabi_ui2f>:
 8000e04:	f04f 0300 	mov.w	r3, #0
 8000e08:	e004      	b.n	8000e14 <__aeabi_i2f+0x8>
 8000e0a:	bf00      	nop

08000e0c <__aeabi_i2f>:
 8000e0c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e10:	bf48      	it	mi
 8000e12:	4240      	negmi	r0, r0
 8000e14:	ea5f 0c00 	movs.w	ip, r0
 8000e18:	bf08      	it	eq
 8000e1a:	4770      	bxeq	lr
 8000e1c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e20:	4601      	mov	r1, r0
 8000e22:	f04f 0000 	mov.w	r0, #0
 8000e26:	e01c      	b.n	8000e62 <__aeabi_l2f+0x2a>

08000e28 <__aeabi_ul2f>:
 8000e28:	ea50 0201 	orrs.w	r2, r0, r1
 8000e2c:	bf08      	it	eq
 8000e2e:	4770      	bxeq	lr
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	e00a      	b.n	8000e4c <__aeabi_l2f+0x14>
 8000e36:	bf00      	nop

08000e38 <__aeabi_l2f>:
 8000e38:	ea50 0201 	orrs.w	r2, r0, r1
 8000e3c:	bf08      	it	eq
 8000e3e:	4770      	bxeq	lr
 8000e40:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e44:	d502      	bpl.n	8000e4c <__aeabi_l2f+0x14>
 8000e46:	4240      	negs	r0, r0
 8000e48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e4c:	ea5f 0c01 	movs.w	ip, r1
 8000e50:	bf02      	ittt	eq
 8000e52:	4684      	moveq	ip, r0
 8000e54:	4601      	moveq	r1, r0
 8000e56:	2000      	moveq	r0, #0
 8000e58:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e5c:	bf08      	it	eq
 8000e5e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e62:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e66:	fabc f28c 	clz	r2, ip
 8000e6a:	3a08      	subs	r2, #8
 8000e6c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e70:	db10      	blt.n	8000e94 <__aeabi_l2f+0x5c>
 8000e72:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e76:	4463      	add	r3, ip
 8000e78:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7c:	f1c2 0220 	rsb	r2, r2, #32
 8000e80:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e84:	fa20 f202 	lsr.w	r2, r0, r2
 8000e88:	eb43 0002 	adc.w	r0, r3, r2
 8000e8c:	bf08      	it	eq
 8000e8e:	f020 0001 	biceq.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	f102 0220 	add.w	r2, r2, #32
 8000e98:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ea0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ea4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ea8:	eb43 0002 	adc.w	r0, r3, r2
 8000eac:	bf08      	it	eq
 8000eae:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eb2:	4770      	bx	lr

08000eb4 <__aeabi_uldivmod>:
 8000eb4:	b953      	cbnz	r3, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb6:	b94a      	cbnz	r2, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb8:	2900      	cmp	r1, #0
 8000eba:	bf08      	it	eq
 8000ebc:	2800      	cmpeq	r0, #0
 8000ebe:	bf1c      	itt	ne
 8000ec0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ec4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ec8:	f000 b9aa 	b.w	8001220 <__aeabi_idiv0>
 8000ecc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ed0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ed4:	f000 f83c 	bl	8000f50 <__udivmoddi4>
 8000ed8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000edc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee0:	b004      	add	sp, #16
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_d2lz>:
 8000ee4:	b538      	push	{r3, r4, r5, lr}
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2300      	movs	r3, #0
 8000eea:	4604      	mov	r4, r0
 8000eec:	460d      	mov	r5, r1
 8000eee:	f7ff fe1d 	bl	8000b2c <__aeabi_dcmplt>
 8000ef2:	b928      	cbnz	r0, 8000f00 <__aeabi_d2lz+0x1c>
 8000ef4:	4620      	mov	r0, r4
 8000ef6:	4629      	mov	r1, r5
 8000ef8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000efc:	f000 b80a 	b.w	8000f14 <__aeabi_d2ulz>
 8000f00:	4620      	mov	r0, r4
 8000f02:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000f06:	f000 f805 	bl	8000f14 <__aeabi_d2ulz>
 8000f0a:	4240      	negs	r0, r0
 8000f0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f10:	bd38      	pop	{r3, r4, r5, pc}
 8000f12:	bf00      	nop

08000f14 <__aeabi_d2ulz>:
 8000f14:	b5d0      	push	{r4, r6, r7, lr}
 8000f16:	4b0c      	ldr	r3, [pc, #48]	; (8000f48 <__aeabi_d2ulz+0x34>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	4606      	mov	r6, r0
 8000f1c:	460f      	mov	r7, r1
 8000f1e:	f7ff fb93 	bl	8000648 <__aeabi_dmul>
 8000f22:	f000 f97f 	bl	8001224 <__aeabi_d2uiz>
 8000f26:	4604      	mov	r4, r0
 8000f28:	f7ff fb14 	bl	8000554 <__aeabi_ui2d>
 8000f2c:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <__aeabi_d2ulz+0x38>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f7ff fb8a 	bl	8000648 <__aeabi_dmul>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	4630      	mov	r0, r6
 8000f3a:	4639      	mov	r1, r7
 8000f3c:	f7ff f9cc 	bl	80002d8 <__aeabi_dsub>
 8000f40:	f000 f970 	bl	8001224 <__aeabi_d2uiz>
 8000f44:	4621      	mov	r1, r4
 8000f46:	bdd0      	pop	{r4, r6, r7, pc}
 8000f48:	3df00000 	.word	0x3df00000
 8000f4c:	41f00000 	.word	0x41f00000

08000f50 <__udivmoddi4>:
 8000f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f54:	9d08      	ldr	r5, [sp, #32]
 8000f56:	4604      	mov	r4, r0
 8000f58:	468e      	mov	lr, r1
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d14d      	bne.n	8000ffa <__udivmoddi4+0xaa>
 8000f5e:	428a      	cmp	r2, r1
 8000f60:	4694      	mov	ip, r2
 8000f62:	d969      	bls.n	8001038 <__udivmoddi4+0xe8>
 8000f64:	fab2 f282 	clz	r2, r2
 8000f68:	b152      	cbz	r2, 8000f80 <__udivmoddi4+0x30>
 8000f6a:	fa01 f302 	lsl.w	r3, r1, r2
 8000f6e:	f1c2 0120 	rsb	r1, r2, #32
 8000f72:	fa20 f101 	lsr.w	r1, r0, r1
 8000f76:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f7a:	ea41 0e03 	orr.w	lr, r1, r3
 8000f7e:	4094      	lsls	r4, r2
 8000f80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f84:	0c21      	lsrs	r1, r4, #16
 8000f86:	fbbe f6f8 	udiv	r6, lr, r8
 8000f8a:	fa1f f78c 	uxth.w	r7, ip
 8000f8e:	fb08 e316 	mls	r3, r8, r6, lr
 8000f92:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000f96:	fb06 f107 	mul.w	r1, r6, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d90a      	bls.n	8000fb4 <__udivmoddi4+0x64>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000fa6:	f080 811f 	bcs.w	80011e8 <__udivmoddi4+0x298>
 8000faa:	4299      	cmp	r1, r3
 8000fac:	f240 811c 	bls.w	80011e8 <__udivmoddi4+0x298>
 8000fb0:	3e02      	subs	r6, #2
 8000fb2:	4463      	add	r3, ip
 8000fb4:	1a5b      	subs	r3, r3, r1
 8000fb6:	b2a4      	uxth	r4, r4
 8000fb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fbc:	fb08 3310 	mls	r3, r8, r0, r3
 8000fc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc4:	fb00 f707 	mul.w	r7, r0, r7
 8000fc8:	42a7      	cmp	r7, r4
 8000fca:	d90a      	bls.n	8000fe2 <__udivmoddi4+0x92>
 8000fcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fd0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000fd4:	f080 810a 	bcs.w	80011ec <__udivmoddi4+0x29c>
 8000fd8:	42a7      	cmp	r7, r4
 8000fda:	f240 8107 	bls.w	80011ec <__udivmoddi4+0x29c>
 8000fde:	4464      	add	r4, ip
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000fe6:	1be4      	subs	r4, r4, r7
 8000fe8:	2600      	movs	r6, #0
 8000fea:	b11d      	cbz	r5, 8000ff4 <__udivmoddi4+0xa4>
 8000fec:	40d4      	lsrs	r4, r2
 8000fee:	2300      	movs	r3, #0
 8000ff0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ff4:	4631      	mov	r1, r6
 8000ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ffa:	428b      	cmp	r3, r1
 8000ffc:	d909      	bls.n	8001012 <__udivmoddi4+0xc2>
 8000ffe:	2d00      	cmp	r5, #0
 8001000:	f000 80ef 	beq.w	80011e2 <__udivmoddi4+0x292>
 8001004:	2600      	movs	r6, #0
 8001006:	e9c5 0100 	strd	r0, r1, [r5]
 800100a:	4630      	mov	r0, r6
 800100c:	4631      	mov	r1, r6
 800100e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001012:	fab3 f683 	clz	r6, r3
 8001016:	2e00      	cmp	r6, #0
 8001018:	d14a      	bne.n	80010b0 <__udivmoddi4+0x160>
 800101a:	428b      	cmp	r3, r1
 800101c:	d302      	bcc.n	8001024 <__udivmoddi4+0xd4>
 800101e:	4282      	cmp	r2, r0
 8001020:	f200 80f9 	bhi.w	8001216 <__udivmoddi4+0x2c6>
 8001024:	1a84      	subs	r4, r0, r2
 8001026:	eb61 0303 	sbc.w	r3, r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	469e      	mov	lr, r3
 800102e:	2d00      	cmp	r5, #0
 8001030:	d0e0      	beq.n	8000ff4 <__udivmoddi4+0xa4>
 8001032:	e9c5 4e00 	strd	r4, lr, [r5]
 8001036:	e7dd      	b.n	8000ff4 <__udivmoddi4+0xa4>
 8001038:	b902      	cbnz	r2, 800103c <__udivmoddi4+0xec>
 800103a:	deff      	udf	#255	; 0xff
 800103c:	fab2 f282 	clz	r2, r2
 8001040:	2a00      	cmp	r2, #0
 8001042:	f040 8092 	bne.w	800116a <__udivmoddi4+0x21a>
 8001046:	eba1 010c 	sub.w	r1, r1, ip
 800104a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800104e:	fa1f fe8c 	uxth.w	lr, ip
 8001052:	2601      	movs	r6, #1
 8001054:	0c20      	lsrs	r0, r4, #16
 8001056:	fbb1 f3f7 	udiv	r3, r1, r7
 800105a:	fb07 1113 	mls	r1, r7, r3, r1
 800105e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001062:	fb0e f003 	mul.w	r0, lr, r3
 8001066:	4288      	cmp	r0, r1
 8001068:	d908      	bls.n	800107c <__udivmoddi4+0x12c>
 800106a:	eb1c 0101 	adds.w	r1, ip, r1
 800106e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8001072:	d202      	bcs.n	800107a <__udivmoddi4+0x12a>
 8001074:	4288      	cmp	r0, r1
 8001076:	f200 80cb 	bhi.w	8001210 <__udivmoddi4+0x2c0>
 800107a:	4643      	mov	r3, r8
 800107c:	1a09      	subs	r1, r1, r0
 800107e:	b2a4      	uxth	r4, r4
 8001080:	fbb1 f0f7 	udiv	r0, r1, r7
 8001084:	fb07 1110 	mls	r1, r7, r0, r1
 8001088:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800108c:	fb0e fe00 	mul.w	lr, lr, r0
 8001090:	45a6      	cmp	lr, r4
 8001092:	d908      	bls.n	80010a6 <__udivmoddi4+0x156>
 8001094:	eb1c 0404 	adds.w	r4, ip, r4
 8001098:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800109c:	d202      	bcs.n	80010a4 <__udivmoddi4+0x154>
 800109e:	45a6      	cmp	lr, r4
 80010a0:	f200 80bb 	bhi.w	800121a <__udivmoddi4+0x2ca>
 80010a4:	4608      	mov	r0, r1
 80010a6:	eba4 040e 	sub.w	r4, r4, lr
 80010aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80010ae:	e79c      	b.n	8000fea <__udivmoddi4+0x9a>
 80010b0:	f1c6 0720 	rsb	r7, r6, #32
 80010b4:	40b3      	lsls	r3, r6
 80010b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80010ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80010be:	fa20 f407 	lsr.w	r4, r0, r7
 80010c2:	fa01 f306 	lsl.w	r3, r1, r6
 80010c6:	431c      	orrs	r4, r3
 80010c8:	40f9      	lsrs	r1, r7
 80010ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80010ce:	fa00 f306 	lsl.w	r3, r0, r6
 80010d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80010d6:	0c20      	lsrs	r0, r4, #16
 80010d8:	fa1f fe8c 	uxth.w	lr, ip
 80010dc:	fb09 1118 	mls	r1, r9, r8, r1
 80010e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80010e4:	fb08 f00e 	mul.w	r0, r8, lr
 80010e8:	4288      	cmp	r0, r1
 80010ea:	fa02 f206 	lsl.w	r2, r2, r6
 80010ee:	d90b      	bls.n	8001108 <__udivmoddi4+0x1b8>
 80010f0:	eb1c 0101 	adds.w	r1, ip, r1
 80010f4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80010f8:	f080 8088 	bcs.w	800120c <__udivmoddi4+0x2bc>
 80010fc:	4288      	cmp	r0, r1
 80010fe:	f240 8085 	bls.w	800120c <__udivmoddi4+0x2bc>
 8001102:	f1a8 0802 	sub.w	r8, r8, #2
 8001106:	4461      	add	r1, ip
 8001108:	1a09      	subs	r1, r1, r0
 800110a:	b2a4      	uxth	r4, r4
 800110c:	fbb1 f0f9 	udiv	r0, r1, r9
 8001110:	fb09 1110 	mls	r1, r9, r0, r1
 8001114:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8001118:	fb00 fe0e 	mul.w	lr, r0, lr
 800111c:	458e      	cmp	lr, r1
 800111e:	d908      	bls.n	8001132 <__udivmoddi4+0x1e2>
 8001120:	eb1c 0101 	adds.w	r1, ip, r1
 8001124:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8001128:	d26c      	bcs.n	8001204 <__udivmoddi4+0x2b4>
 800112a:	458e      	cmp	lr, r1
 800112c:	d96a      	bls.n	8001204 <__udivmoddi4+0x2b4>
 800112e:	3802      	subs	r0, #2
 8001130:	4461      	add	r1, ip
 8001132:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001136:	fba0 9402 	umull	r9, r4, r0, r2
 800113a:	eba1 010e 	sub.w	r1, r1, lr
 800113e:	42a1      	cmp	r1, r4
 8001140:	46c8      	mov	r8, r9
 8001142:	46a6      	mov	lr, r4
 8001144:	d356      	bcc.n	80011f4 <__udivmoddi4+0x2a4>
 8001146:	d053      	beq.n	80011f0 <__udivmoddi4+0x2a0>
 8001148:	b15d      	cbz	r5, 8001162 <__udivmoddi4+0x212>
 800114a:	ebb3 0208 	subs.w	r2, r3, r8
 800114e:	eb61 010e 	sbc.w	r1, r1, lr
 8001152:	fa01 f707 	lsl.w	r7, r1, r7
 8001156:	fa22 f306 	lsr.w	r3, r2, r6
 800115a:	40f1      	lsrs	r1, r6
 800115c:	431f      	orrs	r7, r3
 800115e:	e9c5 7100 	strd	r7, r1, [r5]
 8001162:	2600      	movs	r6, #0
 8001164:	4631      	mov	r1, r6
 8001166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800116a:	f1c2 0320 	rsb	r3, r2, #32
 800116e:	40d8      	lsrs	r0, r3
 8001170:	fa0c fc02 	lsl.w	ip, ip, r2
 8001174:	fa21 f303 	lsr.w	r3, r1, r3
 8001178:	4091      	lsls	r1, r2
 800117a:	4301      	orrs	r1, r0
 800117c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001180:	fa1f fe8c 	uxth.w	lr, ip
 8001184:	fbb3 f0f7 	udiv	r0, r3, r7
 8001188:	fb07 3610 	mls	r6, r7, r0, r3
 800118c:	0c0b      	lsrs	r3, r1, #16
 800118e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001192:	fb00 f60e 	mul.w	r6, r0, lr
 8001196:	429e      	cmp	r6, r3
 8001198:	fa04 f402 	lsl.w	r4, r4, r2
 800119c:	d908      	bls.n	80011b0 <__udivmoddi4+0x260>
 800119e:	eb1c 0303 	adds.w	r3, ip, r3
 80011a2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80011a6:	d22f      	bcs.n	8001208 <__udivmoddi4+0x2b8>
 80011a8:	429e      	cmp	r6, r3
 80011aa:	d92d      	bls.n	8001208 <__udivmoddi4+0x2b8>
 80011ac:	3802      	subs	r0, #2
 80011ae:	4463      	add	r3, ip
 80011b0:	1b9b      	subs	r3, r3, r6
 80011b2:	b289      	uxth	r1, r1
 80011b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80011b8:	fb07 3316 	mls	r3, r7, r6, r3
 80011bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011c0:	fb06 f30e 	mul.w	r3, r6, lr
 80011c4:	428b      	cmp	r3, r1
 80011c6:	d908      	bls.n	80011da <__udivmoddi4+0x28a>
 80011c8:	eb1c 0101 	adds.w	r1, ip, r1
 80011cc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80011d0:	d216      	bcs.n	8001200 <__udivmoddi4+0x2b0>
 80011d2:	428b      	cmp	r3, r1
 80011d4:	d914      	bls.n	8001200 <__udivmoddi4+0x2b0>
 80011d6:	3e02      	subs	r6, #2
 80011d8:	4461      	add	r1, ip
 80011da:	1ac9      	subs	r1, r1, r3
 80011dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80011e0:	e738      	b.n	8001054 <__udivmoddi4+0x104>
 80011e2:	462e      	mov	r6, r5
 80011e4:	4628      	mov	r0, r5
 80011e6:	e705      	b.n	8000ff4 <__udivmoddi4+0xa4>
 80011e8:	4606      	mov	r6, r0
 80011ea:	e6e3      	b.n	8000fb4 <__udivmoddi4+0x64>
 80011ec:	4618      	mov	r0, r3
 80011ee:	e6f8      	b.n	8000fe2 <__udivmoddi4+0x92>
 80011f0:	454b      	cmp	r3, r9
 80011f2:	d2a9      	bcs.n	8001148 <__udivmoddi4+0x1f8>
 80011f4:	ebb9 0802 	subs.w	r8, r9, r2
 80011f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80011fc:	3801      	subs	r0, #1
 80011fe:	e7a3      	b.n	8001148 <__udivmoddi4+0x1f8>
 8001200:	4646      	mov	r6, r8
 8001202:	e7ea      	b.n	80011da <__udivmoddi4+0x28a>
 8001204:	4620      	mov	r0, r4
 8001206:	e794      	b.n	8001132 <__udivmoddi4+0x1e2>
 8001208:	4640      	mov	r0, r8
 800120a:	e7d1      	b.n	80011b0 <__udivmoddi4+0x260>
 800120c:	46d0      	mov	r8, sl
 800120e:	e77b      	b.n	8001108 <__udivmoddi4+0x1b8>
 8001210:	3b02      	subs	r3, #2
 8001212:	4461      	add	r1, ip
 8001214:	e732      	b.n	800107c <__udivmoddi4+0x12c>
 8001216:	4630      	mov	r0, r6
 8001218:	e709      	b.n	800102e <__udivmoddi4+0xde>
 800121a:	4464      	add	r4, ip
 800121c:	3802      	subs	r0, #2
 800121e:	e742      	b.n	80010a6 <__udivmoddi4+0x156>

08001220 <__aeabi_idiv0>:
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop

08001224 <__aeabi_d2uiz>:
 8001224:	004a      	lsls	r2, r1, #1
 8001226:	d211      	bcs.n	800124c <__aeabi_d2uiz+0x28>
 8001228:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800122c:	d211      	bcs.n	8001252 <__aeabi_d2uiz+0x2e>
 800122e:	d50d      	bpl.n	800124c <__aeabi_d2uiz+0x28>
 8001230:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8001234:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8001238:	d40e      	bmi.n	8001258 <__aeabi_d2uiz+0x34>
 800123a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800123e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001242:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8001246:	fa23 f002 	lsr.w	r0, r3, r2
 800124a:	4770      	bx	lr
 800124c:	f04f 0000 	mov.w	r0, #0
 8001250:	4770      	bx	lr
 8001252:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001256:	d102      	bne.n	800125e <__aeabi_d2uiz+0x3a>
 8001258:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800125c:	4770      	bx	lr
 800125e:	f04f 0000 	mov.w	r0, #0
 8001262:	4770      	bx	lr
 8001264:	0000      	movs	r0, r0
	...

08001268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001268:	b500      	push	{lr}
 800126a:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800126c:	2244      	movs	r2, #68	; 0x44
 800126e:	2100      	movs	r1, #0
 8001270:	a805      	add	r0, sp, #20
 8001272:	f00c fb1b 	bl	800d8ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001276:	2000      	movs	r0, #0
 8001278:	e9cd 0000 	strd	r0, r0, [sp]
 800127c:	e9cd 0002 	strd	r0, r0, [sp, #8]
 8001280:	9004      	str	r0, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001282:	f000 fe1f 	bl	8001ec4 <HAL_PWREx_ControlVoltageScaling>
 8001286:	b108      	cbz	r0, 800128c <SystemClock_Config+0x24>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001288:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800128a:	e7fe      	b.n	800128a <SystemClock_Config+0x22>
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800128c:	f44f 7280 	mov.w	r2, #256	; 0x100
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001290:	2122      	movs	r1, #34	; 0x22
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001292:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001294:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001296:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001298:	9105      	str	r1, [sp, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800129a:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800129c:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLN = 30;
 800129e:	221e      	movs	r2, #30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a0:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012a2:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 30;
 80012a6:	e9cd 3211 	strd	r3, r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012aa:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012ae:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80012b0:	910e      	str	r1, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b2:	f000 ff31 	bl	8002118 <HAL_RCC_OscConfig>
 80012b6:	4603      	mov	r3, r0
 80012b8:	b108      	cbz	r0, 80012be <SystemClock_Config+0x56>
 80012ba:	b672      	cpsid	i
  while (1)
 80012bc:	e7fe      	b.n	80012bc <SystemClock_Config+0x54>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012be:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 80012e8 <SystemClock_Config+0x80>
 80012c2:	ed8d 7b00 	vstr	d7, [sp]
 80012c6:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 80012f0 <SystemClock_Config+0x88>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012ca:	2105      	movs	r1, #5
 80012cc:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ce:	ed8d 7b02 	vstr	d7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d2:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012d4:	f001 fa32 	bl	800273c <HAL_RCC_ClockConfig>
 80012d8:	b108      	cbz	r0, 80012de <SystemClock_Config+0x76>
 80012da:	b672      	cpsid	i
  while (1)
 80012dc:	e7fe      	b.n	80012dc <SystemClock_Config+0x74>
}
 80012de:	b017      	add	sp, #92	; 0x5c
 80012e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80012e4:	f3af 8000 	nop.w
 80012e8:	0000000f 	.word	0x0000000f
 80012ec:	00000003 	.word	0x00000003
 80012f0:	00000000 	.word	0x00000000
 80012f4:	00000400 	.word	0x00000400

080012f8 <main>:
{
 80012f8:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fa:	2500      	movs	r5, #0
{
 80012fc:	b08c      	sub	sp, #48	; 0x30
  HAL_Init();
 80012fe:	f000 faf3 	bl	80018e8 <HAL_Init>
  SystemClock_Config();
 8001302:	f7ff ffb1 	bl	8001268 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001306:	e9cd 5506 	strd	r5, r5, [sp, #24]
 800130a:	e9cd 5508 	strd	r5, r5, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800130e:	4c62      	ldr	r4, [pc, #392]	; (8001498 <main+0x1a0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	950a      	str	r5, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001312:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001314:	f043 0304 	orr.w	r3, r3, #4
 8001318:	64e3      	str	r3, [r4, #76]	; 0x4c
 800131a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800131c:	f003 0304 	and.w	r3, r3, #4
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001324:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001326:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800132a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800132c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800132e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001332:	9301      	str	r3, [sp, #4]
 8001334:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001336:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001338:	f043 0302 	orr.w	r3, r3, #2
 800133c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800133e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	9302      	str	r3, [sp, #8]
 8001346:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001348:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800134a:	f043 0308 	orr.w	r3, r3, #8
 800134e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001350:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001352:	f003 0308 	and.w	r3, r3, #8
 8001356:	9303      	str	r3, [sp, #12]
 8001358:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800135a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800135c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001360:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001362:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001368:	9304      	str	r3, [sp, #16]
 800136a:	9b04      	ldr	r3, [sp, #16]
  HAL_PWREx_EnableVddIO2();
 800136c:	f000 fe30 	bl	8001fd0 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001370:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001372:	484a      	ldr	r0, [pc, #296]	; (800149c <main+0x1a4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	64e3      	str	r3, [r4, #76]	; 0x4c
 800137a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  huart3.Instance = USART3;
 800137c:	4c48      	ldr	r4, [pc, #288]	; (80014a0 <main+0x1a8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	f003 0301 	and.w	r3, r3, #1
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001382:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001386:	462a      	mov	r2, r5
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001388:	9305      	str	r3, [sp, #20]
 800138a:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800138c:	f000 fcd6 	bl	8001d3c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001390:	4844      	ldr	r0, [pc, #272]	; (80014a4 <main+0x1ac>)
 8001392:	462a      	mov	r2, r5
 8001394:	2140      	movs	r1, #64	; 0x40
 8001396:	f000 fcd1 	bl	8001d3c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 800139a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800139e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013a2:	4841      	ldr	r0, [pc, #260]	; (80014a8 <main+0x1b0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013a6:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = B1_Pin;
 80013a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80013ac:	2600      	movs	r6, #0
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013ae:	f000 fbbd 	bl	8001b2c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80013b2:	2700      	movs	r7, #0
 80013b4:	f44f 4281 	mov.w	r2, #16512	; 0x4080
 80013b8:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ba:	4838      	ldr	r0, [pc, #224]	; (800149c <main+0x1a4>)
 80013bc:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80013be:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80013c2:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c6:	f000 fbb1 	bl	8001b2c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80013ca:	2220      	movs	r2, #32
 80013cc:	2300      	movs	r3, #0
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013ce:	4835      	ldr	r0, [pc, #212]	; (80014a4 <main+0x1ac>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013d2:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80013d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013d8:	f000 fba8 	bl	8001b2c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80013dc:	2240      	movs	r2, #64	; 0x40
 80013de:	2301      	movs	r3, #1
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80013e0:	4830      	ldr	r0, [pc, #192]	; (80014a4 <main+0x1ac>)
 80013e2:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80013e4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80013e8:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80013ec:	f000 fb9e 	bl	8001b2c <HAL_GPIO_Init>
  huart3.Init.BaudRate = 115200;
 80013f0:	4a2e      	ldr	r2, [pc, #184]	; (80014ac <main+0x1b4>)
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013f2:	62a5      	str	r5, [r4, #40]	; 0x28
  huart3.Init.BaudRate = 115200;
 80013f4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80013f8:	e9c4 2300 	strd	r2, r3, [r4]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013fc:	4620      	mov	r0, r4
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013fe:	230c      	movs	r3, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001400:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001404:	e9c4 5304 	strd	r5, r3, [r4, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001408:	e9c4 5506 	strd	r5, r5, [r4, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800140c:	e9c4 5508 	strd	r5, r5, [r4, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001410:	f002 fa2e 	bl	8003870 <HAL_UART_Init>
 8001414:	b108      	cbz	r0, 800141a <main+0x122>
 8001416:	b672      	cpsid	i
  while (1)
 8001418:	e7fe      	b.n	8001418 <main+0x120>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800141a:	4601      	mov	r1, r0
 800141c:	4620      	mov	r0, r4
 800141e:	f002 fab1 	bl	8003984 <HAL_UARTEx_SetTxFifoThreshold>
 8001422:	b108      	cbz	r0, 8001428 <main+0x130>
 8001424:	b672      	cpsid	i
  while (1)
 8001426:	e7fe      	b.n	8001426 <main+0x12e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001428:	4601      	mov	r1, r0
 800142a:	4620      	mov	r0, r4
 800142c:	f002 faec 	bl	8003a08 <HAL_UARTEx_SetRxFifoThreshold>
 8001430:	b108      	cbz	r0, 8001436 <main+0x13e>
 8001432:	b672      	cpsid	i
  while (1)
 8001434:	e7fe      	b.n	8001434 <main+0x13c>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001436:	4620      	mov	r0, r4
 8001438:	f002 fa86 	bl	8003948 <HAL_UARTEx_DisableFifoMode>
 800143c:	4602      	mov	r2, r0
 800143e:	b108      	cbz	r0, 8001444 <main+0x14c>
 8001440:	b672      	cpsid	i
  while (1)
 8001442:	e7fe      	b.n	8001442 <main+0x14a>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001444:	481a      	ldr	r0, [pc, #104]	; (80014b0 <main+0x1b8>)
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001446:	2401      	movs	r4, #1
 8001448:	2501      	movs	r5, #1
 800144a:	e9c0 450a 	strd	r4, r5, [r0, #40]	; 0x28
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800144e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001452:	2402      	movs	r4, #2
 8001454:	2501      	movs	r5, #1
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001456:	6001      	str	r1, [r0, #0]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001458:	e9c0 6708 	strd	r6, r7, [r0, #32]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800145c:	2106      	movs	r1, #6
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800145e:	e9c0 4506 	strd	r4, r5, [r0, #24]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001462:	6302      	str	r2, [r0, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001464:	6041      	str	r1, [r0, #4]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001466:	f000 fc6f 	bl	8001d48 <HAL_PCD_Init>
 800146a:	4602      	mov	r2, r0
 800146c:	b108      	cbz	r0, 8001472 <main+0x17a>
 800146e:	b672      	cpsid	i
  while (1)
 8001470:	e7fe      	b.n	8001470 <main+0x178>
  hcrc.Instance = CRC;
 8001472:	4810      	ldr	r0, [pc, #64]	; (80014b4 <main+0x1bc>)
 8001474:	4c10      	ldr	r4, [pc, #64]	; (80014b8 <main+0x1c0>)
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001476:	8082      	strh	r2, [r0, #4]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001478:	2101      	movs	r1, #1
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800147a:	e9c0 2205 	strd	r2, r2, [r0, #20]
  hcrc.Instance = CRC;
 800147e:	6004      	str	r4, [r0, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001480:	6201      	str	r1, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001482:	f000 fae1 	bl	8001a48 <HAL_CRC_Init>
 8001486:	b108      	cbz	r0, 800148c <main+0x194>
 8001488:	b672      	cpsid	i
  while (1)
 800148a:	e7fe      	b.n	800148a <main+0x192>
  MX_X_CUBE_AI_Init();
 800148c:	f009 f85e 	bl	800a54c <MX_X_CUBE_AI_Init>
  MX_X_CUBE_AI_Process();
 8001490:	f009 f864 	bl	800a55c <MX_X_CUBE_AI_Process>
  while (1)
 8001494:	e7fc      	b.n	8001490 <main+0x198>
 8001496:	bf00      	nop
 8001498:	40021000 	.word	0x40021000
 800149c:	48000400 	.word	0x48000400
 80014a0:	200007fc 	.word	0x200007fc
 80014a4:	48001800 	.word	0x48001800
 80014a8:	48000800 	.word	0x48000800
 80014ac:	40004800 	.word	0x40004800
 80014b0:	200002f0 	.word	0x200002f0
 80014b4:	2000023c 	.word	0x2000023c
 80014b8:	40023000 	.word	0x40023000

080014bc <MX_LPUART1_UART_Init>:
{
 80014bc:	b510      	push	{r4, lr}
  hlpuart1.Instance = LPUART1;
 80014be:	4817      	ldr	r0, [pc, #92]	; (800151c <MX_LPUART1_UART_Init+0x60>)
 80014c0:	4c17      	ldr	r4, [pc, #92]	; (8001520 <MX_LPUART1_UART_Init+0x64>)
  hlpuart1.Init.BaudRate = 115200;
 80014c2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80014c6:	e9c4 0100 	strd	r0, r1, [r4]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ca:	2000      	movs	r0, #0
 80014cc:	2100      	movs	r1, #0
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014ce:	2300      	movs	r3, #0
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014d0:	e9c4 0108 	strd	r0, r1, [r4, #32]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80014d4:	220c      	movs	r2, #12
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80014d6:	4620      	mov	r0, r4
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80014d8:	e9c4 3302 	strd	r3, r3, [r4, #8]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80014dc:	e9c4 3204 	strd	r3, r2, [r4, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e0:	61a3      	str	r3, [r4, #24]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014e2:	62a3      	str	r3, [r4, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80014e4:	6663      	str	r3, [r4, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80014e6:	f002 f9c3 	bl	8003870 <HAL_UART_Init>
 80014ea:	b108      	cbz	r0, 80014f0 <MX_LPUART1_UART_Init+0x34>
 80014ec:	b672      	cpsid	i
  while (1)
 80014ee:	e7fe      	b.n	80014ee <MX_LPUART1_UART_Init+0x32>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014f0:	4601      	mov	r1, r0
 80014f2:	4620      	mov	r0, r4
 80014f4:	f002 fa46 	bl	8003984 <HAL_UARTEx_SetTxFifoThreshold>
 80014f8:	b108      	cbz	r0, 80014fe <MX_LPUART1_UART_Init+0x42>
 80014fa:	b672      	cpsid	i
  while (1)
 80014fc:	e7fe      	b.n	80014fc <MX_LPUART1_UART_Init+0x40>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014fe:	4601      	mov	r1, r0
 8001500:	4620      	mov	r0, r4
 8001502:	f002 fa81 	bl	8003a08 <HAL_UARTEx_SetRxFifoThreshold>
 8001506:	b108      	cbz	r0, 800150c <MX_LPUART1_UART_Init+0x50>
 8001508:	b672      	cpsid	i
  while (1)
 800150a:	e7fe      	b.n	800150a <MX_LPUART1_UART_Init+0x4e>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800150c:	4620      	mov	r0, r4
 800150e:	f002 fa1b 	bl	8003948 <HAL_UARTEx_DisableFifoMode>
 8001512:	b108      	cbz	r0, 8001518 <MX_LPUART1_UART_Init+0x5c>
 8001514:	b672      	cpsid	i
  while (1)
 8001516:	e7fe      	b.n	8001516 <MX_LPUART1_UART_Init+0x5a>
}
 8001518:	bd10      	pop	{r4, pc}
 800151a:	bf00      	nop
 800151c:	40008000 	.word	0x40008000
 8001520:	20000260 	.word	0x20000260

08001524 <Error_Handler>:
 8001524:	b672      	cpsid	i
  while (1)
 8001526:	e7fe      	b.n	8001526 <Error_Handler+0x2>

08001528 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001528:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <HAL_MspInit+0x2c>)
 800152a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800152c:	f042 0201 	orr.w	r2, r2, #1
 8001530:	661a      	str	r2, [r3, #96]	; 0x60
 8001532:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8001534:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001536:	f002 0201 	and.w	r2, r2, #1
 800153a:	9200      	str	r2, [sp, #0]
 800153c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001540:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001544:	659a      	str	r2, [r3, #88]	; 0x58
 8001546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154c:	9301      	str	r3, [sp, #4]
 800154e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001550:	b002      	add	sp, #8
 8001552:	4770      	bx	lr
 8001554:	40021000 	.word	0x40021000

08001558 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8001558:	4b09      	ldr	r3, [pc, #36]	; (8001580 <HAL_CRC_MspInit+0x28>)
 800155a:	6802      	ldr	r2, [r0, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d000      	beq.n	8001562 <HAL_CRC_MspInit+0xa>
 8001560:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001562:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
{
 8001566:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8001568:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800156a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800156e:	649a      	str	r2, [r3, #72]	; 0x48
 8001570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001572:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001576:	9301      	str	r3, [sp, #4]
 8001578:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800157a:	b002      	add	sp, #8
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40023000 	.word	0x40023000
 8001584:	00000000 	.word	0x00000000

08001588 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001588:	b510      	push	{r4, lr}
 800158a:	4604      	mov	r4, r0
 800158c:	b0ae      	sub	sp, #184	; 0xb8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001590:	2294      	movs	r2, #148	; 0x94
 8001592:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001598:	e9cd 1106 	strd	r1, r1, [sp, #24]
 800159c:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800159e:	f00c f985 	bl	800d8ac <memset>
  if(huart->Instance==LPUART1)
 80015a2:	6823      	ldr	r3, [r4, #0]
 80015a4:	4a38      	ldr	r2, [pc, #224]	; (8001688 <HAL_UART_MspInit+0x100>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d004      	beq.n	80015b4 <HAL_UART_MspInit+0x2c>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 80015aa:	4a38      	ldr	r2, [pc, #224]	; (800168c <HAL_UART_MspInit+0x104>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d02d      	beq.n	800160c <HAL_UART_MspInit+0x84>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80015b0:	b02e      	add	sp, #184	; 0xb8
 80015b2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80015b4:	2320      	movs	r3, #32
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015b6:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80015b8:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ba:	f001 fb11 	bl	8002be0 <HAL_RCCEx_PeriphCLKConfig>
 80015be:	2800      	cmp	r0, #0
 80015c0:	d14d      	bne.n	800165e <HAL_UART_MspInit+0xd6>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80015c2:	4b33      	ldr	r3, [pc, #204]	; (8001690 <HAL_UART_MspInit+0x108>)
 80015c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015c6:	f042 0201 	orr.w	r2, r2, #1
 80015ca:	65da      	str	r2, [r3, #92]	; 0x5c
 80015cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015ce:	f002 0201 	and.w	r2, r2, #1
 80015d2:	9200      	str	r2, [sp, #0]
 80015d4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80015d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015dc:	64da      	str	r2, [r3, #76]	; 0x4c
 80015de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015e4:	9301      	str	r3, [sp, #4]
 80015e6:	9b01      	ldr	r3, [sp, #4]
    HAL_PWREx_EnableVddIO2();
 80015e8:	f000 fcf2 	bl	8001fd0 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 80015ec:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8001670 <HAL_UART_MspInit+0xe8>
 80015f0:	2200      	movs	r2, #0
 80015f2:	2303      	movs	r3, #3
 80015f4:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015f8:	4826      	ldr	r0, [pc, #152]	; (8001694 <HAL_UART_MspInit+0x10c>)
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80015fa:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015fc:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 80015fe:	ed8d 7b04 	vstr	d7, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001602:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001604:	f000 fa92 	bl	8001b2c <HAL_GPIO_Init>
}
 8001608:	b02e      	add	sp, #184	; 0xb8
 800160a:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800160c:	2304      	movs	r3, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800160e:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001610:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001612:	f001 fae5 	bl	8002be0 <HAL_RCCEx_PeriphCLKConfig>
 8001616:	bb28      	cbnz	r0, 8001664 <HAL_UART_MspInit+0xdc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001618:	4b1d      	ldr	r3, [pc, #116]	; (8001690 <HAL_UART_MspInit+0x108>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800161a:	481f      	ldr	r0, [pc, #124]	; (8001698 <HAL_UART_MspInit+0x110>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800161c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800161e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001622:	659a      	str	r2, [r3, #88]	; 0x58
 8001624:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001626:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800162a:	9202      	str	r2, [sp, #8]
 800162c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800162e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001630:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8001678 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001634:	f042 0208 	orr.w	r2, r2, #8
 8001638:	64da      	str	r2, [r3, #76]	; 0x4c
 800163a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800163c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001640:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8001680 <HAL_UART_MspInit+0xf8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001644:	f003 0308 	and.w	r3, r3, #8
 8001648:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800164a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800164c:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800164e:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001652:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001654:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001656:	f000 fa69 	bl	8001b2c <HAL_GPIO_Init>
}
 800165a:	b02e      	add	sp, #184	; 0xb8
 800165c:	bd10      	pop	{r4, pc}
      Error_Handler();
 800165e:	f7ff ff61 	bl	8001524 <Error_Handler>
 8001662:	e7ae      	b.n	80015c2 <HAL_UART_MspInit+0x3a>
      Error_Handler();
 8001664:	f7ff ff5e 	bl	8001524 <Error_Handler>
 8001668:	e7d6      	b.n	8001618 <HAL_UART_MspInit+0x90>
 800166a:	bf00      	nop
 800166c:	f3af 8000 	nop.w
 8001670:	00000180 	.word	0x00000180
 8001674:	00000002 	.word	0x00000002
 8001678:	00000300 	.word	0x00000300
 800167c:	00000002 	.word	0x00000002
 8001680:	00000000 	.word	0x00000000
 8001684:	00000003 	.word	0x00000003
 8001688:	40008000 	.word	0x40008000
 800168c:	40004800 	.word	0x40004800
 8001690:	40021000 	.word	0x40021000
 8001694:	48001800 	.word	0x48001800
 8001698:	48000c00 	.word	0x48000c00
 800169c:	00000000 	.word	0x00000000

080016a0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80016a0:	b510      	push	{r4, lr}
 80016a2:	4604      	mov	r4, r0
 80016a4:	b0ae      	sub	sp, #184	; 0xb8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a8:	2294      	movs	r2, #148	; 0x94
 80016aa:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80016b0:	e9cd 1106 	strd	r1, r1, [sp, #24]
 80016b4:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016b6:	f00c f8f9 	bl	800d8ac <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80016ba:	6823      	ldr	r3, [r4, #0]
 80016bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016c0:	d001      	beq.n	80016c6 <HAL_PCD_MspInit+0x26>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80016c2:	b02e      	add	sp, #184	; 0xb8
 80016c4:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80016c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ca:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80016cc:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ce:	f001 fa87 	bl	8002be0 <HAL_RCCEx_PeriphCLKConfig>
 80016d2:	2800      	cmp	r0, #0
 80016d4:	d143      	bne.n	800175e <HAL_PCD_MspInit+0xbe>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d6:	4c26      	ldr	r4, [pc, #152]	; (8001770 <HAL_PCD_MspInit+0xd0>)
 80016d8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80016da:	f043 0301 	orr.w	r3, r3, #1
 80016de:	64e3      	str	r3, [r4, #76]	; 0x4c
 80016e0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80016e8:	f44f 52e8 	mov.w	r2, #7424	; 0x1d00
 80016ec:	2302      	movs	r3, #2
 80016ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80016f2:	2200      	movs	r2, #0
 80016f4:	2303      	movs	r3, #3
 80016f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fa:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016fc:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001702:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001704:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001706:	f000 fa11 	bl	8001b2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800170a:	ed9f 7b17 	vldr	d7, [pc, #92]	; 8001768 <HAL_PCD_MspInit+0xc8>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001710:	a904      	add	r1, sp, #16
 8001712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001718:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800171c:	f000 fa06 	bl	8001b2c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001720:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001722:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001726:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001728:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800172a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800172e:	9302      	str	r3, [sp, #8]
 8001730:	9b02      	ldr	r3, [sp, #8]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001732:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001734:	00db      	lsls	r3, r3, #3
 8001736:	d40f      	bmi.n	8001758 <HAL_PCD_MspInit+0xb8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001738:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800173a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800173e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001740:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001746:	9303      	str	r3, [sp, #12]
 8001748:	9b03      	ldr	r3, [sp, #12]
      HAL_PWREx_EnableVddUSB();
 800174a:	f000 fc39 	bl	8001fc0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800174e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001750:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001754:	65a3      	str	r3, [r4, #88]	; 0x58
 8001756:	e7b4      	b.n	80016c2 <HAL_PCD_MspInit+0x22>
      HAL_PWREx_EnableVddUSB();
 8001758:	f000 fc32 	bl	8001fc0 <HAL_PWREx_EnableVddUSB>
}
 800175c:	e7b1      	b.n	80016c2 <HAL_PCD_MspInit+0x22>
      Error_Handler();
 800175e:	f7ff fee1 	bl	8001524 <Error_Handler>
 8001762:	e7b8      	b.n	80016d6 <HAL_PCD_MspInit+0x36>
 8001764:	f3af 8000 	nop.w
 8001768:	00000200 	.word	0x00000200
 800176c:	00000000 	.word	0x00000000
 8001770:	40021000 	.word	0x40021000

08001774 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001774:	e7fe      	b.n	8001774 <NMI_Handler>
 8001776:	bf00      	nop

08001778 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <HardFault_Handler>
 800177a:	bf00      	nop

0800177c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800177c:	e7fe      	b.n	800177c <MemManage_Handler>
 800177e:	bf00      	nop

08001780 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001780:	e7fe      	b.n	8001780 <BusFault_Handler>
 8001782:	bf00      	nop

08001784 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001784:	e7fe      	b.n	8001784 <UsageFault_Handler>
 8001786:	bf00      	nop

08001788 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop

0800178c <DebugMon_Handler>:
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop

08001790 <PendSV_Handler>:
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop

08001794 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001794:	f000 b8b8 	b.w	8001908 <HAL_IncTick>

08001798 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001798:	2001      	movs	r0, #1
 800179a:	4770      	bx	lr

0800179c <_kill>:

int _kill(int pid, int sig)
{
 800179c:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800179e:	f00c f82b 	bl	800d7f8 <__errno>
 80017a2:	2316      	movs	r3, #22
 80017a4:	6003      	str	r3, [r0, #0]
  return -1;
}
 80017a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017aa:	bd08      	pop	{r3, pc}

080017ac <_exit>:

void _exit (int status)
{
 80017ac:	b508      	push	{r3, lr}
  errno = EINVAL;
 80017ae:	f00c f823 	bl	800d7f8 <__errno>
 80017b2:	2316      	movs	r3, #22
 80017b4:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80017b6:	e7fe      	b.n	80017b6 <_exit+0xa>

080017b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017b8:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ba:	1e16      	subs	r6, r2, #0
 80017bc:	dd07      	ble.n	80017ce <_read+0x16>
 80017be:	460c      	mov	r4, r1
 80017c0:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 80017c2:	f3af 8000 	nop.w
 80017c6:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	42a5      	cmp	r5, r4
 80017cc:	d1f9      	bne.n	80017c2 <_read+0xa>
  }

  return len;
}
 80017ce:	4630      	mov	r0, r6
 80017d0:	bd70      	pop	{r4, r5, r6, pc}
 80017d2:	bf00      	nop

080017d4 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80017d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop

080017dc <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80017dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017e0:	604b      	str	r3, [r1, #4]
  return 0;
}
 80017e2:	2000      	movs	r0, #0
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop

080017e8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80017e8:	2001      	movs	r0, #1
 80017ea:	4770      	bx	lr

080017ec <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80017ec:	2000      	movs	r0, #0
 80017ee:	4770      	bx	lr

080017f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017f0:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017f2:	4c0c      	ldr	r4, [pc, #48]	; (8001824 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <_sbrk+0x38>)
 80017f6:	490d      	ldr	r1, [pc, #52]	; (800182c <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 80017f8:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017fa:	1a59      	subs	r1, r3, r1
  if (NULL == __sbrk_heap_end)
 80017fc:	b12a      	cbz	r2, 800180a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017fe:	4410      	add	r0, r2
 8001800:	4288      	cmp	r0, r1
 8001802:	d807      	bhi.n	8001814 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001804:	6020      	str	r0, [r4, #0]

  return (void *)prev_heap_end;
}
 8001806:	4610      	mov	r0, r2
 8001808:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800180a:	4a09      	ldr	r2, [pc, #36]	; (8001830 <_sbrk+0x40>)
 800180c:	6022      	str	r2, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800180e:	4410      	add	r0, r2
 8001810:	4288      	cmp	r0, r1
 8001812:	d9f7      	bls.n	8001804 <_sbrk+0x14>
    errno = ENOMEM;
 8001814:	f00b fff0 	bl	800d7f8 <__errno>
 8001818:	230c      	movs	r3, #12
    return (void *)-1;
 800181a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    errno = ENOMEM;
 800181e:	6003      	str	r3, [r0, #0]
}
 8001820:	4610      	mov	r0, r2
 8001822:	bd10      	pop	{r4, pc}
 8001824:	2000088c 	.word	0x2000088c
 8001828:	200a0000 	.word	0x200a0000
 800182c:	00001000 	.word	0x00001000
 8001830:	20001cc0 	.word	0x20001cc0

08001834 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001834:	4a03      	ldr	r2, [pc, #12]	; (8001844 <SystemInit+0x10>)
 8001836:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800183a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800183e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001842:	4770      	bx	lr
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001848:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001880 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800184c:	f7ff fff2 	bl	8001834 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001850:	480c      	ldr	r0, [pc, #48]	; (8001884 <LoopForever+0x6>)
  ldr r1, =_edata
 8001852:	490d      	ldr	r1, [pc, #52]	; (8001888 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001854:	4a0d      	ldr	r2, [pc, #52]	; (800188c <LoopForever+0xe>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001858:	e002      	b.n	8001860 <LoopCopyDataInit>

0800185a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800185a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800185c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800185e:	3304      	adds	r3, #4

08001860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001864:	d3f9      	bcc.n	800185a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001866:	4a0a      	ldr	r2, [pc, #40]	; (8001890 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001868:	4c0a      	ldr	r4, [pc, #40]	; (8001894 <LoopForever+0x16>)
  movs r3, #0
 800186a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800186c:	e001      	b.n	8001872 <LoopFillZerobss>

0800186e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800186e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001870:	3204      	adds	r2, #4

08001872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001874:	d3fb      	bcc.n	800186e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001876:	f00b ffd7 	bl	800d828 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800187a:	f7ff fd3d 	bl	80012f8 <main>

0800187e <LoopForever>:

LoopForever:
    b LoopForever
 800187e:	e7fe      	b.n	800187e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001880:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001884:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001888:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 800188c:	080571ec 	.word	0x080571ec
  ldr r2, =_sbss
 8001890:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8001894:	20001cbc 	.word	0x20001cbc

08001898 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001898:	e7fe      	b.n	8001898 <ADC1_IRQHandler>
	...

0800189c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800189c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800189e:	4b0f      	ldr	r3, [pc, #60]	; (80018dc <HAL_InitTick+0x40>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	b90b      	cbnz	r3, 80018a8 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80018a4:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80018a6:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018a8:	490d      	ldr	r1, [pc, #52]	; (80018e0 <HAL_InitTick+0x44>)
 80018aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018ae:	4605      	mov	r5, r0
 80018b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b4:	6808      	ldr	r0, [r1, #0]
 80018b6:	fbb0 f0f3 	udiv	r0, r0, r3
 80018ba:	f000 f8ab 	bl	8001a14 <HAL_SYSTICK_Config>
 80018be:	4604      	mov	r4, r0
 80018c0:	2800      	cmp	r0, #0
 80018c2:	d1ef      	bne.n	80018a4 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018c4:	2d0f      	cmp	r5, #15
 80018c6:	d8ed      	bhi.n	80018a4 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018c8:	4602      	mov	r2, r0
 80018ca:	4629      	mov	r1, r5
 80018cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018d0:	f000 f862 	bl	8001998 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018d4:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <HAL_InitTick+0x48>)
 80018d6:	4620      	mov	r0, r4
 80018d8:	601d      	str	r5, [r3, #0]
}
 80018da:	bd38      	pop	{r3, r4, r5, pc}
 80018dc:	20000004 	.word	0x20000004
 80018e0:	20000000 	.word	0x20000000
 80018e4:	20000008 	.word	0x20000008

080018e8 <HAL_Init>:
{
 80018e8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018ea:	2003      	movs	r0, #3
 80018ec:	f000 f842 	bl	8001974 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018f0:	2000      	movs	r0, #0
 80018f2:	f7ff ffd3 	bl	800189c <HAL_InitTick>
 80018f6:	b110      	cbz	r0, 80018fe <HAL_Init+0x16>
    status = HAL_ERROR;
 80018f8:	2401      	movs	r4, #1
}
 80018fa:	4620      	mov	r0, r4
 80018fc:	bd10      	pop	{r4, pc}
 80018fe:	4604      	mov	r4, r0
    HAL_MspInit();
 8001900:	f7ff fe12 	bl	8001528 <HAL_MspInit>
}
 8001904:	4620      	mov	r0, r4
 8001906:	bd10      	pop	{r4, pc}

08001908 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001908:	4a03      	ldr	r2, [pc, #12]	; (8001918 <HAL_IncTick+0x10>)
 800190a:	4b04      	ldr	r3, [pc, #16]	; (800191c <HAL_IncTick+0x14>)
 800190c:	6811      	ldr	r1, [r2, #0]
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	440b      	add	r3, r1
 8001912:	6013      	str	r3, [r2, #0]
}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	20000890 	.word	0x20000890
 800191c:	20000004 	.word	0x20000004

08001920 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001920:	4b01      	ldr	r3, [pc, #4]	; (8001928 <HAL_GetTick+0x8>)
 8001922:	6818      	ldr	r0, [r3, #0]
}
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	20000890 	.word	0x20000890

0800192c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800192c:	b538      	push	{r3, r4, r5, lr}
 800192e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001930:	f7ff fff6 	bl	8001920 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001934:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001936:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001938:	d002      	beq.n	8001940 <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 800193a:	4b04      	ldr	r3, [pc, #16]	; (800194c <HAL_Delay+0x20>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001940:	f7ff ffee 	bl	8001920 <HAL_GetTick>
 8001944:	1b43      	subs	r3, r0, r5
 8001946:	42a3      	cmp	r3, r4
 8001948:	d3fa      	bcc.n	8001940 <HAL_Delay+0x14>
  {
  }
}
 800194a:	bd38      	pop	{r3, r4, r5, pc}
 800194c:	20000004 	.word	0x20000004

08001950 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return STM32L4XX_HAL_VERSION;
}
 8001950:	4800      	ldr	r0, [pc, #0]	; (8001954 <HAL_GetHalVersion+0x4>)
 8001952:	4770      	bx	lr
 8001954:	010d0300 	.word	0x010d0300

08001958 <HAL_GetREVID>:
  * @brief  Return the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 8001958:	4b01      	ldr	r3, [pc, #4]	; (8001960 <HAL_GetREVID+0x8>)
 800195a:	6818      	ldr	r0, [r3, #0]
}
 800195c:	0c00      	lsrs	r0, r0, #16
 800195e:	4770      	bx	lr
 8001960:	e0042000 	.word	0xe0042000

08001964 <HAL_GetDEVID>:
  * @brief  Return the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return(DBGMCU->IDCODE & DBGMCU_IDCODE_DEV_ID);
 8001964:	4b02      	ldr	r3, [pc, #8]	; (8001970 <HAL_GetDEVID+0xc>)
 8001966:	6818      	ldr	r0, [r3, #0]
}
 8001968:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	e0042000 	.word	0xe0042000

08001974 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001974:	4907      	ldr	r1, [pc, #28]	; (8001994 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001976:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001978:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800197a:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800197e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001982:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001984:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001986:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800198a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800198e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001998:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <HAL_NVIC_SetPriority+0x74>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a0:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a2:	f1c3 0e07 	rsb	lr, r3, #7
 80019a6:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019aa:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019ae:	bf28      	it	cs
 80019b0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b4:	f1bc 0f06 	cmp.w	ip, #6
 80019b8:	d91b      	bls.n	80019f2 <HAL_NVIC_SetPriority+0x5a>
 80019ba:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019bc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80019c0:	fa0c fc03 	lsl.w	ip, ip, r3
 80019c4:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80019cc:	fa0c fc0e 	lsl.w	ip, ip, lr
 80019d0:	ea21 010c 	bic.w	r1, r1, ip
 80019d4:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80019d6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d8:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80019dc:	db0c      	blt.n	80019f8 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019de:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80019e2:	0109      	lsls	r1, r1, #4
 80019e4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80019e8:	b2c9      	uxtb	r1, r1
 80019ea:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80019ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80019f2:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019f4:	4613      	mov	r3, r2
 80019f6:	e7e7      	b.n	80019c8 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f8:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <HAL_NVIC_SetPriority+0x78>)
 80019fa:	f000 000f 	and.w	r0, r0, #15
 80019fe:	0109      	lsls	r1, r1, #4
 8001a00:	4403      	add	r3, r0
 8001a02:	b2c9      	uxtb	r1, r1
 8001a04:	7619      	strb	r1, [r3, #24]
 8001a06:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a0a:	bf00      	nop
 8001a0c:	e000ed00 	.word	0xe000ed00
 8001a10:	e000ecfc 	.word	0xe000ecfc

08001a14 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a14:	3801      	subs	r0, #1
 8001a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001a1a:	d210      	bcs.n	8001a3e <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a1c:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a1e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a22:	4c08      	ldr	r4, [pc, #32]	; (8001a44 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a24:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a26:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8001a2a:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a2e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a30:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a32:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a34:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8001a36:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a3a:	6119      	str	r1, [r3, #16]
 8001a3c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001a3e:	2001      	movs	r0, #1
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e000ed00 	.word	0xe000ed00

08001a48 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001a48:	2800      	cmp	r0, #0
 8001a4a:	d036      	beq.n	8001aba <HAL_CRC_Init+0x72>
{
 8001a4c:	b510      	push	{r4, lr}
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001a4e:	7f43      	ldrb	r3, [r0, #29]
 8001a50:	4604      	mov	r4, r0
 8001a52:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a56:	b363      	cbz	r3, 8001ab2 <HAL_CRC_Init+0x6a>
  hcrc->State = HAL_CRC_STATE_BUSY;

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001a58:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	7762      	strb	r2, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001a5e:	b9f3      	cbnz	r3, 8001a9e <HAL_CRC_Init+0x56>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001a60:	6823      	ldr	r3, [r4, #0]
 8001a62:	4a17      	ldr	r2, [pc, #92]	; (8001ac0 <HAL_CRC_Init+0x78>)
 8001a64:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	f022 0218 	bic.w	r2, r2, #24
 8001a6c:	609a      	str	r2, [r3, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001a6e:	7962      	ldrb	r2, [r4, #5]
 8001a70:	b18a      	cbz	r2, 8001a96 <HAL_CRC_Init+0x4e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001a72:	6922      	ldr	r2, [r4, #16]
 8001a74:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	6961      	ldr	r1, [r4, #20]
 8001a7a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001a82:	689a      	ldr	r2, [r3, #8]
 8001a84:	69a1      	ldr	r1, [r4, #24]
 8001a86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a8a:	430a      	orrs	r2, r1
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001a8c:	2101      	movs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001a8e:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8001a90:	7761      	strb	r1, [r4, #29]

  /* Return function status */
  return HAL_OK;
 8001a92:	2000      	movs	r0, #0
}
 8001a94:	bd10      	pop	{r4, pc}
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001a96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a9a:	611a      	str	r2, [r3, #16]
 8001a9c:	e7eb      	b.n	8001a76 <HAL_CRC_Init+0x2e>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001a9e:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	f000 f80e 	bl	8001ac4 <HAL_CRCEx_Polynomial_Set>
 8001aa8:	b908      	cbnz	r0, 8001aae <HAL_CRC_Init+0x66>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001aaa:	6823      	ldr	r3, [r4, #0]
 8001aac:	e7df      	b.n	8001a6e <HAL_CRC_Init+0x26>
    return HAL_ERROR;
 8001aae:	2001      	movs	r0, #1
}
 8001ab0:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8001ab2:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8001ab4:	f7ff fd50 	bl	8001558 <HAL_CRC_MspInit>
 8001ab8:	e7ce      	b.n	8001a58 <HAL_CRC_Init+0x10>
    return HAL_ERROR;
 8001aba:	2001      	movs	r0, #1
}
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	04c11db7 	.word	0x04c11db7

08001ac4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001ac4:	b410      	push	{r4}
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001ac6:	231e      	movs	r3, #30
 8001ac8:	e001      	b.n	8001ace <HAL_CRCEx_Polynomial_Set+0xa>
 8001aca:	3b01      	subs	r3, #1
 8001acc:	d315      	bcc.n	8001afa <HAL_CRCEx_Polynomial_Set+0x36>
 8001ace:	fa21 fc03 	lsr.w	ip, r1, r3
 8001ad2:	f01c 0f01 	tst.w	ip, #1
 8001ad6:	d0f8      	beq.n	8001aca <HAL_CRCEx_Polynomial_Set+0x6>
  {
  }

  switch (PolyLength)
 8001ad8:	2a18      	cmp	r2, #24
 8001ada:	d80f      	bhi.n	8001afc <HAL_CRCEx_Polynomial_Set+0x38>
 8001adc:	e8df f002 	tbb	[pc, r2]
 8001ae0:	0e0e0e14 	.word	0x0e0e0e14
 8001ae4:	0e0e0e0e 	.word	0x0e0e0e0e
 8001ae8:	0e0e0e1f 	.word	0x0e0e0e1f
 8001aec:	0e0e0e0e 	.word	0x0e0e0e0e
 8001af0:	0e0e0e22 	.word	0x0e0e0e22
 8001af4:	0e0e0e0e 	.word	0x0e0e0e0e
 8001af8:	12          	.byte	0x12
 8001af9:	00          	.byte	0x00
 8001afa:	b12a      	cbz	r2, 8001b08 <HAL_CRCEx_Polynomial_Set+0x44>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001afc:	2001      	movs	r0, #1
    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
}
 8001afe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b02:	4770      	bx	lr
      if (msb >= HAL_CRC_LENGTH_7B)
 8001b04:	2b06      	cmp	r3, #6
 8001b06:	d8f9      	bhi.n	8001afc <HAL_CRCEx_Polynomial_Set+0x38>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001b08:	6804      	ldr	r4, [r0, #0]
 8001b0a:	6161      	str	r1, [r4, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001b0c:	68a3      	ldr	r3, [r4, #8]
 8001b0e:	f023 0318 	bic.w	r3, r3, #24
 8001b12:	431a      	orrs	r2, r3
 8001b14:	2000      	movs	r0, #0
 8001b16:	60a2      	str	r2, [r4, #8]
}
 8001b18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b1c:	4770      	bx	lr
      if (msb >= HAL_CRC_LENGTH_16B)
 8001b1e:	2b0f      	cmp	r3, #15
 8001b20:	d9f2      	bls.n	8001b08 <HAL_CRCEx_Polynomial_Set+0x44>
 8001b22:	e7eb      	b.n	8001afc <HAL_CRCEx_Polynomial_Set+0x38>
      if (msb >= HAL_CRC_LENGTH_8B)
 8001b24:	2b07      	cmp	r3, #7
 8001b26:	d9ef      	bls.n	8001b08 <HAL_CRCEx_Polynomial_Set+0x44>
 8001b28:	e7e8      	b.n	8001afc <HAL_CRCEx_Polynomial_Set+0x38>
 8001b2a:	bf00      	nop

08001b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b30:	680c      	ldr	r4, [r1, #0]
{
 8001b32:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b34:	2c00      	cmp	r4, #0
 8001b36:	f000 808c 	beq.w	8001c52 <HAL_GPIO_Init+0x126>
 8001b3a:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3e:	f8df b1f4 	ldr.w	fp, [pc, #500]	; 8001d34 <HAL_GPIO_Init+0x208>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b42:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 8001d38 <HAL_GPIO_Init+0x20c>
  uint32_t position = 0x00u;
 8001b46:	4663      	mov	r3, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b48:	4688      	mov	r8, r1
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b4a:	2601      	movs	r6, #1
 8001b4c:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8001b4e:	ea16 0904 	ands.w	r9, r6, r4
 8001b52:	d077      	beq.n	8001c44 <HAL_GPIO_Init+0x118>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b54:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8001b58:	f005 0203 	and.w	r2, r5, #3
 8001b5c:	1e51      	subs	r1, r2, #1
 8001b5e:	2901      	cmp	r1, #1
 8001b60:	d97a      	bls.n	8001c58 <HAL_GPIO_Init+0x12c>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b62:	2a03      	cmp	r2, #3
 8001b64:	f040 80b5 	bne.w	8001cd2 <HAL_GPIO_Init+0x1a6>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b68:	fa02 f20c 	lsl.w	r2, r2, ip
 8001b6c:	43d1      	mvns	r1, r2
      temp = GPIOx->MODER;
 8001b6e:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b70:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b72:	430a      	orrs	r2, r1
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b74:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8001b78:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b7a:	d063      	beq.n	8001c44 <HAL_GPIO_Init+0x118>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7c:	f8db 2060 	ldr.w	r2, [fp, #96]	; 0x60
 8001b80:	f042 0201 	orr.w	r2, r2, #1
 8001b84:	f8cb 2060 	str.w	r2, [fp, #96]	; 0x60
 8001b88:	f8db 2060 	ldr.w	r2, [fp, #96]	; 0x60
 8001b8c:	f002 0201 	and.w	r2, r2, #1
 8001b90:	9203      	str	r2, [sp, #12]
 8001b92:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001b94:	f023 0203 	bic.w	r2, r3, #3
 8001b98:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001b9c:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ba0:	f003 0603 	and.w	r6, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8001ba4:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ba6:	00b6      	lsls	r6, r6, #2
 8001ba8:	210f      	movs	r1, #15
 8001baa:	40b1      	lsls	r1, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bac:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001bb0:	ea27 0101 	bic.w	r1, r7, r1
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bb4:	d01f      	beq.n	8001bf6 <HAL_GPIO_Init+0xca>
 8001bb6:	4f58      	ldr	r7, [pc, #352]	; (8001d18 <HAL_GPIO_Init+0x1ec>)
 8001bb8:	42b8      	cmp	r0, r7
 8001bba:	f000 8094 	beq.w	8001ce6 <HAL_GPIO_Init+0x1ba>
 8001bbe:	4f57      	ldr	r7, [pc, #348]	; (8001d1c <HAL_GPIO_Init+0x1f0>)
 8001bc0:	42b8      	cmp	r0, r7
 8001bc2:	f000 8095 	beq.w	8001cf0 <HAL_GPIO_Init+0x1c4>
 8001bc6:	4f56      	ldr	r7, [pc, #344]	; (8001d20 <HAL_GPIO_Init+0x1f4>)
 8001bc8:	42b8      	cmp	r0, r7
 8001bca:	f000 8087 	beq.w	8001cdc <HAL_GPIO_Init+0x1b0>
 8001bce:	4f55      	ldr	r7, [pc, #340]	; (8001d24 <HAL_GPIO_Init+0x1f8>)
 8001bd0:	42b8      	cmp	r0, r7
 8001bd2:	f000 8097 	beq.w	8001d04 <HAL_GPIO_Init+0x1d8>
 8001bd6:	4f54      	ldr	r7, [pc, #336]	; (8001d28 <HAL_GPIO_Init+0x1fc>)
 8001bd8:	42b8      	cmp	r0, r7
 8001bda:	f000 8098 	beq.w	8001d0e <HAL_GPIO_Init+0x1e2>
 8001bde:	4f53      	ldr	r7, [pc, #332]	; (8001d2c <HAL_GPIO_Init+0x200>)
 8001be0:	42b8      	cmp	r0, r7
 8001be2:	f000 808a 	beq.w	8001cfa <HAL_GPIO_Init+0x1ce>
 8001be6:	4f52      	ldr	r7, [pc, #328]	; (8001d30 <HAL_GPIO_Init+0x204>)
 8001be8:	42b8      	cmp	r0, r7
 8001bea:	bf0c      	ite	eq
 8001bec:	2707      	moveq	r7, #7
 8001bee:	2708      	movne	r7, #8
 8001bf0:	fa07 f606 	lsl.w	r6, r7, r6
 8001bf4:	4331      	orrs	r1, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bf6:	6091      	str	r1, [r2, #8]
        temp = EXTI->RTSR1;
 8001bf8:	f8da 2008 	ldr.w	r2, [sl, #8]
        temp &= ~(iocurrent);
 8001bfc:	ea6f 0609 	mvn.w	r6, r9
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c00:	02e9      	lsls	r1, r5, #11
        temp &= ~(iocurrent);
 8001c02:	bf54      	ite	pl
 8001c04:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8001c06:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR1 = temp;
 8001c0a:	f8ca 2008 	str.w	r2, [sl, #8]

        temp = EXTI->FTSR1;
 8001c0e:	f8da 100c 	ldr.w	r1, [sl, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c12:	02aa      	lsls	r2, r5, #10
        temp &= ~(iocurrent);
 8001c14:	bf54      	ite	pl
 8001c16:	4031      	andpl	r1, r6
        {
          temp |= iocurrent;
 8001c18:	ea49 0101 	orrmi.w	r1, r9, r1
        }
        EXTI->FTSR1 = temp;
 8001c1c:	f8ca 100c 	str.w	r1, [sl, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c20:	f8da 1004 	ldr.w	r1, [sl, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c24:	03af      	lsls	r7, r5, #14
        temp &= ~(iocurrent);
 8001c26:	bf54      	ite	pl
 8001c28:	4031      	andpl	r1, r6
        {
          temp |= iocurrent;
 8001c2a:	ea49 0101 	orrmi.w	r1, r9, r1
        }
        EXTI->EMR1 = temp;
 8001c2e:	f8ca 1004 	str.w	r1, [sl, #4]

        temp = EXTI->IMR1;
 8001c32:	f8da 2000 	ldr.w	r2, [sl]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c36:	03e9      	lsls	r1, r5, #15
        temp &= ~(iocurrent);
 8001c38:	bf54      	ite	pl
 8001c3a:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8001c3c:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR1 = temp;
 8001c40:	f8ca 2000 	str.w	r2, [sl]
      }
    }

    position++;
 8001c44:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c46:	fa34 f203 	lsrs.w	r2, r4, r3
 8001c4a:	f10c 0c02 	add.w	ip, ip, #2
 8001c4e:	f47f af7c 	bne.w	8001b4a <HAL_GPIO_Init+0x1e>
  }
}
 8001c52:	b005      	add	sp, #20
 8001c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8001c58:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c5c:	f8d8 100c 	ldr.w	r1, [r8, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c60:	2703      	movs	r7, #3
 8001c62:	fa07 f70c 	lsl.w	r7, r7, ip
 8001c66:	ea2e 0e07 	bic.w	lr, lr, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c6a:	fa01 f10c 	lsl.w	r1, r1, ip
 8001c6e:	ea41 010e 	orr.w	r1, r1, lr
        GPIOx->OSPEEDR = temp;
 8001c72:	6081      	str	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c74:	43f9      	mvns	r1, r7
        temp = GPIOx->OTYPER;
 8001c76:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c78:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c7c:	f3c5 1600 	ubfx	r6, r5, #4, #1
 8001c80:	409e      	lsls	r6, r3
 8001c82:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8001c84:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8001c86:	68c7      	ldr	r7, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c88:	f8d8 6008 	ldr.w	r6, [r8, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c8c:	400f      	ands	r7, r1
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c8e:	fa06 f60c 	lsl.w	r6, r6, ip
 8001c92:	433e      	orrs	r6, r7
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c94:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8001c96:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c98:	fa02 f20c 	lsl.w	r2, r2, ip
 8001c9c:	f47f af67 	bne.w	8001b6e <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3u];
 8001ca0:	08df      	lsrs	r7, r3, #3
 8001ca2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ca6:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001caa:	6a3e      	ldr	r6, [r7, #32]
 8001cac:	9600      	str	r6, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cae:	f8d8 6010 	ldr.w	r6, [r8, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cb2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cb6:	fa06 f60e 	lsl.w	r6, r6, lr
 8001cba:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cbc:	260f      	movs	r6, #15
 8001cbe:	fa06 fe0e 	lsl.w	lr, r6, lr
 8001cc2:	9e00      	ldr	r6, [sp, #0]
 8001cc4:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cc8:	9e01      	ldr	r6, [sp, #4]
 8001cca:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001cce:	623e      	str	r6, [r7, #32]
 8001cd0:	e74d      	b.n	8001b6e <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cd2:	2103      	movs	r1, #3
 8001cd4:	fa01 f10c 	lsl.w	r1, r1, ip
 8001cd8:	43c9      	mvns	r1, r1
 8001cda:	e7d4      	b.n	8001c86 <HAL_GPIO_Init+0x15a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cdc:	2703      	movs	r7, #3
 8001cde:	fa07 f606 	lsl.w	r6, r7, r6
 8001ce2:	4331      	orrs	r1, r6
 8001ce4:	e787      	b.n	8001bf6 <HAL_GPIO_Init+0xca>
 8001ce6:	2701      	movs	r7, #1
 8001ce8:	fa07 f606 	lsl.w	r6, r7, r6
 8001cec:	4331      	orrs	r1, r6
 8001cee:	e782      	b.n	8001bf6 <HAL_GPIO_Init+0xca>
 8001cf0:	2702      	movs	r7, #2
 8001cf2:	fa07 f606 	lsl.w	r6, r7, r6
 8001cf6:	4331      	orrs	r1, r6
 8001cf8:	e77d      	b.n	8001bf6 <HAL_GPIO_Init+0xca>
 8001cfa:	2706      	movs	r7, #6
 8001cfc:	fa07 f606 	lsl.w	r6, r7, r6
 8001d00:	4331      	orrs	r1, r6
 8001d02:	e778      	b.n	8001bf6 <HAL_GPIO_Init+0xca>
 8001d04:	2704      	movs	r7, #4
 8001d06:	fa07 f606 	lsl.w	r6, r7, r6
 8001d0a:	4331      	orrs	r1, r6
 8001d0c:	e773      	b.n	8001bf6 <HAL_GPIO_Init+0xca>
 8001d0e:	2705      	movs	r7, #5
 8001d10:	fa07 f606 	lsl.w	r6, r7, r6
 8001d14:	4331      	orrs	r1, r6
 8001d16:	e76e      	b.n	8001bf6 <HAL_GPIO_Init+0xca>
 8001d18:	48000400 	.word	0x48000400
 8001d1c:	48000800 	.word	0x48000800
 8001d20:	48000c00 	.word	0x48000c00
 8001d24:	48001000 	.word	0x48001000
 8001d28:	48001400 	.word	0x48001400
 8001d2c:	48001800 	.word	0x48001800
 8001d30:	48001c00 	.word	0x48001c00
 8001d34:	40021000 	.word	0x40021000
 8001d38:	40010400 	.word	0x40010400

08001d3c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d3c:	b10a      	cbz	r2, 8001d42 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d3e:	6181      	str	r1, [r0, #24]
 8001d40:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d42:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop

08001d48 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d4a:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001d4c:	2800      	cmp	r0, #0
 8001d4e:	f000 8088 	beq.w	8001e62 <HAL_PCD_Init+0x11a>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001d52:	f890 34bd 	ldrb.w	r3, [r0, #1213]	; 0x4bd
  USBx = hpcd->Instance;
 8001d56:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001d58:	4605      	mov	r5, r0
 8001d5a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d079      	beq.n	8001e56 <HAL_PCD_Init+0x10e>
 8001d62:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001d64:	2303      	movs	r3, #3
 8001d66:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001d6a:	6be3      	ldr	r3, [r4, #60]	; 0x3c

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d6c:	462e      	mov	r6, r5
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001d6e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8001d72:	bf08      	it	eq
 8001d74:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 8001d76:	f001 fed1 	bl	8003b1c <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d7a:	f856 eb10 	ldr.w	lr, [r6], #16
 8001d7e:	46b4      	mov	ip, r6
 8001d80:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001d84:	466c      	mov	r4, sp
 8001d86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001d8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d8e:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8001d92:	e884 0003 	stmia.w	r4, {r0, r1}
 8001d96:	1d2f      	adds	r7, r5, #4
 8001d98:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001d9c:	4670      	mov	r0, lr
 8001d9e:	f001 fe75 	bl	8003a8c <USB_CoreInit>
 8001da2:	4604      	mov	r4, r0
 8001da4:	b130      	cbz	r0, 8001db4 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8001da6:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001da8:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8001daa:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001dac:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
}
 8001db0:	b00b      	add	sp, #44	; 0x2c
 8001db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001db4:	4601      	mov	r1, r0
 8001db6:	6828      	ldr	r0, [r5, #0]
 8001db8:	f001 feb8 	bl	8003b2c <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dbc:	6868      	ldr	r0, [r5, #4]
 8001dbe:	b358      	cbz	r0, 8001e18 <HAL_PCD_Init+0xd0>
 8001dc0:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 8001dc2:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001dc6:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 8001dc8:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001dcc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dd0:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].num = i;
 8001dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001dd8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ddc:	fa5f f28c 	uxtb.w	r2, ip
 8001de0:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001de2:	e9c3 1112 	strd	r1, r1, [r3, #72]	; 0x48
    hpcd->IN_ep[i].is_in = 1U;
 8001de6:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001dea:	f883 1040 	strb.w	r1, [r3, #64]	; 0x40
    hpcd->IN_ep[i].xfer_len = 0U;
 8001dee:	6559      	str	r1, [r3, #84]	; 0x54
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001df0:	d3ea      	bcc.n	8001dc8 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 8001df2:	2200      	movs	r2, #0
 8001df4:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001df8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dfc:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].num = i;
 8001dfe:	f883 427c 	strb.w	r4, [r3, #636]	; 0x27c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e02:	b2cc      	uxtb	r4, r1
 8001e04:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001e06:	e9c3 22a2 	strd	r2, r2, [r3, #648]	; 0x288
    hpcd->OUT_ep[i].is_in = 0U;
 8001e0a:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001e0e:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001e12:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e16:	d3ed      	bcc.n	8001df4 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e18:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001e1a:	466c      	mov	r4, sp
 8001e1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e1e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001e20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e22:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001e26:	e884 0003 	stmia.w	r4, {r0, r1}
 8001e2a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001e2e:	6828      	ldr	r0, [r5, #0]
 8001e30:	f001 feb4 	bl	8003b9c <USB_DevInit>
 8001e34:	4604      	mov	r4, r0
 8001e36:	2800      	cmp	r0, #0
 8001e38:	d1b5      	bne.n	8001da6 <HAL_PCD_Init+0x5e>
  if (hpcd->Init.lpm_enable == 1U)
 8001e3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 8001e3c:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001e40:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8001e42:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8001e44:	f885 24bd 	strb.w	r2, [r5, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
 8001e48:	d00f      	beq.n	8001e6a <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001e4a:	6828      	ldr	r0, [r5, #0]
 8001e4c:	f001 ffa6 	bl	8003d9c <USB_DevDisconnect>
}
 8001e50:	4620      	mov	r0, r4
 8001e52:	b00b      	add	sp, #44	; 0x2c
 8001e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8001e56:	f880 24bc 	strb.w	r2, [r0, #1212]	; 0x4bc
    HAL_PCD_MspInit(hpcd);
 8001e5a:	f7ff fc21 	bl	80016a0 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 8001e5e:	6828      	ldr	r0, [r5, #0]
 8001e60:	e780      	b.n	8001d64 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 8001e62:	2401      	movs	r4, #1
}
 8001e64:	4620      	mov	r0, r4
 8001e66:	b00b      	add	sp, #44	; 0x2c
 8001e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001e6a:	4628      	mov	r0, r5
 8001e6c:	f000 f802 	bl	8001e74 <HAL_PCDEx_ActivateLPM>
 8001e70:	e7eb      	b.n	8001e4a <HAL_PCD_Init+0x102>
 8001e72:	bf00      	nop

08001e74 <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e74:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 8001e76:	2100      	movs	r1, #0
{
 8001e78:	b410      	push	{r4}
  hpcd->LPM_State = LPM_L0;
 8001e7a:	f880 14f4 	strb.w	r1, [r0, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001e7e:	6993      	ldr	r3, [r2, #24]
  hpcd->lpm_active = 1U;
 8001e80:	2401      	movs	r4, #1
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001e82:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
  hpcd->lpm_active = 1U;
 8001e86:	f8c0 4500 	str.w	r4, [r0, #1280]	; 0x500
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001e8a:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001e8c:	6d53      	ldr	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8001e8e:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e96:	f043 0303 	orr.w	r3, r3, #3
}
 8001e9a:	4608      	mov	r0, r1
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001e9c:	6553      	str	r3, [r2, #84]	; 0x54
}
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_PWREx_GetVoltageRange>:
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ea0:	4b07      	ldr	r3, [pc, #28]	; (8001ec0 <HAL_PWREx_GetVoltageRange+0x20>)
 8001ea2:	6818      	ldr	r0, [r3, #0]
 8001ea4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001ea8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8001eac:	d006      	beq.n	8001ebc <HAL_PWREx_GetVoltageRange+0x1c>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001eae:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001eb2:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8001eb6:	bf18      	it	ne
 8001eb8:	f44f 7000 	movne.w	r0, #512	; 0x200
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	40007000 	.word	0x40007000

08001ec4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ec4:	b410      	push	{r4}

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ec6:	4a3b      	ldr	r2, [pc, #236]	; (8001fb4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001ec8:	b970      	cbnz	r0, 8001ee8 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001eca:	6813      	ldr	r3, [r2, #0]
 8001ecc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ed4:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ed8:	d023      	beq.n	8001f22 <HAL_PWREx_ControlVoltageScaling+0x5e>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001eda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    }
  }
#endif

  return HAL_OK;
}
 8001ede:	f85d 4b04 	ldr.w	r4, [sp], #4
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ee2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8001ee6:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ee8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001eec:	d009      	beq.n	8001f02 <HAL_PWREx_ControlVoltageScaling+0x3e>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001eee:	6813      	ldr	r3, [r2, #0]
}
 8001ef0:	f85d 4b04 	ldr.w	r4, [sp], #4
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ef4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ef8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  return HAL_OK;
 8001efc:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001efe:	6013      	str	r3, [r2, #0]
}
 8001f00:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f02:	6813      	ldr	r3, [r2, #0]
 8001f04:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f0c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f10:	d02f      	beq.n	8001f72 <HAL_PWREx_ControlVoltageScaling+0xae>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8001f16:	2000      	movs	r0, #0
}
 8001f18:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f1c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8001f20:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f26:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f2a:	6811      	ldr	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f2c:	4c22      	ldr	r4, [pc, #136]	; (8001fb8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001f2e:	4823      	ldr	r0, [pc, #140]	; (8001fbc <HAL_PWREx_ControlVoltageScaling+0xf8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f30:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8001f34:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8001f38:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f3a:	6823      	ldr	r3, [r4, #0]
 8001f3c:	2132      	movs	r1, #50	; 0x32
 8001f3e:	fb01 f303 	mul.w	r3, r1, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f42:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f44:	fba0 0303 	umull	r0, r3, r0, r3
 8001f48:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f4a:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f4c:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f50:	d506      	bpl.n	8001f60 <HAL_PWREx_ControlVoltageScaling+0x9c>
 8001f52:	e000      	b.n	8001f56 <HAL_PWREx_ControlVoltageScaling+0x92>
 8001f54:	b123      	cbz	r3, 8001f60 <HAL_PWREx_ControlVoltageScaling+0x9c>
 8001f56:	6951      	ldr	r1, [r2, #20]
 8001f58:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8001f5a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f5e:	d4f9      	bmi.n	8001f54 <HAL_PWREx_ControlVoltageScaling+0x90>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f60:	4b14      	ldr	r3, [pc, #80]	; (8001fb4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	055c      	lsls	r4, r3, #21
  return HAL_OK;
 8001f66:	bf54      	ite	pl
 8001f68:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8001f6a:	2003      	movmi	r0, #3
}
 8001f6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f70:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f76:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f7a:	6811      	ldr	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f7c:	4c0e      	ldr	r4, [pc, #56]	; (8001fb8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001f7e:	480f      	ldr	r0, [pc, #60]	; (8001fbc <HAL_PWREx_ControlVoltageScaling+0xf8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f80:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8001f84:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8001f88:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f8a:	6823      	ldr	r3, [r4, #0]
 8001f8c:	2132      	movs	r1, #50	; 0x32
 8001f8e:	fb01 f303 	mul.w	r3, r1, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f92:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f94:	fba0 0303 	umull	r0, r3, r0, r3
 8001f98:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f9a:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f9c:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fa0:	d5de      	bpl.n	8001f60 <HAL_PWREx_ControlVoltageScaling+0x9c>
 8001fa2:	e001      	b.n	8001fa8 <HAL_PWREx_ControlVoltageScaling+0xe4>
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0db      	beq.n	8001f60 <HAL_PWREx_ControlVoltageScaling+0x9c>
 8001fa8:	6951      	ldr	r1, [r2, #20]
 8001faa:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8001fac:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fb0:	d5d6      	bpl.n	8001f60 <HAL_PWREx_ControlVoltageScaling+0x9c>
 8001fb2:	e7f7      	b.n	8001fa4 <HAL_PWREx_ControlVoltageScaling+0xe0>
 8001fb4:	40007000 	.word	0x40007000
 8001fb8:	20000000 	.word	0x20000000
 8001fbc:	431bde83 	.word	0x431bde83

08001fc0 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8001fc0:	4a02      	ldr	r2, [pc, #8]	; (8001fcc <HAL_PWREx_EnableVddUSB+0xc>)
 8001fc2:	6853      	ldr	r3, [r2, #4]
 8001fc4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fc8:	6053      	str	r3, [r2, #4]
}
 8001fca:	4770      	bx	lr
 8001fcc:	40007000 	.word	0x40007000

08001fd0 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001fd0:	4a02      	ldr	r2, [pc, #8]	; (8001fdc <HAL_PWREx_EnableVddIO2+0xc>)
 8001fd2:	6853      	ldr	r3, [r2, #4]
 8001fd4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fd8:	6053      	str	r3, [r2, #4]
}
 8001fda:	4770      	bx	lr
 8001fdc:	40007000 	.word	0x40007000

08001fe0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001fe0:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001fe2:	4d1e      	ldr	r5, [pc, #120]	; (800205c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001fe4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001fe6:	00db      	lsls	r3, r3, #3
{
 8001fe8:	b083      	sub	sp, #12
 8001fea:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001fec:	d519      	bpl.n	8002022 <RCC_SetFlashLatencyFromMSIRange+0x42>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001fee:	f7ff ff57 	bl	8001ea0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ff2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001ff6:	d026      	beq.n	8002046 <RCC_SetFlashLatencyFromMSIRange+0x66>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001ff8:	2c7f      	cmp	r4, #127	; 0x7f
 8001ffa:	d82b      	bhi.n	8002054 <RCC_SetFlashLatencyFromMSIRange+0x74>
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001ffc:	f1a4 0070 	sub.w	r0, r4, #112	; 0x70
 8002000:	fab0 f080 	clz	r0, r0
 8002004:	0940      	lsrs	r0, r0, #5
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002006:	4a16      	ldr	r2, [pc, #88]	; (8002060 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002008:	6813      	ldr	r3, [r2, #0]
 800200a:	f023 030f 	bic.w	r3, r3, #15
 800200e:	4303      	orrs	r3, r0
 8002010:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002012:	6813      	ldr	r3, [r2, #0]
 8002014:	f003 030f 	and.w	r3, r3, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002018:	1a18      	subs	r0, r3, r0
 800201a:	bf18      	it	ne
 800201c:	2001      	movne	r0, #1
 800201e:	b003      	add	sp, #12
 8002020:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8002022:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002028:	65ab      	str	r3, [r5, #88]	; 0x58
 800202a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800202c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002030:	9301      	str	r3, [sp, #4]
 8002032:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002034:	f7ff ff34 	bl	8001ea0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002038:	6dab      	ldr	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800203a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 800203e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002042:	65ab      	str	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002044:	d1d8      	bne.n	8001ff8 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8002046:	2c80      	cmp	r4, #128	; 0x80
 8002048:	d906      	bls.n	8002058 <RCC_SetFlashLatencyFromMSIRange+0x78>
        latency = FLASH_LATENCY_1; /* 1WS */
 800204a:	2ca0      	cmp	r4, #160	; 0xa0
 800204c:	bf8c      	ite	hi
 800204e:	2002      	movhi	r0, #2
 8002050:	2001      	movls	r0, #1
 8002052:	e7d8      	b.n	8002006 <RCC_SetFlashLatencyFromMSIRange+0x26>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002054:	2002      	movs	r0, #2
 8002056:	e7d6      	b.n	8002006 <RCC_SetFlashLatencyFromMSIRange+0x26>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002058:	2000      	movs	r0, #0
 800205a:	e7d4      	b.n	8002006 <RCC_SetFlashLatencyFromMSIRange+0x26>
 800205c:	40021000 	.word	0x40021000
 8002060:	40022000 	.word	0x40022000

08002064 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002064:	4a28      	ldr	r2, [pc, #160]	; (8002108 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002066:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002068:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800206a:	f013 030c 	ands.w	r3, r3, #12
 800206e:	d008      	beq.n	8002082 <HAL_RCC_GetSysClockFreq+0x1e>
 8002070:	2b0c      	cmp	r3, #12
 8002072:	d038      	beq.n	80020e6 <HAL_RCC_GetSysClockFreq+0x82>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002074:	2b04      	cmp	r3, #4
 8002076:	d034      	beq.n	80020e2 <HAL_RCC_GetSysClockFreq+0x7e>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002078:	2b08      	cmp	r3, #8
 800207a:	4824      	ldr	r0, [pc, #144]	; (800210c <HAL_RCC_GetSysClockFreq+0xa8>)
 800207c:	bf18      	it	ne
 800207e:	2000      	movne	r0, #0
 8002080:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002082:	4a21      	ldr	r2, [pc, #132]	; (8002108 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002084:	6811      	ldr	r1, [r2, #0]
 8002086:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002088:	bf54      	ite	pl
 800208a:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800208e:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 8002090:	491f      	ldr	r1, [pc, #124]	; (8002110 <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002092:	bf54      	ite	pl
 8002094:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002098:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 800209c:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020a0:	b303      	cbz	r3, 80020e4 <HAL_RCC_GetSysClockFreq+0x80>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80020a2:	2b0c      	cmp	r3, #12
 80020a4:	d12d      	bne.n	8002102 <HAL_RCC_GetSysClockFreq+0x9e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80020a6:	4b18      	ldr	r3, [pc, #96]	; (8002108 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d025      	beq.n	80020fe <HAL_RCC_GetSysClockFreq+0x9a>
 80020b2:	4a16      	ldr	r2, [pc, #88]	; (800210c <HAL_RCC_GetSysClockFreq+0xa8>)
 80020b4:	2b03      	cmp	r3, #3
 80020b6:	bf08      	it	eq
 80020b8:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020ba:	4b13      	ldr	r3, [pc, #76]	; (8002108 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020bc:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020be:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020c6:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020ca:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020ce:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020d0:	fb02 f000 	mul.w	r0, r2, r0
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020d4:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020d6:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020d8:	fbb0 f0f1 	udiv	r0, r0, r1
    sysclockfreq = pllvco / pllr;
 80020dc:	fbb0 f0f3 	udiv	r0, r0, r3
 80020e0:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80020e2:	480c      	ldr	r0, [pc, #48]	; (8002114 <HAL_RCC_GetSysClockFreq+0xb0>)
}
 80020e4:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020e6:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80020ea:	2a01      	cmp	r2, #1
 80020ec:	d0c9      	beq.n	8002082 <HAL_RCC_GetSysClockFreq+0x1e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80020ee:	4b06      	ldr	r3, [pc, #24]	; (8002108 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80020f6:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80020f8:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 80020fc:	d1d9      	bne.n	80020b2 <HAL_RCC_GetSysClockFreq+0x4e>
      pllvco = HSI_VALUE;
 80020fe:	4805      	ldr	r0, [pc, #20]	; (8002114 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002100:	e7db      	b.n	80020ba <HAL_RCC_GetSysClockFreq+0x56>
 8002102:	2000      	movs	r0, #0
  return sysclockfreq;
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	40021000 	.word	0x40021000
 800210c:	007a1200 	.word	0x007a1200
 8002110:	08010a90 	.word	0x08010a90
 8002114:	00f42400 	.word	0x00f42400

08002118 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8002118:	2800      	cmp	r0, #0
 800211a:	f000 828f 	beq.w	800263c <HAL_RCC_OscConfig+0x524>
{
 800211e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002122:	4a94      	ldr	r2, [pc, #592]	; (8002374 <HAL_RCC_OscConfig+0x25c>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002124:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002126:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002128:	68d6      	ldr	r6, [r2, #12]
 800212a:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800212c:	06d8      	lsls	r0, r3, #27
{
 800212e:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002130:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002134:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002138:	d52e      	bpl.n	8002198 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800213a:	2d00      	cmp	r5, #0
 800213c:	f000 8123 	beq.w	8002386 <HAL_RCC_OscConfig+0x26e>
 8002140:	2d0c      	cmp	r5, #12
 8002142:	f000 811d 	beq.w	8002380 <HAL_RCC_OscConfig+0x268>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002146:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8002148:	4f8a      	ldr	r7, [pc, #552]	; (8002374 <HAL_RCC_OscConfig+0x25c>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800214a:	2b00      	cmp	r3, #0
 800214c:	f000 8193 	beq.w	8002476 <HAL_RCC_OscConfig+0x35e>
        __HAL_RCC_MSI_ENABLE();
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	f043 0301 	orr.w	r3, r3, #1
 8002156:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8002158:	f7ff fbe2 	bl	8001920 <HAL_GetTick>
 800215c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800215e:	e006      	b.n	800216e <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002160:	f7ff fbde 	bl	8001920 <HAL_GetTick>
 8002164:	eba0 0008 	sub.w	r0, r0, r8
 8002168:	2802      	cmp	r0, #2
 800216a:	f200 8194 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	079b      	lsls	r3, r3, #30
 8002172:	d5f5      	bpl.n	8002160 <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	f043 0308 	orr.w	r3, r3, #8
 800217a:	603b      	str	r3, [r7, #0]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	6a22      	ldr	r2, [r4, #32]
 8002180:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002184:	4313      	orrs	r3, r2
 8002186:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	69e2      	ldr	r2, [r4, #28]
 800218c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002190:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002194:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002196:	6823      	ldr	r3, [r4, #0]
 8002198:	07d9      	lsls	r1, r3, #31
 800219a:	f100 80c2 	bmi.w	8002322 <HAL_RCC_OscConfig+0x20a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800219e:	0799      	lsls	r1, r3, #30
 80021a0:	d523      	bpl.n	80021ea <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80021a2:	2d04      	cmp	r5, #4
 80021a4:	f000 8157 	beq.w	8002456 <HAL_RCC_OscConfig+0x33e>
 80021a8:	2d0c      	cmp	r5, #12
 80021aa:	f000 8151 	beq.w	8002450 <HAL_RCC_OscConfig+0x338>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021ae:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80021b0:	4e70      	ldr	r6, [pc, #448]	; (8002374 <HAL_RCC_OscConfig+0x25c>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 81dc 	beq.w	8002570 <HAL_RCC_OscConfig+0x458>
        __HAL_RCC_HSI_ENABLE();
 80021b8:	6833      	ldr	r3, [r6, #0]
 80021ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021be:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80021c0:	f7ff fbae 	bl	8001920 <HAL_GetTick>
 80021c4:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021c6:	e005      	b.n	80021d4 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c8:	f7ff fbaa 	bl	8001920 <HAL_GetTick>
 80021cc:	1bc0      	subs	r0, r0, r7
 80021ce:	2802      	cmp	r0, #2
 80021d0:	f200 8161 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021d4:	6833      	ldr	r3, [r6, #0]
 80021d6:	055b      	lsls	r3, r3, #21
 80021d8:	d5f6      	bpl.n	80021c8 <HAL_RCC_OscConfig+0xb0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021da:	6873      	ldr	r3, [r6, #4]
 80021dc:	6922      	ldr	r2, [r4, #16]
 80021de:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80021e2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80021e6:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e8:	6823      	ldr	r3, [r4, #0]
 80021ea:	0719      	lsls	r1, r3, #28
 80021ec:	d519      	bpl.n	8002222 <HAL_RCC_OscConfig+0x10a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ee:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 80021f0:	4e60      	ldr	r6, [pc, #384]	; (8002374 <HAL_RCC_OscConfig+0x25c>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 8118 	beq.w	8002428 <HAL_RCC_OscConfig+0x310>
      __HAL_RCC_LSI_ENABLE();
 80021f8:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002204:	f7ff fb8c 	bl	8001920 <HAL_GetTick>
 8002208:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800220a:	e005      	b.n	8002218 <HAL_RCC_OscConfig+0x100>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800220c:	f7ff fb88 	bl	8001920 <HAL_GetTick>
 8002210:	1bc0      	subs	r0, r0, r7
 8002212:	2802      	cmp	r0, #2
 8002214:	f200 813f 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002218:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800221c:	079a      	lsls	r2, r3, #30
 800221e:	d5f5      	bpl.n	800220c <HAL_RCC_OscConfig+0xf4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002220:	6823      	ldr	r3, [r4, #0]
 8002222:	075e      	lsls	r6, r3, #29
 8002224:	d53f      	bpl.n	80022a6 <HAL_RCC_OscConfig+0x18e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002226:	4b53      	ldr	r3, [pc, #332]	; (8002374 <HAL_RCC_OscConfig+0x25c>)
 8002228:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800222a:	00d0      	lsls	r0, r2, #3
 800222c:	f100 819e 	bmi.w	800256c <HAL_RCC_OscConfig+0x454>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002230:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002232:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002236:	659a      	str	r2, [r3, #88]	; 0x58
 8002238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800223a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800223e:	9301      	str	r3, [sp, #4]
 8002240:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002242:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002244:	4f4c      	ldr	r7, [pc, #304]	; (8002378 <HAL_RCC_OscConfig+0x260>)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	05d9      	lsls	r1, r3, #23
 800224a:	f140 81f9 	bpl.w	8002640 <HAL_RCC_OscConfig+0x528>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800224e:	68a3      	ldr	r3, [r4, #8]
 8002250:	2b01      	cmp	r3, #1
 8002252:	f000 819f 	beq.w	8002594 <HAL_RCC_OscConfig+0x47c>
 8002256:	2b05      	cmp	r3, #5
 8002258:	f000 821d 	beq.w	8002696 <HAL_RCC_OscConfig+0x57e>
 800225c:	4f45      	ldr	r7, [pc, #276]	; (8002374 <HAL_RCC_OscConfig+0x25c>)
 800225e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002262:	f022 0201 	bic.w	r2, r2, #1
 8002266:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800226a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800226e:	f022 0204 	bic.w	r2, r2, #4
 8002272:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002276:	2b00      	cmp	r3, #0
 8002278:	f040 8193 	bne.w	80025a2 <HAL_RCC_OscConfig+0x48a>
      tickstart = HAL_GetTick();
 800227c:	f7ff fb50 	bl	8001920 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002280:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002284:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002286:	e006      	b.n	8002296 <HAL_RCC_OscConfig+0x17e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002288:	f7ff fb4a 	bl	8001920 <HAL_GetTick>
 800228c:	eba0 0008 	sub.w	r0, r0, r8
 8002290:	4548      	cmp	r0, r9
 8002292:	f200 8100 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002296:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800229a:	0798      	lsls	r0, r3, #30
 800229c:	d4f4      	bmi.n	8002288 <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 800229e:	2e00      	cmp	r6, #0
 80022a0:	f040 81e0 	bne.w	8002664 <HAL_RCC_OscConfig+0x54c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	0699      	lsls	r1, r3, #26
 80022a8:	d518      	bpl.n	80022dc <HAL_RCC_OscConfig+0x1c4>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80022aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
      __HAL_RCC_HSI48_ENABLE();
 80022ac:	4e31      	ldr	r6, [pc, #196]	; (8002374 <HAL_RCC_OscConfig+0x25c>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f000 81a5 	beq.w	80025fe <HAL_RCC_OscConfig+0x4e6>
      __HAL_RCC_HSI48_ENABLE();
 80022b4:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98
      tickstart = HAL_GetTick();
 80022c0:	f7ff fb2e 	bl	8001920 <HAL_GetTick>
 80022c4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022c6:	e005      	b.n	80022d4 <HAL_RCC_OscConfig+0x1bc>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022c8:	f7ff fb2a 	bl	8001920 <HAL_GetTick>
 80022cc:	1bc0      	subs	r0, r0, r7
 80022ce:	2802      	cmp	r0, #2
 80022d0:	f200 80e1 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022d4:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 80022d8:	079a      	lsls	r2, r3, #30
 80022da:	d5f5      	bpl.n	80022c8 <HAL_RCC_OscConfig+0x1b0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f000 8142 	beq.w	8002568 <HAL_RCC_OscConfig+0x450>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	f000 80ef 	beq.w	80024c8 <HAL_RCC_OscConfig+0x3b0>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022ea:	2d0c      	cmp	r5, #12
 80022ec:	f000 808c 	beq.w	8002408 <HAL_RCC_OscConfig+0x2f0>
        __HAL_RCC_PLL_DISABLE();
 80022f0:	4c20      	ldr	r4, [pc, #128]	; (8002374 <HAL_RCC_OscConfig+0x25c>)
 80022f2:	6823      	ldr	r3, [r4, #0]
 80022f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022f8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80022fa:	f7ff fb11 	bl	8001920 <HAL_GetTick>
 80022fe:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002300:	e005      	b.n	800230e <HAL_RCC_OscConfig+0x1f6>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002302:	f7ff fb0d 	bl	8001920 <HAL_GetTick>
 8002306:	1b40      	subs	r0, r0, r5
 8002308:	2802      	cmp	r0, #2
 800230a:	f200 80c4 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800230e:	6823      	ldr	r3, [r4, #0]
 8002310:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8002314:	d1f5      	bne.n	8002302 <HAL_RCC_OscConfig+0x1ea>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002316:	68e1      	ldr	r1, [r4, #12]
 8002318:	4a18      	ldr	r2, [pc, #96]	; (800237c <HAL_RCC_OscConfig+0x264>)
 800231a:	400a      	ands	r2, r1
  return HAL_OK;
 800231c:	4618      	mov	r0, r3
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800231e:	60e2      	str	r2, [r4, #12]
 8002320:	e073      	b.n	800240a <HAL_RCC_OscConfig+0x2f2>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002322:	2d08      	cmp	r5, #8
 8002324:	d076      	beq.n	8002414 <HAL_RCC_OscConfig+0x2fc>
 8002326:	2d0c      	cmp	r5, #12
 8002328:	d072      	beq.n	8002410 <HAL_RCC_OscConfig+0x2f8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800232a:	6863      	ldr	r3, [r4, #4]
 800232c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002330:	f000 80b5 	beq.w	800249e <HAL_RCC_OscConfig+0x386>
 8002334:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002338:	f000 81a0 	beq.w	800267c <HAL_RCC_OscConfig+0x564>
 800233c:	4f0d      	ldr	r7, [pc, #52]	; (8002374 <HAL_RCC_OscConfig+0x25c>)
 800233e:	683a      	ldr	r2, [r7, #0]
 8002340:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002344:	603a      	str	r2, [r7, #0]
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800234c:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800234e:	2b00      	cmp	r3, #0
 8002350:	f040 80aa 	bne.w	80024a8 <HAL_RCC_OscConfig+0x390>
        tickstart = HAL_GetTick();
 8002354:	f7ff fae4 	bl	8001920 <HAL_GetTick>
 8002358:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800235a:	e006      	b.n	800236a <HAL_RCC_OscConfig+0x252>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7ff fae0 	bl	8001920 <HAL_GetTick>
 8002360:	eba0 0008 	sub.w	r0, r0, r8
 8002364:	2864      	cmp	r0, #100	; 0x64
 8002366:	f200 8096 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	0398      	lsls	r0, r3, #14
 800236e:	d4f5      	bmi.n	800235c <HAL_RCC_OscConfig+0x244>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002370:	6823      	ldr	r3, [r4, #0]
 8002372:	e714      	b.n	800219e <HAL_RCC_OscConfig+0x86>
 8002374:	40021000 	.word	0x40021000
 8002378:	40007000 	.word	0x40007000
 800237c:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002380:	2e01      	cmp	r6, #1
 8002382:	f47f aee0 	bne.w	8002146 <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002386:	4ba8      	ldr	r3, [pc, #672]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	0799      	lsls	r1, r3, #30
 800238c:	d439      	bmi.n	8002402 <HAL_RCC_OscConfig+0x2ea>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800238e:	4ba6      	ldr	r3, [pc, #664]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 8002390:	6a20      	ldr	r0, [r4, #32]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	0712      	lsls	r2, r2, #28
 8002396:	bf56      	itet	pl
 8002398:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 800239c:	681b      	ldrmi	r3, [r3, #0]
 800239e:	091b      	lsrpl	r3, r3, #4
 80023a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023a4:	4298      	cmp	r0, r3
 80023a6:	f200 8112 	bhi.w	80025ce <HAL_RCC_OscConfig+0x4b6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023aa:	4b9f      	ldr	r3, [pc, #636]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	f042 0208 	orr.w	r2, r2, #8
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80023ba:	4302      	orrs	r2, r0
 80023bc:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	69e1      	ldr	r1, [r4, #28]
 80023c2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80023c6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80023ca:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023cc:	2d00      	cmp	r5, #0
 80023ce:	f000 814f 	beq.w	8002670 <HAL_RCC_OscConfig+0x558>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023d2:	f7ff fe47 	bl	8002064 <HAL_RCC_GetSysClockFreq>
 80023d6:	4b94      	ldr	r3, [pc, #592]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 80023d8:	4a94      	ldr	r2, [pc, #592]	; (800262c <HAL_RCC_OscConfig+0x514>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80023e0:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 80023e2:	4a93      	ldr	r2, [pc, #588]	; (8002630 <HAL_RCC_OscConfig+0x518>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023e4:	f003 031f 	and.w	r3, r3, #31
 80023e8:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 80023ec:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023ee:	4a91      	ldr	r2, [pc, #580]	; (8002634 <HAL_RCC_OscConfig+0x51c>)
 80023f0:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 80023f2:	f7ff fa53 	bl	800189c <HAL_InitTick>
        if(status != HAL_OK)
 80023f6:	b940      	cbnz	r0, 800240a <HAL_RCC_OscConfig+0x2f2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023f8:	6823      	ldr	r3, [r4, #0]
 80023fa:	07d9      	lsls	r1, r3, #31
 80023fc:	f57f aecf 	bpl.w	800219e <HAL_RCC_OscConfig+0x86>
 8002400:	e78f      	b.n	8002322 <HAL_RCC_OscConfig+0x20a>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002402:	69a3      	ldr	r3, [r4, #24]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1c2      	bne.n	800238e <HAL_RCC_OscConfig+0x276>
          return HAL_ERROR;
 8002408:	2001      	movs	r0, #1
}
 800240a:	b003      	add	sp, #12
 800240c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002410:	2e03      	cmp	r6, #3
 8002412:	d18a      	bne.n	800232a <HAL_RCC_OscConfig+0x212>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002414:	4a84      	ldr	r2, [pc, #528]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 8002416:	6812      	ldr	r2, [r2, #0]
 8002418:	0392      	lsls	r2, r2, #14
 800241a:	f57f aec0 	bpl.w	800219e <HAL_RCC_OscConfig+0x86>
 800241e:	6862      	ldr	r2, [r4, #4]
 8002420:	2a00      	cmp	r2, #0
 8002422:	f47f aebc 	bne.w	800219e <HAL_RCC_OscConfig+0x86>
 8002426:	e7ef      	b.n	8002408 <HAL_RCC_OscConfig+0x2f0>
      __HAL_RCC_LSI_DISABLE();
 8002428:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800242c:	f023 0301 	bic.w	r3, r3, #1
 8002430:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002434:	f7ff fa74 	bl	8001920 <HAL_GetTick>
 8002438:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800243a:	e004      	b.n	8002446 <HAL_RCC_OscConfig+0x32e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800243c:	f7ff fa70 	bl	8001920 <HAL_GetTick>
 8002440:	1bc0      	subs	r0, r0, r7
 8002442:	2802      	cmp	r0, #2
 8002444:	d827      	bhi.n	8002496 <HAL_RCC_OscConfig+0x37e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002446:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800244a:	079b      	lsls	r3, r3, #30
 800244c:	d4f6      	bmi.n	800243c <HAL_RCC_OscConfig+0x324>
 800244e:	e6e7      	b.n	8002220 <HAL_RCC_OscConfig+0x108>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002450:	2e02      	cmp	r6, #2
 8002452:	f47f aeac 	bne.w	80021ae <HAL_RCC_OscConfig+0x96>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002456:	4a74      	ldr	r2, [pc, #464]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	0552      	lsls	r2, r2, #21
 800245c:	d502      	bpl.n	8002464 <HAL_RCC_OscConfig+0x34c>
 800245e:	68e2      	ldr	r2, [r4, #12]
 8002460:	2a00      	cmp	r2, #0
 8002462:	d0d1      	beq.n	8002408 <HAL_RCC_OscConfig+0x2f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002464:	4970      	ldr	r1, [pc, #448]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 8002466:	6920      	ldr	r0, [r4, #16]
 8002468:	684a      	ldr	r2, [r1, #4]
 800246a:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 800246e:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8002472:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002474:	e6b9      	b.n	80021ea <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_MSI_DISABLE();
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	f023 0301 	bic.w	r3, r3, #1
 800247c:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 800247e:	f7ff fa4f 	bl	8001920 <HAL_GetTick>
 8002482:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	0798      	lsls	r0, r3, #30
 8002488:	d5b6      	bpl.n	80023f8 <HAL_RCC_OscConfig+0x2e0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800248a:	f7ff fa49 	bl	8001920 <HAL_GetTick>
 800248e:	eba0 0008 	sub.w	r0, r0, r8
 8002492:	2802      	cmp	r0, #2
 8002494:	d9f6      	bls.n	8002484 <HAL_RCC_OscConfig+0x36c>
            return HAL_TIMEOUT;
 8002496:	2003      	movs	r0, #3
}
 8002498:	b003      	add	sp, #12
 800249a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800249e:	4a62      	ldr	r2, [pc, #392]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 80024a0:	6813      	ldr	r3, [r2, #0]
 80024a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80024a8:	f7ff fa3a 	bl	8001920 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ac:	f8df 8178 	ldr.w	r8, [pc, #376]	; 8002628 <HAL_RCC_OscConfig+0x510>
        tickstart = HAL_GetTick();
 80024b0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024b2:	e004      	b.n	80024be <HAL_RCC_OscConfig+0x3a6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024b4:	f7ff fa34 	bl	8001920 <HAL_GetTick>
 80024b8:	1bc0      	subs	r0, r0, r7
 80024ba:	2864      	cmp	r0, #100	; 0x64
 80024bc:	d8eb      	bhi.n	8002496 <HAL_RCC_OscConfig+0x37e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024be:	f8d8 3000 	ldr.w	r3, [r8]
 80024c2:	039b      	lsls	r3, r3, #14
 80024c4:	d5f6      	bpl.n	80024b4 <HAL_RCC_OscConfig+0x39c>
 80024c6:	e753      	b.n	8002370 <HAL_RCC_OscConfig+0x258>
      pll_config = RCC->PLLCFGR;
 80024c8:	4e57      	ldr	r6, [pc, #348]	; (8002628 <HAL_RCC_OscConfig+0x510>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
      pll_config = RCC->PLLCFGR;
 80024cc:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ce:	f003 0103 	and.w	r1, r3, #3
 80024d2:	4291      	cmp	r1, r2
 80024d4:	f000 80ed 	beq.w	80026b2 <HAL_RCC_OscConfig+0x59a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024d8:	2d0c      	cmp	r5, #12
 80024da:	d095      	beq.n	8002408 <HAL_RCC_OscConfig+0x2f0>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80024dc:	4d52      	ldr	r5, [pc, #328]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 80024de:	682b      	ldr	r3, [r5, #0]
 80024e0:	015f      	lsls	r7, r3, #5
 80024e2:	d491      	bmi.n	8002408 <HAL_RCC_OscConfig+0x2f0>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80024e4:	682b      	ldr	r3, [r5, #0]
 80024e6:	00de      	lsls	r6, r3, #3
 80024e8:	d48e      	bmi.n	8002408 <HAL_RCC_OscConfig+0x2f0>
            __HAL_RCC_PLL_DISABLE();
 80024ea:	682b      	ldr	r3, [r5, #0]
 80024ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024f0:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 80024f2:	f7ff fa15 	bl	8001920 <HAL_GetTick>
 80024f6:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024f8:	e004      	b.n	8002504 <HAL_RCC_OscConfig+0x3ec>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024fa:	f7ff fa11 	bl	8001920 <HAL_GetTick>
 80024fe:	1b80      	subs	r0, r0, r6
 8002500:	2802      	cmp	r0, #2
 8002502:	d8c8      	bhi.n	8002496 <HAL_RCC_OscConfig+0x37e>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002504:	682b      	ldr	r3, [r5, #0]
 8002506:	0198      	lsls	r0, r3, #6
 8002508:	d4f7      	bmi.n	80024fa <HAL_RCC_OscConfig+0x3e2>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800250a:	68e9      	ldr	r1, [r5, #12]
 800250c:	4b4a      	ldr	r3, [pc, #296]	; (8002638 <HAL_RCC_OscConfig+0x520>)
 800250e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002510:	6b20      	ldr	r0, [r4, #48]	; 0x30
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002512:	4e45      	ldr	r6, [pc, #276]	; (8002628 <HAL_RCC_OscConfig+0x510>)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002514:	400b      	ands	r3, r1
 8002516:	4313      	orrs	r3, r2
 8002518:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	; 0x34
 800251c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002520:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8002524:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8002528:	3801      	subs	r0, #1
 800252a:	0849      	lsrs	r1, r1, #1
 800252c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8002530:	3901      	subs	r1, #1
 8002532:	0852      	lsrs	r2, r2, #1
 8002534:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8002538:	3a01      	subs	r2, #1
 800253a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800253e:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8002540:	682b      	ldr	r3, [r5, #0]
 8002542:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002546:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002548:	68eb      	ldr	r3, [r5, #12]
 800254a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800254e:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 8002550:	f7ff f9e6 	bl	8001920 <HAL_GetTick>
 8002554:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002556:	e004      	b.n	8002562 <HAL_RCC_OscConfig+0x44a>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002558:	f7ff f9e2 	bl	8001920 <HAL_GetTick>
 800255c:	1b00      	subs	r0, r0, r4
 800255e:	2802      	cmp	r0, #2
 8002560:	d899      	bhi.n	8002496 <HAL_RCC_OscConfig+0x37e>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002562:	6833      	ldr	r3, [r6, #0]
 8002564:	0199      	lsls	r1, r3, #6
 8002566:	d5f7      	bpl.n	8002558 <HAL_RCC_OscConfig+0x440>
  return HAL_OK;
 8002568:	2000      	movs	r0, #0
 800256a:	e74e      	b.n	800240a <HAL_RCC_OscConfig+0x2f2>
    FlagStatus       pwrclkchanged = RESET;
 800256c:	2600      	movs	r6, #0
 800256e:	e669      	b.n	8002244 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 8002570:	6833      	ldr	r3, [r6, #0]
 8002572:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002576:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002578:	f7ff f9d2 	bl	8001920 <HAL_GetTick>
 800257c:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800257e:	e004      	b.n	800258a <HAL_RCC_OscConfig+0x472>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002580:	f7ff f9ce 	bl	8001920 <HAL_GetTick>
 8002584:	1bc0      	subs	r0, r0, r7
 8002586:	2802      	cmp	r0, #2
 8002588:	d885      	bhi.n	8002496 <HAL_RCC_OscConfig+0x37e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800258a:	6833      	ldr	r3, [r6, #0]
 800258c:	0558      	lsls	r0, r3, #21
 800258e:	d4f7      	bmi.n	8002580 <HAL_RCC_OscConfig+0x468>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002590:	6823      	ldr	r3, [r4, #0]
 8002592:	e62a      	b.n	80021ea <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002594:	4a24      	ldr	r2, [pc, #144]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 8002596:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800259a:	f043 0301 	orr.w	r3, r3, #1
 800259e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 80025a2:	f7ff f9bd 	bl	8001920 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025a6:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8002628 <HAL_RCC_OscConfig+0x510>
      tickstart = HAL_GetTick();
 80025aa:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ac:	f241 3988 	movw	r9, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025b0:	e005      	b.n	80025be <HAL_RCC_OscConfig+0x4a6>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b2:	f7ff f9b5 	bl	8001920 <HAL_GetTick>
 80025b6:	1bc0      	subs	r0, r0, r7
 80025b8:	4548      	cmp	r0, r9
 80025ba:	f63f af6c 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025be:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 80025c2:	079b      	lsls	r3, r3, #30
 80025c4:	d5f5      	bpl.n	80025b2 <HAL_RCC_OscConfig+0x49a>
    if(pwrclkchanged == SET)
 80025c6:	2e00      	cmp	r6, #0
 80025c8:	f43f ae6c 	beq.w	80022a4 <HAL_RCC_OscConfig+0x18c>
 80025cc:	e04a      	b.n	8002664 <HAL_RCC_OscConfig+0x54c>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025ce:	f7ff fd07 	bl	8001fe0 <RCC_SetFlashLatencyFromMSIRange>
 80025d2:	2800      	cmp	r0, #0
 80025d4:	f47f af18 	bne.w	8002408 <HAL_RCC_OscConfig+0x2f0>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025d8:	4b13      	ldr	r3, [pc, #76]	; (8002628 <HAL_RCC_OscConfig+0x510>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	f042 0208 	orr.w	r2, r2, #8
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	6a21      	ldr	r1, [r4, #32]
 80025e6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025ea:	430a      	orrs	r2, r1
 80025ec:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	69e1      	ldr	r1, [r4, #28]
 80025f2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80025f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80025fa:	605a      	str	r2, [r3, #4]
 80025fc:	e6e9      	b.n	80023d2 <HAL_RCC_OscConfig+0x2ba>
      __HAL_RCC_HSI48_DISABLE();
 80025fe:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 8002602:	f023 0301 	bic.w	r3, r3, #1
 8002606:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98
      tickstart = HAL_GetTick();
 800260a:	f7ff f989 	bl	8001920 <HAL_GetTick>
 800260e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002610:	e005      	b.n	800261e <HAL_RCC_OscConfig+0x506>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002612:	f7ff f985 	bl	8001920 <HAL_GetTick>
 8002616:	1bc0      	subs	r0, r0, r7
 8002618:	2802      	cmp	r0, #2
 800261a:	f63f af3c 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800261e:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 8002622:	079b      	lsls	r3, r3, #30
 8002624:	d4f5      	bmi.n	8002612 <HAL_RCC_OscConfig+0x4fa>
 8002626:	e659      	b.n	80022dc <HAL_RCC_OscConfig+0x1c4>
 8002628:	40021000 	.word	0x40021000
 800262c:	08010a78 	.word	0x08010a78
 8002630:	20000008 	.word	0x20000008
 8002634:	20000000 	.word	0x20000000
 8002638:	019d800c 	.word	0x019d800c
    return HAL_ERROR;
 800263c:	2001      	movs	r0, #1
}
 800263e:	4770      	bx	lr
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002646:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002648:	f7ff f96a 	bl	8001920 <HAL_GetTick>
 800264c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	05da      	lsls	r2, r3, #23
 8002652:	f53f adfc 	bmi.w	800224e <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002656:	f7ff f963 	bl	8001920 <HAL_GetTick>
 800265a:	eba0 0008 	sub.w	r0, r0, r8
 800265e:	2802      	cmp	r0, #2
 8002660:	d9f5      	bls.n	800264e <HAL_RCC_OscConfig+0x536>
 8002662:	e718      	b.n	8002496 <HAL_RCC_OscConfig+0x37e>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002664:	4a34      	ldr	r2, [pc, #208]	; (8002738 <HAL_RCC_OscConfig+0x620>)
 8002666:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002668:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800266c:	6593      	str	r3, [r2, #88]	; 0x58
 800266e:	e619      	b.n	80022a4 <HAL_RCC_OscConfig+0x18c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002670:	f7ff fcb6 	bl	8001fe0 <RCC_SetFlashLatencyFromMSIRange>
 8002674:	2800      	cmp	r0, #0
 8002676:	f43f aeac 	beq.w	80023d2 <HAL_RCC_OscConfig+0x2ba>
 800267a:	e6c5      	b.n	8002408 <HAL_RCC_OscConfig+0x2f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800267c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002680:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002692:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002694:	e708      	b.n	80024a8 <HAL_RCC_OscConfig+0x390>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002696:	4b28      	ldr	r3, [pc, #160]	; (8002738 <HAL_RCC_OscConfig+0x620>)
 8002698:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800269c:	f042 0204 	orr.w	r2, r2, #4
 80026a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80026a4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80026a8:	f042 0201 	orr.w	r2, r2, #1
 80026ac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026b0:	e777      	b.n	80025a2 <HAL_RCC_OscConfig+0x48a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80026b4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80026b8:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ba:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80026be:	f47f af0b 	bne.w	80024d8 <HAL_RCC_OscConfig+0x3c0>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80026c4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026c8:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80026cc:	f47f af04 	bne.w	80024d8 <HAL_RCC_OscConfig+0x3c0>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80026d0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80026d2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026d6:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80026da:	f47f aefd 	bne.w	80024d8 <HAL_RCC_OscConfig+0x3c0>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026de:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80026e0:	0852      	lsrs	r2, r2, #1
 80026e2:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80026e6:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80026e8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80026ec:	f47f aef4 	bne.w	80024d8 <HAL_RCC_OscConfig+0x3c0>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026f0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80026f2:	0852      	lsrs	r2, r2, #1
 80026f4:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80026f8:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026fa:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80026fe:	f47f aeeb 	bne.w	80024d8 <HAL_RCC_OscConfig+0x3c0>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002702:	6833      	ldr	r3, [r6, #0]
 8002704:	019a      	lsls	r2, r3, #6
 8002706:	f53f af2f 	bmi.w	8002568 <HAL_RCC_OscConfig+0x450>
          __HAL_RCC_PLL_ENABLE();
 800270a:	6833      	ldr	r3, [r6, #0]
 800270c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002710:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002712:	68f3      	ldr	r3, [r6, #12]
 8002714:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002718:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 800271a:	f7ff f901 	bl	8001920 <HAL_GetTick>
 800271e:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002720:	e005      	b.n	800272e <HAL_RCC_OscConfig+0x616>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002722:	f7ff f8fd 	bl	8001920 <HAL_GetTick>
 8002726:	1b00      	subs	r0, r0, r4
 8002728:	2802      	cmp	r0, #2
 800272a:	f63f aeb4 	bhi.w	8002496 <HAL_RCC_OscConfig+0x37e>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800272e:	6833      	ldr	r3, [r6, #0]
 8002730:	019b      	lsls	r3, r3, #6
 8002732:	d5f6      	bpl.n	8002722 <HAL_RCC_OscConfig+0x60a>
 8002734:	e718      	b.n	8002568 <HAL_RCC_OscConfig+0x450>
 8002736:	bf00      	nop
 8002738:	40021000 	.word	0x40021000

0800273c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800273c:	2800      	cmp	r0, #0
 800273e:	f000 80cd 	beq.w	80028dc <HAL_RCC_ClockConfig+0x1a0>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002742:	4a8c      	ldr	r2, [pc, #560]	; (8002974 <HAL_RCC_ClockConfig+0x238>)
{
 8002744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002748:	6813      	ldr	r3, [r2, #0]
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	428b      	cmp	r3, r1
 8002750:	460d      	mov	r5, r1
 8002752:	4604      	mov	r4, r0
 8002754:	d20c      	bcs.n	8002770 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002756:	6813      	ldr	r3, [r2, #0]
 8002758:	f023 030f 	bic.w	r3, r3, #15
 800275c:	430b      	orrs	r3, r1
 800275e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002760:	6813      	ldr	r3, [r2, #0]
 8002762:	f003 030f 	and.w	r3, r3, #15
 8002766:	428b      	cmp	r3, r1
 8002768:	d002      	beq.n	8002770 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800276a:	2001      	movs	r0, #1
}
 800276c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	079e      	lsls	r6, r3, #30
 8002774:	f140 8086 	bpl.w	8002884 <HAL_RCC_ClockConfig+0x148>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002778:	487f      	ldr	r0, [pc, #508]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 800277a:	68a1      	ldr	r1, [r4, #8]
 800277c:	6882      	ldr	r2, [r0, #8]
 800277e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002782:	4291      	cmp	r1, r2
 8002784:	d904      	bls.n	8002790 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002786:	6882      	ldr	r2, [r0, #8]
 8002788:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800278c:	430a      	orrs	r2, r1
 800278e:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002790:	07da      	lsls	r2, r3, #31
 8002792:	f140 8091 	bpl.w	80028b8 <HAL_RCC_ClockConfig+0x17c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002796:	6863      	ldr	r3, [r4, #4]
 8002798:	2b03      	cmp	r3, #3
 800279a:	d078      	beq.n	800288e <HAL_RCC_ClockConfig+0x152>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800279c:	2b02      	cmp	r3, #2
 800279e:	f000 8097 	beq.w	80028d0 <HAL_RCC_ClockConfig+0x194>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f040 809e 	bne.w	80028e4 <HAL_RCC_ClockConfig+0x1a8>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80027ac:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	079b      	lsls	r3, r3, #30
 80027b4:	d5d9      	bpl.n	800276a <HAL_RCC_ClockConfig+0x2e>
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80027b6:	f7ff fc55 	bl	8002064 <HAL_RCC_GetSysClockFreq>
 80027ba:	4b70      	ldr	r3, [pc, #448]	; (800297c <HAL_RCC_ClockConfig+0x240>)
 80027bc:	4298      	cmp	r0, r3
 80027be:	d905      	bls.n	80027cc <HAL_RCC_ClockConfig+0x90>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80027c0:	4b6d      	ldr	r3, [pc, #436]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 80027c8:	f000 8092 	beq.w	80028f0 <HAL_RCC_ClockConfig+0x1b4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027cc:	6863      	ldr	r3, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80027ce:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027d2:	4e69      	ldr	r6, [pc, #420]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 80027d4:	68b2      	ldr	r2, [r6, #8]
 80027d6:	f022 0203 	bic.w	r2, r2, #3
 80027da:	4313      	orrs	r3, r2
 80027dc:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80027de:	f7ff f89f 	bl	8001920 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e2:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80027e6:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e8:	e004      	b.n	80027f4 <HAL_RCC_ClockConfig+0xb8>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ea:	f7ff f899 	bl	8001920 <HAL_GetTick>
 80027ee:	1bc0      	subs	r0, r0, r7
 80027f0:	4540      	cmp	r0, r8
 80027f2:	d875      	bhi.n	80028e0 <HAL_RCC_ClockConfig+0x1a4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027f4:	68b3      	ldr	r3, [r6, #8]
 80027f6:	6862      	ldr	r2, [r4, #4]
 80027f8:	f003 030c 	and.w	r3, r3, #12
 80027fc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002800:	d1f3      	bne.n	80027ea <HAL_RCC_ClockConfig+0xae>
  if(hpre == RCC_SYSCLK_DIV2)
 8002802:	f1b9 0f00 	cmp.w	r9, #0
 8002806:	d003      	beq.n	8002810 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002808:	68b3      	ldr	r3, [r6, #8]
 800280a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800280e:	60b3      	str	r3, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002810:	6823      	ldr	r3, [r4, #0]
 8002812:	079e      	lsls	r6, r3, #30
 8002814:	d44f      	bmi.n	80028b6 <HAL_RCC_ClockConfig+0x17a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002816:	4957      	ldr	r1, [pc, #348]	; (8002974 <HAL_RCC_ClockConfig+0x238>)
 8002818:	680a      	ldr	r2, [r1, #0]
 800281a:	f002 020f 	and.w	r2, r2, #15
 800281e:	42aa      	cmp	r2, r5
 8002820:	d909      	bls.n	8002836 <HAL_RCC_ClockConfig+0xfa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002822:	680a      	ldr	r2, [r1, #0]
 8002824:	f022 020f 	bic.w	r2, r2, #15
 8002828:	432a      	orrs	r2, r5
 800282a:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800282c:	680a      	ldr	r2, [r1, #0]
 800282e:	f002 020f 	and.w	r2, r2, #15
 8002832:	42aa      	cmp	r2, r5
 8002834:	d199      	bne.n	800276a <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002836:	075d      	lsls	r5, r3, #29
 8002838:	d506      	bpl.n	8002848 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800283a:	494f      	ldr	r1, [pc, #316]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 800283c:	68e0      	ldr	r0, [r4, #12]
 800283e:	688a      	ldr	r2, [r1, #8]
 8002840:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002844:	4302      	orrs	r2, r0
 8002846:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002848:	0718      	lsls	r0, r3, #28
 800284a:	d507      	bpl.n	800285c <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800284c:	4a4a      	ldr	r2, [pc, #296]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 800284e:	6921      	ldr	r1, [r4, #16]
 8002850:	6893      	ldr	r3, [r2, #8]
 8002852:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002856:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800285a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800285c:	f7ff fc02 	bl	8002064 <HAL_RCC_GetSysClockFreq>
 8002860:	4a45      	ldr	r2, [pc, #276]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 8002862:	4c47      	ldr	r4, [pc, #284]	; (8002980 <HAL_RCC_ClockConfig+0x244>)
 8002864:	6892      	ldr	r2, [r2, #8]
 8002866:	4947      	ldr	r1, [pc, #284]	; (8002984 <HAL_RCC_ClockConfig+0x248>)
 8002868:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800286c:	4603      	mov	r3, r0
 800286e:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 8002870:	4845      	ldr	r0, [pc, #276]	; (8002988 <HAL_RCC_ClockConfig+0x24c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002872:	f002 021f 	and.w	r2, r2, #31
 8002876:	40d3      	lsrs	r3, r2
 8002878:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 800287a:	6800      	ldr	r0, [r0, #0]
}
 800287c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  status = HAL_InitTick(uwTickPrio);
 8002880:	f7ff b80c 	b.w	800189c <HAL_InitTick>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002884:	07d9      	lsls	r1, r3, #31
 8002886:	d5c6      	bpl.n	8002816 <HAL_RCC_ClockConfig+0xda>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002888:	6863      	ldr	r3, [r4, #4]
 800288a:	2b03      	cmp	r3, #3
 800288c:	d186      	bne.n	800279c <HAL_RCC_ClockConfig+0x60>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800288e:	4a3a      	ldr	r2, [pc, #232]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 8002890:	6811      	ldr	r1, [r2, #0]
 8002892:	0188      	lsls	r0, r1, #6
 8002894:	f57f af69 	bpl.w	800276a <HAL_RCC_ClockConfig+0x2e>
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002898:	68d1      	ldr	r1, [r2, #12]
 800289a:	f001 0103 	and.w	r1, r1, #3

  switch (pllsource)
 800289e:	2902      	cmp	r1, #2
 80028a0:	d063      	beq.n	800296a <HAL_RCC_ClockConfig+0x22e>
 80028a2:	2903      	cmp	r1, #3
 80028a4:	d02e      	beq.n	8002904 <HAL_RCC_ClockConfig+0x1c8>
 80028a6:	2901      	cmp	r1, #1
 80028a8:	d050      	beq.n	800294c <HAL_RCC_ClockConfig+0x210>
  default:
    /* unexpected */
    pllvco = 0;
    break;
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028aa:	68d1      	ldr	r1, [r2, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80028ac:	68d1      	ldr	r1, [r2, #12]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028ae:	68d2      	ldr	r2, [r2, #12]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80028b0:	f04f 0900 	mov.w	r9, #0
 80028b4:	e78d      	b.n	80027d2 <HAL_RCC_ClockConfig+0x96>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028b6:	68a1      	ldr	r1, [r4, #8]
 80028b8:	482f      	ldr	r0, [pc, #188]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 80028ba:	6882      	ldr	r2, [r0, #8]
 80028bc:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80028c0:	428a      	cmp	r2, r1
 80028c2:	d9a8      	bls.n	8002816 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028c4:	6882      	ldr	r2, [r0, #8]
 80028c6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80028ca:	4311      	orrs	r1, r2
 80028cc:	6081      	str	r1, [r0, #8]
 80028ce:	e7a2      	b.n	8002816 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028d0:	4b29      	ldr	r3, [pc, #164]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	039a      	lsls	r2, r3, #14
 80028d6:	f53f af6e 	bmi.w	80027b6 <HAL_RCC_ClockConfig+0x7a>
 80028da:	e746      	b.n	800276a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80028dc:	2001      	movs	r0, #1
}
 80028de:	4770      	bx	lr
        return HAL_TIMEOUT;
 80028e0:	2003      	movs	r0, #3
 80028e2:	e743      	b.n	800276c <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028e4:	4b24      	ldr	r3, [pc, #144]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	055f      	lsls	r7, r3, #21
 80028ea:	f57f af3e 	bpl.w	800276a <HAL_RCC_ClockConfig+0x2e>
 80028ee:	e762      	b.n	80027b6 <HAL_RCC_ClockConfig+0x7a>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028f0:	689a      	ldr	r2, [r3, #8]
          hpre = RCC_SYSCLK_DIV2;
 80028f2:	f04f 0980 	mov.w	r9, #128	; 0x80
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028f6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80028fa:	ea42 0209 	orr.w	r2, r2, r9
 80028fe:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002900:	6863      	ldr	r3, [r4, #4]
 8002902:	e766      	b.n	80027d2 <HAL_RCC_ClockConfig+0x96>
  switch (pllsource)
 8002904:	4f21      	ldr	r7, [pc, #132]	; (800298c <HAL_RCC_ClockConfig+0x250>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002906:	481c      	ldr	r0, [pc, #112]	; (8002978 <HAL_RCC_ClockConfig+0x23c>)
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002908:	4e1c      	ldr	r6, [pc, #112]	; (800297c <HAL_RCC_ClockConfig+0x240>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800290a:	68c2      	ldr	r2, [r0, #12]
 800290c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002910:	1c51      	adds	r1, r2, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002912:	68c2      	ldr	r2, [r0, #12]
 8002914:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8002918:	fb07 f202 	mul.w	r2, r7, r2
 800291c:	fbb2 f2f1 	udiv	r2, r2, r1
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002920:	68c1      	ldr	r1, [r0, #12]
 8002922:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8002926:	3101      	adds	r1, #1
 8002928:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco / pllr;
 800292a:	fbb2 f2f1 	udiv	r2, r2, r1
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800292e:	42b2      	cmp	r2, r6
 8002930:	d91d      	bls.n	800296e <HAL_RCC_ClockConfig+0x232>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002932:	6882      	ldr	r2, [r0, #8]
 8002934:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8002938:	d119      	bne.n	800296e <HAL_RCC_ClockConfig+0x232>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800293a:	6882      	ldr	r2, [r0, #8]
 800293c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002940:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002944:	6082      	str	r2, [r0, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002946:	f04f 0980 	mov.w	r9, #128	; 0x80
 800294a:	e742      	b.n	80027d2 <HAL_RCC_ClockConfig+0x96>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800294c:	6811      	ldr	r1, [r2, #0]
 800294e:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002950:	bf54      	ite	pl
 8002952:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002956:	6812      	ldrmi	r2, [r2, #0]
    pllvco = MSIRangeTable[msirange];
 8002958:	490d      	ldr	r1, [pc, #52]	; (8002990 <HAL_RCC_ClockConfig+0x254>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800295a:	bf54      	ite	pl
 800295c:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002960:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    pllvco = MSIRangeTable[msirange];
 8002964:	f851 7022 	ldr.w	r7, [r1, r2, lsl #2]
    break;
 8002968:	e7cd      	b.n	8002906 <HAL_RCC_ClockConfig+0x1ca>
    pllvco = HSI_VALUE;
 800296a:	4f0a      	ldr	r7, [pc, #40]	; (8002994 <HAL_RCC_ClockConfig+0x258>)
 800296c:	e7cb      	b.n	8002906 <HAL_RCC_ClockConfig+0x1ca>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800296e:	f04f 0900 	mov.w	r9, #0
 8002972:	e72e      	b.n	80027d2 <HAL_RCC_ClockConfig+0x96>
 8002974:	40022000 	.word	0x40022000
 8002978:	40021000 	.word	0x40021000
 800297c:	04c4b400 	.word	0x04c4b400
 8002980:	08010a78 	.word	0x08010a78
 8002984:	20000000 	.word	0x20000000
 8002988:	20000008 	.word	0x20000008
 800298c:	007a1200 	.word	0x007a1200
 8002990:	08010a90 	.word	0x08010a90
 8002994:	00f42400 	.word	0x00f42400

08002998 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8002998:	4b01      	ldr	r3, [pc, #4]	; (80029a0 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800299a:	6818      	ldr	r0, [r3, #0]
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	20000000 	.word	0x20000000

080029a4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80029a4:	4b05      	ldr	r3, [pc, #20]	; (80029bc <HAL_RCC_GetPCLK1Freq+0x18>)
 80029a6:	4a06      	ldr	r2, [pc, #24]	; (80029c0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80029a8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80029aa:	4906      	ldr	r1, [pc, #24]	; (80029c4 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80029ac:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80029b0:	6808      	ldr	r0, [r1, #0]
 80029b2:	5cd3      	ldrb	r3, [r2, r3]
 80029b4:	f003 031f 	and.w	r3, r3, #31
}
 80029b8:	40d8      	lsrs	r0, r3
 80029ba:	4770      	bx	lr
 80029bc:	40021000 	.word	0x40021000
 80029c0:	08010a88 	.word	0x08010a88
 80029c4:	20000000 	.word	0x20000000

080029c8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029c8:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80029ca:	4a06      	ldr	r2, [pc, #24]	; (80029e4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80029cc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80029ce:	4906      	ldr	r1, [pc, #24]	; (80029e8 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029d0:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80029d4:	6808      	ldr	r0, [r1, #0]
 80029d6:	5cd3      	ldrb	r3, [r2, r3]
 80029d8:	f003 031f 	and.w	r3, r3, #31
}
 80029dc:	40d8      	lsrs	r0, r3
 80029de:	4770      	bx	lr
 80029e0:	40021000 	.word	0x40021000
 80029e4:	08010a88 	.word	0x08010a88
 80029e8:	20000000 	.word	0x20000000

080029ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80029ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029ee:	4b44      	ldr	r3, [pc, #272]	; (8002b00 <RCCEx_PLLSAI1_Config+0x114>)
 80029f0:	68da      	ldr	r2, [r3, #12]
 80029f2:	0792      	lsls	r2, r2, #30
{
 80029f4:	4604      	mov	r4, r0
 80029f6:	460f      	mov	r7, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029f8:	d007      	beq.n	8002a0a <RCCEx_PLLSAI1_Config+0x1e>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	6802      	ldr	r2, [r0, #0]
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d012      	beq.n	8002a2c <RCCEx_PLLSAI1_Config+0x40>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8002a06:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8002a08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8002a0a:	6800      	ldr	r0, [r0, #0]
 8002a0c:	2802      	cmp	r0, #2
 8002a0e:	d04e      	beq.n	8002aae <RCCEx_PLLSAI1_Config+0xc2>
 8002a10:	2803      	cmp	r0, #3
 8002a12:	d045      	beq.n	8002aa0 <RCCEx_PLLSAI1_Config+0xb4>
 8002a14:	2801      	cmp	r0, #1
 8002a16:	d1f6      	bne.n	8002a06 <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	079b      	lsls	r3, r3, #30
 8002a1c:	d5f4      	bpl.n	8002a08 <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8002a1e:	4a38      	ldr	r2, [pc, #224]	; (8002b00 <RCCEx_PLLSAI1_Config+0x114>)
 8002a20:	68d3      	ldr	r3, [r2, #12]
 8002a22:	f023 0303 	bic.w	r3, r3, #3
 8002a26:	4318      	orrs	r0, r3
 8002a28:	60d0      	str	r0, [r2, #12]
  if(status == HAL_OK)
 8002a2a:	e001      	b.n	8002a30 <RCCEx_PLLSAI1_Config+0x44>
       ||
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0ea      	beq.n	8002a06 <RCCEx_PLLSAI1_Config+0x1a>
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a30:	4d33      	ldr	r5, [pc, #204]	; (8002b00 <RCCEx_PLLSAI1_Config+0x114>)
 8002a32:	682b      	ldr	r3, [r5, #0]
 8002a34:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a38:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8002a3a:	f7fe ff71 	bl	8001920 <HAL_GetTick>
 8002a3e:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a40:	e004      	b.n	8002a4c <RCCEx_PLLSAI1_Config+0x60>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a42:	f7fe ff6d 	bl	8001920 <HAL_GetTick>
 8002a46:	1b83      	subs	r3, r0, r6
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d834      	bhi.n	8002ab6 <RCCEx_PLLSAI1_Config+0xca>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a4c:	682b      	ldr	r3, [r5, #0]
 8002a4e:	011a      	lsls	r2, r3, #4
 8002a50:	d4f7      	bmi.n	8002a42 <RCCEx_PLLSAI1_Config+0x56>
      if(Divider == DIVIDER_P_UPDATE)
 8002a52:	2f00      	cmp	r7, #0
 8002a54:	d131      	bne.n	8002aba <RCCEx_PLLSAI1_Config+0xce>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a56:	68e3      	ldr	r3, [r4, #12]
 8002a58:	68a1      	ldr	r1, [r4, #8]
 8002a5a:	692a      	ldr	r2, [r5, #16]
 8002a5c:	06db      	lsls	r3, r3, #27
 8002a5e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002a62:	4928      	ldr	r1, [pc, #160]	; (8002b04 <RCCEx_PLLSAI1_Config+0x118>)
 8002a64:	4011      	ands	r1, r2
 8002a66:	6862      	ldr	r2, [r4, #4]
 8002a68:	430b      	orrs	r3, r1
 8002a6a:	3a01      	subs	r2, #1
 8002a6c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002a70:	612b      	str	r3, [r5, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8002a72:	4d23      	ldr	r5, [pc, #140]	; (8002b00 <RCCEx_PLLSAI1_Config+0x114>)
 8002a74:	682b      	ldr	r3, [r5, #0]
 8002a76:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002a7a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002a7c:	f7fe ff50 	bl	8001920 <HAL_GetTick>
 8002a80:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a82:	e004      	b.n	8002a8e <RCCEx_PLLSAI1_Config+0xa2>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a84:	f7fe ff4c 	bl	8001920 <HAL_GetTick>
 8002a88:	1b83      	subs	r3, r0, r6
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d813      	bhi.n	8002ab6 <RCCEx_PLLSAI1_Config+0xca>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a8e:	682b      	ldr	r3, [r5, #0]
 8002a90:	011b      	lsls	r3, r3, #4
 8002a92:	d5f7      	bpl.n	8002a84 <RCCEx_PLLSAI1_Config+0x98>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002a94:	692b      	ldr	r3, [r5, #16]
 8002a96:	69a2      	ldr	r2, [r4, #24]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	612b      	str	r3, [r5, #16]
}
 8002a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	0395      	lsls	r5, r2, #14
 8002aa4:	d4bb      	bmi.n	8002a1e <RCCEx_PLLSAI1_Config+0x32>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	0359      	lsls	r1, r3, #13
 8002aaa:	d5ac      	bpl.n	8002a06 <RCCEx_PLLSAI1_Config+0x1a>
 8002aac:	e7b7      	b.n	8002a1e <RCCEx_PLLSAI1_Config+0x32>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	055e      	lsls	r6, r3, #21
 8002ab2:	d5a8      	bpl.n	8002a06 <RCCEx_PLLSAI1_Config+0x1a>
 8002ab4:	e7b3      	b.n	8002a1e <RCCEx_PLLSAI1_Config+0x32>
        status = HAL_TIMEOUT;
 8002ab6:	2003      	movs	r0, #3
}
 8002ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if(Divider == DIVIDER_Q_UPDATE)
 8002aba:	2f01      	cmp	r7, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002abc:	692a      	ldr	r2, [r5, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 8002abe:	d00f      	beq.n	8002ae0 <RCCEx_PLLSAI1_Config+0xf4>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ac0:	4b11      	ldr	r3, [pc, #68]	; (8002b08 <RCCEx_PLLSAI1_Config+0x11c>)
 8002ac2:	68a1      	ldr	r1, [r4, #8]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	6862      	ldr	r2, [r4, #4]
 8002ac8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002acc:	3a01      	subs	r2, #1
 8002ace:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002ad2:	6962      	ldr	r2, [r4, #20]
 8002ad4:	0852      	lsrs	r2, r2, #1
 8002ad6:	3a01      	subs	r2, #1
 8002ad8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002adc:	612b      	str	r3, [r5, #16]
 8002ade:	e7c8      	b.n	8002a72 <RCCEx_PLLSAI1_Config+0x86>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ae0:	4b0a      	ldr	r3, [pc, #40]	; (8002b0c <RCCEx_PLLSAI1_Config+0x120>)
 8002ae2:	68a1      	ldr	r1, [r4, #8]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	6862      	ldr	r2, [r4, #4]
 8002ae8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002aec:	3a01      	subs	r2, #1
 8002aee:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002af2:	6922      	ldr	r2, [r4, #16]
 8002af4:	0852      	lsrs	r2, r2, #1
 8002af6:	3a01      	subs	r2, #1
 8002af8:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8002afc:	612b      	str	r3, [r5, #16]
 8002afe:	e7b8      	b.n	8002a72 <RCCEx_PLLSAI1_Config+0x86>
 8002b00:	40021000 	.word	0x40021000
 8002b04:	07ff800f 	.word	0x07ff800f
 8002b08:	f9ff800f 	.word	0xf9ff800f
 8002b0c:	ff9f800f 	.word	0xff9f800f

08002b10 <RCCEx_PLLSAI2_Config.constprop.0>:
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b10:	4b31      	ldr	r3, [pc, #196]	; (8002bd8 <RCCEx_PLLSAI2_Config.constprop.0+0xc8>)
 8002b12:	68da      	ldr	r2, [r3, #12]
 8002b14:	0792      	lsls	r2, r2, #30
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
 8002b16:	b570      	push	{r4, r5, r6, lr}
 8002b18:	4605      	mov	r5, r0
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b1a:	d007      	beq.n	8002b2c <RCCEx_PLLSAI2_Config.constprop.0+0x1c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	6802      	ldr	r2, [r0, #0]
 8002b20:	f003 0303 	and.w	r3, r3, #3
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d012      	beq.n	8002b4e <RCCEx_PLLSAI2_Config.constprop.0+0x3e>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8002b28:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8002b2a:	bd70      	pop	{r4, r5, r6, pc}
    switch(PllSai2->PLLSAI2Source)
 8002b2c:	6800      	ldr	r0, [r0, #0]
 8002b2e:	2802      	cmp	r0, #2
 8002b30:	d04c      	beq.n	8002bcc <RCCEx_PLLSAI2_Config.constprop.0+0xbc>
 8002b32:	2803      	cmp	r0, #3
 8002b34:	d043      	beq.n	8002bbe <RCCEx_PLLSAI2_Config.constprop.0+0xae>
 8002b36:	2801      	cmp	r0, #1
 8002b38:	d1f6      	bne.n	8002b28 <RCCEx_PLLSAI2_Config.constprop.0+0x18>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	079b      	lsls	r3, r3, #30
 8002b3e:	d5f4      	bpl.n	8002b2a <RCCEx_PLLSAI2_Config.constprop.0+0x1a>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8002b40:	4a25      	ldr	r2, [pc, #148]	; (8002bd8 <RCCEx_PLLSAI2_Config.constprop.0+0xc8>)
 8002b42:	68d3      	ldr	r3, [r2, #12]
 8002b44:	f023 0303 	bic.w	r3, r3, #3
 8002b48:	4318      	orrs	r0, r3
 8002b4a:	60d0      	str	r0, [r2, #12]
  if(status == HAL_OK)
 8002b4c:	e001      	b.n	8002b52 <RCCEx_PLLSAI2_Config.constprop.0+0x42>
       ||
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0ea      	beq.n	8002b28 <RCCEx_PLLSAI2_Config.constprop.0+0x18>
    __HAL_RCC_PLLSAI2_DISABLE();
 8002b52:	4c21      	ldr	r4, [pc, #132]	; (8002bd8 <RCCEx_PLLSAI2_Config.constprop.0+0xc8>)
 8002b54:	6823      	ldr	r3, [r4, #0]
 8002b56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b5a:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002b5c:	f7fe fee0 	bl	8001920 <HAL_GetTick>
 8002b60:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002b62:	e004      	b.n	8002b6e <RCCEx_PLLSAI2_Config.constprop.0+0x5e>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002b64:	f7fe fedc 	bl	8001920 <HAL_GetTick>
 8002b68:	1b83      	subs	r3, r0, r6
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d832      	bhi.n	8002bd4 <RCCEx_PLLSAI2_Config.constprop.0+0xc4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002b6e:	6823      	ldr	r3, [r4, #0]
 8002b70:	009a      	lsls	r2, r3, #2
 8002b72:	d4f7      	bmi.n	8002b64 <RCCEx_PLLSAI2_Config.constprop.0+0x54>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002b74:	68eb      	ldr	r3, [r5, #12]
 8002b76:	68a9      	ldr	r1, [r5, #8]
 8002b78:	6962      	ldr	r2, [r4, #20]
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b7a:	4e17      	ldr	r6, [pc, #92]	; (8002bd8 <RCCEx_PLLSAI2_Config.constprop.0+0xc8>)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002b7c:	06db      	lsls	r3, r3, #27
 8002b7e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002b82:	4916      	ldr	r1, [pc, #88]	; (8002bdc <RCCEx_PLLSAI2_Config.constprop.0+0xcc>)
 8002b84:	4011      	ands	r1, r2
 8002b86:	686a      	ldr	r2, [r5, #4]
 8002b88:	430b      	orrs	r3, r1
 8002b8a:	3a01      	subs	r2, #1
 8002b8c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002b90:	6163      	str	r3, [r4, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8002b92:	6823      	ldr	r3, [r4, #0]
 8002b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b98:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8002b9a:	f7fe fec1 	bl	8001920 <HAL_GetTick>
 8002b9e:	4604      	mov	r4, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002ba0:	e004      	b.n	8002bac <RCCEx_PLLSAI2_Config.constprop.0+0x9c>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ba2:	f7fe febd 	bl	8001920 <HAL_GetTick>
 8002ba6:	1b03      	subs	r3, r0, r4
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d813      	bhi.n	8002bd4 <RCCEx_PLLSAI2_Config.constprop.0+0xc4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002bac:	6833      	ldr	r3, [r6, #0]
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	d5f7      	bpl.n	8002ba2 <RCCEx_PLLSAI2_Config.constprop.0+0x92>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002bb2:	6973      	ldr	r3, [r6, #20]
 8002bb4:	69aa      	ldr	r2, [r5, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	2000      	movs	r0, #0
 8002bba:	6173      	str	r3, [r6, #20]
}
 8002bbc:	bd70      	pop	{r4, r5, r6, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	0394      	lsls	r4, r2, #14
 8002bc2:	d4bd      	bmi.n	8002b40 <RCCEx_PLLSAI2_Config.constprop.0+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	0359      	lsls	r1, r3, #13
 8002bc8:	d5ae      	bpl.n	8002b28 <RCCEx_PLLSAI2_Config.constprop.0+0x18>
 8002bca:	e7b9      	b.n	8002b40 <RCCEx_PLLSAI2_Config.constprop.0+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	055e      	lsls	r6, r3, #21
 8002bd0:	d5aa      	bpl.n	8002b28 <RCCEx_PLLSAI2_Config.constprop.0+0x18>
 8002bd2:	e7b5      	b.n	8002b40 <RCCEx_PLLSAI2_Config.constprop.0+0x30>
        status = HAL_TIMEOUT;
 8002bd4:	2003      	movs	r0, #3
}
 8002bd6:	bd70      	pop	{r4, r5, r6, pc}
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	07ff800f 	.word	0x07ff800f

08002be0 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002be0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002be4:	6803      	ldr	r3, [r0, #0]
 8002be6:	f413 6600 	ands.w	r6, r3, #2048	; 0x800
{
 8002bea:	b083      	sub	sp, #12
 8002bec:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002bee:	d022      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002bf0:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
 8002bf2:	2940      	cmp	r1, #64	; 0x40
 8002bf4:	f000 8214 	beq.w	8003020 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8002bf8:	d80f      	bhi.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8002bfa:	2900      	cmp	r1, #0
 8002bfc:	f000 81d4 	beq.w	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8002c00:	2920      	cmp	r1, #32
 8002c02:	f040 8229 	bne.w	8003058 <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c06:	3020      	adds	r0, #32
 8002c08:	f7ff ff82 	bl	8002b10 <RCCEx_PLLSAI2_Config.constprop.0>
 8002c0c:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002c0e:	2e00      	cmp	r6, #0
 8002c10:	f040 81fd 	bne.w	800300e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c14:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c16:	6823      	ldr	r3, [r4, #0]
 8002c18:	e004      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x44>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002c1a:	2960      	cmp	r1, #96	; 0x60
 8002c1c:	d002      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002c1e:	2980      	cmp	r1, #128	; 0x80
 8002c20:	f040 821a 	bne.w	8003058 <HAL_RCCEx_PeriphCLKConfig+0x478>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c24:	48a9      	ldr	r0, [pc, #676]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002c26:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
 8002c2a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002c2e:	4311      	orrs	r1, r2
 8002c30:	f8c0 109c 	str.w	r1, [r0, #156]	; 0x9c
 8002c34:	2600      	movs	r6, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c36:	04da      	lsls	r2, r3, #19
 8002c38:	f140 8135 	bpl.w	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002c3c:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002c3e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8002c42:	f000 81e6 	beq.w	8003012 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8002c46:	f200 8120 	bhi.w	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8002c4a:	2900      	cmp	r1, #0
 8002c4c:	f000 81b4 	beq.w	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
 8002c50:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8002c54:	f040 8204 	bne.w	8003060 <HAL_RCCEx_PeriphCLKConfig+0x480>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c58:	f104 0020 	add.w	r0, r4, #32
 8002c5c:	f7ff ff58 	bl	8002b10 <RCCEx_PLLSAI2_Config.constprop.0>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c60:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c62:	4680      	mov	r8, r0
    if(ret == HAL_OK)
 8002c64:	f1b8 0f00 	cmp.w	r8, #0
 8002c68:	f040 811b 	bne.w	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c6c:	4997      	ldr	r1, [pc, #604]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002c6e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8002c70:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8002c74:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002c78:	4302      	orrs	r2, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c7a:	039f      	lsls	r7, r3, #14
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c7c:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c80:	f100 8115 	bmi.w	8002eae <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c84:	07d8      	lsls	r0, r3, #31
 8002c86:	d508      	bpl.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c88:	4990      	ldr	r1, [pc, #576]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002c8a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002c8c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002c90:	f022 0203 	bic.w	r2, r2, #3
 8002c94:	4302      	orrs	r2, r0
 8002c96:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c9a:	0799      	lsls	r1, r3, #30
 8002c9c:	d508      	bpl.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c9e:	498b      	ldr	r1, [pc, #556]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002ca0:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002ca2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002ca6:	f022 020c 	bic.w	r2, r2, #12
 8002caa:	4302      	orrs	r2, r0
 8002cac:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cb0:	075a      	lsls	r2, r3, #29
 8002cb2:	d508      	bpl.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cb4:	4985      	ldr	r1, [pc, #532]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002cb6:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002cb8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002cbc:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002cc0:	4302      	orrs	r2, r0
 8002cc2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002cc6:	071f      	lsls	r7, r3, #28
 8002cc8:	d508      	bpl.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0xfc>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cca:	4980      	ldr	r1, [pc, #512]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002ccc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002cce:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002cd2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002cd6:	4302      	orrs	r2, r0
 8002cd8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002cdc:	06dd      	lsls	r5, r3, #27
 8002cde:	d508      	bpl.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ce0:	497a      	ldr	r1, [pc, #488]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002ce2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002ce4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002ce8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002cec:	4302      	orrs	r2, r0
 8002cee:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002cf2:	0698      	lsls	r0, r3, #26
 8002cf4:	d508      	bpl.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x128>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002cf6:	4975      	ldr	r1, [pc, #468]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002cf8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002cfa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002cfe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002d02:	4302      	orrs	r2, r0
 8002d04:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d08:	0599      	lsls	r1, r3, #22
 8002d0a:	d508      	bpl.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d0c:	496f      	ldr	r1, [pc, #444]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002d0e:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002d10:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d14:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002d18:	4302      	orrs	r2, r0
 8002d1a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d1e:	055a      	lsls	r2, r3, #21
 8002d20:	d508      	bpl.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x154>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d22:	496a      	ldr	r1, [pc, #424]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002d24:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8002d26:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d2a:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002d2e:	4302      	orrs	r2, r0
 8002d30:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d34:	065f      	lsls	r7, r3, #25
 8002d36:	d508      	bpl.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x16a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d38:	4964      	ldr	r1, [pc, #400]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002d3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002d3c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d40:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002d44:	4302      	orrs	r2, r0
 8002d46:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d4a:	061d      	lsls	r5, r3, #24
 8002d4c:	d508      	bpl.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d4e:	495f      	ldr	r1, [pc, #380]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002d50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d52:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d56:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002d5a:	4302      	orrs	r2, r0
 8002d5c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d60:	05d8      	lsls	r0, r3, #23
 8002d62:	d508      	bpl.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x196>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d64:	4959      	ldr	r1, [pc, #356]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002d66:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002d68:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d6c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002d70:	4302      	orrs	r2, r0
 8002d72:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002d76:	02d9      	lsls	r1, r3, #11
 8002d78:	d508      	bpl.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002d7a:	4954      	ldr	r1, [pc, #336]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002d7c:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002d7e:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8002d82:	f022 0203 	bic.w	r2, r2, #3
 8002d86:	4302      	orrs	r2, r0
 8002d88:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d8c:	049a      	lsls	r2, r3, #18
 8002d8e:	d510      	bpl.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d90:	494e      	ldr	r1, [pc, #312]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002d92:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002d94:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d98:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8002d9c:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d9e:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002da2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002da6:	f000 8115 	beq.w	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002daa:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8002dae:	f000 813d 	beq.w	800302c <HAL_RCCEx_PeriphCLKConfig+0x44c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002db2:	031f      	lsls	r7, r3, #12
 8002db4:	d51a      	bpl.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002db6:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8002db8:	4a44      	ldr	r2, [pc, #272]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002dba:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8002dbe:	f8d2 109c 	ldr.w	r1, [r2, #156]	; 0x9c
 8002dc2:	f000 810c 	beq.w	8002fde <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8002dc6:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8002dca:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
 8002dce:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8002dd2:	f021 6140 	bic.w	r1, r1, #201326592	; 0xc000000
 8002dd6:	4301      	orrs	r1, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002dd8:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ddc:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002de0:	f040 80d2 	bne.w	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002de4:	68d1      	ldr	r1, [r2, #12]
 8002de6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002dea:	60d1      	str	r1, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002dec:	035d      	lsls	r5, r3, #13
 8002dee:	d510      	bpl.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x232>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002df0:	4936      	ldr	r1, [pc, #216]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002df2:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002df4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002df8:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8002dfc:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dfe:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e02:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e06:	f000 80f3 	beq.w	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x410>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e0a:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8002e0e:	f000 8117 	beq.w	8003040 <HAL_RCCEx_PeriphCLKConfig+0x460>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e12:	0458      	lsls	r0, r3, #17
 8002e14:	d50d      	bpl.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x252>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e16:	482d      	ldr	r0, [pc, #180]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002e18:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002e1c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8002e20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e24:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e26:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e2a:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e2e:	f000 80e4 	beq.w	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x41a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e32:	03d9      	lsls	r1, r3, #15
 8002e34:	d509      	bpl.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x26a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e36:	4925      	ldr	r1, [pc, #148]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002e38:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8002e3c:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8002e40:	f022 0204 	bic.w	r2, r2, #4
 8002e44:	4302      	orrs	r2, r0
 8002e46:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002e4a:	029a      	lsls	r2, r3, #10
 8002e4c:	d509      	bpl.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x282>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002e4e:	491f      	ldr	r1, [pc, #124]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002e50:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8002e54:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8002e58:	f022 0218 	bic.w	r2, r2, #24
 8002e5c:	4302      	orrs	r2, r0
 8002e5e:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002e62:	01db      	lsls	r3, r3, #7
 8002e64:	d50d      	bpl.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002e66:	4a19      	ldr	r2, [pc, #100]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002e68:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002e6c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8002e70:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002e74:	430b      	orrs	r3, r1
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002e76:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002e7a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002e7e:	f000 80a1 	beq.w	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
}
 8002e82:	4630      	mov	r0, r6
 8002e84:	b003      	add	sp, #12
 8002e86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai2ClockSelection)
 8002e8a:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8002e8e:	d003      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8002e90:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8002e94:	f040 80e4 	bne.w	8003060 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8002e98:	46b0      	mov	r8, r6
    if(ret == HAL_OK)
 8002e9a:	f1b8 0f00 	cmp.w	r8, #0
 8002e9e:	f43f aee5 	beq.w	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8002ea2:	4646      	mov	r6, r8
 8002ea4:	e000      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8002ea6:	46b0      	mov	r8, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ea8:	039f      	lsls	r7, r3, #14
 8002eaa:	f57f aeeb 	bpl.w	8002c84 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002eae:	4b07      	ldr	r3, [pc, #28]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002eb0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002eb2:	00d5      	lsls	r5, r2, #3
 8002eb4:	d55c      	bpl.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x390>
    FlagStatus       pwrclkchanged = RESET;
 8002eb6:	f04f 0900 	mov.w	r9, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002eba:	4d05      	ldr	r5, [pc, #20]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ebc:	682b      	ldr	r3, [r5, #0]
 8002ebe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ec2:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8002ec4:	f7fe fd2c 	bl	8001920 <HAL_GetTick>
 8002ec8:	4607      	mov	r7, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002eca:	e008      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ed4:	f7fe fd24 	bl	8001920 <HAL_GetTick>
 8002ed8:	1bc3      	subs	r3, r0, r7
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d862      	bhi.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ede:	682b      	ldr	r3, [r5, #0]
 8002ee0:	05d8      	lsls	r0, r3, #23
 8002ee2:	d5f7      	bpl.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    if(ret == HAL_OK)
 8002ee4:	f1b8 0f00 	cmp.w	r8, #0
 8002ee8:	f040 80b4 	bne.w	8003054 <HAL_RCCEx_PeriphCLKConfig+0x474>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002eec:	4d5e      	ldr	r5, [pc, #376]	; (8003068 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eee:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ef2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002ef6:	d027      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002ef8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d025      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f00:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f04:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8002f08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f0c:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f10:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8002f14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f18:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f1c:	f421 7340 	bic.w	r3, r1, #768	; 0x300
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f20:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8002f22:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f26:	f140 8099 	bpl.w	800305c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        tickstart = HAL_GetTick();
 8002f2a:	f7fe fcf9 	bl	8001920 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002f32:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f34:	e004      	b.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x360>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f36:	f7fe fcf3 	bl	8001920 <HAL_GetTick>
 8002f3a:	1bc0      	subs	r0, r0, r7
 8002f3c:	4540      	cmp	r0, r8
 8002f3e:	d831      	bhi.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f40:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8002f44:	079b      	lsls	r3, r3, #30
 8002f46:	d5f6      	bpl.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x356>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f48:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002f4c:	4946      	ldr	r1, [pc, #280]	; (8003068 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f4e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002f52:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002f56:	4313      	orrs	r3, r2
 8002f58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
    if(pwrclkchanged == SET)
 8002f5c:	f1b9 0f00 	cmp.w	r9, #0
 8002f60:	d004      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x38c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f62:	4a41      	ldr	r2, [pc, #260]	; (8003068 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f64:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002f66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f6a:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f6c:	6823      	ldr	r3, [r4, #0]
 8002f6e:	e689      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f70:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f72:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f76:	659a      	str	r2, [r3, #88]	; 0x58
 8002f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f7e:	9301      	str	r3, [sp, #4]
 8002f80:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002f82:	f04f 0901 	mov.w	r9, #1
 8002f86:	e798      	b.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x2da>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002f88:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8002f8c:	f47f af2e 	bne.w	8002dec <HAL_RCCEx_PeriphCLKConfig+0x20c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f90:	2101      	movs	r1, #1
 8002f92:	1d20      	adds	r0, r4, #4
 8002f94:	f7ff fd2a 	bl	80029ec <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f98:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8002f9a:	2800      	cmp	r0, #0
 8002f9c:	f43f af26 	beq.w	8002dec <HAL_RCCEx_PeriphCLKConfig+0x20c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002fa0:	4606      	mov	r6, r0
 8002fa2:	e723      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x20c>
        ret = HAL_TIMEOUT;
 8002fa4:	2603      	movs	r6, #3
 8002fa6:	e7d9      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x37c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fa8:	3004      	adds	r0, #4
 8002faa:	f7ff fd1f 	bl	80029ec <RCCEx_PLLSAI1_Config>
 8002fae:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002fb0:	2e00      	cmp	r6, #0
 8002fb2:	f43f ae2f 	beq.w	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8002fb6:	e02a      	b.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fb8:	1d20      	adds	r0, r4, #4
 8002fba:	f7ff fd17 	bl	80029ec <RCCEx_PLLSAI1_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fbe:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fc0:	4680      	mov	r8, r0
      break;
 8002fc2:	e64f      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fc4:	68d3      	ldr	r3, [r2, #12]
}
 8002fc6:	4630      	mov	r0, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fcc:	60d3      	str	r3, [r2, #12]
}
 8002fce:	b003      	add	sp, #12
 8002fd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fd4:	68ca      	ldr	r2, [r1, #12]
 8002fd6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002fda:	60ca      	str	r2, [r1, #12]
 8002fdc:	e6e9      	b.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002fde:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002fe2:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fe6:	68d1      	ldr	r1, [r2, #12]
 8002fe8:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002fec:	60d1      	str	r1, [r2, #12]
 8002fee:	e6fd      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x20c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ff0:	68ca      	ldr	r2, [r1, #12]
 8002ff2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002ff6:	60ca      	str	r2, [r1, #12]
 8002ff8:	e70b      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x232>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002ffa:	2102      	movs	r1, #2
 8002ffc:	1d20      	adds	r0, r4, #4
 8002ffe:	f7ff fcf5 	bl	80029ec <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003002:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8003004:	2800      	cmp	r0, #0
 8003006:	f43f af14 	beq.w	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x252>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800300a:	4606      	mov	r6, r0
 800300c:	e711      	b.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x252>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800300e:	6823      	ldr	r3, [r4, #0]
 8003010:	e611      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003012:	4915      	ldr	r1, [pc, #84]	; (8003068 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003014:	68ca      	ldr	r2, [r1, #12]
 8003016:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800301a:	60ca      	str	r2, [r1, #12]
      break;
 800301c:	46b0      	mov	r8, r6
 800301e:	e621      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003020:	4811      	ldr	r0, [pc, #68]	; (8003068 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003022:	68c2      	ldr	r2, [r0, #12]
 8003024:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003028:	60c2      	str	r2, [r0, #12]
    if(ret == HAL_OK)
 800302a:	e5fb      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x44>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800302c:	2101      	movs	r1, #1
 800302e:	1d20      	adds	r0, r4, #4
 8003030:	f7ff fcdc 	bl	80029ec <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003034:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 8003036:	2800      	cmp	r0, #0
 8003038:	f43f aebb 	beq.w	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800303c:	4606      	mov	r6, r0
 800303e:	e6b8      	b.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003040:	2101      	movs	r1, #1
 8003042:	1d20      	adds	r0, r4, #4
 8003044:	f7ff fcd2 	bl	80029ec <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003048:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 800304a:	2800      	cmp	r0, #0
 800304c:	f43f aee1 	beq.w	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x232>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003050:	4606      	mov	r6, r0
 8003052:	e6de      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8003054:	4646      	mov	r6, r8
 8003056:	e781      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x37c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003058:	2601      	movs	r6, #1
 800305a:	e5ec      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800305c:	4613      	mov	r3, r2
 800305e:	e775      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003060:	2601      	movs	r6, #1
 8003062:	46b0      	mov	r8, r6
 8003064:	e720      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8003066:	bf00      	nop
 8003068:	40021000 	.word	0x40021000

0800306c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800306c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003070:	4605      	mov	r5, r0
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003072:	f8d0 0088 	ldr.w	r0, [r0, #136]	; 0x88
 8003076:	2820      	cmp	r0, #32
 8003078:	d153      	bne.n	8003122 <HAL_UART_Receive+0xb6>
  {
    if ((pData == NULL) || (Size == 0U))
 800307a:	468a      	mov	sl, r1
 800307c:	2900      	cmp	r1, #0
 800307e:	d04d      	beq.n	800311c <HAL_UART_Receive+0xb0>
 8003080:	4614      	mov	r4, r2
 8003082:	2a00      	cmp	r2, #0
 8003084:	d04a      	beq.n	800311c <HAL_UART_Receive+0xb0>
 8003086:	461e      	mov	r6, r3
    {
      return  HAL_ERROR;
    }

    __HAL_LOCK(huart);
 8003088:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 800308c:	2b01      	cmp	r3, #1
 800308e:	d048      	beq.n	8003122 <HAL_UART_Receive+0xb6>
 8003090:	2301      	movs	r3, #1
 8003092:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003096:	2700      	movs	r7, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003098:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800309a:	f8c5 708c 	str.w	r7, [r5, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800309e:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030a2:	66ef      	str	r7, [r5, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030a4:	f7fe fc3c 	bl	8001920 <HAL_GetTick>

    huart->RxXferSize  = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80030a8:	68ab      	ldr	r3, [r5, #8]
    huart->RxXferSize  = Size;
 80030aa:	f8a5 405c 	strh.w	r4, [r5, #92]	; 0x5c
    UART_MASK_COMPUTATION(huart);
 80030ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferCount = Size;
 80030b2:	f8a5 405e 	strh.w	r4, [r5, #94]	; 0x5e
    tickstart = HAL_GetTick();
 80030b6:	4680      	mov	r8, r0
    UART_MASK_COMPUTATION(huart);
 80030b8:	d036      	beq.n	8003128 <HAL_UART_Receive+0xbc>
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f040 809e 	bne.w	80031fc <HAL_UART_Receive+0x190>
 80030c0:	692b      	ldr	r3, [r5, #16]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	f000 80a5 	beq.w	8003212 <HAL_UART_Receive+0x1a6>
 80030c8:	277f      	movs	r7, #127	; 0x7f
 80030ca:	f8a5 7060 	strh.w	r7, [r5, #96]	; 0x60
      pdata16bits = (uint16_t *) pData;
    }
    else
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
 80030ce:	f04f 0900 	mov.w	r9, #0
    }

    __HAL_UNLOCK(huart);

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80030d2:	f8b5 305e 	ldrh.w	r3, [r5, #94]	; 0x5e
    __HAL_UNLOCK(huart);
 80030d6:	2200      	movs	r2, #0
    while (huart->RxXferCount > 0U)
 80030d8:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 80030da:	f885 2080 	strb.w	r2, [r5, #128]	; 0x80
    while (huart->RxXferCount > 0U)
 80030de:	b1bb      	cbz	r3, 8003110 <HAL_UART_Receive+0xa4>
 80030e0:	682c      	ldr	r4, [r5, #0]
 80030e2:	1c71      	adds	r1, r6, #1
 80030e4:	d12a      	bne.n	800313c <HAL_UART_Receive+0xd0>
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030e6:	69e2      	ldr	r2, [r4, #28]
 80030e8:	0692      	lsls	r2, r2, #26
 80030ea:	d5fc      	bpl.n	80030e6 <HAL_UART_Receive+0x7a>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80030ec:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
 80030ee:	403b      	ands	r3, r7
      if (pdata8bits == NULL)
 80030f0:	f1ba 0f00 	cmp.w	sl, #0
 80030f4:	d073      	beq.n	80031de <HAL_UART_Receive+0x172>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80030f6:	f80a 3b01 	strb.w	r3, [sl], #1
      huart->RxXferCount--;
 80030fa:	f8b5 305e 	ldrh.w	r3, [r5, #94]	; 0x5e
 80030fe:	3b01      	subs	r3, #1
 8003100:	b29b      	uxth	r3, r3
 8003102:	f8a5 305e 	strh.w	r3, [r5, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8003106:	f8b5 305e 	ldrh.w	r3, [r5, #94]	; 0x5e
 800310a:	b29b      	uxth	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1e7      	bne.n	80030e0 <HAL_UART_Receive+0x74>
    huart->RxState = HAL_UART_STATE_READY;
 8003110:	2320      	movs	r3, #32
 8003112:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
    return HAL_OK;
 8003116:	2000      	movs	r0, #0
}
 8003118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 800311c:	2001      	movs	r0, #1
}
 800311e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_BUSY;
 8003122:	2002      	movs	r0, #2
}
 8003124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    UART_MASK_COMPUTATION(huart);
 8003128:	692b      	ldr	r3, [r5, #16]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d16c      	bne.n	8003208 <HAL_UART_Receive+0x19c>
 800312e:	f240 17ff 	movw	r7, #511	; 0x1ff
 8003132:	46d1      	mov	r9, sl
 8003134:	f8a5 7060 	strh.w	r7, [r5, #96]	; 0x60
      pdata8bits  = NULL;
 8003138:	469a      	mov	sl, r3
 800313a:	e7ca      	b.n	80030d2 <HAL_UART_Receive+0x66>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800313c:	69e3      	ldr	r3, [r4, #28]
 800313e:	069b      	lsls	r3, r3, #26
 8003140:	d4d4      	bmi.n	80030ec <HAL_UART_Receive+0x80>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003142:	f7fe fbed 	bl	8001920 <HAL_GetTick>
 8003146:	eba0 0008 	sub.w	r0, r0, r8
 800314a:	4286      	cmp	r6, r0
 800314c:	682c      	ldr	r4, [r5, #0]
 800314e:	d328      	bcc.n	80031a2 <HAL_UART_Receive+0x136>
 8003150:	b33e      	cbz	r6, 80031a2 <HAL_UART_Receive+0x136>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003152:	6823      	ldr	r3, [r4, #0]
 8003154:	075b      	lsls	r3, r3, #29
 8003156:	d5c4      	bpl.n	80030e2 <HAL_UART_Receive+0x76>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003158:	69e3      	ldr	r3, [r4, #28]
 800315a:	0518      	lsls	r0, r3, #20
 800315c:	d5c1      	bpl.n	80030e2 <HAL_UART_Receive+0x76>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800315e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003162:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003164:	e854 3f00 	ldrex	r3, [r4]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003168:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800316c:	e844 3200 	strex	r2, r3, [r4]
 8003170:	2a00      	cmp	r2, #0
 8003172:	d1f7      	bne.n	8003164 <HAL_UART_Receive+0xf8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003174:	f104 0308 	add.w	r3, r4, #8
 8003178:	e853 3f00 	ldrex	r3, [r3]
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800317c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003180:	f104 0108 	add.w	r1, r4, #8
 8003184:	e841 3200 	strex	r2, r3, [r1]
 8003188:	2a00      	cmp	r2, #0
 800318a:	d1f3      	bne.n	8003174 <HAL_UART_Receive+0x108>

          huart->gState = HAL_UART_STATE_READY;
 800318c:	2320      	movs	r3, #32
 800318e:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003192:	f885 2080 	strb.w	r2, [r5, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8003196:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        return HAL_TIMEOUT;
 800319a:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800319c:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

          return HAL_TIMEOUT;
 80031a0:	e7bd      	b.n	800311e <HAL_UART_Receive+0xb2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a2:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80031a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031aa:	e844 3200 	strex	r2, r3, [r4]
 80031ae:	2a00      	cmp	r2, #0
 80031b0:	d1f7      	bne.n	80031a2 <HAL_UART_Receive+0x136>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b2:	f104 0308 	add.w	r3, r4, #8
 80031b6:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ba:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031be:	f104 0108 	add.w	r1, r4, #8
 80031c2:	e841 3200 	strex	r2, r3, [r1]
 80031c6:	2a00      	cmp	r2, #0
 80031c8:	d1f3      	bne.n	80031b2 <HAL_UART_Receive+0x146>
        huart->gState = HAL_UART_STATE_READY;
 80031ca:	2320      	movs	r3, #32
        __HAL_UNLOCK(huart);
 80031cc:	f885 2080 	strb.w	r2, [r5, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 80031d0:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        return HAL_TIMEOUT;
 80031d4:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 80031d6:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 80031da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80031de:	f829 3b02 	strh.w	r3, [r9], #2
      huart->RxXferCount--;
 80031e2:	f8b5 305e 	ldrh.w	r3, [r5, #94]	; 0x5e
 80031e6:	3b01      	subs	r3, #1
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	f8a5 305e 	strh.w	r3, [r5, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80031ee:	f8b5 305e 	ldrh.w	r3, [r5, #94]	; 0x5e
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f47f af74 	bne.w	80030e2 <HAL_UART_Receive+0x76>
 80031fa:	e789      	b.n	8003110 <HAL_UART_Receive+0xa4>
    UART_MASK_COMPUTATION(huart);
 80031fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003200:	d00b      	beq.n	800321a <HAL_UART_Receive+0x1ae>
 8003202:	f8a5 7060 	strh.w	r7, [r5, #96]	; 0x60
 8003206:	e762      	b.n	80030ce <HAL_UART_Receive+0x62>
      pdata16bits = NULL;
 8003208:	46b9      	mov	r9, r7
 800320a:	27ff      	movs	r7, #255	; 0xff
 800320c:	f8a5 7060 	strh.w	r7, [r5, #96]	; 0x60
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003210:	e75f      	b.n	80030d2 <HAL_UART_Receive+0x66>
    UART_MASK_COMPUTATION(huart);
 8003212:	27ff      	movs	r7, #255	; 0xff
 8003214:	f8a5 7060 	strh.w	r7, [r5, #96]	; 0x60
 8003218:	e759      	b.n	80030ce <HAL_UART_Receive+0x62>
 800321a:	692b      	ldr	r3, [r5, #16]
 800321c:	2b00      	cmp	r3, #0
 800321e:	f43f af53 	beq.w	80030c8 <HAL_UART_Receive+0x5c>
 8003222:	273f      	movs	r7, #63	; 0x3f
 8003224:	f8a5 7060 	strh.w	r7, [r5, #96]	; 0x60
 8003228:	e751      	b.n	80030ce <HAL_UART_Receive+0x62>
 800322a:	bf00      	nop

0800322c <UART_SetConfig>:
{
 800322c:	b538      	push	{r3, r4, r5, lr}
 800322e:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8003230:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003232:	6882      	ldr	r2, [r0, #8]
 8003234:	6900      	ldr	r0, [r0, #16]
 8003236:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003238:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800323a:	4302      	orrs	r2, r0
 800323c:	430a      	orrs	r2, r1
 800323e:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003240:	49b3      	ldr	r1, [pc, #716]	; (8003510 <UART_SetConfig+0x2e4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003242:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003244:	4029      	ands	r1, r5
 8003246:	430a      	orrs	r2, r1
 8003248:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800324a:	685a      	ldr	r2, [r3, #4]
 800324c:	68e1      	ldr	r1, [r4, #12]
 800324e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003252:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003254:	49af      	ldr	r1, [pc, #700]	; (8003514 <UART_SetConfig+0x2e8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003256:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003258:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800325a:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800325c:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800325e:	f000 8081 	beq.w	8003364 <UART_SetConfig+0x138>
    tmpreg |= huart->Init.OneBitSampling;
 8003262:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003264:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8003268:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 800326c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800326e:	430a      	orrs	r2, r1
 8003270:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003274:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003276:	f022 020f 	bic.w	r2, r2, #15
 800327a:	430a      	orrs	r2, r1
 800327c:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800327e:	4aa6      	ldr	r2, [pc, #664]	; (8003518 <UART_SetConfig+0x2ec>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d027      	beq.n	80032d4 <UART_SetConfig+0xa8>
 8003284:	4aa5      	ldr	r2, [pc, #660]	; (800351c <UART_SetConfig+0x2f0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d04b      	beq.n	8003322 <UART_SetConfig+0xf6>
 800328a:	4aa5      	ldr	r2, [pc, #660]	; (8003520 <UART_SetConfig+0x2f4>)
 800328c:	4293      	cmp	r3, r2
 800328e:	f000 8113 	beq.w	80034b8 <UART_SetConfig+0x28c>
 8003292:	4aa4      	ldr	r2, [pc, #656]	; (8003524 <UART_SetConfig+0x2f8>)
 8003294:	4293      	cmp	r3, r2
 8003296:	f000 80ba 	beq.w	800340e <UART_SetConfig+0x1e2>
 800329a:	4aa3      	ldr	r2, [pc, #652]	; (8003528 <UART_SetConfig+0x2fc>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d111      	bne.n	80032c4 <UART_SetConfig+0x98>
 80032a0:	4ba2      	ldr	r3, [pc, #648]	; (800352c <UART_SetConfig+0x300>)
 80032a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032ae:	f000 8128 	beq.w	8003502 <UART_SetConfig+0x2d6>
 80032b2:	f200 80d7 	bhi.w	8003464 <UART_SetConfig+0x238>
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f000 80db 	beq.w	8003472 <UART_SetConfig+0x246>
 80032bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032c0:	f000 80b1 	beq.w	8003426 <UART_SetConfig+0x1fa>
        ret = HAL_ERROR;
 80032c4:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80032c6:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 80032c8:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 80032cc:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 80032d0:	66a2      	str	r2, [r4, #104]	; 0x68
}
 80032d2:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032d4:	4b95      	ldr	r3, [pc, #596]	; (800352c <UART_SetConfig+0x300>)
 80032d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032da:	f003 0303 	and.w	r3, r3, #3
 80032de:	3b01      	subs	r3, #1
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	f240 808e 	bls.w	8003402 <UART_SetConfig+0x1d6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032e6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80032ea:	f000 8105 	beq.w	80034f8 <UART_SetConfig+0x2cc>
        pclk = HAL_RCC_GetPCLK2Freq();
 80032ee:	f7ff fb6b 	bl	80029c8 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80032f2:	2800      	cmp	r0, #0
 80032f4:	f000 80de 	beq.w	80034b4 <UART_SetConfig+0x288>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80032f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80032fa:	6862      	ldr	r2, [r4, #4]
 80032fc:	4b8c      	ldr	r3, [pc, #560]	; (8003530 <UART_SetConfig+0x304>)
 80032fe:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003302:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003306:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800330a:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800330e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003312:	f1a3 0210 	sub.w	r2, r3, #16
 8003316:	428a      	cmp	r2, r1
 8003318:	d8d4      	bhi.n	80032c4 <UART_SetConfig+0x98>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800331a:	6822      	ldr	r2, [r4, #0]
 800331c:	2000      	movs	r0, #0
 800331e:	60d3      	str	r3, [r2, #12]
 8003320:	e7d1      	b.n	80032c6 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003322:	4b82      	ldr	r3, [pc, #520]	; (800352c <UART_SetConfig+0x300>)
 8003324:	4a83      	ldr	r2, [pc, #524]	; (8003534 <UART_SetConfig+0x308>)
 8003326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800332a:	f003 030c 	and.w	r3, r3, #12
 800332e:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003330:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003334:	d07d      	beq.n	8003432 <UART_SetConfig+0x206>
    switch (clocksource)
 8003336:	2b08      	cmp	r3, #8
 8003338:	d8c4      	bhi.n	80032c4 <UART_SetConfig+0x98>
 800333a:	a201      	add	r2, pc, #4	; (adr r2, 8003340 <UART_SetConfig+0x114>)
 800333c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003340:	0800346d 	.word	0x0800346d
 8003344:	080032ef 	.word	0x080032ef
 8003348:	080034ef 	.word	0x080034ef
 800334c:	080032c5 	.word	0x080032c5
 8003350:	0800342d 	.word	0x0800342d
 8003354:	080032c5 	.word	0x080032c5
 8003358:	080032c5 	.word	0x080032c5
 800335c:	080032c5 	.word	0x080032c5
 8003360:	080034df 	.word	0x080034df
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003364:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8003368:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800336c:	430a      	orrs	r2, r1
 800336e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003372:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003374:	486d      	ldr	r0, [pc, #436]	; (800352c <UART_SetConfig+0x300>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003376:	f022 020f 	bic.w	r2, r2, #15
 800337a:	430a      	orrs	r2, r1
 800337c:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800337e:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8003382:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003386:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800338a:	f000 80ae 	beq.w	80034ea <UART_SetConfig+0x2be>
 800338e:	d80b      	bhi.n	80033a8 <UART_SetConfig+0x17c>
 8003390:	2b00      	cmp	r3, #0
 8003392:	d039      	beq.n	8003408 <UART_SetConfig+0x1dc>
 8003394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003398:	d194      	bne.n	80032c4 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetSysClockFreq();
 800339a:	f7fe fe63 	bl	8002064 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800339e:	2800      	cmp	r0, #0
 80033a0:	f000 8088 	beq.w	80034b4 <UART_SetConfig+0x288>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033a4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80033a6:	e004      	b.n	80033b2 <UART_SetConfig+0x186>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033ac:	d18a      	bne.n	80032c4 <UART_SetConfig+0x98>
        pclk = (uint32_t) LSE_VALUE;
 80033ae:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033b2:	4b5f      	ldr	r3, [pc, #380]	; (8003530 <UART_SetConfig+0x304>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033b4:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033b6:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 80033ba:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033be:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80033c2:	4299      	cmp	r1, r3
 80033c4:	f63f af7e 	bhi.w	80032c4 <UART_SetConfig+0x98>
 80033c8:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80033cc:	f63f af7a 	bhi.w	80032c4 <UART_SetConfig+0x98>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033d0:	2300      	movs	r3, #0
 80033d2:	4619      	mov	r1, r3
 80033d4:	f7fd fd6e 	bl	8000eb4 <__aeabi_uldivmod>
 80033d8:	0209      	lsls	r1, r1, #8
 80033da:	0203      	lsls	r3, r0, #8
 80033dc:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80033e0:	0868      	lsrs	r0, r5, #1
 80033e2:	1818      	adds	r0, r3, r0
 80033e4:	462a      	mov	r2, r5
 80033e6:	f04f 0300 	mov.w	r3, #0
 80033ea:	f141 0100 	adc.w	r1, r1, #0
 80033ee:	f7fd fd61 	bl	8000eb4 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033f2:	4a51      	ldr	r2, [pc, #324]	; (8003538 <UART_SetConfig+0x30c>)
 80033f4:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80033f8:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033fa:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033fc:	f63f af62 	bhi.w	80032c4 <UART_SetConfig+0x98>
 8003400:	e78b      	b.n	800331a <UART_SetConfig+0xee>
 8003402:	4a4e      	ldr	r2, [pc, #312]	; (800353c <UART_SetConfig+0x310>)
 8003404:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8003406:	e793      	b.n	8003330 <UART_SetConfig+0x104>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003408:	f7ff facc 	bl	80029a4 <HAL_RCC_GetPCLK1Freq>
        break;
 800340c:	e7c7      	b.n	800339e <UART_SetConfig+0x172>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800340e:	4b47      	ldr	r3, [pc, #284]	; (800352c <UART_SetConfig+0x300>)
 8003410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003414:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003418:	2b80      	cmp	r3, #128	; 0x80
 800341a:	d072      	beq.n	8003502 <UART_SetConfig+0x2d6>
 800341c:	d862      	bhi.n	80034e4 <UART_SetConfig+0x2b8>
 800341e:	b343      	cbz	r3, 8003472 <UART_SetConfig+0x246>
 8003420:	2b40      	cmp	r3, #64	; 0x40
 8003422:	f47f af4f 	bne.w	80032c4 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003426:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800342a:	d062      	beq.n	80034f2 <UART_SetConfig+0x2c6>
        pclk = HAL_RCC_GetSysClockFreq();
 800342c:	f7fe fe1a 	bl	8002064 <HAL_RCC_GetSysClockFreq>
        break;
 8003430:	e75f      	b.n	80032f2 <UART_SetConfig+0xc6>
    switch (clocksource)
 8003432:	2b08      	cmp	r3, #8
 8003434:	f63f af46 	bhi.w	80032c4 <UART_SetConfig+0x98>
 8003438:	a201      	add	r2, pc, #4	; (adr r2, 8003440 <UART_SetConfig+0x214>)
 800343a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343e:	bf00      	nop
 8003440:	08003479 	.word	0x08003479
 8003444:	080034f9 	.word	0x080034f9
 8003448:	080034ff 	.word	0x080034ff
 800344c:	080032c5 	.word	0x080032c5
 8003450:	080034f3 	.word	0x080034f3
 8003454:	080032c5 	.word	0x080032c5
 8003458:	080032c5 	.word	0x080032c5
 800345c:	080032c5 	.word	0x080032c5
 8003460:	08003481 	.word	0x08003481
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003464:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003468:	d036      	beq.n	80034d8 <UART_SetConfig+0x2ac>
 800346a:	e72b      	b.n	80032c4 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetPCLK1Freq();
 800346c:	f7ff fa9a 	bl	80029a4 <HAL_RCC_GetPCLK1Freq>
        break;
 8003470:	e73f      	b.n	80032f2 <UART_SetConfig+0xc6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003472:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003476:	d1f9      	bne.n	800346c <UART_SetConfig+0x240>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003478:	f7ff fa94 	bl	80029a4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800347c:	b1d0      	cbz	r0, 80034b4 <UART_SetConfig+0x288>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800347e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003480:	6862      	ldr	r2, [r4, #4]
 8003482:	4b2b      	ldr	r3, [pc, #172]	; (8003530 <UART_SetConfig+0x304>)
 8003484:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8003488:	fbb0 f0f1 	udiv	r0, r0, r1
 800348c:	0853      	lsrs	r3, r2, #1
 800348e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003492:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003496:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800349a:	f1a0 0210 	sub.w	r2, r0, #16
 800349e:	429a      	cmp	r2, r3
 80034a0:	f63f af10 	bhi.w	80032c4 <UART_SetConfig+0x98>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034a4:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 80034a8:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034aa:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034ac:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 80034b0:	4318      	orrs	r0, r3
 80034b2:	60d0      	str	r0, [r2, #12]
 80034b4:	2000      	movs	r0, #0
 80034b6:	e706      	b.n	80032c6 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034b8:	4b1c      	ldr	r3, [pc, #112]	; (800352c <UART_SetConfig+0x300>)
 80034ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80034c2:	2b20      	cmp	r3, #32
 80034c4:	d01d      	beq.n	8003502 <UART_SetConfig+0x2d6>
 80034c6:	d804      	bhi.n	80034d2 <UART_SetConfig+0x2a6>
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0d2      	beq.n	8003472 <UART_SetConfig+0x246>
 80034cc:	2b10      	cmp	r3, #16
 80034ce:	d0aa      	beq.n	8003426 <UART_SetConfig+0x1fa>
 80034d0:	e6f8      	b.n	80032c4 <UART_SetConfig+0x98>
 80034d2:	2b30      	cmp	r3, #48	; 0x30
 80034d4:	f47f aef6 	bne.w	80032c4 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034d8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80034dc:	d0d0      	beq.n	8003480 <UART_SetConfig+0x254>
    switch (clocksource)
 80034de:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80034e2:	e70a      	b.n	80032fa <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034e4:	2bc0      	cmp	r3, #192	; 0xc0
 80034e6:	d0f7      	beq.n	80034d8 <UART_SetConfig+0x2ac>
 80034e8:	e6ec      	b.n	80032c4 <UART_SetConfig+0x98>
 80034ea:	4815      	ldr	r0, [pc, #84]	; (8003540 <UART_SetConfig+0x314>)
 80034ec:	e761      	b.n	80033b2 <UART_SetConfig+0x186>
        pclk = (uint32_t) HSI_VALUE;
 80034ee:	4814      	ldr	r0, [pc, #80]	; (8003540 <UART_SetConfig+0x314>)
 80034f0:	e703      	b.n	80032fa <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 80034f2:	f7fe fdb7 	bl	8002064 <HAL_RCC_GetSysClockFreq>
        break;
 80034f6:	e7c1      	b.n	800347c <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetPCLK2Freq();
 80034f8:	f7ff fa66 	bl	80029c8 <HAL_RCC_GetPCLK2Freq>
        break;
 80034fc:	e7be      	b.n	800347c <UART_SetConfig+0x250>
        pclk = (uint32_t) HSI_VALUE;
 80034fe:	4810      	ldr	r0, [pc, #64]	; (8003540 <UART_SetConfig+0x314>)
 8003500:	e7be      	b.n	8003480 <UART_SetConfig+0x254>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003502:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8003506:	480e      	ldr	r0, [pc, #56]	; (8003540 <UART_SetConfig+0x314>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003508:	f47f aef7 	bne.w	80032fa <UART_SetConfig+0xce>
 800350c:	e7b8      	b.n	8003480 <UART_SetConfig+0x254>
 800350e:	bf00      	nop
 8003510:	cfff69f3 	.word	0xcfff69f3
 8003514:	40008000 	.word	0x40008000
 8003518:	40013800 	.word	0x40013800
 800351c:	40004400 	.word	0x40004400
 8003520:	40004800 	.word	0x40004800
 8003524:	40004c00 	.word	0x40004c00
 8003528:	40005000 	.word	0x40005000
 800352c:	40021000 	.word	0x40021000
 8003530:	08010ad4 	.word	0x08010ad4
 8003534:	08010ac4 	.word	0x08010ac4
 8003538:	000ffcff 	.word	0x000ffcff
 800353c:	08010ac0 	.word	0x08010ac0
 8003540:	00f42400 	.word	0x00f42400

08003544 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003544:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003546:	07da      	lsls	r2, r3, #31
{
 8003548:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800354a:	d506      	bpl.n	800355a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800354c:	6801      	ldr	r1, [r0, #0]
 800354e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003550:	684a      	ldr	r2, [r1, #4]
 8003552:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003556:	4322      	orrs	r2, r4
 8003558:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800355a:	079c      	lsls	r4, r3, #30
 800355c:	d506      	bpl.n	800356c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800355e:	6801      	ldr	r1, [r0, #0]
 8003560:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003562:	684a      	ldr	r2, [r1, #4]
 8003564:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003568:	4322      	orrs	r2, r4
 800356a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800356c:	0759      	lsls	r1, r3, #29
 800356e:	d506      	bpl.n	800357e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003570:	6801      	ldr	r1, [r0, #0]
 8003572:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003574:	684a      	ldr	r2, [r1, #4]
 8003576:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800357a:	4322      	orrs	r2, r4
 800357c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800357e:	071a      	lsls	r2, r3, #28
 8003580:	d506      	bpl.n	8003590 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003582:	6801      	ldr	r1, [r0, #0]
 8003584:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003586:	684a      	ldr	r2, [r1, #4]
 8003588:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800358c:	4322      	orrs	r2, r4
 800358e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003590:	06dc      	lsls	r4, r3, #27
 8003592:	d506      	bpl.n	80035a2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003594:	6801      	ldr	r1, [r0, #0]
 8003596:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003598:	688a      	ldr	r2, [r1, #8]
 800359a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800359e:	4322      	orrs	r2, r4
 80035a0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035a2:	0699      	lsls	r1, r3, #26
 80035a4:	d506      	bpl.n	80035b4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035a6:	6801      	ldr	r1, [r0, #0]
 80035a8:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80035aa:	688a      	ldr	r2, [r1, #8]
 80035ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035b0:	4322      	orrs	r2, r4
 80035b2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035b4:	065a      	lsls	r2, r3, #25
 80035b6:	d509      	bpl.n	80035cc <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035b8:	6801      	ldr	r1, [r0, #0]
 80035ba:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80035bc:	684a      	ldr	r2, [r1, #4]
 80035be:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80035c2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035c4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035c8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035ca:	d00b      	beq.n	80035e4 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035cc:	061b      	lsls	r3, r3, #24
 80035ce:	d506      	bpl.n	80035de <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035d0:	6802      	ldr	r2, [r0, #0]
 80035d2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80035d4:	6853      	ldr	r3, [r2, #4]
 80035d6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80035da:	430b      	orrs	r3, r1
 80035dc:	6053      	str	r3, [r2, #4]
}
 80035de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035e2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035e4:	684a      	ldr	r2, [r1, #4]
 80035e6:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80035e8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80035ec:	4322      	orrs	r2, r4
 80035ee:	604a      	str	r2, [r1, #4]
 80035f0:	e7ec      	b.n	80035cc <UART_AdvFeatureConfig+0x88>
 80035f2:	bf00      	nop

080035f4 <UART_WaitOnFlagUntilTimeout>:
{
 80035f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035fc:	6804      	ldr	r4, [r0, #0]
{
 80035fe:	4607      	mov	r7, r0
 8003600:	460e      	mov	r6, r1
 8003602:	4615      	mov	r5, r2
 8003604:	4699      	mov	r9, r3
 8003606:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800360a:	d10a      	bne.n	8003622 <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800360c:	69e3      	ldr	r3, [r4, #28]
 800360e:	ea36 0303 	bics.w	r3, r6, r3
 8003612:	bf0c      	ite	eq
 8003614:	2301      	moveq	r3, #1
 8003616:	2300      	movne	r3, #0
 8003618:	429d      	cmp	r5, r3
 800361a:	d0f7      	beq.n	800360c <UART_WaitOnFlagUntilTimeout+0x18>
        }
      }
    }
  }
  return HAL_OK;
 800361c:	2000      	movs	r0, #0
}
 800361e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003622:	69e3      	ldr	r3, [r4, #28]
 8003624:	ea36 0303 	bics.w	r3, r6, r3
 8003628:	bf0c      	ite	eq
 800362a:	2301      	moveq	r3, #1
 800362c:	2300      	movne	r3, #0
 800362e:	42ab      	cmp	r3, r5
 8003630:	d1f4      	bne.n	800361c <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003632:	f7fe f975 	bl	8001920 <HAL_GetTick>
 8003636:	eba0 0009 	sub.w	r0, r0, r9
 800363a:	4540      	cmp	r0, r8
 800363c:	d833      	bhi.n	80036a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800363e:	f1b8 0f00 	cmp.w	r8, #0
 8003642:	d030      	beq.n	80036a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003644:	683c      	ldr	r4, [r7, #0]
 8003646:	6823      	ldr	r3, [r4, #0]
 8003648:	0759      	lsls	r1, r3, #29
 800364a:	4622      	mov	r2, r4
 800364c:	d5db      	bpl.n	8003606 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800364e:	69e3      	ldr	r3, [r4, #28]
 8003650:	051b      	lsls	r3, r3, #20
 8003652:	d5d8      	bpl.n	8003606 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003654:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003658:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800365a:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800365e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003662:	e844 3100 	strex	r1, r3, [r4]
 8003666:	b139      	cbz	r1, 8003678 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003668:	e852 3f00 	ldrex	r3, [r2]
 800366c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003670:	e842 3100 	strex	r1, r3, [r2]
 8003674:	2900      	cmp	r1, #0
 8003676:	d1f7      	bne.n	8003668 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003678:	f102 0308 	add.w	r3, r2, #8
 800367c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003680:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003684:	f102 0008 	add.w	r0, r2, #8
 8003688:	e840 3100 	strex	r1, r3, [r0]
 800368c:	2900      	cmp	r1, #0
 800368e:	d1f3      	bne.n	8003678 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 8003690:	2320      	movs	r3, #32
 8003692:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8003696:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800369a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 800369e:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 80036a4:	e7bb      	b.n	800361e <UART_WaitOnFlagUntilTimeout+0x2a>
 80036a6:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a8:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80036ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b0:	e842 3100 	strex	r1, r3, [r2]
 80036b4:	2900      	cmp	r1, #0
 80036b6:	d1f7      	bne.n	80036a8 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b8:	f102 0308 	add.w	r3, r2, #8
 80036bc:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c4:	f102 0008 	add.w	r0, r2, #8
 80036c8:	e840 3100 	strex	r1, r3, [r0]
 80036cc:	2900      	cmp	r1, #0
 80036ce:	d1f3      	bne.n	80036b8 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 80036d0:	2320      	movs	r3, #32
 80036d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 80036d6:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80036da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 80036de:	2003      	movs	r0, #3
 80036e0:	e79d      	b.n	800361e <UART_WaitOnFlagUntilTimeout+0x2a>
 80036e2:	bf00      	nop

080036e4 <HAL_UART_Transmit>:
{
 80036e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036e8:	4605      	mov	r5, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80036ea:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 80036ee:	2820      	cmp	r0, #32
{
 80036f0:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 80036f2:	f040 8090 	bne.w	8003816 <HAL_UART_Transmit+0x132>
    if ((pData == NULL) || (Size == 0U))
 80036f6:	4689      	mov	r9, r1
 80036f8:	2900      	cmp	r1, #0
 80036fa:	d048      	beq.n	800378e <HAL_UART_Transmit+0xaa>
 80036fc:	4614      	mov	r4, r2
 80036fe:	2a00      	cmp	r2, #0
 8003700:	d045      	beq.n	800378e <HAL_UART_Transmit+0xaa>
 8003702:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 8003704:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 8003708:	2b01      	cmp	r3, #1
 800370a:	f000 8084 	beq.w	8003816 <HAL_UART_Transmit+0x132>
 800370e:	2301      	movs	r3, #1
 8003710:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003714:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003718:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800371a:	f8c5 808c 	str.w	r8, [r5, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800371e:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    tickstart = HAL_GetTick();
 8003722:	f7fe f8fd 	bl	8001920 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003726:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize  = Size;
 8003728:	f8a5 4054 	strh.w	r4, [r5, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800372c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 8003730:	f8a5 4056 	strh.w	r4, [r5, #86]	; 0x56
    tickstart = HAL_GetTick();
 8003734:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003736:	d072      	beq.n	800381e <HAL_UART_Transmit+0x13a>
    while (huart->TxXferCount > 0U)
 8003738:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
    __HAL_UNLOCK(huart);
 800373c:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 800373e:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8003740:	f885 2080 	strb.w	r2, [r5, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 8003744:	b1b3      	cbz	r3, 8003774 <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003746:	682c      	ldr	r4, [r5, #0]
 8003748:	1c71      	adds	r1, r6, #1
 800374a:	d124      	bne.n	8003796 <HAL_UART_Transmit+0xb2>
 800374c:	69e2      	ldr	r2, [r4, #28]
 800374e:	0612      	lsls	r2, r2, #24
 8003750:	d5fc      	bpl.n	800374c <HAL_UART_Transmit+0x68>
      if (pdata8bits == NULL)
 8003752:	f1b9 0f00 	cmp.w	r9, #0
 8003756:	d059      	beq.n	800380c <HAL_UART_Transmit+0x128>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003758:	f819 3b01 	ldrb.w	r3, [r9], #1
 800375c:	8523      	strh	r3, [r4, #40]	; 0x28
      huart->TxXferCount--;
 800375e:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 8003762:	3b01      	subs	r3, #1
 8003764:	b29b      	uxth	r3, r3
 8003766:	f8a5 3056 	strh.w	r3, [r5, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800376a:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 800376e:	b29b      	uxth	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1e9      	bne.n	8003748 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003774:	9600      	str	r6, [sp, #0]
 8003776:	463b      	mov	r3, r7
 8003778:	2200      	movs	r2, #0
 800377a:	2140      	movs	r1, #64	; 0x40
 800377c:	4628      	mov	r0, r5
 800377e:	f7ff ff39 	bl	80035f4 <UART_WaitOnFlagUntilTimeout>
 8003782:	2800      	cmp	r0, #0
 8003784:	d171      	bne.n	800386a <HAL_UART_Transmit+0x186>
    huart->gState = HAL_UART_STATE_READY;
 8003786:	2320      	movs	r3, #32
 8003788:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    return HAL_OK;
 800378c:	e000      	b.n	8003790 <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 800378e:	2001      	movs	r0, #1
}
 8003790:	b003      	add	sp, #12
 8003792:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003796:	69e3      	ldr	r3, [r4, #28]
 8003798:	061b      	lsls	r3, r3, #24
 800379a:	d4da      	bmi.n	8003752 <HAL_UART_Transmit+0x6e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800379c:	f7fe f8c0 	bl	8001920 <HAL_GetTick>
 80037a0:	1bc0      	subs	r0, r0, r7
 80037a2:	4286      	cmp	r6, r0
 80037a4:	d341      	bcc.n	800382a <HAL_UART_Transmit+0x146>
 80037a6:	2e00      	cmp	r6, #0
 80037a8:	d03f      	beq.n	800382a <HAL_UART_Transmit+0x146>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80037aa:	682c      	ldr	r4, [r5, #0]
 80037ac:	6822      	ldr	r2, [r4, #0]
 80037ae:	0752      	lsls	r2, r2, #29
 80037b0:	4623      	mov	r3, r4
 80037b2:	d5c9      	bpl.n	8003748 <HAL_UART_Transmit+0x64>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037b4:	69e2      	ldr	r2, [r4, #28]
 80037b6:	0510      	lsls	r0, r2, #20
 80037b8:	d5c6      	bpl.n	8003748 <HAL_UART_Transmit+0x64>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037be:	6222      	str	r2, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c0:	e854 2f00 	ldrex	r2, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80037c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c8:	e844 2100 	strex	r1, r2, [r4]
 80037cc:	b139      	cbz	r1, 80037de <HAL_UART_Transmit+0xfa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ce:	e853 2f00 	ldrex	r2, [r3]
 80037d2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d6:	e843 2100 	strex	r1, r2, [r3]
 80037da:	2900      	cmp	r1, #0
 80037dc:	d1f7      	bne.n	80037ce <HAL_UART_Transmit+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037de:	f103 0208 	add.w	r2, r3, #8
 80037e2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037e6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ea:	f103 0008 	add.w	r0, r3, #8
 80037ee:	e840 2100 	strex	r1, r2, [r0]
 80037f2:	2900      	cmp	r1, #0
 80037f4:	d1f3      	bne.n	80037de <HAL_UART_Transmit+0xfa>
          huart->gState = HAL_UART_STATE_READY;
 80037f6:	2320      	movs	r3, #32
 80037f8:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80037fc:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8003800:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        return HAL_TIMEOUT;
 8003804:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003806:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          return HAL_TIMEOUT;
 800380a:	e7c1      	b.n	8003790 <HAL_UART_Transmit+0xac>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800380c:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003810:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003814:	e7a2      	b.n	800375c <HAL_UART_Transmit+0x78>
    return HAL_BUSY;
 8003816:	2002      	movs	r0, #2
}
 8003818:	b003      	add	sp, #12
 800381a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800381e:	692b      	ldr	r3, [r5, #16]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d189      	bne.n	8003738 <HAL_UART_Transmit+0x54>
 8003824:	46c8      	mov	r8, r9
      pdata8bits  = NULL;
 8003826:	4699      	mov	r9, r3
 8003828:	e786      	b.n	8003738 <HAL_UART_Transmit+0x54>
 800382a:	682b      	ldr	r3, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800382c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003830:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003834:	e843 2100 	strex	r1, r2, [r3]
 8003838:	2900      	cmp	r1, #0
 800383a:	d1f7      	bne.n	800382c <HAL_UART_Transmit+0x148>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800383c:	f103 0208 	add.w	r2, r3, #8
 8003840:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003844:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003848:	f103 0008 	add.w	r0, r3, #8
 800384c:	e840 2100 	strex	r1, r2, [r0]
 8003850:	2900      	cmp	r1, #0
 8003852:	d1f3      	bne.n	800383c <HAL_UART_Transmit+0x158>
        huart->gState = HAL_UART_STATE_READY;
 8003854:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8003856:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8003858:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800385c:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8003860:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 8003864:	b003      	add	sp, #12
 8003866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 800386a:	2003      	movs	r0, #3
 800386c:	e790      	b.n	8003790 <HAL_UART_Transmit+0xac>
 800386e:	bf00      	nop

08003870 <HAL_UART_Init>:
  if (huart == NULL)
 8003870:	2800      	cmp	r0, #0
 8003872:	d066      	beq.n	8003942 <HAL_UART_Init+0xd2>
{
 8003874:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003876:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800387a:	b082      	sub	sp, #8
 800387c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800387e:	2b00      	cmp	r3, #0
 8003880:	d04c      	beq.n	800391c <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 8003882:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003884:	2324      	movs	r3, #36	; 0x24
 8003886:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800388a:	6813      	ldr	r3, [r2, #0]
 800388c:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003890:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8003892:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003894:	f7ff fcca 	bl	800322c <UART_SetConfig>
 8003898:	2801      	cmp	r0, #1
 800389a:	d03c      	beq.n	8003916 <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800389c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d135      	bne.n	800390e <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038a2:	6823      	ldr	r3, [r4, #0]
 80038a4:	6859      	ldr	r1, [r3, #4]
 80038a6:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 80038aa:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038ac:	6899      	ldr	r1, [r3, #8]
 80038ae:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 80038b2:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80038b4:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b6:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 80038b8:	f041 0101 	orr.w	r1, r1, #1
 80038bc:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038be:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 80038c2:	f7fe f82d 	bl	8001920 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 80038cc:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038ce:	d40e      	bmi.n	80038ee <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	075b      	lsls	r3, r3, #29
 80038d4:	d427      	bmi.n	8003926 <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038d6:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80038d8:	2220      	movs	r2, #32
 80038da:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80038de:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80038e2:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 80038e6:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038e8:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 80038ea:	b002      	add	sp, #8
 80038ec:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038ee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	462a      	mov	r2, r5
 80038f6:	4603      	mov	r3, r0
 80038f8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80038fc:	4620      	mov	r0, r4
 80038fe:	f7ff fe79 	bl	80035f4 <UART_WaitOnFlagUntilTimeout>
 8003902:	b9e0      	cbnz	r0, 800393e <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003904:	6823      	ldr	r3, [r4, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	075b      	lsls	r3, r3, #29
 800390a:	d40c      	bmi.n	8003926 <HAL_UART_Init+0xb6>
 800390c:	e7e3      	b.n	80038d6 <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800390e:	4620      	mov	r0, r4
 8003910:	f7ff fe18 	bl	8003544 <UART_AdvFeatureConfig>
 8003914:	e7c5      	b.n	80038a2 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 8003916:	2001      	movs	r0, #1
}
 8003918:	b002      	add	sp, #8
 800391a:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800391c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8003920:	f7fd fe32 	bl	8001588 <HAL_UART_MspInit>
 8003924:	e7ad      	b.n	8003882 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003926:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	2200      	movs	r2, #0
 800392e:	4633      	mov	r3, r6
 8003930:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003934:	4620      	mov	r0, r4
 8003936:	f7ff fe5d 	bl	80035f4 <UART_WaitOnFlagUntilTimeout>
 800393a:	2800      	cmp	r0, #0
 800393c:	d0cb      	beq.n	80038d6 <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800393e:	2003      	movs	r0, #3
 8003940:	e7d3      	b.n	80038ea <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 8003942:	2001      	movs	r0, #1
}
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop

08003948 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003948:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800394c:	2b01      	cmp	r3, #1
 800394e:	d017      	beq.n	8003980 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003950:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003952:	2324      	movs	r3, #36	; 0x24
{
 8003954:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8003956:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800395a:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800395c:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800395e:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8003960:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003964:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8003968:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800396a:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800396c:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800396e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8003972:	2220      	movs	r2, #32
 8003974:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 8003978:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800397c:	4618      	mov	r0, r3
}
 800397e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8003980:	2002      	movs	r0, #2
}
 8003982:	4770      	bx	lr

08003984 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003984:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8003988:	2a01      	cmp	r2, #1
 800398a:	d037      	beq.n	80039fc <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 800398c:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800398e:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003990:	2024      	movs	r0, #36	; 0x24
{
 8003992:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8003994:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003998:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800399a:	6810      	ldr	r0, [r2, #0]
 800399c:	f020 0001 	bic.w	r0, r0, #1
 80039a0:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80039a2:	6890      	ldr	r0, [r2, #8]
 80039a4:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 80039a8:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80039aa:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80039ac:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80039ae:	b310      	cbz	r0, 80039f6 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80039b0:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80039b2:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 80039b4:	4d12      	ldr	r5, [pc, #72]	; (8003a00 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80039b6:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80039ba:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80039be:	4911      	ldr	r1, [pc, #68]	; (8003a04 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 80039c0:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80039c4:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80039c8:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 80039cc:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80039d0:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80039d2:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80039d4:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80039d8:	fbb1 f1f5 	udiv	r1, r1, r5
 80039dc:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80039e0:	2100      	movs	r1, #0
 80039e2:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80039e6:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80039e8:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80039ea:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 80039ee:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80039f0:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80039f4:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80039f6:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80039f8:	4608      	mov	r0, r1
 80039fa:	e7ef      	b.n	80039dc <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80039fc:	2002      	movs	r0, #2
}
 80039fe:	4770      	bx	lr
 8003a00:	08010aec 	.word	0x08010aec
 8003a04:	08010af4 	.word	0x08010af4

08003a08 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8003a08:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8003a0c:	2a01      	cmp	r2, #1
 8003a0e:	d037      	beq.n	8003a80 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8003a10:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a12:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003a14:	2024      	movs	r0, #36	; 0x24
{
 8003a16:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8003a18:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a1c:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8003a1e:	6810      	ldr	r0, [r2, #0]
 8003a20:	f020 0001 	bic.w	r0, r0, #1
 8003a24:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003a26:	6890      	ldr	r0, [r2, #8]
 8003a28:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 8003a2c:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003a2e:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003a30:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003a32:	b310      	cbz	r0, 8003a7a <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003a34:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003a36:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8003a38:	4d12      	ldr	r5, [pc, #72]	; (8003a84 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003a3a:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003a3e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003a42:	4911      	ldr	r1, [pc, #68]	; (8003a88 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003a44:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003a48:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8003a4c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8003a50:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003a54:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003a56:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003a58:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003a5c:	fbb1 f1f5 	udiv	r1, r1, r5
 8003a60:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8003a64:	2100      	movs	r1, #0
 8003a66:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8003a6a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a6c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8003a6e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8003a72:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8003a74:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8003a78:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8003a7a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8003a7c:	4608      	mov	r0, r1
 8003a7e:	e7ef      	b.n	8003a60 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8003a80:	2002      	movs	r0, #2
}
 8003a82:	4770      	bx	lr
 8003a84:	08010aec 	.word	0x08010aec
 8003a88:	08010af4 	.word	0x08010af4

08003a8c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003a8c:	b084      	sub	sp, #16
 8003a8e:	4684      	mov	ip, r0
 8003a90:	b082      	sub	sp, #8
 8003a92:	a803      	add	r0, sp, #12
 8003a94:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003a98:	f8dc 300c 	ldr.w	r3, [ip, #12]
  /* Wait for AHB master IDLE state. */
  do
  {
    count++;

    if (count > 200000U)
 8003a9c:	4a1e      	ldr	r2, [pc, #120]	; (8003b18 <USB_CoreInit+0x8c>)
  __IO uint32_t count = 0U;
 8003a9e:	2100      	movs	r1, #0
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003aa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003aa4:	f8cc 300c 	str.w	r3, [ip, #12]
  __IO uint32_t count = 0U;
 8003aa8:	9101      	str	r1, [sp, #4]
 8003aaa:	e003      	b.n	8003ab4 <USB_CoreInit+0x28>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003aac:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	db1a      	blt.n	8003aea <USB_CoreInit+0x5e>
    count++;
 8003ab4:	9b01      	ldr	r3, [sp, #4]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 8003aba:	9b01      	ldr	r3, [sp, #4]
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d9f5      	bls.n	8003aac <USB_CoreInit+0x20>
      return HAL_TIMEOUT;
 8003ac0:	2003      	movs	r0, #3
  if (cfg.battery_charging_enable == 0U)
 8003ac2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ac4:	b943      	cbnz	r3, 8003ad8 <USB_CoreInit+0x4c>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003ac6:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 8003aca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ace:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
}
 8003ad2:	b002      	add	sp, #8
 8003ad4:	b004      	add	sp, #16
 8003ad6:	4770      	bx	lr
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003ad8:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 8003adc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ae0:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
}
 8003ae4:	b002      	add	sp, #8
 8003ae6:	b004      	add	sp, #16
 8003ae8:	4770      	bx	lr

  /* Core Soft Reset */
  count = 0U;
 8003aea:	2300      	movs	r3, #0
 8003aec:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003aee:	f8dc 3010 	ldr.w	r3, [ip, #16]

  do
  {
    count++;

    if (count > 200000U)
 8003af2:	4a09      	ldr	r2, [pc, #36]	; (8003b18 <USB_CoreInit+0x8c>)
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003af4:	f043 0301 	orr.w	r3, r3, #1
 8003af8:	f8cc 3010 	str.w	r3, [ip, #16]
 8003afc:	e004      	b.n	8003b08 <USB_CoreInit+0x7c>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003afe:	f8dc 0010 	ldr.w	r0, [ip, #16]
 8003b02:	f010 0001 	ands.w	r0, r0, #1
 8003b06:	d0dc      	beq.n	8003ac2 <USB_CoreInit+0x36>
    count++;
 8003b08:	9b01      	ldr	r3, [sp, #4]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 8003b0e:	9b01      	ldr	r3, [sp, #4]
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d9f4      	bls.n	8003afe <USB_CoreInit+0x72>
 8003b14:	e7d4      	b.n	8003ac0 <USB_CoreInit+0x34>
 8003b16:	bf00      	nop
 8003b18:	00030d40 	.word	0x00030d40

08003b1c <USB_DisableGlobalInt>:
{
 8003b1c:	4603      	mov	r3, r0
}
 8003b1e:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003b20:	689a      	ldr	r2, [r3, #8]
 8003b22:	f022 0201 	bic.w	r2, r2, #1
 8003b26:	609a      	str	r2, [r3, #8]
}
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop

08003b2c <USB_SetCurrentMode>:
{
 8003b2c:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003b2e:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8003b30:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003b32:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
{
 8003b36:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003b38:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8003b3a:	d018      	beq.n	8003b6e <USB_SetCurrentMode+0x42>
  else if (mode == USB_DEVICE_MODE)
 8003b3c:	b9a9      	cbnz	r1, 8003b6a <USB_SetCurrentMode+0x3e>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003b3e:	68c3      	ldr	r3, [r0, #12]
 8003b40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  uint32_t ms = 0U;
 8003b44:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003b46:	60c3      	str	r3, [r0, #12]
 8003b48:	e001      	b.n	8003b4e <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003b4a:	2c32      	cmp	r4, #50	; 0x32
 8003b4c:	d00d      	beq.n	8003b6a <USB_SetCurrentMode+0x3e>
      HAL_Delay(1U);
 8003b4e:	2001      	movs	r0, #1
 8003b50:	f7fd feec 	bl	800192c <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 8003b54:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003b56:	07db      	lsls	r3, r3, #31
      ms++;
 8003b58:	f104 0401 	add.w	r4, r4, #1
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003b5c:	d4f5      	bmi.n	8003b4a <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 8003b5e:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 8003b62:	fab0 f080 	clz	r0, r0
 8003b66:	0940      	lsrs	r0, r0, #5
}
 8003b68:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003b6a:	2001      	movs	r0, #1
}
 8003b6c:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003b6e:	68c3      	ldr	r3, [r0, #12]
 8003b70:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  uint32_t ms = 0U;
 8003b74:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003b76:	60c3      	str	r3, [r0, #12]
 8003b78:	e001      	b.n	8003b7e <USB_SetCurrentMode+0x52>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003b7a:	2c32      	cmp	r4, #50	; 0x32
 8003b7c:	d0f5      	beq.n	8003b6a <USB_SetCurrentMode+0x3e>
      HAL_Delay(1U);
 8003b7e:	2001      	movs	r0, #1
 8003b80:	f7fd fed4 	bl	800192c <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 8003b84:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003b86:	07da      	lsls	r2, r3, #31
      ms++;
 8003b88:	f104 0401 	add.w	r4, r4, #1
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003b8c:	d5f5      	bpl.n	8003b7a <USB_SetCurrentMode+0x4e>
    return HAL_ERROR;
 8003b8e:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 8003b92:	fab0 f080 	clz	r0, r0
 8003b96:	0940      	lsrs	r0, r0, #5
 8003b98:	e7e6      	b.n	8003b68 <USB_SetCurrentMode+0x3c>
 8003b9a:	bf00      	nop

08003b9c <USB_DevInit>:
{
 8003b9c:	b084      	sub	sp, #16
 8003b9e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	ac0b      	add	r4, sp, #44	; 0x2c
 8003ba6:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8003ba8:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8003bb8:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 8003bbc:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 8003bc0:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8003bc4:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8003bc8:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
 8003bcc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 8003bd0:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
 8003bd4:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 8003bd8:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
 8003bdc:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 8003be0:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
 8003be4:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
 8003be8:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  if (cfg.vbus_sensing_enable == 0U)
 8003bec:	2d00      	cmp	r5, #0
 8003bee:	f040 80a7 	bne.w	8003d40 <USB_DevInit+0x1a4>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003bf2:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8003bf6:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
 8003bfa:	f043 0302 	orr.w	r3, r3, #2
 8003bfe:	f8cc 3004 	str.w	r3, [ip, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003c02:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003c04:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c08:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003c0a:	6803      	ldr	r3, [r0, #0]
 8003c0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c10:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003c12:	6803      	ldr	r3, [r0, #0]
 8003c14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c18:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f8c0 2e00 	str.w	r2, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003c20:	f8dc 3000 	ldr.w	r3, [ip]
 8003c24:	f8cc 3000 	str.w	r3, [ip]
  USBx_DEVICE->DCFG |= speed;
 8003c28:	f8dc 3000 	ldr.w	r3, [ip]
 8003c2c:	f043 0303 	orr.w	r3, r3, #3
 8003c30:	f8cc 3000 	str.w	r3, [ip]
  __IO uint32_t count = 0U;
 8003c34:	9200      	str	r2, [sp, #0]
    if (count > 200000U)
 8003c36:	4a57      	ldr	r2, [pc, #348]	; (8003d94 <USB_DevInit+0x1f8>)
 8003c38:	e003      	b.n	8003c42 <USB_DevInit+0xa6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c3a:	6903      	ldr	r3, [r0, #16]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f2c0 8096 	blt.w	8003d6e <USB_DevInit+0x1d2>
    count++;
 8003c42:	9b00      	ldr	r3, [sp, #0]
 8003c44:	3301      	adds	r3, #1
 8003c46:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 8003c48:	9b00      	ldr	r3, [sp, #0]
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d9f5      	bls.n	8003c3a <USB_DevInit+0x9e>
    ret = HAL_ERROR;
 8003c4e:	2101      	movs	r1, #1
  __IO uint32_t count = 0U;
 8003c50:	2300      	movs	r3, #0
    if (count > 200000U)
 8003c52:	4a50      	ldr	r2, [pc, #320]	; (8003d94 <USB_DevInit+0x1f8>)
  __IO uint32_t count = 0U;
 8003c54:	9301      	str	r3, [sp, #4]
 8003c56:	e002      	b.n	8003c5e <USB_DevInit+0xc2>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c58:	6903      	ldr	r3, [r0, #16]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	db77      	blt.n	8003d4e <USB_DevInit+0x1b2>
    count++;
 8003c5e:	9b01      	ldr	r3, [sp, #4]
 8003c60:	3301      	adds	r3, #1
 8003c62:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 8003c64:	9b01      	ldr	r3, [sp, #4]
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d9f6      	bls.n	8003c58 <USB_DevInit+0xbc>
    ret = HAL_ERROR;
 8003c6a:	2101      	movs	r1, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f8cc 2010 	str.w	r2, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003c72:	f8cc 2014 	str.w	r2, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003c76:	f8cc 201c 	str.w	r2, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c7a:	b1e4      	cbz	r4, 8003cb6 <USB_DevInit+0x11a>
 8003c7c:	f500 6310 	add.w	r3, r0, #2304	; 0x900
      USBx_INEP(i)->DIEPCTL = 0U;
 8003c80:	4617      	mov	r7, r2
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003c82:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003c86:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003c8a:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 8003c8e:	e008      	b.n	8003ca2 <USB_DevInit+0x106>
      USBx_INEP(i)->DIEPCTL = 0U;
 8003c90:	601f      	str	r7, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c92:	3201      	adds	r2, #1
 8003c94:	4294      	cmp	r4, r2
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003c96:	611f      	str	r7, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003c98:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c9c:	f103 0320 	add.w	r3, r3, #32
 8003ca0:	d030      	beq.n	8003d04 <USB_DevInit+0x168>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003ca2:	681e      	ldr	r6, [r3, #0]
 8003ca4:	2e00      	cmp	r6, #0
 8003ca6:	daf3      	bge.n	8003c90 <USB_DevInit+0xf4>
      if (i == 0U)
 8003ca8:	b112      	cbz	r2, 8003cb0 <USB_DevInit+0x114>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003caa:	f8c3 8000 	str.w	r8, [r3]
 8003cae:	e7f0      	b.n	8003c92 <USB_DevInit+0xf6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003cb0:	f8c3 9000 	str.w	r9, [r3]
 8003cb4:	e7ed      	b.n	8003c92 <USB_DevInit+0xf6>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003cb6:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8003cba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cbe:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8003cc2:	2200      	movs	r2, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003cc4:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 8003cc8:	6182      	str	r2, [r0, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003cca:	6143      	str	r3, [r0, #20]
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003ccc:	6982      	ldr	r2, [r0, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003cce:	4b32      	ldr	r3, [pc, #200]	; (8003d98 <USB_DevInit+0x1fc>)
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003cd0:	f042 0210 	orr.w	r2, r2, #16
 8003cd4:	6182      	str	r2, [r0, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003cd6:	6982      	ldr	r2, [r0, #24]
 8003cd8:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 8003cda:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003cdc:	6183      	str	r3, [r0, #24]
  if (cfg.Sof_enable != 0U)
 8003cde:	b11a      	cbz	r2, 8003ce8 <USB_DevInit+0x14c>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003ce0:	6983      	ldr	r3, [r0, #24]
 8003ce2:	f043 0308 	orr.w	r3, r3, #8
 8003ce6:	6183      	str	r3, [r0, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8003ce8:	2d01      	cmp	r5, #1
 8003cea:	d105      	bne.n	8003cf8 <USB_DevInit+0x15c>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003cec:	6983      	ldr	r3, [r0, #24]
 8003cee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003cf2:	f043 0304 	orr.w	r3, r3, #4
 8003cf6:	6183      	str	r3, [r0, #24]
}
 8003cf8:	4608      	mov	r0, r1
 8003cfa:	b003      	add	sp, #12
 8003cfc:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d00:	b004      	add	sp, #16
 8003d02:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d04:	2200      	movs	r2, #0
 8003d06:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003d0a:	4617      	mov	r7, r2
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003d0c:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003d10:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003d14:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 8003d18:	e008      	b.n	8003d2c <USB_DevInit+0x190>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003d1a:	601f      	str	r7, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d1c:	3201      	adds	r2, #1
 8003d1e:	4294      	cmp	r4, r2
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003d20:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003d22:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d26:	f103 0320 	add.w	r3, r3, #32
 8003d2a:	d0c4      	beq.n	8003cb6 <USB_DevInit+0x11a>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003d2c:	681e      	ldr	r6, [r3, #0]
 8003d2e:	2e00      	cmp	r6, #0
 8003d30:	daf3      	bge.n	8003d1a <USB_DevInit+0x17e>
      if (i == 0U)
 8003d32:	b112      	cbz	r2, 8003d3a <USB_DevInit+0x19e>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003d34:	f8c3 8000 	str.w	r8, [r3]
 8003d38:	e7f0      	b.n	8003d1c <USB_DevInit+0x180>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003d3a:	f8c3 9000 	str.w	r9, [r3]
 8003d3e:	e7ed      	b.n	8003d1c <USB_DevInit+0x180>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003d40:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003d42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003d46:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003d4a:	6383      	str	r3, [r0, #56]	; 0x38
 8003d4c:	e765      	b.n	8003c1a <USB_DevInit+0x7e>
  count = 0U;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003d52:	2310      	movs	r3, #16
    if (count > 200000U)
 8003d54:	4a0f      	ldr	r2, [pc, #60]	; (8003d94 <USB_DevInit+0x1f8>)
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003d56:	6103      	str	r3, [r0, #16]
 8003d58:	e002      	b.n	8003d60 <USB_DevInit+0x1c4>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003d5a:	6903      	ldr	r3, [r0, #16]
 8003d5c:	06db      	lsls	r3, r3, #27
 8003d5e:	d585      	bpl.n	8003c6c <USB_DevInit+0xd0>
    count++;
 8003d60:	9b01      	ldr	r3, [sp, #4]
 8003d62:	3301      	adds	r3, #1
 8003d64:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 8003d66:	9b01      	ldr	r3, [sp, #4]
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d9f6      	bls.n	8003d5a <USB_DevInit+0x1be>
 8003d6c:	e77d      	b.n	8003c6a <USB_DevInit+0xce>
  count = 0U;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003d72:	f44f 6384 	mov.w	r3, #1056	; 0x420
    if (count > 200000U)
 8003d76:	4a07      	ldr	r2, [pc, #28]	; (8003d94 <USB_DevInit+0x1f8>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003d78:	6103      	str	r3, [r0, #16]
 8003d7a:	e004      	b.n	8003d86 <USB_DevInit+0x1ea>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003d7c:	6901      	ldr	r1, [r0, #16]
 8003d7e:	f011 0120 	ands.w	r1, r1, #32
 8003d82:	f43f af65 	beq.w	8003c50 <USB_DevInit+0xb4>
    count++;
 8003d86:	9b00      	ldr	r3, [sp, #0]
 8003d88:	3301      	adds	r3, #1
 8003d8a:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 8003d8c:	9b00      	ldr	r3, [sp, #0]
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d9f4      	bls.n	8003d7c <USB_DevInit+0x1e0>
 8003d92:	e75c      	b.n	8003c4e <USB_DevInit+0xb2>
 8003d94:	00030d40 	.word	0x00030d40
 8003d98:	803c3800 	.word	0x803c3800

08003d9c <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003d9c:	f8d0 2e00 	ldr.w	r2, [r0, #3584]	; 0xe00
{
 8003da0:	4603      	mov	r3, r0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003da2:	f022 0203 	bic.w	r2, r2, #3
 8003da6:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003daa:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8003dae:	f500 6100 	add.w	r1, r0, #2048	; 0x800
 8003db2:	f043 0302 	orr.w	r3, r3, #2
}
 8003db6:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003db8:	604b      	str	r3, [r1, #4]
}
 8003dba:	4770      	bx	lr

08003dbc <_ZN6tflite13ErrorReporter6ReportEPKcz>:
#include "tensorflow/lite/core/api/error_reporter.h"
#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
 8003dbc:	b40e      	push	{r1, r2, r3}
 8003dbe:	b503      	push	{r0, r1, lr}
 8003dc0:	aa03      	add	r2, sp, #12
  va_list args;
  va_start(args, format);
  int code = Report(format, args);
 8003dc2:	6803      	ldr	r3, [r0, #0]
int ErrorReporter::Report(const char* format, ...) {
 8003dc4:	f852 1b04 	ldr.w	r1, [r2], #4
  int code = Report(format, args);
 8003dc8:	689b      	ldr	r3, [r3, #8]
  va_start(args, format);
 8003dca:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
 8003dcc:	4798      	blx	r3
  va_end(args);
  return code;
}
 8003dce:	b002      	add	sp, #8
 8003dd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dd4:	b003      	add	sp, #12
 8003dd6:	4770      	bx	lr

08003dd8 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv.isra.0>:
  class BuiltinDataDeleter {
   public:
    explicit BuiltinDataDeleter(BuiltinDataAllocator* allocator)
        : allocator_(allocator) {}

    void operator()(void* data) { allocator_->Deallocate(data); }
 8003dd8:	6803      	ldr	r3, [r0, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	4718      	bx	r3

08003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>:
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
 8003dde:	6803      	ldr	r3, [r0, #0]
 8003de0:	1ac0      	subs	r0, r0, r3
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003de2:	8803      	ldrh	r3, [r0, #0]
 8003de4:	428b      	cmp	r3, r1

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
__supress_ubsan__("alignment")
T ReadScalar(const void *p) {
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8003de6:	bf8c      	ite	hi
 8003de8:	5a40      	ldrhhi	r0, [r0, r1]
 8003dea:	2000      	movls	r0, #0
  }
 8003dec:	4770      	bx	lr

08003dee <_ZNK6tflite8Operator15builtin_optionsEv>:
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_OUTPUTS);
  }
  tflite::BuiltinOptions builtin_options_type() const {
    return static_cast<tflite::BuiltinOptions>(GetField<uint8_t>(VT_BUILTIN_OPTIONS_TYPE, 0));
  }
  const void *builtin_options() const {
 8003dee:	b510      	push	{r4, lr}
    auto field_offset = GetOptionalFieldOffset(field);
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
  }

  template<typename P> P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
 8003df0:	210c      	movs	r1, #12
 8003df2:	4604      	mov	r4, r0
 8003df4:	f7ff fff3 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    auto p = data_ + field_offset;
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003df8:	b110      	cbz	r0, 8003e00 <_ZNK6tflite8Operator15builtin_optionsEv+0x12>
    auto p = data_ + field_offset;
 8003dfa:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003dfc:	5820      	ldr	r0, [r4, r0]
 8003dfe:	4418      	add	r0, r3
    return GetPointer<const void *>(VT_BUILTIN_OPTIONS);
  }
 8003e00:	bd10      	pop	{r4, pc}
	...

08003e04 <_Z9AbortImplv>:

#if !defined(TF_LITE_MCU_DEBUG_LOG)
#include <cstdlib>
#define TFLITE_ABORT abort()
#else
inline void AbortImpl() {
 8003e04:	b508      	push	{r3, lr}
  DebugLog("HALTED\n");
 8003e06:	4802      	ldr	r0, [pc, #8]	; (8003e10 <_Z9AbortImplv+0xc>)
 8003e08:	f006 fbaa 	bl	800a560 <DebugLog>
  while (1) {
 8003e0c:	e7fe      	b.n	8003e0c <_Z9AbortImplv+0x8>
 8003e0e:	bf00      	nop
 8003e10:	08010afc 	.word	0x08010afc

08003e14 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:

// All the Parse functions take some pointers as params and this function has
// the common DCHECKs to catch if any of those are nullptr.
void CheckParsePointerParams(const Operator* op, ErrorReporter* error_reporter,
                             BuiltinDataAllocator* allocator,
                             void** builtin_data) {
 8003e14:	b508      	push	{r3, lr}
  TFLITE_DCHECK(op != nullptr);
 8003e16:	b908      	cbnz	r0, 8003e1c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8>
 8003e18:	f7ff fff4 	bl	8003e04 <_Z9AbortImplv>
  TFLITE_DCHECK(error_reporter != nullptr);
 8003e1c:	2900      	cmp	r1, #0
 8003e1e:	d0fb      	beq.n	8003e18 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4>
  TFLITE_DCHECK(allocator != nullptr);
 8003e20:	2a00      	cmp	r2, #0
 8003e22:	d0f9      	beq.n	8003e18 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4>
  TFLITE_DCHECK(builtin_data != nullptr);
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d0f7      	beq.n	8003e18 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4>
}
 8003e28:	bd08      	pop	{r3, pc}
	...

08003e2c <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
 8003e2c:	b508      	push	{r3, lr}
 8003e2e:	4603      	mov	r3, r0
 8003e30:	4610      	mov	r0, r2
  switch (tensor_type) {
 8003e32:	2b11      	cmp	r3, #17
 8003e34:	d830      	bhi.n	8003e98 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x6c>
 8003e36:	e8df f003 	tbb	[pc, r3]
 8003e3a:	090d      	.short	0x090d
 8003e3c:	211d1915 	.word	0x211d1915
 8003e40:	1b251123 	.word	0x1b251123
 8003e44:	291f270f 	.word	0x291f270f
 8003e48:	2d13172b 	.word	0x2d13172b
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
 8003e4c:	230a      	movs	r3, #10
      return kTfLiteOk;
    case TensorType_FLOAT32:
      *type = kTfLiteFloat32;
 8003e4e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003e50:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
 8003e52:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat32;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e7fa      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteFloat64;
 8003e58:	230b      	movs	r3, #11
 8003e5a:	e7f8      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt16;
 8003e5c:	2307      	movs	r3, #7
 8003e5e:	e7f6      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt16;
 8003e60:	2311      	movs	r3, #17
 8003e62:	e7f4      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt32;
 8003e64:	2302      	movs	r3, #2
 8003e66:	e7f2      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt32;
 8003e68:	2310      	movs	r3, #16
 8003e6a:	e7f0      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt8;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e7ee      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt8;
 8003e70:	2309      	movs	r3, #9
 8003e72:	e7ec      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt64;
 8003e74:	2304      	movs	r3, #4
 8003e76:	e7ea      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt64;
 8003e78:	230d      	movs	r3, #13
 8003e7a:	e7e8      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteString;
 8003e7c:	2305      	movs	r3, #5
 8003e7e:	e7e6      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteBool;
 8003e80:	2306      	movs	r3, #6
 8003e82:	e7e4      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex64;
 8003e84:	2308      	movs	r3, #8
 8003e86:	e7e2      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex128;
 8003e88:	230c      	movs	r3, #12
 8003e8a:	e7e0      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteResource;
 8003e8c:	230e      	movs	r3, #14
 8003e8e:	e7de      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteVariant;
 8003e90:	230f      	movs	r3, #15
 8003e92:	e7dc      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt4;
 8003e94:	2312      	movs	r3, #18
 8003e96:	e7da      	b.n	8003e4e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteNoType;
 8003e98:	2200      	movs	r2, #0
 8003e9a:	700a      	strb	r2, [r1, #0]
      TF_LITE_REPORT_ERROR(error_reporter,
 8003e9c:	4902      	ldr	r1, [pc, #8]	; (8003ea8 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x7c>)
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	f7ff ff8c 	bl	8003dbc <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 8003ea4:	2001      	movs	r0, #1
 8003ea6:	e7d4      	b.n	8003e52 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
 8003ea8:	08010b04 	.word	0x08010b04

08003eac <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>:
  template<typename T> T GetField(voffset_t field, T defaultval) const {
 8003eac:	b538      	push	{r3, r4, r5, lr}
 8003eae:	4605      	mov	r5, r0
 8003eb0:	4614      	mov	r4, r2
    auto field_offset = GetOptionalFieldOffset(field);
 8003eb2:	f7ff ff94 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003eb6:	b100      	cbz	r0, 8003eba <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_+0xe>
 8003eb8:	5c2c      	ldrb	r4, [r5, r0]
  }
 8003eba:	4620      	mov	r0, r4
 8003ebc:	bd38      	pop	{r3, r4, r5, pc}

08003ebe <_ZNK6tflite8Operator20builtin_options_typeEv>:
  tflite::BuiltinOptions builtin_options_type() const {
 8003ebe:	b508      	push	{r3, lr}
    return static_cast<tflite::BuiltinOptions>(GetField<uint8_t>(VT_BUILTIN_OPTIONS_TYPE, 0));
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	210a      	movs	r1, #10
 8003ec4:	f7ff fff2 	bl	8003eac <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
  }
 8003ec8:	bd08      	pop	{r3, pc}

08003eca <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>:
  template<typename T> T GetField(voffset_t field, T defaultval) const {
 8003eca:	b538      	push	{r3, r4, r5, lr}
 8003ecc:	4605      	mov	r5, r0
 8003ece:	4614      	mov	r4, r2
    auto field_offset = GetOptionalFieldOffset(field);
 8003ed0:	f7ff ff85 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003ed4:	b100      	cbz	r0, 8003ed8 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_+0xe>
 8003ed6:	582c      	ldr	r4, [r5, r0]
  }
 8003ed8:	4620      	mov	r0, r4
 8003eda:	bd38      	pop	{r3, r4, r5, pc}

08003edc <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>:
  template<typename T> T GetField(voffset_t field, T defaultval) const {
 8003edc:	b538      	push	{r3, r4, r5, lr}
 8003ede:	4605      	mov	r5, r0
 8003ee0:	4614      	mov	r4, r2
    auto field_offset = GetOptionalFieldOffset(field);
 8003ee2:	f7ff ff7c 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003ee6:	b100      	cbz	r0, 8003eea <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_+0xe>
 8003ee8:	562c      	ldrsb	r4, [r5, r0]
  }
 8003eea:	4620      	mov	r0, r4
 8003eec:	bd38      	pop	{r3, r4, r5, pc}
	...

08003ef0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseFullyConnected(const Operator* op,
                                 ErrorReporter* error_reporter,
                                 BuiltinDataAllocator* allocator,
                                 void** builtin_data) {
 8003ef0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ef4:	4617      	mov	r7, r2
 8003ef6:	4605      	mov	r5, r0
 8003ef8:	4689      	mov	r9, r1
 8003efa:	4698      	mov	r8, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 8003efc:	f7ff ff8a 	bl	8003e14 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
  template <typename T>
  T* AllocatePOD() {
    // TODO(b/154346074): Change this to is_trivially_destructible when all
    // platform targets support that properly.
    static_assert(std::is_pod<T>::value, "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	2201      	movs	r2, #1
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2104      	movs	r1, #4
 8003f08:	4638      	mov	r0, r7
 8003f0a:	4798      	blx	r3
    return new (allocated_memory) T();
 8003f0c:	f04f 0b00 	mov.w	fp, #0
 8003f10:	f8c0 b000 	str.w	fp, [r0]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8003f14:	4604      	mov	r4, r0
  }
  const tflite::RNNOptions *builtin_options_as_RNNOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_RNNOptions ? static_cast<const tflite::RNNOptions *>(builtin_options()) : nullptr;
  }
  const tflite::FullyConnectedOptions *builtin_options_as_FullyConnectedOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
 8003f16:	4628      	mov	r0, r5
 8003f18:	f7ff ffd1 	bl	8003ebe <_ZNK6tflite8Operator20builtin_options_typeEv>
 8003f1c:	2808      	cmp	r0, #8
 8003f1e:	4682      	mov	sl, r0
 8003f20:	d12b      	bne.n	8003f7a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8a>
 8003f22:	4628      	mov	r0, r5
 8003f24:	f7ff ff63 	bl	8003dee <_ZNK6tflite8Operator15builtin_optionsEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);

  const FullyConnectedOptions* schema_params =
      op->builtin_options_as_FullyConnectedOptions();

  if (schema_params != nullptr) {
 8003f28:	4605      	mov	r5, r0
 8003f2a:	b330      	cbz	r0, 8003f7a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8a>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
 8003f2c:	465a      	mov	r2, fp
 8003f2e:	2104      	movs	r1, #4
 8003f30:	f7ff ffd4 	bl	8003edc <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
  switch (activation) {
 8003f34:	b2c6      	uxtb	r6, r0
 8003f36:	1e73      	subs	r3, r6, #1
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	bf88      	it	hi
 8003f3c:	465e      	movhi	r6, fp
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
 8003f3e:	465a      	mov	r2, fp
 8003f40:	4651      	mov	r1, sl
    params->activation =
 8003f42:	7026      	strb	r6, [r4, #0]
 8003f44:	4628      	mov	r0, r5
 8003f46:	f7ff ffb1 	bl	8003eac <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 8003f4a:	ebb0 000b 	subs.w	r0, r0, fp
 8003f4e:	bf18      	it	ne
 8003f50:	2001      	movne	r0, #1
 8003f52:	70a0      	strb	r0, [r4, #2]
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
 8003f54:	465a      	mov	r2, fp
 8003f56:	210a      	movs	r1, #10
 8003f58:	4628      	mov	r0, r5
 8003f5a:	f7ff ffa7 	bl	8003eac <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 8003f5e:	ebb0 000b 	subs.w	r0, r0, fp
 8003f62:	bf18      	it	ne
 8003f64:	2001      	movne	r0, #1
 8003f66:	70e0      	strb	r0, [r4, #3]
    return static_cast<tflite::FullyConnectedOptionsWeightsFormat>(GetField<int8_t>(VT_WEIGHTS_FORMAT, 0));
 8003f68:	465a      	mov	r2, fp
 8003f6a:	2106      	movs	r1, #6
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	f7ff ffb5 	bl	8003edc <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
        ConvertActivation(schema_params->fused_activation_function());
    params->keep_num_dims = schema_params->keep_num_dims();
    params->asymmetric_quantize_inputs =
        schema_params->asymmetric_quantize_inputs();

    switch (schema_params->weights_format()) {
 8003f72:	b110      	cbz	r0, 8003f7a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8a>
 8003f74:	2801      	cmp	r0, #1
 8003f76:	d104      	bne.n	8003f82 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x92>
      case FullyConnectedOptionsWeightsFormat_DEFAULT:
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
        break;
      case FullyConnectedOptionsWeightsFormat_SHUFFLED4x16INT8:
        params->weights_format =
 8003f78:	7060      	strb	r0, [r4, #1]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003f7a:	f8c8 4000 	str.w	r4, [r8]
  return kTfLiteOk;
 8003f7e:	2000      	movs	r0, #0
 8003f80:	e008      	b.n	8003f94 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
        TF_LITE_REPORT_ERROR(error_reporter,
 8003f82:	4905      	ldr	r1, [pc, #20]	; (8003f98 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>)
 8003f84:	4648      	mov	r0, r9
 8003f86:	f7ff ff19 	bl	8003dbc <_ZN6tflite13ErrorReporter6ReportEPKcz>
      {
	static_assert(__is_invocable<deleter_type&, pointer>::value,
		      "unique_ptr's deleter must be invocable with a pointer");
	auto& __ptr = _M_t._M_ptr();
	if (__ptr != nullptr)
	  get_deleter()(std::move(__ptr));
 8003f8a:	4638      	mov	r0, r7
 8003f8c:	4621      	mov	r1, r4
 8003f8e:	f7ff ff23 	bl	8003dd8 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv.isra.0>
        return kTfLiteError;
 8003f92:	2001      	movs	r0, #1
}
 8003f94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f98:	08010b28 	.word	0x08010b28

08003f9c <TfLiteIntArrayGetSizeInBytes>:
extern "C" {

size_t TfLiteIntArrayGetSizeInBytes(int size) {
  static TfLiteIntArray dummy;

  size_t computed_size = sizeof(dummy) + sizeof(dummy.data[0]) * size;
 8003f9c:	3001      	adds	r0, #1
#if defined(_MSC_VER)
  // Context for why this is needed is in http://b/189926408#comment21
  computed_size -= sizeof(dummy.data[0]);
#endif
  return computed_size;
}
 8003f9e:	0080      	lsls	r0, r0, #2
 8003fa0:	4770      	bx	lr
	...

08003fa4 <TfLiteTypeGetName>:
  return TfLiteTensorResizeMaybeCopy(num_bytes, tensor, true);
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
 8003fa4:	2812      	cmp	r0, #18
 8003fa6:	bf9a      	itte	ls
 8003fa8:	4b02      	ldrls	r3, [pc, #8]	; (8003fb4 <TfLiteTypeGetName+0x10>)
 8003faa:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
const char* TfLiteTypeGetName(TfLiteType type) {
 8003fae:	4802      	ldrhi	r0, [pc, #8]	; (8003fb8 <TfLiteTypeGetName+0x14>)
      return "VARIANT";
    case kTfLiteInt4:
      return "INT4";
  }
  return "Unknown type";
}
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	080114dc 	.word	0x080114dc
 8003fb8:	0801145c 	.word	0x0801145c

08003fbc <_ZN6tflite12tensor_utils23UnpackDenseInt4IntoInt8EPKaiPa>:
    result[v] = std::signbit(vector[v]);
  }
}

void UnpackDenseInt4IntoInt8(const int8_t* src_buffer, int num_elements,
                             int8_t* dst_buffer) {
 8003fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (int i = 0; i < num_elements / 2; i++) {
 8003fbe:	eb01 74d1 	add.w	r4, r1, r1, lsr #31
 8003fc2:	1064      	asrs	r4, r4, #1
 8003fc4:	2300      	movs	r3, #0
    int8_t byte = src_buffer[i];
    // Shift left first so that sign is properly extended when shifted right
    int8_t lower = static_cast<int8_t>(byte << 4) >> 4;
    int8_t higher = byte >> 4;
    dst_buffer[2 * i] = lower;
    dst_buffer[2 * i + 1] = higher;
 8003fc6:	1c56      	adds	r6, r2, #1
  for (int i = 0; i < num_elements / 2; i++) {
 8003fc8:	429c      	cmp	r4, r3
 8003fca:	dd09      	ble.n	8003fe0 <_ZN6tflite12tensor_utils23UnpackDenseInt4IntoInt8EPKaiPa+0x24>
    int8_t byte = src_buffer[i];
 8003fcc:	56c5      	ldrsb	r5, [r0, r3]
    int8_t lower = static_cast<int8_t>(byte << 4) >> 4;
 8003fce:	f345 0703 	sbfx	r7, r5, #0, #4
    int8_t higher = byte >> 4;
 8003fd2:	112d      	asrs	r5, r5, #4
    dst_buffer[2 * i] = lower;
 8003fd4:	f802 7013 	strb.w	r7, [r2, r3, lsl #1]
    dst_buffer[2 * i + 1] = higher;
 8003fd8:	f806 5013 	strb.w	r5, [r6, r3, lsl #1]
  for (int i = 0; i < num_elements / 2; i++) {
 8003fdc:	3301      	adds	r3, #1
 8003fde:	e7f3      	b.n	8003fc8 <_ZN6tflite12tensor_utils23UnpackDenseInt4IntoInt8EPKaiPa+0xc>
  }

  // If the buffer size is odd, extract the final lower nibble.
  if (num_elements % 2 != 0) {
 8003fe0:	07cb      	lsls	r3, r1, #31
    dst_buffer[num_elements - 1] =
        static_cast<int8_t>(src_buffer[num_elements / 2] << 4) >> 4;
 8003fe2:	bf41      	itttt	mi
 8003fe4:	5703      	ldrsbmi	r3, [r0, r4]
    dst_buffer[num_elements - 1] =
 8003fe6:	1852      	addmi	r2, r2, r1
        static_cast<int8_t>(src_buffer[num_elements / 2] << 4) >> 4;
 8003fe8:	f343 0303 	sbfxmi	r3, r3, #0, #4
    dst_buffer[num_elements - 1] =
 8003fec:	f802 3c01 	strbmi.w	r3, [r2, #-1]
  }
}
 8003ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003ff4 <_ZN6tflite18QuantizeMultiplierEdPlPi>:
constexpr uint32_t kFractionRoundingMask = 0x003fffff;
constexpr uint32_t kFractionRoundingThreshold = 0x00200000;
}  // namespace

void QuantizeMultiplier(double double_multiplier, int32_t* quantized_multiplier,
                        int* shift) {
 8003ff4:	b573      	push	{r0, r1, r4, r5, r6, lr}
#if TFLITE_SINGLE_ROUNDING
  // Single-rounding MultiplyByQuantizedMultiplier only supports positive
  // multipliers.
  // TFLITE_DCHECK(double_multiplier >= 0);
#endif
  if (double_multiplier == 0.) {
 8003ff6:	2200      	movs	r2, #0
                        int* shift) {
 8003ff8:	4606      	mov	r6, r0
 8003ffa:	460c      	mov	r4, r1
  if (double_multiplier == 0.) {
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	ec51 0b10 	vmov	r0, r1, d0
 8004002:	ed8d 0b00 	vstr	d0, [sp]
 8004006:	f7fc fd87 	bl	8000b18 <__aeabi_dcmpeq>
 800400a:	ed9d 0b00 	vldr	d0, [sp]
 800400e:	4605      	mov	r5, r0
 8004010:	b120      	cbz	r0, 800401c <_ZN6tflite18QuantizeMultiplierEdPlPi+0x28>
    *quantized_multiplier = 0;
 8004012:	2300      	movs	r3, #0
 8004014:	6033      	str	r3, [r6, #0]
    *shift = 0;
 8004016:	6023      	str	r3, [r4, #0]
    *shift = 30;
    q_fixed = (1LL << 31) - 1;
  }
#endif
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
}
 8004018:	b002      	add	sp, #8
 800401a:	bd70      	pop	{r4, r5, r6, pc}
  const double q = std::frexp(double_multiplier, shift);
 800401c:	4620      	mov	r0, r4
 800401e:	f009 fb1d 	bl	800d65c <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 8004022:	4b14      	ldr	r3, [pc, #80]	; (8004074 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x80>)
 8004024:	2200      	movs	r2, #0
  const double q = std::frexp(double_multiplier, shift);
 8004026:	ec51 0b10 	vmov	r0, r1, d0
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800402a:	f7fc fb0d 	bl	8000648 <__aeabi_dmul>
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
 800402e:	ec41 0b10 	vmov	d0, r0, r1
 8004032:	f009 fb4b 	bl	800d6cc <round>
 8004036:	ec51 0b10 	vmov	r0, r1, d0
 800403a:	f7fc ff53 	bl	8000ee4 <__aeabi_d2lz>
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800403e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004042:	4282      	cmp	r2, r0
 8004044:	eb75 0c01 	sbcs.w	ip, r5, r1
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 8004048:	4603      	mov	r3, r0
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800404a:	da01      	bge.n	8004050 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x5c>
 800404c:	f7ff feda 	bl	8003e04 <_Z9AbortImplv>
  if (q_fixed == (1LL << 31)) {
 8004050:	42a9      	cmp	r1, r5
 8004052:	bf08      	it	eq
 8004054:	4290      	cmpeq	r0, r2
    ++*shift;
 8004056:	bf02      	ittt	eq
 8004058:	6823      	ldreq	r3, [r4, #0]
 800405a:	3301      	addeq	r3, #1
 800405c:	6023      	streq	r3, [r4, #0]
  if (*shift < -31) {
 800405e:	6822      	ldr	r2, [r4, #0]
    q_fixed /= 2;
 8004060:	bf08      	it	eq
 8004062:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
  if (*shift < -31) {
 8004066:	321f      	adds	r2, #31
    *shift = 0;
 8004068:	bfbc      	itt	lt
 800406a:	2300      	movlt	r3, #0
 800406c:	6023      	strlt	r3, [r4, #0]
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 800406e:	6033      	str	r3, [r6, #0]
 8004070:	e7d2      	b.n	8004018 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x24>
 8004072:	bf00      	nop
 8004074:	41e00000 	.word	0x41e00000

08004078 <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl>:
  }
  int32_t* DimsData() { return dims_; }
  const int32_t* DimsData() const { return dims_; }
  const int32_t* DimsDataUpTo5D() const { return dims_; }

  void ReplaceWith(int dimensions_count, const int32_t* dims_data) {
 8004078:	b508      	push	{r3, lr}
 800407a:	460b      	mov	r3, r1
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800407c:	2b06      	cmp	r3, #6
  void ReplaceWith(int dimensions_count, const int32_t* dims_data) {
 800407e:	4611      	mov	r1, r2
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 8004080:	dd03      	ble.n	800408a <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl+0x12>
  DebugLog("HALTED\n");
 8004082:	4805      	ldr	r0, [pc, #20]	; (8004098 <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl+0x20>)
 8004084:	f006 fa6c 	bl	800a560 <DebugLog>
  while (1) {
 8004088:	e7fe      	b.n	8004088 <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl+0x10>
    size_ = dimensions_count;
 800408a:	f840 3b04 	str.w	r3, [r0], #4
    int32_t* dst_dims = DimsData();
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800408e:	009a      	lsls	r2, r3, #2
  }
 8004090:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 8004094:	f009 bbfc 	b.w	800d890 <memcpy>
 8004098:	08010afc 	.word	0x08010afc

0800409c <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>:

#include <vector>

namespace tflite {

RuntimeShape GetTensorShape(const TfLiteTensor* tensor) {
 800409c:	b510      	push	{r4, lr}
 800409e:	4604      	mov	r4, r0
  if (tensor == nullptr) {
 80040a0:	b911      	cbnz	r1, 80040a8 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0xc>
  RuntimeShape() : size_(0) {}
 80040a2:	6001      	str	r1, [r0, #0]

  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
 80040a4:	4620      	mov	r0, r4
 80040a6:	bd10      	pop	{r4, pc}
  const int dims_size = dims->size;
 80040a8:	694a      	ldr	r2, [r1, #20]
 80040aa:	f852 1b04 	ldr.w	r1, [r2], #4
      : size_(dimensions_count) {
 80040ae:	6001      	str	r1, [r0, #0]
    ReplaceWith(dimensions_count, dims_data);
 80040b0:	f7ff ffe2 	bl	8004078 <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl>
  }
 80040b4:	e7f6      	b.n	80040a4 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0x8>

080040b6 <_ZNK6tflite12RuntimeShape4DimsEi>:
    TFLITE_DCHECK_GE(i, 0);
 80040b6:	2900      	cmp	r1, #0
  int32_t Dims(int i) const {
 80040b8:	b508      	push	{r3, lr}
    TFLITE_DCHECK_GE(i, 0);
 80040ba:	da01      	bge.n	80040c0 <_ZNK6tflite12RuntimeShape4DimsEi+0xa>
 80040bc:	f7ff fea2 	bl	8003e04 <_Z9AbortImplv>
    TFLITE_DCHECK_LT(i, size_);
 80040c0:	6803      	ldr	r3, [r0, #0]
 80040c2:	428b      	cmp	r3, r1
 80040c4:	ddfa      	ble.n	80040bc <_ZNK6tflite12RuntimeShape4DimsEi+0x6>
    return dims_[i];
 80040c6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  }
 80040ca:	6840      	ldr	r0, [r0, #4]
 80040cc:	bd08      	pop	{r3, pc}
	...

080040d0 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>:
}

namespace {

inline TfLiteStatus Quantize(TfLiteContext* context, float scale,
                             int32_t zero_point, float f, int32_t& q) {
 80040d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 80040d2:	ee80 0a80 	vdiv.f32	s0, s1, s0
 80040d6:	4604      	mov	r4, r0
 80040d8:	460e      	mov	r6, r1
 80040da:	4615      	mov	r5, r2
 80040dc:	f009 fb3c 	bl	800d758 <roundf>
  const float tmp = TfLiteRound(f / scale);
  const bool no_integer_overflow_from_quantization =
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 80040e0:	eddf 7a10 	vldr	s15, [pc, #64]	; 8004124 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x54>
 80040e4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80040e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040ec:	db0f      	blt.n	800410e <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x3e>
 80040ee:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8004128 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x58>
 80040f2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80040f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040fa:	d808      	bhi.n	800410e <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x3e>
       tmp <= static_cast<float>(std::numeric_limits<int32_t>::max()));
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
  q = zero_point + static_cast<int32_t>(tmp);
 80040fc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
  return kTfLiteOk;
 8004100:	2000      	movs	r0, #0
  q = zero_point + static_cast<int32_t>(tmp);
 8004102:	ee10 3a10 	vmov	r3, s0
 8004106:	4433      	add	r3, r6
 8004108:	602b      	str	r3, [r5, #0]
}
 800410a:	b002      	add	sp, #8
 800410c:	bd70      	pop	{r4, r5, r6, pc}
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
 800410e:	4b07      	ldr	r3, [pc, #28]	; (800412c <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x5c>)
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	4620      	mov	r0, r4
 8004114:	6965      	ldr	r5, [r4, #20]
 8004116:	4a06      	ldr	r2, [pc, #24]	; (8004130 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x60>)
 8004118:	4906      	ldr	r1, [pc, #24]	; (8004134 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x64>)
 800411a:	f240 135b 	movw	r3, #347	; 0x15b
 800411e:	47a8      	blx	r5
 8004120:	2001      	movs	r0, #1
 8004122:	e7f2      	b.n	800410a <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x3a>
 8004124:	cf000000 	.word	0xcf000000
 8004128:	4f000000 	.word	0x4f000000
 800412c:	08011580 	.word	0x08011580
 8004130:	08011528 	.word	0x08011528
 8004134:	08011569 	.word	0x08011569

08004138 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:
      static_cast<double>(input->params.scale * filter->params.scale);
 8004138:	edd1 7a02 	vldr	s15, [r1, #8]
 800413c:	ed92 7a02 	vldr	s14, [r2, #8]
 8004140:	ee67 7a87 	vmul.f32	s15, s15, s14
                                              double* multiplier) {
 8004144:	b573      	push	{r0, r1, r4, r5, r6, lr}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 8004146:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800414a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                                              double* multiplier) {
 800414e:	461e      	mov	r6, r3
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 8004150:	da0a      	bge.n	8004168 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x30>
 8004152:	4b0f      	ldr	r3, [pc, #60]	; (8004190 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x58>)
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	6944      	ldr	r4, [r0, #20]
 8004158:	4a0e      	ldr	r2, [pc, #56]	; (8004194 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x5c>)
 800415a:	490f      	ldr	r1, [pc, #60]	; (8004198 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x60>)
 800415c:	f240 134d 	movw	r3, #333	; 0x14d
 8004160:	47a0      	blx	r4
 8004162:	2001      	movs	r0, #1
}
 8004164:	b002      	add	sp, #8
 8004166:	bd70      	pop	{r4, r5, r6, pc}
  const double input_product_scale =
 8004168:	ee17 0a90 	vmov	r0, s15
 800416c:	f7fc fa14 	bl	8000598 <__aeabi_f2d>
 8004170:	4604      	mov	r4, r0
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 8004172:	68b0      	ldr	r0, [r6, #8]
  const double input_product_scale =
 8004174:	460d      	mov	r5, r1
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 8004176:	f7fc fa0f 	bl	8000598 <__aeabi_f2d>
 800417a:	460b      	mov	r3, r1
 800417c:	4602      	mov	r2, r0
 800417e:	4629      	mov	r1, r5
 8004180:	4620      	mov	r0, r4
 8004182:	f7fc fb8b 	bl	800089c <__aeabi_ddiv>
 8004186:	9b06      	ldr	r3, [sp, #24]
 8004188:	e9c3 0100 	strd	r0, r1, [r3]
  return kTfLiteOk;
 800418c:	2000      	movs	r0, #0
 800418e:	e7e9      	b.n	8004164 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x2c>
 8004190:	080115a6 	.word	0x080115a6
 8004194:	08011528 	.word	0x08011528
 8004198:	08011569 	.word	0x08011569
 800419c:	00000000 	.word	0x00000000

080041a0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
                                              double* multiplier) {
 80041a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041a4:	4604      	mov	r4, r0
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80041a6:	6888      	ldr	r0, [r1, #8]
                                              double* multiplier) {
 80041a8:	4615      	mov	r5, r2
 80041aa:	461e      	mov	r6, r3
 80041ac:	468a      	mov	sl, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80041ae:	f7fc f9f3 	bl	8000598 <__aeabi_f2d>
 80041b2:	4680      	mov	r8, r0
                                     static_cast<double>(filter->params.scale);
 80041b4:	68a8      	ldr	r0, [r5, #8]
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80041b6:	4689      	mov	r9, r1
                                     static_cast<double>(filter->params.scale);
 80041b8:	f7fc f9ee 	bl	8000598 <__aeabi_f2d>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80041c0:	4640      	mov	r0, r8
 80041c2:	4649      	mov	r1, r9
 80041c4:	f7fc fa40 	bl	8000648 <__aeabi_dmul>
                                              double* multiplier) {
 80041c8:	e9dd 7b0c 	ldrd	r7, fp, [sp, #48]	; 0x30
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80041cc:	4680      	mov	r8, r0
 80041ce:	4689      	mov	r9, r1
  if (bias) {
 80041d0:	b1d6      	cbz	r6, 8004208 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x68>
    const double bias_scale = static_cast<double>(bias->params.scale);
 80041d2:	68b0      	ldr	r0, [r6, #8]
 80041d4:	f7fc f9e0 	bl	8000598 <__aeabi_f2d>
 80041d8:	4602      	mov	r2, r0
 80041da:	460b      	mov	r3, r1
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 80041dc:	4640      	mov	r0, r8
 80041de:	4649      	mov	r1, r9
 80041e0:	f7fc f87a 	bl	80002d8 <__aeabi_dsub>
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 80041e4:	4680      	mov	r8, r0
    const double output_scale = static_cast<double>(output->params.scale);
 80041e6:	68b8      	ldr	r0, [r7, #8]
 80041e8:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 80041ec:	f7fc f9d4 	bl	8000598 <__aeabi_f2d>
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 80041f4:	4640      	mov	r0, r8
 80041f6:	4649      	mov	r1, r9
 80041f8:	f7fc fb50 	bl	800089c <__aeabi_ddiv>
 80041fc:	a311      	add	r3, pc, #68	; (adr r3, 8004244 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
 80041fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004202:	f7fc fc9d 	bl	8000b40 <__aeabi_dcmple>
 8004206:	b150      	cbz	r0, 800421e <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x7e>
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
 8004208:	463b      	mov	r3, r7
 800420a:	462a      	mov	r2, r5
 800420c:	4651      	mov	r1, sl
 800420e:	4620      	mov	r0, r4
 8004210:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
}
 8004214:	b003      	add	sp, #12
 8004216:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
 800421a:	f7ff bf8d 	b.w	8004138 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 800421e:	4b06      	ldr	r3, [pc, #24]	; (8004238 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x98>)
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	4620      	mov	r0, r4
 8004224:	6965      	ldr	r5, [r4, #20]
 8004226:	4a05      	ldr	r2, [pc, #20]	; (800423c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x9c>)
 8004228:	4905      	ldr	r1, [pc, #20]	; (8004240 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa0>)
 800422a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800422e:	47a8      	blx	r5
}
 8004230:	2001      	movs	r0, #1
 8004232:	b003      	add	sp, #12
 8004234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004238:	080115bf 	.word	0x080115bf
 800423c:	08011528 	.word	0x08011528
 8004240:	08011569 	.word	0x08011569
 8004244:	47ae147b 	.word	0x47ae147b
 8004248:	3f947ae1 	.word	0x3f947ae1

0800424c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
 800424c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004250:	461f      	mov	r7, r3
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
 8004252:	7f13      	ldrb	r3, [r2, #28]
                                               int32_t* act_max) {
 8004254:	b086      	sub	sp, #24
  if (output->type == kTfLiteUInt8) {
 8004256:	2b03      	cmp	r3, #3
                                               int32_t* act_max) {
 8004258:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800425a:	4606      	mov	r6, r0
 800425c:	468c      	mov	ip, r1
  if (output->type == kTfLiteUInt8) {
 800425e:	d00f      	beq.n	8004280 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x34>
    qmin = std::numeric_limits<uint8_t>::min();
    qmax = std::numeric_limits<uint8_t>::max();
  } else if (output->type == kTfLiteInt8) {
 8004260:	2b09      	cmp	r3, #9
 8004262:	d026      	beq.n	80042b2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x66>
    qmin = std::numeric_limits<int8_t>::min();
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
 8004264:	2b07      	cmp	r3, #7
 8004266:	d028      	beq.n	80042ba <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x6e>
    qmin = std::numeric_limits<int16_t>::min();
    qmax = std::numeric_limits<int16_t>::max();
  } else {
    TF_LITE_ENSURE(context, false);
 8004268:	4b37      	ldr	r3, [pc, #220]	; (8004348 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xfc>)
 800426a:	9300      	str	r3, [sp, #0]
 800426c:	6944      	ldr	r4, [r0, #20]
 800426e:	4a37      	ldr	r2, [pc, #220]	; (800434c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x100>)
 8004270:	4937      	ldr	r1, [pc, #220]	; (8004350 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x104>)
 8004272:	f240 1393 	movw	r3, #403	; 0x193
 8004276:	47a0      	blx	r4
 8004278:	2001      	movs	r0, #1
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
                                               output, act_min, act_max);
}
 800427a:	b006      	add	sp, #24
 800427c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    qmax = std::numeric_limits<uint8_t>::max();
 8004280:	24ff      	movs	r4, #255	; 0xff
    qmin = std::numeric_limits<uint8_t>::min();
 8004282:	f04f 0800 	mov.w	r8, #0
  if (activation == kTfLiteActRelu) {
 8004286:	f1bc 0f01 	cmp.w	ip, #1
  const auto scale = output->params.scale;
 800428a:	ed92 0a02 	vldr	s0, [r2, #8]
  const auto zero_point = output->params.zero_point;
 800428e:	68d1      	ldr	r1, [r2, #12]
  if (activation == kTfLiteActRelu) {
 8004290:	d118      	bne.n	80042c4 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x78>
    TF_LITE_ENSURE_OK(context,
 8004292:	eddf 0a30 	vldr	s1, [pc, #192]	; 8004354 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x108>
 8004296:	aa05      	add	r2, sp, #20
 8004298:	4630      	mov	r0, r6
 800429a:	f7ff ff19 	bl	80040d0 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>
 800429e:	2800      	cmp	r0, #0
 80042a0:	d1eb      	bne.n	800427a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x2e>
    *act_min = std::max(qmin, tmp_q);
 80042a2:	9b05      	ldr	r3, [sp, #20]
 80042a4:	4543      	cmp	r3, r8
 80042a6:	bfac      	ite	ge
 80042a8:	603b      	strge	r3, [r7, #0]
 80042aa:	f8c7 8000 	strlt.w	r8, [r7]
    *act_max = qmax;
 80042ae:	602c      	str	r4, [r5, #0]
 80042b0:	e7e3      	b.n	800427a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x2e>
    qmax = std::numeric_limits<int8_t>::max();
 80042b2:	247f      	movs	r4, #127	; 0x7f
    qmin = std::numeric_limits<int8_t>::min();
 80042b4:	f06f 087f 	mvn.w	r8, #127	; 0x7f
 80042b8:	e7e5      	b.n	8004286 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x3a>
    qmin = std::numeric_limits<int16_t>::min();
 80042ba:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8004358 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x10c>
    qmax = std::numeric_limits<int16_t>::max();
 80042be:	f647 74ff 	movw	r4, #32767	; 0x7fff
 80042c2:	e7e0      	b.n	8004286 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x3a>
  } else if (activation == kTfLiteActRelu6) {
 80042c4:	f1bc 0f03 	cmp.w	ip, #3
 80042c8:	d121      	bne.n	800430e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xc2>
    TF_LITE_ENSURE_OK(context,
 80042ca:	eddf 0a22 	vldr	s1, [pc, #136]	; 8004354 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x108>
 80042ce:	9103      	str	r1, [sp, #12]
 80042d0:	aa05      	add	r2, sp, #20
 80042d2:	4630      	mov	r0, r6
 80042d4:	ed8d 0a02 	vstr	s0, [sp, #8]
 80042d8:	f7ff fefa 	bl	80040d0 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>
 80042dc:	2800      	cmp	r0, #0
 80042de:	d1cc      	bne.n	800427a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x2e>
    *act_min = std::max(qmin, tmp_q);
 80042e0:	9b05      	ldr	r3, [sp, #20]
 80042e2:	4543      	cmp	r3, r8
 80042e4:	bfac      	ite	ge
 80042e6:	603b      	strge	r3, [r7, #0]
 80042e8:	f8c7 8000 	strlt.w	r8, [r7]
    TF_LITE_ENSURE_OK(context,
 80042ec:	aa05      	add	r2, sp, #20
 80042ee:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
    TF_LITE_ENSURE_OK(context,
 80042f2:	9903      	ldr	r1, [sp, #12]
 80042f4:	ed9d 0a02 	vldr	s0, [sp, #8]
 80042f8:	4630      	mov	r0, r6
 80042fa:	f7ff fee9 	bl	80040d0 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>
 80042fe:	2800      	cmp	r0, #0
 8004300:	d1bb      	bne.n	800427a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x2e>
    *act_max = std::min(qmax, tmp_q);
 8004302:	9b05      	ldr	r3, [sp, #20]
 8004304:	42a3      	cmp	r3, r4
 8004306:	bfd4      	ite	le
 8004308:	602b      	strle	r3, [r5, #0]
 800430a:	602c      	strgt	r4, [r5, #0]
 800430c:	e7b5      	b.n	800427a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x2e>
  } else if (activation == kTfLiteActReluN1To1) {
 800430e:	f1bc 0f02 	cmp.w	ip, #2
 8004312:	d114      	bne.n	800433e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xf2>
    TF_LITE_ENSURE_OK(context,
 8004314:	aa05      	add	r2, sp, #20
 8004316:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 800431a:	4630      	mov	r0, r6
 800431c:	9103      	str	r1, [sp, #12]
 800431e:	ed8d 0a02 	vstr	s0, [sp, #8]
 8004322:	f7ff fed5 	bl	80040d0 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>
 8004326:	2800      	cmp	r0, #0
 8004328:	d1a7      	bne.n	800427a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x2e>
    *act_min = std::max(qmin, tmp_q);
 800432a:	9b05      	ldr	r3, [sp, #20]
 800432c:	4543      	cmp	r3, r8
 800432e:	bfac      	ite	ge
 8004330:	603b      	strge	r3, [r7, #0]
 8004332:	f8c7 8000 	strlt.w	r8, [r7]
    TF_LITE_ENSURE_OK(context,
 8004336:	aa05      	add	r2, sp, #20
 8004338:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800433c:	e7d9      	b.n	80042f2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xa6>
    *act_min = qmin;
 800433e:	f8c7 8000 	str.w	r8, [r7]
  return kTfLiteOk;
 8004342:	2000      	movs	r0, #0
    *act_max = qmax;
 8004344:	602c      	str	r4, [r5, #0]
                                               output, act_min, act_max);
 8004346:	e798      	b.n	800427a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x2e>
 8004348:	080115e1 	.word	0x080115e1
 800434c:	08011528 	.word	0x08011528
 8004350:	08011569 	.word	0x08011569
 8004354:	00000000 	.word	0x00000000
 8004358:	ffff8000 	.word	0xffff8000

0800435c <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
    return data_ - ReadScalar<soffset_t>(data_);
 800435c:	6803      	ldr	r3, [r0, #0]
 800435e:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004360:	881a      	ldrh	r2, [r3, #0]
 8004362:	2a0a      	cmp	r2, #10
 8004364:	d905      	bls.n	8004372 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x16>
 8004366:	895b      	ldrh	r3, [r3, #10]
    auto p = data_ + field_offset;
 8004368:	18c2      	adds	r2, r0, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800436a:	b113      	cbz	r3, 8004372 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x16>
      scalar_tag;

  static FLATBUFFERS_CONSTEXPR bool is_span_observable =
      scalar_tag::value && (FLATBUFFERS_LITTLEENDIAN || sizeof(T) == 1);

  uoffset_t size() const { return EndianScalar(length_); }
 800436c:	58c3      	ldr	r3, [r0, r3]
 800436e:	58d0      	ldr	r0, [r2, r3]
}

// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
  if (subgraph->operators() != nullptr) {
    return subgraph->operators()->size();
 8004370:	4770      	bx	lr
  } else {
    return 0;
 8004372:	2000      	movs	r0, #0
 8004374:	4770      	bx	lr
	...

08004378 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
    return data_ - ReadScalar<soffset_t>(data_);
 8004378:	6803      	ldr	r3, [r0, #0]
 800437a:	1ac3      	subs	r3, r0, r3
  }
}
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
 800437c:	b510      	push	{r4, lr}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800437e:	881a      	ldrh	r2, [r3, #0]
 8004380:	2a08      	cmp	r2, #8
 8004382:	d917      	bls.n	80043b4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x3c>
 8004384:	891b      	ldrh	r3, [r3, #8]
    auto p = data_ + field_offset;
 8004386:	18c4      	adds	r4, r0, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004388:	b1a3      	cbz	r3, 80043b4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x3c>
 800438a:	58c2      	ldr	r2, [r0, r3]
 800438c:	18a3      	adds	r3, r4, r2
  typedef typename IndirectHelper<T>::return_type return_type;
  typedef typename IndirectHelper<T>::mutable_return_type mutable_return_type;
  typedef return_type value_type;

  return_type Get(uoffset_t i) const {
    FLATBUFFERS_ASSERT(i < size());
 800438e:	58a2      	ldr	r2, [r4, r2]
 8004390:	4291      	cmp	r1, r2
 8004392:	d305      	bcc.n	80043a0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x28>
 8004394:	4b09      	ldr	r3, [pc, #36]	; (80043bc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x44>)
 8004396:	4a0a      	ldr	r2, [pc, #40]	; (80043c0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x48>)
 8004398:	480a      	ldr	r0, [pc, #40]	; (80043c4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4c>)
 800439a:	21aa      	movs	r1, #170	; 0xaa
 800439c:	f009 fa08 	bl	800d7b0 <__assert_func>
    return const_cast<mutable_return_type>(IndirectHelper<T>::Read(Data(), i));
  }

  // The raw data in little endian format. Use with care.
  const uint8_t *Data() const {
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80043a0:	3304      	adds	r3, #4
template<typename T> struct IndirectHelper<Offset<T>> {
  typedef const T *return_type;
  typedef T *mutable_return_type;
  static const size_t element_stride = sizeof(uoffset_t);
  static return_type Read(const uint8_t *p, uoffset_t i) {
    p += i * sizeof(uoffset_t);
 80043a2:	eb03 0081 	add.w	r0, r3, r1, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80043a6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  return NumSubgraphOperators(subgraph);
}
 80043aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return NumSubgraphOperators(subgraph);
 80043ae:	4418      	add	r0, r3
 80043b0:	f7ff bfd4 	b.w	800435c <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
  uoffset_t size() const { return EndianScalar(length_); }
 80043b4:	2300      	movs	r3, #0
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	deff      	udf	#255	; 0xff
 80043ba:	bf00      	nop
 80043bc:	080115e7 	.word	0x080115e7
 80043c0:	080115f2 	.word	0x080115f2
 80043c4:	080116ec 	.word	0x080116ec

080043c8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlEE>:
  // layout as flatbuffers:Vector<int32_t>, so we can reinterpret_cast the
  // flatbuffer vector and avoid a copy and malloc.
  // TODO(b/188459715): audit this usage of const_cast.
  return const_cast<TfLiteIntArray*>(
      reinterpret_cast<const TfLiteIntArray*>(flatbuffer_array));
}
 80043c8:	4770      	bx	lr

080043ca <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIfEE>:
 80043ca:	4770      	bx	lr

080043cc <_ZN6tflite14AlignPointerUpEPhj>:
namespace tflite {

uint8_t* AlignPointerUp(uint8_t* data, size_t alignment) {
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
  uint8_t* aligned_result = reinterpret_cast<uint8_t*>(
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
 80043cc:	1e4b      	subs	r3, r1, #1
 80043ce:	4418      	add	r0, r3
 80043d0:	fbb0 f0f1 	udiv	r0, r0, r1
  return aligned_result;
}
 80043d4:	4348      	muls	r0, r1
 80043d6:	4770      	bx	lr

080043d8 <_ZN6tflite16AlignPointerDownEPhj>:

uint8_t* AlignPointerDown(uint8_t* data, size_t alignment) {
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
  uint8_t* aligned_result =
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
 80043d8:	fbb0 f0f1 	udiv	r0, r0, r1
  return aligned_result;
}
 80043dc:	4348      	muls	r0, r1
 80043de:	4770      	bx	lr

080043e0 <_ZN6tflite11AlignSizeUpEjj>:

size_t AlignSizeUp(size_t size, size_t alignment) {
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
 80043e0:	3801      	subs	r0, #1
 80043e2:	4408      	add	r0, r1
 80043e4:	fbb0 f0f1 	udiv	r0, r0, r1
  return aligned_size;
}
 80043e8:	4348      	muls	r0, r1
 80043ea:	4770      	bx	lr

080043ec <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:

TfLiteStatus TfLiteTypeSizeOf(TfLiteType type, size_t* size) {
  switch (type) {
 80043ec:	3801      	subs	r0, #1
 80043ee:	2811      	cmp	r0, #17
 80043f0:	d816      	bhi.n	8004420 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x34>
 80043f2:	e8df f000 	tbb	[pc, r0]
 80043f6:	0d0d      	.short	0x0d0d
 80043f8:	11150f11 	.word	0x11150f11
 80043fc:	09110f09 	.word	0x09110f09
 8004400:	0d0f130f 	.word	0x0d0f130f
 8004404:	11150d15 	.word	0x11150d15
    case kTfLiteFloat16:
      *size = sizeof(int16_t);
 8004408:	2302      	movs	r3, #2
      break;
    case kTfLiteFloat32:
      *size = sizeof(float);
 800440a:	600b      	str	r3, [r1, #0]
      *size = sizeof(int8_t);
      break;
    default:
      return kTfLiteError;
  }
  return kTfLiteOk;
 800440c:	2000      	movs	r0, #0
      break;
 800440e:	4770      	bx	lr
      *size = sizeof(float);
 8004410:	2304      	movs	r3, #4
 8004412:	e7fa      	b.n	800440a <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x1e>
      *size = sizeof(double);
 8004414:	2308      	movs	r3, #8
 8004416:	e7f8      	b.n	800440a <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x1e>
      *size = sizeof(uint8_t);
 8004418:	2301      	movs	r3, #1
 800441a:	e7f6      	b.n	800440a <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x1e>
      *size = sizeof(double) * 2;
 800441c:	2310      	movs	r3, #16
 800441e:	e7f4      	b.n	800440a <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x1e>
  switch (type) {
 8004420:	2001      	movs	r0, #1
}
 8004422:	4770      	bx	lr

08004424 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_>:
    return data_ - ReadScalar<soffset_t>(data_);
 8004424:	6803      	ldr	r3, [r0, #0]
 8004426:	1ac3      	subs	r3, r0, r3

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size) {
 8004428:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800442a:	881f      	ldrh	r7, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800442c:	2f04      	cmp	r7, #4
 800442e:	460d      	mov	r5, r1
 8004430:	4614      	mov	r4, r2
 8004432:	d926      	bls.n	8004482 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x5e>
 8004434:	8899      	ldrh	r1, [r3, #4]
    auto p = data_ + field_offset;
 8004436:	1842      	adds	r2, r0, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004438:	b169      	cbz	r1, 8004456 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x32>
 800443a:	5841      	ldr	r1, [r0, r1]
  int element_count = 1;
 800443c:	2601      	movs	r6, #1
 800443e:	f852 e001 	ldr.w	lr, [r2, r1]
 8004442:	440a      	add	r2, r1
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    for (size_t n = 0; n < flatbuffer_tensor.shape()->size(); ++n) {
 8004444:	2100      	movs	r1, #0
 8004446:	4571      	cmp	r1, lr
 8004448:	d006      	beq.n	8004458 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x34>
      element_count *= flatbuffer_tensor.shape()->Get(n);
 800444a:	f852 cf04 	ldr.w	ip, [r2, #4]!
    for (size_t n = 0; n < flatbuffer_tensor.shape()->size(); ++n) {
 800444e:	3101      	adds	r1, #1
      element_count *= flatbuffer_tensor.shape()->Get(n);
 8004450:	fb0c f606 	mul.w	r6, ip, r6
    for (size_t n = 0; n < flatbuffer_tensor.shape()->size(); ++n) {
 8004454:	e7f7      	b.n	8004446 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x22>
  int element_count = 1;
 8004456:	2601      	movs	r6, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004458:	2f06      	cmp	r7, #6
 800445a:	d913      	bls.n	8004484 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x60>
 800445c:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800445e:	b19b      	cbz	r3, 8004488 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x64>
 8004460:	56c0      	ldrsb	r0, [r0, r3]
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(
 8004462:	f10d 0107 	add.w	r1, sp, #7
 8004466:	f003 f923 	bl	80076b0 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800446a:	b940      	cbnz	r0, 800447e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x5a>
      ConvertTensorType(flatbuffer_tensor.type(), &tf_lite_type));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
 800446c:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004470:	4621      	mov	r1, r4
 8004472:	f7ff ffbb 	bl	80043ec <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 8004476:	b910      	cbnz	r0, 800447e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x5a>
  *bytes = element_count * (*type_size);
 8004478:	6823      	ldr	r3, [r4, #0]
 800447a:	435e      	muls	r6, r3
 800447c:	602e      	str	r6, [r5, #0]
  return kTfLiteOk;
}
 800447e:	b003      	add	sp, #12
 8004480:	bdf0      	pop	{r4, r5, r6, r7, pc}
  int element_count = 1;
 8004482:	2601      	movs	r6, #1
 8004484:	2000      	movs	r0, #0
 8004486:	e7ec      	b.n	8004462 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x3e>
 8004488:	4618      	mov	r0, r3
 800448a:	e7ea      	b.n	8004462 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x3e>

0800448c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
 800448c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  TFLITE_DCHECK(out_bytes != nullptr);
 800448e:	460a      	mov	r2, r1
 8004490:	b919      	cbnz	r1, 800449a <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0xe>
  DebugLog("HALTED\n");
 8004492:	480e      	ldr	r0, [pc, #56]	; (80044cc <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x40>)
 8004494:	f006 f864 	bl	800a560 <DebugLog>
  while (1) {
 8004498:	e7fe      	b.n	8004498 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0xc>

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
 800449a:	6843      	ldr	r3, [r0, #4]
 800449c:	b153      	cbz	r3, 80044b4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x28>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800449e:	f853 6b04 	ldr.w	r6, [r3], #4
 80044a2:	2100      	movs	r1, #0
  int element_count = 1;
 80044a4:	2401      	movs	r4, #1
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 80044a6:	428e      	cmp	r6, r1
 80044a8:	dd05      	ble.n	80044b6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x2a>
      element_count *= eval_tensor->dims->data[n];
 80044aa:	f853 5b04 	ldr.w	r5, [r3], #4
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 80044ae:	3101      	adds	r1, #1
      element_count *= eval_tensor->dims->data[n];
 80044b0:	436c      	muls	r4, r5
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 80044b2:	e7f8      	b.n	80044a6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x1a>
  int element_count = 1;
 80044b4:	2401      	movs	r4, #1
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
 80044b6:	7a00      	ldrb	r0, [r0, #8]
 80044b8:	a901      	add	r1, sp, #4
 80044ba:	f7ff ff97 	bl	80043ec <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 80044be:	b910      	cbnz	r0, 80044c6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3a>
  *out_bytes = element_count * type_size;
 80044c0:	9b01      	ldr	r3, [sp, #4]
 80044c2:	4363      	muls	r3, r4
 80044c4:	6013      	str	r3, [r2, #0]
  return kTfLiteOk;
}
 80044c6:	b002      	add	sp, #8
 80044c8:	bd70      	pop	{r4, r5, r6, pc}
 80044ca:	bf00      	nop
 80044cc:	08010afc 	.word	0x08010afc

080044d0 <_ZNK6tflite6Tensor11is_variableEv>:
  bool is_variable() const {
 80044d0:	b510      	push	{r4, lr}
    auto field_offset = GetOptionalFieldOffset(field);
 80044d2:	210e      	movs	r1, #14
 80044d4:	4604      	mov	r4, r0
 80044d6:	f7ff fc82 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80044da:	b100      	cbz	r0, 80044de <_ZNK6tflite6Tensor11is_variableEv+0xe>
 80044dc:	5c20      	ldrb	r0, [r4, r0]
  }
 80044de:	3800      	subs	r0, #0
 80044e0:	bf18      	it	ne
 80044e2:	2001      	movne	r0, #1
 80044e4:	bd10      	pop	{r4, pc}

080044e6 <_ZNK6tflite8SubGraph7tensorsEv>:
    VT_INPUTS = 6,
    VT_OUTPUTS = 8,
    VT_OPERATORS = 10,
    VT_NAME = 12
  };
  const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *tensors() const {
 80044e6:	b510      	push	{r4, lr}
    auto field_offset = GetOptionalFieldOffset(field);
 80044e8:	2104      	movs	r1, #4
 80044ea:	4604      	mov	r4, r0
 80044ec:	f7ff fc77 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80044f0:	b110      	cbz	r0, 80044f8 <_ZNK6tflite8SubGraph7tensorsEv+0x12>
    auto p = data_ + field_offset;
 80044f2:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80044f4:	5820      	ldr	r0, [r4, r0]
 80044f6:	4418      	add	r0, r3
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *>(VT_TENSORS);
  }
 80044f8:	bd10      	pop	{r4, pc}

080044fa <_ZNK6tflite5Model9subgraphsEv>:
    return GetField<uint32_t>(VT_VERSION, 0);
  }
  const flatbuffers::Vector<flatbuffers::Offset<tflite::OperatorCode>> *operator_codes() const {
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::OperatorCode>> *>(VT_OPERATOR_CODES);
  }
  const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *subgraphs() const {
 80044fa:	b510      	push	{r4, lr}
    auto field_offset = GetOptionalFieldOffset(field);
 80044fc:	2108      	movs	r1, #8
 80044fe:	4604      	mov	r4, r0
 8004500:	f7ff fc6d 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004504:	b110      	cbz	r0, 800450c <_ZNK6tflite5Model9subgraphsEv+0x12>
    auto p = data_ + field_offset;
 8004506:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004508:	5820      	ldr	r0, [r4, r0]
 800450a:	4418      	add	r0, r3
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *>(VT_SUBGRAPHS);
  }
 800450c:	bd10      	pop	{r4, pc}

0800450e <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>:

// Mark the given Allocation info as first created at the specified allocation
// scope count. Only the first creation must be recorded since the allocation
// scope count monotonically increases throughout the lifetime marking process.
void AllocationInfoBuilder::UpdateFirstCreated(AllocationInfo* current,
                                               int allocation_scope_count) {
 800450e:	b508      	push	{r3, lr}
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 8004510:	688b      	ldr	r3, [r1, #8]
 8004512:	4293      	cmp	r3, r2
 8004514:	dd01      	ble.n	800451a <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi+0xc>
 8004516:	f7ff fc75 	bl	8003e04 <_Z9AbortImplv>
  if (current->first_created == kUninitializedLifetime) {
 800451a:	3301      	adds	r3, #1
    current->first_created = allocation_scope_count;
 800451c:	bf08      	it	eq
 800451e:	608a      	streq	r2, [r1, #8]
  }
}
 8004520:	bd08      	pop	{r3, pc}

08004522 <_ZN6tflite21AllocationInfoBuilder18FreeAllocationInfoEv>:
    return kTfLiteError;
  }
  return kTfLiteOk;
}

TfLiteStatus AllocationInfoBuilder::FreeAllocationInfo() {
 8004522:	b510      	push	{r4, lr}
 8004524:	4604      	mov	r4, r0
  non_persistent_allocator_->DeallocateTemp(
 8004526:	6840      	ldr	r0, [r0, #4]
 8004528:	68a1      	ldr	r1, [r4, #8]
      reinterpret_cast<uint8_t*>(info_.allocation_info));
 800452a:	6803      	ldr	r3, [r0, #0]
  non_persistent_allocator_->DeallocateTemp(
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	4798      	blx	r3
  non_persistent_allocator_->DeallocateTemp(
 8004530:	6860      	ldr	r0, [r4, #4]
 8004532:	6921      	ldr	r1, [r4, #16]
      reinterpret_cast<uint8_t*>(info_.subgraph_offsets));
 8004534:	6803      	ldr	r3, [r0, #0]
  non_persistent_allocator_->DeallocateTemp(
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	4798      	blx	r3
  return kTfLiteOk;
}
 800453a:	2000      	movs	r0, #0
 800453c:	bd10      	pop	{r4, pc}
	...

08004540 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl>:
}

// Get offline tensors allocation plan. See
// micro/docs/memory_management.md for more info.
TfLiteStatus AllocationInfoBuilder::GetOfflinePlannedOffsets(
    const int32_t** offline_planner_offsets) {
 8004540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  }
  const flatbuffers::Vector<int32_t> *metadata_buffer() const {
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_METADATA_BUFFER);
  }
  const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *metadata() const {
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *>(VT_METADATA);
 8004544:	6804      	ldr	r4, [r0, #0]
 8004546:	4606      	mov	r6, r0
 8004548:	460f      	mov	r7, r1
    auto field_offset = GetOptionalFieldOffset(field);
 800454a:	4620      	mov	r0, r4
 800454c:	2110      	movs	r1, #16
 800454e:	f7ff fc46 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004552:	2800      	cmp	r0, #0
 8004554:	d06a      	beq.n	800462c <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xec>
      auto metadata = model_->metadata()->Get(i);

      if (metadata->name()) {
        const size_t metadata_name_size = metadata->name()->size();

        if ((strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 8004556:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8004648 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x108>
    for (size_t i = 0; i < model_->metadata()->size(); ++i) {
 800455a:	2500      	movs	r5, #0
    auto field_offset = GetOptionalFieldOffset(field);
 800455c:	2110      	movs	r1, #16
 800455e:	4620      	mov	r0, r4
 8004560:	f7ff fc3d 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004564:	2800      	cmp	r0, #0
 8004566:	d063      	beq.n	8004630 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xf0>
 8004568:	5822      	ldr	r2, [r4, r0]
    auto p = data_ + field_offset;
 800456a:	1821      	adds	r1, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800456c:	188b      	adds	r3, r1, r2
 800456e:	588a      	ldr	r2, [r1, r2]
 8004570:	4295      	cmp	r5, r2
 8004572:	d25b      	bcs.n	800462c <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xec>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004574:	3304      	adds	r3, #4
    p += i * sizeof(uoffset_t);
 8004576:	eb03 0985 	add.w	r9, r3, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800457a:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800457e:	4499      	add	r9, r3
    auto field_offset = GetOptionalFieldOffset(field);
 8004580:	2104      	movs	r1, #4
 8004582:	4648      	mov	r0, r9
 8004584:	f7ff fc2b 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004588:	2800      	cmp	r0, #0
 800458a:	d04d      	beq.n	8004628 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xe8>
    auto p = data_ + field_offset;
 800458c:	eb09 0200 	add.w	r2, r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004590:	f859 3000 	ldr.w	r3, [r9, r0]
  uoffset_t size() const { return EndianScalar(length_); }
 8004594:	f852 a003 	ldr.w	sl, [r2, r3]
 8004598:	18d0      	adds	r0, r2, r3
        if ((strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 800459a:	4652      	mov	r2, sl
 800459c:	2a17      	cmp	r2, #23
 800459e:	bf28      	it	cs
 80045a0:	2217      	movcs	r2, #23
 80045a2:	4641      	mov	r1, r8
 80045a4:	3004      	adds	r0, #4
 80045a6:	f00a f90f 	bl	800e7c8 <strncmp>
                     std::min(metadata_name_size,
                              strlen(kOfflineMemAllocMetadata))) == 0) &&
 80045aa:	2800      	cmp	r0, #0
 80045ac:	d13c      	bne.n	8004628 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xe8>
 80045ae:	f1ba 0f17 	cmp.w	sl, #23
 80045b2:	d139      	bne.n	8004628 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xe8>
    auto field_offset = GetOptionalFieldOffset(field);
 80045b4:	210c      	movs	r1, #12
 80045b6:	4620      	mov	r0, r4
 80045b8:	f7ff fc11 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80045bc:	b1a8      	cbz	r0, 80045ea <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xaa>
    auto p = data_ + field_offset;
 80045be:	1822      	adds	r2, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80045c0:	5820      	ldr	r0, [r4, r0]
 80045c2:	eb02 0a00 	add.w	sl, r2, r0
    auto field_offset = GetOptionalFieldOffset(field);
 80045c6:	2106      	movs	r1, #6
 80045c8:	4648      	mov	r0, r9
 80045ca:	f7ff fc08 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80045ce:	4603      	mov	r3, r0
 80045d0:	b108      	cbz	r0, 80045d6 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x96>
 80045d2:	f859 3000 	ldr.w	r3, [r9, r0]
    FLATBUFFERS_ASSERT(i < size());
 80045d6:	f8da 2000 	ldr.w	r2, [sl]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d807      	bhi.n	80045ee <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xae>
 80045de:	4b16      	ldr	r3, [pc, #88]	; (8004638 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xf8>)
 80045e0:	4a16      	ldr	r2, [pc, #88]	; (800463c <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xfc>)
 80045e2:	4817      	ldr	r0, [pc, #92]	; (8004640 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x100>)
 80045e4:	21aa      	movs	r1, #170	; 0xaa
 80045e6:	f009 f8e3 	bl	800d7b0 <__assert_func>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80045ea:	4682      	mov	sl, r0
 80045ec:	e7eb      	b.n	80045c6 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x86>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80045ee:	f10a 0204 	add.w	r2, sl, #4
    p += i * sizeof(uoffset_t);
 80045f2:	eb02 0983 	add.w	r9, r2, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80045f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045fa:	4499      	add	r9, r3
    auto field_offset = GetOptionalFieldOffset(field);
 80045fc:	2104      	movs	r1, #4
 80045fe:	4648      	mov	r0, r9
 8004600:	f7ff fbed 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004604:	b1b0      	cbz	r0, 8004634 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xf4>
 8004606:	f859 2000 	ldr.w	r2, [r9, r0]
    auto p = data_ + field_offset;
 800460a:	eb09 0300 	add.w	r3, r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800460e:	4413      	add	r3, r2
              reinterpret_cast<const uint32_t*>(array->data());
          const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
          *offline_planner_offsets =
              reinterpret_cast<const int32_t*>(&metadata_buffer[3]);

          if (info_.tensor_count != nbr_tensors) {
 8004610:	69b2      	ldr	r2, [r6, #24]
          const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 8004612:	68d9      	ldr	r1, [r3, #12]
              reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
 8004614:	3310      	adds	r3, #16
          if (info_.tensor_count != nbr_tensors) {
 8004616:	428a      	cmp	r2, r1
          *offline_planner_offsets =
 8004618:	603b      	str	r3, [r7, #0]
          if (info_.tensor_count != nbr_tensors) {
 800461a:	d005      	beq.n	8004628 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xe8>
            MicroPrintf(
 800461c:	4809      	ldr	r0, [pc, #36]	; (8004644 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x104>)
 800461e:	f001 fdeb 	bl	80061f8 <_Z11MicroPrintfPKcz>
                "Nbr of offline buffer offsets (%d) in metadata "
                "not equal nbr tensors (%d)\n",
                nbr_tensors, info_.tensor_count);
            return kTfLiteError;
 8004622:	2001      	movs	r0, #1
        }
      }
    }
  }
  return kTfLiteOk;
}
 8004624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    for (size_t i = 0; i < model_->metadata()->size(); ++i) {
 8004628:	3501      	adds	r5, #1
 800462a:	e797      	b.n	800455c <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x1c>
  return kTfLiteOk;
 800462c:	2000      	movs	r0, #0
 800462e:	e7f9      	b.n	8004624 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xe4>
  uoffset_t size() const { return EndianScalar(length_); }
 8004630:	6803      	ldr	r3, [r0, #0]
 8004632:	deff      	udf	#255	; 0xff
          const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 8004634:	68c3      	ldr	r3, [r0, #12]
 8004636:	e7fc      	b.n	8004632 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xf2>
 8004638:	080115e7 	.word	0x080115e7
 800463c:	0801173b 	.word	0x0801173b
 8004640:	080116ec 	.word	0x080116ec
 8004644:	08011831 	.word	0x08011831
 8004648:	08011cb9 	.word	0x08011cb9

0800464c <_ZNK11flatbuffers6VectorIlE3GetEm>:
  return_type Get(uoffset_t i) const {
 800464c:	b508      	push	{r3, lr}
    FLATBUFFERS_ASSERT(i < size());
 800464e:	6803      	ldr	r3, [r0, #0]
 8004650:	4299      	cmp	r1, r3
 8004652:	d305      	bcc.n	8004660 <_ZNK11flatbuffers6VectorIlE3GetEm+0x14>
 8004654:	4b04      	ldr	r3, [pc, #16]	; (8004668 <_ZNK11flatbuffers6VectorIlE3GetEm+0x1c>)
 8004656:	4a05      	ldr	r2, [pc, #20]	; (800466c <_ZNK11flatbuffers6VectorIlE3GetEm+0x20>)
 8004658:	4805      	ldr	r0, [pc, #20]	; (8004670 <_ZNK11flatbuffers6VectorIlE3GetEm+0x24>)
 800465a:	21aa      	movs	r1, #170	; 0xaa
 800465c:	f009 f8a8 	bl	800d7b0 <__assert_func>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 8004660:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  }
 8004664:	6840      	ldr	r0, [r0, #4]
 8004666:	bd08      	pop	{r3, pc}
 8004668:	080115e7 	.word	0x080115e7
 800466c:	0801187c 	.word	0x0801187c
 8004670:	080116ec 	.word	0x080116ec

08004674 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>:
  return_type Get(uoffset_t i) const {
 8004674:	b508      	push	{r3, lr}
    FLATBUFFERS_ASSERT(i < size());
 8004676:	6803      	ldr	r3, [r0, #0]
 8004678:	4299      	cmp	r1, r3
 800467a:	d305      	bcc.n	8004688 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm+0x14>
 800467c:	4b06      	ldr	r3, [pc, #24]	; (8004698 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm+0x24>)
 800467e:	4a07      	ldr	r2, [pc, #28]	; (800469c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm+0x28>)
 8004680:	4807      	ldr	r0, [pc, #28]	; (80046a0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm+0x2c>)
 8004682:	21aa      	movs	r1, #170	; 0xaa
 8004684:	f009 f894 	bl	800d7b0 <__assert_func>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004688:	3004      	adds	r0, #4
    p += i * sizeof(uoffset_t);
 800468a:	eb00 0281 	add.w	r2, r0, r1, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800468e:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
  }
 8004692:	4410      	add	r0, r2
 8004694:	bd08      	pop	{r3, pc}
 8004696:	bf00      	nop
 8004698:	080115e7 	.word	0x080115e7
 800469c:	0801194a 	.word	0x0801194a
 80046a0:	080116ec 	.word	0x080116ec

080046a4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm>:
  return_type Get(uoffset_t i) const {
 80046a4:	b508      	push	{r3, lr}
    FLATBUFFERS_ASSERT(i < size());
 80046a6:	6803      	ldr	r3, [r0, #0]
 80046a8:	4299      	cmp	r1, r3
 80046aa:	d305      	bcc.n	80046b8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm+0x14>
 80046ac:	4b06      	ldr	r3, [pc, #24]	; (80046c8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm+0x24>)
 80046ae:	4a07      	ldr	r2, [pc, #28]	; (80046cc <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm+0x28>)
 80046b0:	4807      	ldr	r0, [pc, #28]	; (80046d0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm+0x2c>)
 80046b2:	21aa      	movs	r1, #170	; 0xaa
 80046b4:	f009 f87c 	bl	800d7b0 <__assert_func>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80046b8:	3004      	adds	r0, #4
    p += i * sizeof(uoffset_t);
 80046ba:	eb00 0281 	add.w	r2, r0, r1, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80046be:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
  }
 80046c2:	4410      	add	r0, r2
 80046c4:	bd08      	pop	{r3, pc}
 80046c6:	bf00      	nop
 80046c8:	080115e7 	.word	0x080115e7
 80046cc:	08011a40 	.word	0x08011a40
 80046d0:	080116ec 	.word	0x080116ec

080046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>:
  return_type Get(uoffset_t i) const {
 80046d4:	b508      	push	{r3, lr}
    FLATBUFFERS_ASSERT(i < size());
 80046d6:	6803      	ldr	r3, [r0, #0]
 80046d8:	4299      	cmp	r1, r3
 80046da:	d305      	bcc.n	80046e8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm+0x14>
 80046dc:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm+0x24>)
 80046de:	4a07      	ldr	r2, [pc, #28]	; (80046fc <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm+0x28>)
 80046e0:	4807      	ldr	r0, [pc, #28]	; (8004700 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm+0x2c>)
 80046e2:	21aa      	movs	r1, #170	; 0xaa
 80046e4:	f009 f864 	bl	800d7b0 <__assert_func>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80046e8:	3004      	adds	r0, #4
    p += i * sizeof(uoffset_t);
 80046ea:	eb00 0281 	add.w	r2, r0, r1, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80046ee:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
  }
 80046f2:	4410      	add	r0, r2
 80046f4:	bd08      	pop	{r3, pc}
 80046f6:	bf00      	nop
 80046f8:	080115e7 	.word	0x080115e7
 80046fc:	080115f2 	.word	0x080115f2
 8004700:	080116ec 	.word	0x080116ec

08004704 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi>:
    int scratch_buffer_request_count) {
 8004704:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004708:	4605      	mov	r5, r0
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 800470a:	6800      	ldr	r0, [r0, #0]
    int scratch_buffer_request_count) {
 800470c:	4688      	mov	r8, r1
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 800470e:	f7ff fef4 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8004712:	6801      	ldr	r1, [r0, #0]
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 8004714:	6868      	ldr	r0, [r5, #4]
          subgraph_offsets_length, alignof(size_t)));
 8004716:	6803      	ldr	r3, [r0, #0]
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 8004718:	0089      	lsls	r1, r1, #2
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 800471a:	9101      	str	r1, [sp, #4]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	2204      	movs	r2, #4
 8004720:	4798      	blx	r3
  if (info_.subgraph_offsets == nullptr) {
 8004722:	9901      	ldr	r1, [sp, #4]
  info_.subgraph_offsets =
 8004724:	6128      	str	r0, [r5, #16]
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 8004726:	4607      	mov	r7, r0
  if (info_.subgraph_offsets == nullptr) {
 8004728:	b340      	cbz	r0, 800477c <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x78>
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800472a:	2600      	movs	r6, #0
 800472c:	f8d5 9000 	ldr.w	r9, [r5]
  size_t tensor_count = 0;
 8004730:	4634      	mov	r4, r6
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 8004732:	4648      	mov	r0, r9
 8004734:	f7ff fee1 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8004738:	6803      	ldr	r3, [r0, #0]
 800473a:	429e      	cmp	r6, r3
 800473c:	d20d      	bcs.n	800475a <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x56>
    info_.subgraph_offsets[subgraph_idx] = tensor_count;
 800473e:	f847 4026 	str.w	r4, [r7, r6, lsl #2]
    tensor_count += model_->subgraphs()->Get(subgraph_idx)->tensors()->size();
 8004742:	4648      	mov	r0, r9
 8004744:	f7ff fed9 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8004748:	4631      	mov	r1, r6
 800474a:	f7ff ffc3 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 800474e:	f7ff feca 	bl	80044e6 <_ZNK6tflite8SubGraph7tensorsEv>
 8004752:	6803      	ldr	r3, [r0, #0]
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 8004754:	3601      	adds	r6, #1
    tensor_count += model_->subgraphs()->Get(subgraph_idx)->tensors()->size();
 8004756:	441c      	add	r4, r3
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 8004758:	e7eb      	b.n	8004732 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x2e>
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800475a:	6868      	ldr	r0, [r5, #4]
  info_.scratch_buffer_count = scratch_buffer_request_count;
 800475c:	f8c5 801c 	str.w	r8, [r5, #28]
  info_.scratch_offset = tensor_count;
 8004760:	e9c5 4405 	strd	r4, r4, [r5, #20]
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 8004764:	6803      	ldr	r3, [r0, #0]
  info_.allocation_info_count = tensor_count + scratch_buffer_request_count;
 8004766:	4444      	add	r4, r8
  size_t bytes = sizeof(AllocationInfo) * info_.allocation_info_count;
 8004768:	2118      	movs	r1, #24
 800476a:	4361      	muls	r1, r4
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800476c:	9101      	str	r1, [sp, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
  info_.allocation_info_count = tensor_count + scratch_buffer_request_count;
 8004770:	60ec      	str	r4, [r5, #12]
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 8004772:	2204      	movs	r2, #4
 8004774:	4798      	blx	r3
  if (info_.allocation_info == nullptr) {
 8004776:	9901      	ldr	r1, [sp, #4]
  info_.allocation_info = reinterpret_cast<AllocationInfo*>(
 8004778:	60a8      	str	r0, [r5, #8]
  if (info_.allocation_info == nullptr) {
 800477a:	b930      	cbnz	r0, 800478a <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x86>
    MicroPrintf(
 800477c:	4804      	ldr	r0, [pc, #16]	; (8004790 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x8c>)
 800477e:	f001 fd3b 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8004782:	2001      	movs	r0, #1
}
 8004784:	b003      	add	sp, #12
 8004786:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return kTfLiteOk;
 800478a:	2000      	movs	r0, #0
 800478c:	e7fa      	b.n	8004784 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x80>
 800478e:	bf00      	nop
 8004790:	08011b3a 	.word	0x08011b3a

08004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 8004794:	b510      	push	{r4, lr}
 8004796:	4604      	mov	r4, r0
    auto field_offset = GetOptionalFieldOffset(field);
 8004798:	f7ff fb21 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800479c:	b110      	cbz	r0, 80047a4 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t+0x10>
    auto p = data_ + field_offset;
 800479e:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80047a0:	5820      	ldr	r0, [r4, r0]
 80047a2:	4418      	add	r0, r3
                        : nullptr;
  }
 80047a4:	bd10      	pop	{r4, pc}
	...

080047a8 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>:
    const SubGraph* subgraph, TfLiteEvalTensor* eval_tensors) {
 80047a8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 80047ac:	4608      	mov	r0, r1
    const SubGraph* subgraph, TfLiteEvalTensor* eval_tensors) {
 80047ae:	460c      	mov	r4, r1
 80047b0:	4617      	mov	r7, r2
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 80047b2:	f7ff fdd3 	bl	800435c <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
  for (uint32_t i = 0; i < operators_size; i++) {
 80047b6:	2500      	movs	r5, #0
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 80047b8:	4606      	mov	r6, r0
      size_t tensor_size = -1;
 80047ba:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
  for (uint32_t i = 0; i < operators_size; i++) {
 80047be:	42b5      	cmp	r5, r6
 80047c0:	d030      	beq.n	8004824 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x7c>
    auto field_offset = GetOptionalFieldOffset(field);
 80047c2:	210a      	movs	r1, #10
 80047c4:	4620      	mov	r0, r4
 80047c6:	f7ff fb0a 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80047ca:	b110      	cbz	r0, 80047d2 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x2a>
    auto p = data_ + field_offset;
 80047cc:	1822      	adds	r2, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80047ce:	5820      	ldr	r0, [r4, r0]
 80047d0:	4410      	add	r0, r2
    const auto op = subgraph->operators()->Get(i);
 80047d2:	4629      	mov	r1, r5
 80047d4:	f7ff ff66 	bl	80046a4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm>
    for (size_t n = 0;
 80047d8:	f04f 0a00 	mov.w	sl, #0
    const auto op = subgraph->operators()->Get(i);
 80047dc:	4681      	mov	r9, r0
  template<typename P> P GetPointer(voffset_t field) const {
    return const_cast<Table *>(this)->GetPointer<P>(field);
 80047de:	2114      	movs	r1, #20
 80047e0:	4648      	mov	r0, r9
 80047e2:	f7ff ffd7 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
         op->intermediates() != nullptr && n < op->intermediates()->size();
 80047e6:	b188      	cbz	r0, 800480c <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x64>
 80047e8:	6803      	ldr	r3, [r0, #0]
 80047ea:	459a      	cmp	sl, r3
 80047ec:	d20e      	bcs.n	800480c <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x64>
      const int tensor_index = op->intermediates()->Get(n);
 80047ee:	4651      	mov	r1, sl
 80047f0:	f7ff ff2c 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
      TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 80047f4:	230c      	movs	r3, #12
 80047f6:	a901      	add	r1, sp, #4
 80047f8:	fb03 7000 	mla	r0, r3, r0, r7
      size_t tensor_size = -1;
 80047fc:	f8cd 8004 	str.w	r8, [sp, #4]
      TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 8004800:	f7ff fe44 	bl	800448c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 8004804:	b120      	cbz	r0, 8004810 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x68>
}
 8004806:	b002      	add	sp, #8
 8004808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for (uint32_t i = 0; i < operators_size; i++) {
 800480c:	3501      	adds	r5, #1
 800480e:	e7d6      	b.n	80047be <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x16>
      if (tensor_size != 0) {
 8004810:	9901      	ldr	r1, [sp, #4]
 8004812:	b121      	cbz	r1, 800481e <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x76>
        MicroPrintf(
 8004814:	4804      	ldr	r0, [pc, #16]	; (8004828 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x80>)
 8004816:	f001 fcef 	bl	80061f8 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800481a:	2001      	movs	r0, #1
 800481c:	e7f3      	b.n	8004806 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x5e>
    for (size_t n = 0;
 800481e:	f10a 0a01 	add.w	sl, sl, #1
 8004822:	e7dc      	b.n	80047de <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x36>
  return kTfLiteOk;
 8004824:	2000      	movs	r0, #0
 8004826:	e7ee      	b.n	8004806 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x5e>
 8004828:	08011b7b 	.word	0x08011b7b

0800482c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE>:
    const int32_t* offline_offsets, SubgraphAllocations* allocations) {
 800482c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004830:	b085      	sub	sp, #20
  AllocationInfo* allocation_info = info_.allocation_info;
 8004832:	6883      	ldr	r3, [r0, #8]
 8004834:	9300      	str	r3, [sp, #0]
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 8004836:	2600      	movs	r6, #0
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 8004838:	1d13      	adds	r3, r2, #4
    const int32_t* offline_offsets, SubgraphAllocations* allocations) {
 800483a:	4604      	mov	r4, r0
 800483c:	9101      	str	r1, [sp, #4]
  int offline_index = 0;
 800483e:	46b1      	mov	r9, r6
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 8004840:	9302      	str	r3, [sp, #8]
      current->first_created = kUninitializedLifetime;
 8004842:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 8004846:	6820      	ldr	r0, [r4, #0]
 8004848:	f7ff fe57 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 800484c:	6803      	ldr	r3, [r0, #0]
 800484e:	429e      	cmp	r6, r3
 8004850:	d262      	bcs.n	8004918 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xec>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 8004852:	4631      	mov	r1, r6
 8004854:	f7ff ff3e 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 8004858:	9b02      	ldr	r3, [sp, #8]
 800485a:	f853 5036 	ldr.w	r5, [r3, r6, lsl #3]
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800485e:	6923      	ldr	r3, [r4, #16]
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 8004860:	4607      	mov	r7, r0
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 8004862:	4601      	mov	r1, r0
 8004864:	462a      	mov	r2, r5
 8004866:	4620      	mov	r0, r4
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 8004868:	f853 a026 	ldr.w	sl, [r3, r6, lsl #2]
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800486c:	f7ff ff9c 	bl	80047a8 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>
 8004870:	2800      	cmp	r0, #0
 8004872:	d168      	bne.n	8004946 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x11a>
 8004874:	9a00      	ldr	r2, [sp, #0]
 8004876:	2318      	movs	r3, #24
 8004878:	fb03 2a0a 	mla	sl, r3, sl, r2
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800487c:	4680      	mov	r8, r0
 800487e:	4638      	mov	r0, r7
 8004880:	f7ff fe31 	bl	80044e6 <_ZNK6tflite8SubGraph7tensorsEv>
 8004884:	6802      	ldr	r2, [r0, #0]
 8004886:	4590      	cmp	r8, r2
 8004888:	d244      	bcs.n	8004914 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xe8>
      current->output_ptr = &(eval_tensors[i].data.data);
 800488a:	f8ca 5004 	str.w	r5, [sl, #4]
      TF_LITE_ENSURE_STATUS(
 800488e:	4651      	mov	r1, sl
 8004890:	4628      	mov	r0, r5
 8004892:	f7ff fdfb 	bl	800448c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 8004896:	2800      	cmp	r0, #0
 8004898:	d155      	bne.n	8004946 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x11a>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800489a:	682a      	ldr	r2, [r5, #0]
      current->last_used = kUninitializedLifetime;
 800489c:	e9ca bb02 	strd	fp, fp, [sl, #8]
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 80048a0:	b97a      	cbnz	r2, 80048c2 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x96>
 80048a2:	4638      	mov	r0, r7
 80048a4:	9203      	str	r2, [sp, #12]
 80048a6:	f7ff fe1e 	bl	80044e6 <_ZNK6tflite8SubGraph7tensorsEv>
 80048aa:	4641      	mov	r1, r8
 80048ac:	f7ff fee2 	bl	8004674 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
 80048b0:	f7ff fe0e 	bl	80044d0 <_ZNK6tflite6Tensor11is_variableEv>
          (eval_tensors[i].data.data == nullptr) &&
 80048b4:	9a03      	ldr	r2, [sp, #12]
 80048b6:	bb38      	cbnz	r0, 8004908 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xdc>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 80048b8:	f8da 0000 	ldr.w	r0, [sl]
 80048bc:	3800      	subs	r0, #0
 80048be:	bf18      	it	ne
 80048c0:	2001      	movne	r0, #1
      if (offline_offsets) {
 80048c2:	9b01      	ldr	r3, [sp, #4]
      current->needs_allocating =
 80048c4:	f88a 0014 	strb.w	r0, [sl, #20]
      if (offline_offsets) {
 80048c8:	b303      	cbz	r3, 800490c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xe0>
        current->offline_offset = offline_offsets[offline_index++];
 80048ca:	f109 0201 	add.w	r2, r9, #1
 80048ce:	f853 9029 	ldr.w	r9, [r3, r9, lsl #2]
 80048d2:	f8ca 9010 	str.w	r9, [sl, #16]
        if (subgraph->tensors()->Get(i)->is_variable() &&
 80048d6:	4638      	mov	r0, r7
        current->offline_offset = offline_offsets[offline_index++];
 80048d8:	9203      	str	r2, [sp, #12]
        if (subgraph->tensors()->Get(i)->is_variable() &&
 80048da:	f7ff fe04 	bl	80044e6 <_ZNK6tflite8SubGraph7tensorsEv>
 80048de:	4641      	mov	r1, r8
 80048e0:	f7ff fec8 	bl	8004674 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
 80048e4:	f7ff fdf4 	bl	80044d0 <_ZNK6tflite6Tensor11is_variableEv>
 80048e8:	9a03      	ldr	r2, [sp, #12]
 80048ea:	b130      	cbz	r0, 80048fa <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xce>
 80048ec:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 80048f0:	d003      	beq.n	80048fa <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xce>
          current->needs_allocating = true;
 80048f2:	f04f 0301 	mov.w	r3, #1
 80048f6:	f88a 3014 	strb.w	r3, [sl, #20]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 80048fa:	f108 0801 	add.w	r8, r8, #1
 80048fe:	f10a 0a18 	add.w	sl, sl, #24
 8004902:	350c      	adds	r5, #12
 8004904:	4691      	mov	r9, r2
 8004906:	e7ba      	b.n	800487e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x52>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 8004908:	4610      	mov	r0, r2
 800490a:	e7da      	b.n	80048c2 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x96>
        current->offline_offset = kOnlinePlannedBuffer;
 800490c:	f8ca b010 	str.w	fp, [sl, #16]
 8004910:	464a      	mov	r2, r9
 8004912:	e7f2      	b.n	80048fa <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xce>
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 8004914:	3601      	adds	r6, #1
 8004916:	e796      	b.n	8004846 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1a>
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 8004918:	9900      	ldr	r1, [sp, #0]
 800491a:	6963      	ldr	r3, [r4, #20]
 800491c:	69e5      	ldr	r5, [r4, #28]
 800491e:	2218      	movs	r2, #24
 8004920:	fb02 1303 	mla	r3, r2, r3, r1
    current->needs_allocating = true;
 8004924:	2001      	movs	r0, #1
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 8004926:	2200      	movs	r2, #0
    current->first_created = kUninitializedLifetime;
 8004928:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 800492c:	4295      	cmp	r5, r2
 800492e:	f103 0318 	add.w	r3, r3, #24
 8004932:	d007      	beq.n	8004944 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x118>
    current->last_used = kUninitializedLifetime;
 8004934:	e943 1104 	strd	r1, r1, [r3, #-16]
    current->needs_allocating = true;
 8004938:	f803 0c04 	strb.w	r0, [r3, #-4]
    current->offline_offset = kOnlinePlannedBuffer;
 800493c:	f843 1c08 	str.w	r1, [r3, #-8]
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 8004940:	3201      	adds	r2, #1
 8004942:	e7f3      	b.n	800492c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x100>
  return kTfLiteOk;
 8004944:	2000      	movs	r0, #0
}
 8004946:	b005      	add	sp, #20
 8004948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800494c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>:
    SubgraphAllocations* allocations) {
 800494c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004950:	ed2d 8b02 	vpush	{d8}
 8004954:	4604      	mov	r4, r0
 8004956:	b089      	sub	sp, #36	; 0x24
 8004958:	4689      	mov	r9, r1
  const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 800495a:	6800      	ldr	r0, [r0, #0]
    SubgraphAllocations* allocations) {
 800495c:	e9cd 2303 	strd	r2, r3, [sp, #12]
  const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 8004960:	f7ff fdcb 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8004964:	4649      	mov	r1, r9
 8004966:	f7ff feb5 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
  AllocationInfo* allocation_info = info_.allocation_info;
 800496a:	68a3      	ldr	r3, [r4, #8]
 800496c:	9302      	str	r3, [sp, #8]
      &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800496e:	6923      	ldr	r3, [r4, #16]
 8004970:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]
  AllocationInfo* subgraph_allocation_info =
 8004974:	9b02      	ldr	r3, [sp, #8]
      &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 8004976:	f04f 0818 	mov.w	r8, #24
  const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 800497a:	4606      	mov	r6, r0
  AllocationInfo* subgraph_allocation_info =
 800497c:	fb08 3707 	mla	r7, r8, r7, r3
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 8004980:	f7ff fcec 	bl	800435c <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
  for (size_t i = 0;
 8004984:	f04f 0b00 	mov.w	fp, #0
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 8004988:	9005      	str	r0, [sp, #20]
 800498a:	2106      	movs	r1, #6
 800498c:	4630      	mov	r0, r6
 800498e:	f7ff ff01 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
       subgraph->inputs() != nullptr && i < subgraph->inputs()->size(); ++i) {
 8004992:	4605      	mov	r5, r0
 8004994:	b1b8      	cbz	r0, 80049c6 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x7a>
 8004996:	6803      	ldr	r3, [r0, #0]
 8004998:	459b      	cmp	fp, r3
 800499a:	d213      	bcs.n	80049c4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x78>
    const int tensor_index = subgraph->inputs()->Get(i);
 800499c:	4659      	mov	r1, fp
 800499e:	f7ff fe55 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 80049a2:	fb08 7500 	mla	r5, r8, r0, r7
    UpdateFirstCreated(current, allocation_scope_count_);
 80049a6:	6a22      	ldr	r2, [r4, #32]
 80049a8:	4629      	mov	r1, r5
 80049aa:	4620      	mov	r0, r4
 80049ac:	f7ff fdaf 	bl	800450e <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>
    UpdateLastUsed(current, allocation_scope_count_);
 80049b0:	6a23      	ldr	r3, [r4, #32]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 80049b2:	68ea      	ldr	r2, [r5, #12]
 80049b4:	4293      	cmp	r3, r2
 80049b6:	da01      	bge.n	80049bc <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x70>
 80049b8:	f7ff fa24 	bl	8003e04 <_Z9AbortImplv>
  current->last_used = allocation_scope_count;
 80049bc:	60eb      	str	r3, [r5, #12]
  for (size_t i = 0;
 80049be:	f10b 0b01 	add.w	fp, fp, #1
 80049c2:	e7e2      	b.n	800498a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x3e>
 80049c4:	2500      	movs	r5, #0
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 80049c6:	f04f 0b18 	mov.w	fp, #24
  for (uint32_t i = 0; i < operators_size; i++) {
 80049ca:	9b05      	ldr	r3, [sp, #20]
 80049cc:	429d      	cmp	r5, r3
 80049ce:	f000 8093 	beq.w	8004af8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1ac>
    allocation_scope_count_++;
 80049d2:	6a23      	ldr	r3, [r4, #32]
 80049d4:	3301      	adds	r3, #1
 80049d6:	6223      	str	r3, [r4, #32]
    auto field_offset = GetOptionalFieldOffset(field);
 80049d8:	210a      	movs	r1, #10
 80049da:	4630      	mov	r0, r6
 80049dc:	f7ff f9ff 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80049e0:	b110      	cbz	r0, 80049e8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x9c>
    auto p = data_ + field_offset;
 80049e2:	1833      	adds	r3, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80049e4:	5830      	ldr	r0, [r6, r0]
 80049e6:	4418      	add	r0, r3
    const auto* op = subgraph->operators()->Get(i);
 80049e8:	4629      	mov	r1, r5
 80049ea:	f7ff fe5b 	bl	80046a4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 80049ee:	f04f 0a00 	mov.w	sl, #0
    const auto* op = subgraph->operators()->Get(i);
 80049f2:	4680      	mov	r8, r0
    return const_cast<Table *>(this)->GetPointer<P>(field);
 80049f4:	2108      	movs	r1, #8
 80049f6:	4640      	mov	r0, r8
 80049f8:	f7ff fecc 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 80049fc:	bb20      	cbnz	r0, 8004a48 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xfc>
    int start_allocation_scope_count = allocation_scope_count_;
 80049fe:	6a23      	ldr	r3, [r4, #32]
 8004a00:	ee08 3a10 	vmov	s16, r3
    MarkSubgraphLifetimesIfNecessary(op, scratch_buffer_requests,
 8004a04:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004a06:	9300      	str	r3, [sp, #0]
 8004a08:	4641      	mov	r1, r8
 8004a0a:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8004a0e:	4620      	mov	r0, r4
 8004a10:	f000 f898 	bl	8004b44 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 8004a14:	f04f 0a00 	mov.w	sl, #0
 8004a18:	2106      	movs	r1, #6
 8004a1a:	4640      	mov	r0, r8
 8004a1c:	f7ff feba 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 8004a20:	4603      	mov	r3, r0
 8004a22:	b308      	cbz	r0, 8004a68 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x11c>
 8004a24:	6803      	ldr	r3, [r0, #0]
 8004a26:	459a      	cmp	sl, r3
 8004a28:	d21d      	bcs.n	8004a66 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x11a>
      const int tensor_index = op->inputs()->Get(n);
 8004a2a:	4651      	mov	r1, sl
 8004a2c:	f7ff fe0e 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
      if (tensor_index >= 0) {
 8004a30:	2800      	cmp	r0, #0
 8004a32:	db06      	blt.n	8004a42 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xf6>
        AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 8004a34:	fb0b 7000 	mla	r0, fp, r0, r7
        UpdateLastUsed(current, allocation_scope_count_);
 8004a38:	6a23      	ldr	r3, [r4, #32]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 8004a3a:	68c1      	ldr	r1, [r0, #12]
 8004a3c:	428b      	cmp	r3, r1
 8004a3e:	dbbb      	blt.n	80049b8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x6c>
  current->last_used = allocation_scope_count;
 8004a40:	60c3      	str	r3, [r0, #12]
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 8004a42:	f10a 0a01 	add.w	sl, sl, #1
 8004a46:	e7e7      	b.n	8004a18 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xcc>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 8004a48:	6802      	ldr	r2, [r0, #0]
 8004a4a:	4592      	cmp	sl, r2
 8004a4c:	d2d7      	bcs.n	80049fe <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xb2>
      const int tensor_index = op->outputs()->Get(n);
 8004a4e:	4651      	mov	r1, sl
 8004a50:	f7ff fdfc 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
      UpdateFirstCreated(current, allocation_scope_count_);
 8004a54:	6a22      	ldr	r2, [r4, #32]
 8004a56:	fb0b 7100 	mla	r1, fp, r0, r7
 8004a5a:	4620      	mov	r0, r4
 8004a5c:	f7ff fd57 	bl	800450e <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 8004a60:	f10a 0a01 	add.w	sl, sl, #1
 8004a64:	e7c6      	b.n	80049f4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xa8>
 8004a66:	2300      	movs	r3, #0
 8004a68:	2108      	movs	r1, #8
 8004a6a:	4640      	mov	r0, r8
 8004a6c:	9306      	str	r3, [sp, #24]
 8004a6e:	f7ff fe91 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 8004a72:	b118      	cbz	r0, 8004a7c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x130>
 8004a74:	6802      	ldr	r2, [r0, #0]
 8004a76:	9b06      	ldr	r3, [sp, #24]
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d32c      	bcc.n	8004ad6 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x18a>
    for (size_t scratch_idx = 0; scratch_idx < info_.scratch_buffer_count;
 8004a7c:	9b02      	ldr	r3, [sp, #8]
 8004a7e:	6961      	ldr	r1, [r4, #20]
 8004a80:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004a84:	fb0b 3101 	mla	r1, fp, r1, r3
 8004a88:	2300      	movs	r3, #0
 8004a8a:	69e2      	ldr	r2, [r4, #28]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d931      	bls.n	8004af4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1a8>
      if (request.node_idx == static_cast<int>(i) &&
 8004a90:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004a94:	4295      	cmp	r5, r2
 8004a96:	d119      	bne.n	8004acc <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x180>
 8004a98:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8004a9c:	4591      	cmp	r9, r2
 8004a9e:	d115      	bne.n	8004acc <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x180>
        current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
 8004aa0:	9804      	ldr	r0, [sp, #16]
      internal::ScratchBufferRequest request =
 8004aa2:	f8d8 2000 	ldr.w	r2, [r8]
        UpdateFirstCreated(current, start_allocation_scope_count);
 8004aa6:	9106      	str	r1, [sp, #24]
        current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
 8004aa8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
        current->bytes = request.bytes;
 8004aac:	e9c1 2000 	strd	r2, r0, [r1]
        UpdateFirstCreated(current, start_allocation_scope_count);
 8004ab0:	ee18 2a10 	vmov	r2, s16
 8004ab4:	4620      	mov	r0, r4
        current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
 8004ab6:	9307      	str	r3, [sp, #28]
        UpdateFirstCreated(current, start_allocation_scope_count);
 8004ab8:	f7ff fd29 	bl	800450e <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 8004abc:	9906      	ldr	r1, [sp, #24]
        UpdateLastUsed(current, allocation_scope_count_);
 8004abe:	6a22      	ldr	r2, [r4, #32]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 8004ac0:	68c8      	ldr	r0, [r1, #12]
 8004ac2:	4282      	cmp	r2, r0
 8004ac4:	f6ff af78 	blt.w	80049b8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x6c>
  current->last_used = allocation_scope_count;
 8004ac8:	9b07      	ldr	r3, [sp, #28]
 8004aca:	60ca      	str	r2, [r1, #12]
    for (size_t scratch_idx = 0; scratch_idx < info_.scratch_buffer_count;
 8004acc:	3301      	adds	r3, #1
 8004ace:	3118      	adds	r1, #24
 8004ad0:	f108 080c 	add.w	r8, r8, #12
 8004ad4:	e7d9      	b.n	8004a8a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x13e>
      const int tensor_index = op->outputs()->Get(n);
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	9306      	str	r3, [sp, #24]
 8004ada:	f7ff fdb7 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 8004ade:	fb0b 7000 	mla	r0, fp, r0, r7
      UpdateLastUsed(current, allocation_scope_count_);
 8004ae2:	6a22      	ldr	r2, [r4, #32]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 8004ae4:	68c1      	ldr	r1, [r0, #12]
 8004ae6:	428a      	cmp	r2, r1
 8004ae8:	f6ff af66 	blt.w	80049b8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x6c>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 8004aec:	9b06      	ldr	r3, [sp, #24]
  current->last_used = allocation_scope_count;
 8004aee:	60c2      	str	r2, [r0, #12]
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 8004af0:	3301      	adds	r3, #1
 8004af2:	e7b9      	b.n	8004a68 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x11c>
  for (uint32_t i = 0; i < operators_size; i++) {
 8004af4:	3501      	adds	r5, #1
 8004af6:	e768      	b.n	80049ca <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x7e>
  for (size_t i = 0;
 8004af8:	f04f 0800 	mov.w	r8, #0
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 8004afc:	f04f 0918 	mov.w	r9, #24
 8004b00:	2108      	movs	r1, #8
 8004b02:	4630      	mov	r0, r6
 8004b04:	f7ff fe46 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
       subgraph->outputs() != nullptr && i < subgraph->outputs()->size(); ++i) {
 8004b08:	b1a8      	cbz	r0, 8004b36 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1ea>
 8004b0a:	6803      	ldr	r3, [r0, #0]
 8004b0c:	4598      	cmp	r8, r3
 8004b0e:	d212      	bcs.n	8004b36 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1ea>
    const int tensor_index = subgraph->outputs()->Get(i);
 8004b10:	4641      	mov	r1, r8
 8004b12:	f7ff fd9b 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 8004b16:	fb09 7500 	mla	r5, r9, r0, r7
    UpdateFirstCreated(current, allocation_scope_count_);
 8004b1a:	6a22      	ldr	r2, [r4, #32]
 8004b1c:	4629      	mov	r1, r5
 8004b1e:	4620      	mov	r0, r4
 8004b20:	f7ff fcf5 	bl	800450e <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>
    UpdateLastUsed(current, allocation_scope_count_);
 8004b24:	6a23      	ldr	r3, [r4, #32]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 8004b26:	68ea      	ldr	r2, [r5, #12]
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	f6ff af45 	blt.w	80049b8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x6c>
  current->last_used = allocation_scope_count;
 8004b2e:	60eb      	str	r3, [r5, #12]
  for (size_t i = 0;
 8004b30:	f108 0801 	add.w	r8, r8, #1
 8004b34:	e7e4      	b.n	8004b00 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1b4>
}
 8004b36:	2000      	movs	r0, #0
 8004b38:	b009      	add	sp, #36	; 0x24
 8004b3a:	ecbd 8b02 	vpop	{d8}
 8004b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004b44 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>:
    SubgraphAllocations* allocations) {
 8004b44:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::OperatorCode>> *>(VT_OPERATOR_CODES);
 8004b48:	f8d0 a000 	ldr.w	sl, [r0]
 8004b4c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 8004b50:	4606      	mov	r6, r0
 8004b52:	460d      	mov	r5, r1
    auto field_offset = GetOptionalFieldOffset(field);
 8004b54:	4650      	mov	r0, sl
 8004b56:	2106      	movs	r1, #6
 8004b58:	4617      	mov	r7, r2
 8004b5a:	4698      	mov	r8, r3
 8004b5c:	f7ff f93f 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004b60:	4604      	mov	r4, r0
 8004b62:	b118      	cbz	r0, 8004b6c <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x28>
 8004b64:	f85a 4004 	ldr.w	r4, [sl, r4]
    auto p = data_ + field_offset;
 8004b68:	4450      	add	r0, sl
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004b6a:	4404      	add	r4, r0
    auto field_offset = GetOptionalFieldOffset(field);
 8004b6c:	2104      	movs	r1, #4
 8004b6e:	4628      	mov	r0, r5
 8004b70:	f7ff f935 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004b74:	b148      	cbz	r0, 8004b8a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x46>
 8004b76:	582b      	ldr	r3, [r5, r0]
    FLATBUFFERS_ASSERT(i < size());
 8004b78:	6822      	ldr	r2, [r4, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d807      	bhi.n	8004b8e <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x4a>
 8004b7e:	4b35      	ldr	r3, [pc, #212]	; (8004c54 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x110>)
 8004b80:	4a35      	ldr	r2, [pc, #212]	; (8004c58 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x114>)
 8004b82:	4836      	ldr	r0, [pc, #216]	; (8004c5c <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x118>)
 8004b84:	21aa      	movs	r1, #170	; 0xaa
 8004b86:	f008 fe13 	bl	800d7b0 <__assert_func>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	e7f4      	b.n	8004b78 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x34>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004b8e:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
 8004b90:	eb04 0083 	add.w	r0, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004b94:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
 8004b98:	2200      	movs	r2, #0
 8004b9a:	210a      	movs	r1, #10
 8004b9c:	4418      	add	r0, r3
 8004b9e:	f7ff f994 	bl	8003eca <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
  switch (opcode->builtin_code()) {
 8004ba2:	2877      	cmp	r0, #119	; 0x77
 8004ba4:	d04b      	beq.n	8004c3e <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xfa>
 8004ba6:	2881      	cmp	r0, #129	; 0x81
 8004ba8:	d034      	beq.n	8004c14 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xd0>
 8004baa:	2876      	cmp	r0, #118	; 0x76
 8004bac:	d141      	bne.n	8004c32 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xee>
    return builtin_options_type() == tflite::BuiltinOptions_IfOptions ? static_cast<const tflite::IfOptions *>(builtin_options()) : nullptr;
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f7ff f985 	bl	8003ebe <_ZNK6tflite8Operator20builtin_options_typeEv>
 8004bb4:	285c      	cmp	r0, #92	; 0x5c
    return builtin_options_type() == tflite::BuiltinOptions_WhileOptions ? static_cast<const tflite::WhileOptions *>(builtin_options()) : nullptr;
 8004bb6:	d147      	bne.n	8004c48 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x104>
 8004bb8:	4628      	mov	r0, r5
 8004bba:	f7ff f918 	bl	8003dee <_ZNK6tflite8Operator15builtin_optionsEv>
 8004bbe:	4605      	mov	r5, r0
    return GetField<int32_t>(VT_COND_SUBGRAPH_INDEX, 0);
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	2104      	movs	r1, #4
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	f7ff f980 	bl	8003eca <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
    return GetField<int32_t>(VT_BODY_SUBGRAPH_INDEX, 0);
 8004bca:	2200      	movs	r2, #0
    return GetField<int32_t>(VT_COND_SUBGRAPH_INDEX, 0);
 8004bcc:	4604      	mov	r4, r0
    return GetField<int32_t>(VT_BODY_SUBGRAPH_INDEX, 0);
 8004bce:	2106      	movs	r1, #6
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	f7ff f97a 	bl	8003eca <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
  if (first_subgraph_index != -1) {
 8004bd6:	1c62      	adds	r2, r4, #1
 8004bd8:	4605      	mov	r5, r0
 8004bda:	d00b      	beq.n	8004bf4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xb0>
    allocation_scope_count_++;
 8004bdc:	6a33      	ldr	r3, [r6, #32]
    TF_LITE_ENSURE_STATUS(
 8004bde:	f8cd 9000 	str.w	r9, [sp]
    allocation_scope_count_++;
 8004be2:	3301      	adds	r3, #1
 8004be4:	6233      	str	r3, [r6, #32]
    TF_LITE_ENSURE_STATUS(
 8004be6:	463a      	mov	r2, r7
 8004be8:	4643      	mov	r3, r8
 8004bea:	4621      	mov	r1, r4
 8004bec:	4630      	mov	r0, r6
 8004bee:	f7ff fead 	bl	800494c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 8004bf2:	b9f8      	cbnz	r0, 8004c34 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xf0>
  if (second_subgraph_index != -1) {
 8004bf4:	1c6b      	adds	r3, r5, #1
 8004bf6:	d01c      	beq.n	8004c32 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xee>
    allocation_scope_count_++;
 8004bf8:	6a33      	ldr	r3, [r6, #32]
    TF_LITE_ENSURE_STATUS(
 8004bfa:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
    allocation_scope_count_++;
 8004bfe:	3301      	adds	r3, #1
 8004c00:	6233      	str	r3, [r6, #32]
    TF_LITE_ENSURE_STATUS(
 8004c02:	463a      	mov	r2, r7
 8004c04:	4643      	mov	r3, r8
 8004c06:	4629      	mov	r1, r5
 8004c08:	4630      	mov	r0, r6
}
 8004c0a:	b002      	add	sp, #8
 8004c0c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    TF_LITE_ENSURE_STATUS(
 8004c10:	f7ff be9c 	b.w	800494c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
    return builtin_options_type() == tflite::BuiltinOptions_CallOnceOptions ? static_cast<const tflite::CallOnceOptions *>(builtin_options()) : nullptr;
 8004c14:	4628      	mov	r0, r5
 8004c16:	f7ff f952 	bl	8003ebe <_ZNK6tflite8Operator20builtin_options_typeEv>
 8004c1a:	2867      	cmp	r0, #103	; 0x67
 8004c1c:	d10d      	bne.n	8004c3a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xf6>
 8004c1e:	4628      	mov	r0, r5
 8004c20:	f7ff f8e5 	bl	8003dee <_ZNK6tflite8Operator15builtin_optionsEv>
    return GetField<int32_t>(VT_INIT_SUBGRAPH_INDEX, 0);
 8004c24:	2104      	movs	r1, #4
 8004c26:	2200      	movs	r2, #0
 8004c28:	f7ff f94f 	bl	8003eca <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
  if (first_subgraph_index != -1) {
 8004c2c:	1c41      	adds	r1, r0, #1
 8004c2e:	4604      	mov	r4, r0
 8004c30:	d10c      	bne.n	8004c4c <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x108>
  switch (opcode->builtin_code()) {
 8004c32:	2000      	movs	r0, #0
}
 8004c34:	b002      	add	sp, #8
 8004c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return builtin_options_type() == tflite::BuiltinOptions_CallOnceOptions ? static_cast<const tflite::CallOnceOptions *>(builtin_options()) : nullptr;
 8004c3a:	2000      	movs	r0, #0
 8004c3c:	e7f2      	b.n	8004c24 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xe0>
    return builtin_options_type() == tflite::BuiltinOptions_WhileOptions ? static_cast<const tflite::WhileOptions *>(builtin_options()) : nullptr;
 8004c3e:	4628      	mov	r0, r5
 8004c40:	f7ff f93d 	bl	8003ebe <_ZNK6tflite8Operator20builtin_options_typeEv>
 8004c44:	285d      	cmp	r0, #93	; 0x5d
 8004c46:	e7b6      	b.n	8004bb6 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x72>
 8004c48:	2500      	movs	r5, #0
 8004c4a:	e7b9      	b.n	8004bc0 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x7c>
  int second_subgraph_index = -1;
 8004c4c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004c50:	e7c4      	b.n	8004bdc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x98>
 8004c52:	bf00      	nop
 8004c54:	080115e7 	.word	0x080115e7
 8004c58:	08011bb7 	.word	0x08011bb7
 8004c5c:	080116ec 	.word	0x080116ec

08004c60 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
  explicit MicroBuiltinDataAllocator(
      IPersistentBufferAllocator* persistent_allocator)
      : persistent_allocator_(persistent_allocator) {}

  void* Allocate(size_t size, size_t alignment_hint) override {
    return persistent_allocator_->AllocatePersistentBuffer(size,
 8004c60:	6840      	ldr	r0, [r0, #4]
                                                           alignment_hint);
 8004c62:	6803      	ldr	r3, [r0, #0]
    return persistent_allocator_->AllocatePersistentBuffer(size,
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	4718      	bx	r3

08004c68 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  }
  void Deallocate(void* data) override {
    // Do not deallocate, builtin data needs to be available for the life time
    // of the model.
  }
 8004c68:	4770      	bx	lr

08004c6a <_ZN6tflite14MicroAllocatorD0Ev>:
    : non_persistent_buffer_allocator_(non_persistent_buffer_allocator),
      persistent_buffer_allocator_(persistent_buffer_allocator),
      memory_planner_(memory_planner),
      model_is_allocating_(false) {}

MicroAllocator::~MicroAllocator() {}
 8004c6a:	4770      	bx	lr

08004c6c <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
  model_is_allocating_ = false;
  return kTfLiteOk;
}

void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
  return persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004c6c:	6880      	ldr	r0, [r0, #8]
      bytes, MicroArenaBufferAlignment());
 8004c6e:	6803      	ldr	r3, [r0, #0]
  return persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004c70:	2210      	movs	r2, #16
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	4718      	bx	r3

08004c76 <_ZN6tflite14MicroAllocator18AllocateTempBufferEjj>:
  }
  return tensor;
}

uint8_t* MicroAllocator::AllocateTempBuffer(size_t size, size_t alignment) {
  return non_persistent_buffer_allocator_->AllocateTemp(size, alignment);
 8004c76:	6840      	ldr	r0, [r0, #4]
 8004c78:	6803      	ldr	r3, [r0, #0]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	4718      	bx	r3

08004c7e <_ZN6tflite14MicroAllocator20DeallocateTempBufferEPh>:
}

void MicroAllocator::DeallocateTempBuffer(uint8_t* buffer) {
  non_persistent_buffer_allocator_->DeallocateTemp(buffer);
 8004c7e:	6840      	ldr	r0, [r0, #4]
 8004c80:	6803      	ldr	r3, [r0, #0]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	4718      	bx	r3

08004c86 <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
}

TfLiteStatus MicroAllocator::ResetTempAllocations() {
  return non_persistent_buffer_allocator_->ResetTempAllocations();
 8004c86:	6840      	ldr	r0, [r0, #4]
 8004c88:	6803      	ldr	r3, [r0, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	4718      	bx	r3

08004c8e <_ZN6tflite14MicroAllocator20IsAllTempDeallocatedEv>:
}

bool MicroAllocator::IsAllTempDeallocated() {
  return non_persistent_buffer_allocator_->IsAllTempDeallocated();
 8004c8e:	6840      	ldr	r0, [r0, #4]
 8004c90:	6803      	ldr	r3, [r0, #0]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	4718      	bx	r3

08004c96 <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
  return kTfLiteOk;
}

TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
  return reinterpret_cast<TfLiteTensor*>(
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004c96:	6880      	ldr	r0, [r0, #8]
          sizeof(TfLiteTensor), alignof(TfLiteTensor)));
 8004c98:	6803      	ldr	r3, [r0, #0]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004c9a:	2204      	movs	r2, #4
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2120      	movs	r1, #32
 8004ca0:	4718      	bx	r3

08004ca2 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public TfLiteBridgeBuiltinDataAllocator {
 8004ca2:	4770      	bx	lr

08004ca4 <_ZNK6tflite22QuantizationParameters5scaleEv>:
  const flatbuffers::Vector<float> *scale() const {
 8004ca4:	b510      	push	{r4, lr}
    auto field_offset = GetOptionalFieldOffset(field);
 8004ca6:	2108      	movs	r1, #8
 8004ca8:	4604      	mov	r4, r0
 8004caa:	f7ff f898 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004cae:	b110      	cbz	r0, 8004cb6 <_ZNK6tflite22QuantizationParameters5scaleEv+0x12>
    auto p = data_ + field_offset;
 8004cb0:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004cb2:	5820      	ldr	r0, [r4, r0]
 8004cb4:	4418      	add	r0, r3
  }
 8004cb6:	bd10      	pop	{r4, pc}

08004cb8 <_ZNK6tflite22QuantizationParameters10zero_pointEv>:
  const flatbuffers::Vector<int64_t> *zero_point() const {
 8004cb8:	b510      	push	{r4, lr}
    auto field_offset = GetOptionalFieldOffset(field);
 8004cba:	210a      	movs	r1, #10
 8004cbc:	4604      	mov	r4, r0
 8004cbe:	f7ff f88e 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004cc2:	b110      	cbz	r0, 8004cca <_ZNK6tflite22QuantizationParameters10zero_pointEv+0x12>
    auto p = data_ + field_offset;
 8004cc4:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004cc6:	5820      	ldr	r0, [r4, r0]
 8004cc8:	4418      	add	r0, r3
  }
 8004cca:	bd10      	pop	{r4, pc}

08004ccc <_ZNK6tflite6Tensor4typeEv>:
  tflite::TensorType type() const {
 8004ccc:	b510      	push	{r4, lr}
    auto field_offset = GetOptionalFieldOffset(field);
 8004cce:	2106      	movs	r1, #6
 8004cd0:	4604      	mov	r4, r0
 8004cd2:	f7ff f884 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004cd6:	b100      	cbz	r0, 8004cda <_ZNK6tflite6Tensor4typeEv+0xe>
 8004cd8:	5620      	ldrsb	r0, [r4, r0]
  }
 8004cda:	bd10      	pop	{r4, pc}

08004cdc <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor>:
void MicroAllocator::DeallocateTempTfLiteTensor(TfLiteTensor* tensor) {
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	4605      	mov	r5, r0
  TFLITE_DCHECK(tensor != nullptr);
 8004ce0:	460c      	mov	r4, r1
 8004ce2:	b909      	cbnz	r1, 8004ce8 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0xc>
 8004ce4:	f7ff f88e 	bl	8003e04 <_Z9AbortImplv>
  if (tensor->quantization.type == kTfLiteAffineQuantization) {
 8004ce8:	780b      	ldrb	r3, [r1, #0]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d10c      	bne.n	8004d08 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x2c>
    TFLITE_DCHECK(tensor->quantization.params != nullptr);
 8004cee:	684e      	ldr	r6, [r1, #4]
 8004cf0:	2e00      	cmp	r6, #0
 8004cf2:	d0f7      	beq.n	8004ce4 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x8>
    non_persistent_buffer_allocator_->DeallocateTemp(
 8004cf4:	6840      	ldr	r0, [r0, #4]
 8004cf6:	6871      	ldr	r1, [r6, #4]
        reinterpret_cast<uint8_t*>(quantization->zero_point));
 8004cf8:	6803      	ldr	r3, [r0, #0]
    non_persistent_buffer_allocator_->DeallocateTemp(
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	4798      	blx	r3
    non_persistent_buffer_allocator_->DeallocateTemp(
 8004cfe:	6868      	ldr	r0, [r5, #4]
        reinterpret_cast<uint8_t*>(quantization));
 8004d00:	6803      	ldr	r3, [r0, #0]
    non_persistent_buffer_allocator_->DeallocateTemp(
 8004d02:	4631      	mov	r1, r6
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	4798      	blx	r3
  tensor->quantization.type = kTfLiteNoQuantization;
 8004d08:	2300      	movs	r3, #0
  non_persistent_buffer_allocator_->DeallocateTemp(
 8004d0a:	6868      	ldr	r0, [r5, #4]
  tensor->quantization.params = nullptr;
 8004d0c:	6063      	str	r3, [r4, #4]
  tensor->dims = nullptr;
 8004d0e:	e9c4 3304 	strd	r3, r3, [r4, #16]
  tensor->quantization.type = kTfLiteNoQuantization;
 8004d12:	7023      	strb	r3, [r4, #0]
      reinterpret_cast<uint8_t*>(tensor));
 8004d14:	6803      	ldr	r3, [r0, #0]
  non_persistent_buffer_allocator_->DeallocateTemp(
 8004d16:	4621      	mov	r1, r4
 8004d18:	68db      	ldr	r3, [r3, #12]
}
 8004d1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  non_persistent_buffer_allocator_->DeallocateTemp(
 8004d1e:	4718      	bx	r3

08004d20 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:
          max_head_buffer_usage_, MicroArenaBufferAlignment()));
  return kTfLiteOk;
}

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
 8004d20:	b538      	push	{r3, r4, r5, lr}
 8004d22:	4613      	mov	r3, r2
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 8004d24:	460c      	mov	r4, r1
 8004d26:	b909      	cbnz	r1, 8004d2c <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0xc>
 8004d28:	f7ff f86c 	bl	8003e04 <_Z9AbortImplv>

  if (scratch_buffer_request_count_ == 0) {
 8004d2c:	6982      	ldr	r2, [r0, #24]
 8004d2e:	b132      	cbz	r2, 8004d3e <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004d30:	6880      	ldr	r0, [r0, #8]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));
 8004d32:	6802      	ldr	r2, [r0, #0]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004d34:	0099      	lsls	r1, r3, #2
 8004d36:	6895      	ldr	r5, [r2, #8]
 8004d38:	2204      	movs	r2, #4
 8004d3a:	47a8      	blx	r5
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
 8004d3c:	6020      	str	r0, [r4, #0]

  return kTfLiteOk;
}
 8004d3e:	2000      	movs	r0, #0
 8004d40:	bd38      	pop	{r3, r4, r5, pc}
	...

08004d44 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
 8004d44:	b538      	push	{r3, r4, r5, lr}
 8004d46:	460c      	mov	r4, r1
    auto field_offset = GetOptionalFieldOffset(field);
 8004d48:	2108      	movs	r1, #8
 8004d4a:	4605      	mov	r5, r0
 8004d4c:	f7ff f847 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004d50:	b100      	cbz	r0, 8004d54 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x10>
 8004d52:	5828      	ldr	r0, [r5, r0]
    FLATBUFFERS_ASSERT(i < size());
 8004d54:	6823      	ldr	r3, [r4, #0]
 8004d56:	4283      	cmp	r3, r0
 8004d58:	d805      	bhi.n	8004d66 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x22>
 8004d5a:	4b0c      	ldr	r3, [pc, #48]	; (8004d8c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x48>)
 8004d5c:	4a0c      	ldr	r2, [pc, #48]	; (8004d90 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x4c>)
 8004d5e:	480d      	ldr	r0, [pc, #52]	; (8004d94 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x50>)
 8004d60:	21aa      	movs	r1, #170	; 0xaa
 8004d62:	f008 fd25 	bl	800d7b0 <__assert_func>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004d66:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
 8004d68:	eb04 0380 	add.w	r3, r4, r0, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004d6c:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8004d70:	441c      	add	r4, r3
    auto field_offset = GetOptionalFieldOffset(field);
 8004d72:	2104      	movs	r1, #4
 8004d74:	4620      	mov	r0, r4
 8004d76:	f7ff f832 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004d7a:	b128      	cbz	r0, 8004d88 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x44>
 8004d7c:	5823      	ldr	r3, [r4, r0]
    auto p = data_ + field_offset;
 8004d7e:	1822      	adds	r2, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004d80:	18d1      	adds	r1, r2, r3
      if (array->size()) {
 8004d82:	58d0      	ldr	r0, [r2, r3]
 8004d84:	b100      	cbz	r0, 8004d88 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x44>
 8004d86:	1d08      	adds	r0, r1, #4
}
 8004d88:	bd38      	pop	{r3, r4, r5, pc}
 8004d8a:	bf00      	nop
 8004d8c:	080115e7 	.word	0x080115e7
 8004d90:	0801173b 	.word	0x0801173b
 8004d94:	080116ec 	.word	0x080116ec

08004d98 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEEP16TfLiteEvalTensor>:
    TfLiteEvalTensor* result) {
 8004d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  *result = {};
 8004d9a:	4616      	mov	r6, r2
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	e9c2 3300 	strd	r3, r3, [r2]
 8004da2:	f846 3f08 	str.w	r3, [r6, #8]!
    TfLiteEvalTensor* result) {
 8004da6:	460f      	mov	r7, r1
 8004da8:	4614      	mov	r4, r2
 8004daa:	4605      	mov	r5, r0
  TF_LITE_ENSURE_STATUS(
 8004dac:	f7ff ff8e 	bl	8004ccc <_ZNK6tflite6Tensor4typeEv>
 8004db0:	4631      	mov	r1, r6
 8004db2:	f002 fc7d 	bl	80076b0 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 8004db6:	4606      	mov	r6, r0
 8004db8:	b978      	cbnz	r0, 8004dda <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEEP16TfLiteEvalTensor+0x42>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 8004dba:	4639      	mov	r1, r7
 8004dbc:	4628      	mov	r0, r5
 8004dbe:	f7ff ffc1 	bl	8004d44 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    auto field_offset = GetOptionalFieldOffset(field);
 8004dc2:	2104      	movs	r1, #4
 8004dc4:	6020      	str	r0, [r4, #0]
 8004dc6:	4628      	mov	r0, r5
 8004dc8:	f7ff f809 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004dcc:	b138      	cbz	r0, 8004dde <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEEP16TfLiteEvalTensor+0x46>
    auto p = data_ + field_offset;
 8004dce:	182a      	adds	r2, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004dd0:	5828      	ldr	r0, [r5, r0]
    result->dims = FlatBufferVectorToTfLiteTypeArray(flatbuffer_tensor.shape());
 8004dd2:	4410      	add	r0, r2
 8004dd4:	f7ff faf8 	bl	80043c8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlEE>
 8004dd8:	6060      	str	r0, [r4, #4]
}
 8004dda:	4630      	mov	r0, r6
 8004ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 8004dde:	4b01      	ldr	r3, [pc, #4]	; (8004de4 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEEP16TfLiteEvalTensor+0x4c>)
 8004de0:	6063      	str	r3, [r4, #4]
 8004de2:	e7fa      	b.n	8004dda <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEEP16TfLiteEvalTensor+0x42>
 8004de4:	08012064 	.word	0x08012064

08004de8 <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE>:
    MicroMemoryPlanner* memory_planner) {
 8004de8:	b538      	push	{r3, r4, r5, lr}
 8004dea:	460d      	mov	r5, r1
  TFLITE_DCHECK(memory_allocator != nullptr);
 8004dec:	4604      	mov	r4, r0
 8004dee:	b908      	cbnz	r0, 8004df4 <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE+0xc>
 8004df0:	f7ff f808 	bl	8003e04 <_Z9AbortImplv>
  TFLITE_DCHECK(memory_planner != nullptr);
 8004df4:	2900      	cmp	r1, #0
 8004df6:	d0fb      	beq.n	8004df0 <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE+0x8>
      sizeof(MicroAllocator), alignof(MicroAllocator));
 8004df8:	6803      	ldr	r3, [r0, #0]
  uint8_t* allocator_buffer = memory_allocator->AllocatePersistentBuffer(
 8004dfa:	2204      	movs	r2, #4
 8004dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dfe:	2124      	movs	r1, #36	; 0x24
 8004e00:	4798      	blx	r3
      model_is_allocating_(false) {}
 8004e02:	4a06      	ldr	r2, [pc, #24]	; (8004e1c <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE+0x34>)
 8004e04:	6105      	str	r5, [r0, #16]
 8004e06:	e9c0 2400 	strd	r2, r4, [r0]
 8004e0a:	2200      	movs	r2, #0
      MicroAllocator(memory_allocator, memory_allocator, memory_planner);
 8004e0c:	3404      	adds	r4, #4
      model_is_allocating_(false) {}
 8004e0e:	e9c0 2206 	strd	r2, r2, [r0, #24]
 8004e12:	6084      	str	r4, [r0, #8]
 8004e14:	7502      	strb	r2, [r0, #20]
 8004e16:	6202      	str	r2, [r0, #32]
}
 8004e18:	bd38      	pop	{r3, r4, r5, pc}
 8004e1a:	bf00      	nop
 8004e1c:	08012088 	.word	0x08012088

08004e20 <_ZN6tflite14MicroAllocator6CreateEPhj>:
                                       size_t arena_size) {
 8004e20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e22:	460d      	mov	r5, r1
      AlignPointerUp(tensor_arena, MicroArenaBufferAlignment());
 8004e24:	2110      	movs	r1, #16
                                       size_t arena_size) {
 8004e26:	4604      	mov	r4, r0
      AlignPointerUp(tensor_arena, MicroArenaBufferAlignment());
 8004e28:	f7ff fad0 	bl	80043cc <_ZN6tflite14AlignPointerUpEPhj>
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
 8004e2c:	442c      	add	r4, r5
      SingleArenaBufferAllocator::Create(aligned_arena, aligned_arena_size);
 8004e2e:	1a21      	subs	r1, r4, r0
 8004e30:	f001 fccc 	bl	80067cc <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj>
      sizeof(GreedyMemoryPlanner), alignof(GreedyMemoryPlanner));
 8004e34:	6803      	ldr	r3, [r0, #0]
  uint8_t* memory_planner_buffer = memory_allocator->AllocatePersistentBuffer(
 8004e36:	2204      	movs	r2, #4
 8004e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e3a:	212c      	movs	r1, #44	; 0x2c
      SingleArenaBufferAllocator::Create(aligned_arena, aligned_arena_size);
 8004e3c:	4604      	mov	r4, r0
  uint8_t* memory_planner_buffer = memory_allocator->AllocatePersistentBuffer(
 8004e3e:	4798      	blx	r3
 8004e40:	9001      	str	r0, [sp, #4]
      new (memory_planner_buffer) GreedyMemoryPlanner();
 8004e42:	f002 fa4f 	bl	80072e4 <_ZN6tflite19GreedyMemoryPlannerC1Ev>
  return Create(memory_allocator, memory_planner);
 8004e46:	9901      	ldr	r1, [sp, #4]
 8004e48:	4620      	mov	r0, r4
}
 8004e4a:	b003      	add	sp, #12
 8004e4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  return Create(memory_allocator, memory_planner);
 8004e50:	f7ff bfca 	b.w	8004de8 <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE>

08004e54 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
 8004e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e58:	461d      	mov	r5, r3
  if (!model_is_allocating_) {
 8004e5a:	7d03      	ldrb	r3, [r0, #20]
    ScratchBufferHandle** scratch_buffer_handles) {
 8004e5c:	4604      	mov	r4, r0
 8004e5e:	460e      	mov	r6, r1
 8004e60:	4617      	mov	r7, r2
  if (!model_is_allocating_) {
 8004e62:	b92b      	cbnz	r3, 8004e70 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x1c>
    MicroPrintf(
 8004e64:	480c      	ldr	r0, [pc, #48]	; (8004e98 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x44>)
 8004e66:	f001 f9c7 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8004e6a:	2001      	movs	r0, #1
}
 8004e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
 8004e70:	6803      	ldr	r3, [r0, #0]
 8004e72:	6982      	ldr	r2, [r0, #24]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e76:	4629      	mov	r1, r5
 8004e78:	4798      	blx	r3
 8004e7a:	2800      	cmp	r0, #0
 8004e7c:	d1f6      	bne.n	8004e6c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x18>
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph_allocations,
 8004e7e:	6823      	ldr	r3, [r4, #0]
 8004e80:	463a      	mov	r2, r7
 8004e82:	f8d3 803c 	ldr.w	r8, [r3, #60]	; 0x3c
 8004e86:	682b      	ldr	r3, [r5, #0]
 8004e88:	4631      	mov	r1, r6
 8004e8a:	4620      	mov	r0, r4
 8004e8c:	47c0      	blx	r8
 8004e8e:	2800      	cmp	r0, #0
 8004e90:	d1ec      	bne.n	8004e6c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x18>
  model_is_allocating_ = false;
 8004e92:	7520      	strb	r0, [r4, #20]
  return kTfLiteOk;
 8004e94:	e7ea      	b.n	8004e6c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x18>
 8004e96:	bf00      	nop
 8004e98:	08011cd1 	.word	0x08011cd1

08004e9c <_ZNK6tflite14MicroAllocator10used_bytesEv>:
size_t MicroAllocator::used_bytes() const {
 8004e9c:	b538      	push	{r3, r4, r5, lr}
 8004e9e:	4604      	mov	r4, r0
  return non_persistent_buffer_allocator_->GetNonPersistentUsedBytes() +
 8004ea0:	6840      	ldr	r0, [r0, #4]
 8004ea2:	6803      	ldr	r3, [r0, #0]
 8004ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea6:	4798      	blx	r3
 8004ea8:	4605      	mov	r5, r0
         persistent_buffer_allocator_->GetPersistentUsedBytes();
 8004eaa:	68a0      	ldr	r0, [r4, #8]
 8004eac:	6803      	ldr	r3, [r0, #0]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	4798      	blx	r3
}
 8004eb2:	4428      	add	r0, r5
 8004eb4:	bd38      	pop	{r3, r4, r5, pc}

08004eb6 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>:

TfLiteStatus MicroAllocator::InitScratchBufferData() {
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
 8004eb6:	2300      	movs	r3, #0
TfLiteStatus MicroAllocator::InitScratchBufferData() {
 8004eb8:	b510      	push	{r4, lr}
 8004eba:	4604      	mov	r4, r0
  scratch_buffer_request_count_ = 0;
 8004ebc:	6183      	str	r3, [r0, #24]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  scratch_buffer_head_ =
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 8004ebe:	6840      	ldr	r0, [r0, #4]
          sizeof(internal::ScratchBufferRequest) * kMaxScratchBuffersPerOp,
          alignof(internal::ScratchBufferRequest));
 8004ec0:	6803      	ldr	r3, [r0, #0]
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 8004ec2:	2204      	movs	r2, #4
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	2190      	movs	r1, #144	; 0x90
 8004ec8:	4798      	blx	r3
  scratch_buffer_head_ =
 8004eca:	61e0      	str	r0, [r4, #28]
  if (scratch_buffer_head_ == nullptr) {
    return kTfLiteError;
  }

  return kTfLiteOk;
}
 8004ecc:	fab0 f080 	clz	r0, r0
 8004ed0:	0940      	lsrs	r0, r0, #5
 8004ed2:	bd10      	pop	{r4, pc}

08004ed4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
 8004ed4:	b570      	push	{r4, r5, r6, lr}
 8004ed6:	4604      	mov	r4, r0
  TFLITE_DCHECK(model != nullptr);
 8004ed8:	460e      	mov	r6, r1
 8004eda:	b909      	cbnz	r1, 8004ee0 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc>
 8004edc:	f7fe ff92 	bl	8003e04 <_Z9AbortImplv>
  if (model_is_allocating_) {
 8004ee0:	7d03      	ldrb	r3, [r0, #20]
 8004ee2:	b123      	cbz	r3, 8004eee <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x1a>
    MicroPrintf(
 8004ee4:	481c      	ldr	r0, [pc, #112]	; (8004f58 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x84>)
 8004ee6:	f001 f987 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return nullptr;
 8004eea:	2500      	movs	r5, #0
 8004eec:	e021      	b.n	8004f32 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5e>
  model_is_allocating_ = true;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	7503      	strb	r3, [r0, #20]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004ef2:	6880      	ldr	r0, [r0, #8]
          alignof(MicroBuiltinDataAllocator));
 8004ef4:	6803      	ldr	r3, [r0, #0]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004ef6:	2204      	movs	r2, #4
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	2108      	movs	r1, #8
 8004efc:	4798      	blx	r3
      MicroBuiltinDataAllocator(persistent_buffer_allocator_);
 8004efe:	68a3      	ldr	r3, [r4, #8]
      : persistent_allocator_(persistent_allocator) {}
 8004f00:	4a16      	ldr	r2, [pc, #88]	; (8004f5c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x88>)
 8004f02:	e9c0 2300 	strd	r2, r3, [r0]
  builtin_data_allocator_ = new (data_allocator_buffer)
 8004f06:	60e0      	str	r0, [r4, #12]
  if (InitScratchBufferData() != kTfLiteOk) {
 8004f08:	4620      	mov	r0, r4
 8004f0a:	f7ff ffd4 	bl	8004eb6 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>
 8004f0e:	2800      	cmp	r0, #0
 8004f10:	d1eb      	bne.n	8004eea <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x16>
          sizeof(SubgraphAllocations) * model->subgraphs()->size(),
 8004f12:	4630      	mov	r0, r6
 8004f14:	f7ff faf1 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004f18:	68a5      	ldr	r5, [r4, #8]
          sizeof(SubgraphAllocations) * model->subgraphs()->size(),
 8004f1a:	6801      	ldr	r1, [r0, #0]
          alignof(SubgraphAllocations)));
 8004f1c:	682b      	ldr	r3, [r5, #0]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 8004f1e:	4628      	mov	r0, r5
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	2204      	movs	r2, #4
 8004f24:	00c9      	lsls	r1, r1, #3
 8004f26:	4798      	blx	r3
  if (output == nullptr) {
 8004f28:	4605      	mov	r5, r0
 8004f2a:	b920      	cbnz	r0, 8004f36 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x62>
    MicroPrintf("Failed to allocate memory for model metadata.");
 8004f2c:	480c      	ldr	r0, [pc, #48]	; (8004f60 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x8c>)
 8004f2e:	f001 f963 	bl	80061f8 <_Z11MicroPrintfPKcz>
}
 8004f32:	4628      	mov	r0, r5
 8004f34:	bd70      	pop	{r4, r5, r6, pc}
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	4602      	mov	r2, r0
 8004f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3c:	4631      	mov	r1, r6
 8004f3e:	4620      	mov	r0, r4
 8004f40:	4798      	blx	r3
 8004f42:	2800      	cmp	r0, #0
 8004f44:	d1d1      	bne.n	8004eea <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x16>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
 8004f46:	6823      	ldr	r3, [r4, #0]
 8004f48:	462a      	mov	r2, r5
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f4c:	4631      	mov	r1, r6
 8004f4e:	4620      	mov	r0, r4
 8004f50:	4798      	blx	r3
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
 8004f52:	2800      	cmp	r0, #0
 8004f54:	d0ed      	beq.n	8004f32 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5e>
 8004f56:	e7c8      	b.n	8004eea <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x16>
 8004f58:	08011d1c 	.word	0x08011d1c
 8004f5c:	08012070 	.word	0x08012070
 8004f60:	08011d71 	.word	0x08011d71

08004f64 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>:

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 8004f64:	69c0      	ldr	r0, [r0, #28]
 8004f66:	2104      	movs	r1, #4
 8004f68:	f7ff ba30 	b.w	80043cc <_ZN6tflite14AlignPointerUpEPhj>

08004f6c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>:
                                                         int* buffer_idx) {
 8004f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f70:	4605      	mov	r5, r0
 8004f72:	4689      	mov	r9, r1
 8004f74:	4690      	mov	r8, r2
 8004f76:	461f      	mov	r7, r3
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
 8004f78:	f7ff fff4 	bl	8004f64 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8004f7c:	69a9      	ldr	r1, [r5, #24]
 8004f7e:	260c      	movs	r6, #12
 8004f80:	434e      	muls	r6, r1
 8004f82:	4604      	mov	r4, r0
 8004f84:	eb00 0c06 	add.w	ip, r0, r6
  size_t current_node_request_count = 0;
 8004f88:	2200      	movs	r2, #0
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8004f8a:	4564      	cmp	r4, ip
 8004f8c:	d005      	beq.n	8004f9a <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x2e>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 8004f8e:	6863      	ldr	r3, [r4, #4]
 8004f90:	3301      	adds	r3, #1
      ++current_node_request_count;
 8004f92:	bf08      	it	eq
 8004f94:	3201      	addeq	r2, #1
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8004f96:	340c      	adds	r4, #12
 8004f98:	e7f7      	b.n	8004f8a <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x1e>
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
 8004f9a:	2a0b      	cmp	r2, #11
 8004f9c:	d906      	bls.n	8004fac <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x40>
    MicroPrintf("Scratch buffer request exeeds limit per operator (%d)",
 8004f9e:	4809      	ldr	r0, [pc, #36]	; (8004fc4 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x58>)
 8004fa0:	210c      	movs	r1, #12
 8004fa2:	f001 f929 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8004fa6:	2001      	movs	r0, #1
}
 8004fa8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
 8004fac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  current_request->bytes = bytes;
 8004fb0:	f840 9006 	str.w	r9, [r0, r6]
  current_request->subgraph_idx = subgraph_idx;
 8004fb4:	e9c4 3801 	strd	r3, r8, [r4, #4]
  *buffer_idx = scratch_buffer_request_count_;
 8004fb8:	6039      	str	r1, [r7, #0]
  ++scratch_buffer_request_count_;
 8004fba:	69ab      	ldr	r3, [r5, #24]
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	61ab      	str	r3, [r5, #24]
  return kTfLiteOk;
 8004fc0:	2000      	movs	r0, #0
 8004fc2:	e7f1      	b.n	8004fa8 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x3c>
 8004fc4:	08011d9f 	.word	0x08011d9f

08004fc8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 8004fc8:	6803      	ldr	r3, [r0, #0]
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
 8004fca:	b570      	push	{r4, r5, r6, lr}
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 8004fcc:	695b      	ldr	r3, [r3, #20]
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
 8004fce:	4604      	mov	r4, r0
 8004fd0:	460d      	mov	r5, r1
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 8004fd2:	4798      	blx	r3
 8004fd4:	b9c0      	cbnz	r0, 8005008 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x40>
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
 8004fd6:	4620      	mov	r0, r4
 8004fd8:	f7ff ffc4 	bl	8004f64 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8004fdc:	69a2      	ldr	r2, [r4, #24]
 8004fde:	230c      	movs	r3, #12
 8004fe0:	435a      	muls	r2, r3
 8004fe2:	1883      	adds	r3, r0, r2
 8004fe4:	4298      	cmp	r0, r3
 8004fe6:	d005      	beq.n	8004ff4 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x2c>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 8004fe8:	6841      	ldr	r1, [r0, #4]
 8004fea:	3101      	adds	r1, #1
      requests[i].node_idx = node_id;
 8004fec:	bf08      	it	eq
 8004fee:	6045      	streq	r5, [r0, #4]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8004ff0:	300c      	adds	r0, #12
 8004ff2:	e7f7      	b.n	8004fe4 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x1c>
  TF_LITE_ENSURE_STATUS(non_persistent_buffer_allocator_->ResizeBuffer(
 8004ff4:	6860      	ldr	r0, [r4, #4]
 8004ff6:	69e1      	ldr	r1, [r4, #28]
 8004ff8:	6803      	ldr	r3, [r0, #0]
 8004ffa:	69dd      	ldr	r5, [r3, #28]
 8004ffc:	3290      	adds	r2, #144	; 0x90
 8004ffe:	46ac      	mov	ip, r5
 8005000:	2304      	movs	r3, #4
}
 8005002:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  TF_LITE_ENSURE_STATUS(non_persistent_buffer_allocator_->ResizeBuffer(
 8005006:	4760      	bx	ip
}
 8005008:	bd70      	pop	{r4, r5, r6, pc}

0800500a <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:
      scratch_buffer_head_, alignof(internal::ScratchBufferRequest)));
}

TfLiteBridgeBuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
  return builtin_data_allocator_;
}
 800500a:	68c0      	ldr	r0, [r0, #12]
 800500c:	4770      	bx	lr
	...

08005010 <_ZNK11flatbuffers6VectorIxE3GetEm>:
  return_type Get(uoffset_t i) const {
 8005010:	b508      	push	{r3, lr}
    FLATBUFFERS_ASSERT(i < size());
 8005012:	6803      	ldr	r3, [r0, #0]
 8005014:	4299      	cmp	r1, r3
 8005016:	d305      	bcc.n	8005024 <_ZNK11flatbuffers6VectorIxE3GetEm+0x14>
 8005018:	4b05      	ldr	r3, [pc, #20]	; (8005030 <_ZNK11flatbuffers6VectorIxE3GetEm+0x20>)
 800501a:	4a06      	ldr	r2, [pc, #24]	; (8005034 <_ZNK11flatbuffers6VectorIxE3GetEm+0x24>)
 800501c:	4806      	ldr	r0, [pc, #24]	; (8005038 <_ZNK11flatbuffers6VectorIxE3GetEm+0x28>)
 800501e:	21aa      	movs	r1, #170	; 0xaa
 8005020:	f008 fbc6 	bl	800d7b0 <__assert_func>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 8005024:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
  }
 8005028:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800502c:	bd08      	pop	{r3, pc}
 800502e:	bf00      	nop
 8005030:	080115e7 	.word	0x080115e7
 8005034:	08011dd5 	.word	0x08011dd5
 8005038:	080116ec 	.word	0x080116ec

0800503c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor>:
    TfLiteTensor* result) {
 800503c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005040:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8005042:	4681      	mov	r9, r0
 8005044:	468a      	mov	sl, r1
 8005046:	4693      	mov	fp, r2
 8005048:	461d      	mov	r5, r3
  TFLITE_DCHECK(result != nullptr);
 800504a:	b90c      	cbnz	r4, 8005050 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x14>
 800504c:	f7fe feda 	bl	8003e04 <_Z9AbortImplv>
  *result = {};
 8005050:	2220      	movs	r2, #32
 8005052:	2100      	movs	r1, #0
 8005054:	4620      	mov	r0, r4
 8005056:	f008 fc29 	bl	800d8ac <memset>
  TF_LITE_ENSURE_STATUS(
 800505a:	4628      	mov	r0, r5
 800505c:	f7ff fe36 	bl	8004ccc <_ZNK6tflite6Tensor4typeEv>
 8005060:	f104 011c 	add.w	r1, r4, #28
 8005064:	f002 fb24 	bl	80076b0 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 8005068:	4607      	mov	r7, r0
 800506a:	2800      	cmp	r0, #0
 800506c:	d155      	bne.n	800511a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xde>
  result->is_variable = flatbuffer_tensor.is_variable();
 800506e:	4628      	mov	r0, r5
 8005070:	f7ff fa2e 	bl	80044d0 <_ZNK6tflite6Tensor11is_variableEv>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 8005074:	990c      	ldr	r1, [sp, #48]	; 0x30
  result->is_variable = flatbuffer_tensor.is_variable();
 8005076:	77a0      	strb	r0, [r4, #30]
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 8005078:	4628      	mov	r0, r5
 800507a:	f7ff fe63 	bl	8004d44 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    result->allocation_type = kTfLiteMmapRo;
 800507e:	2800      	cmp	r0, #0
 8005080:	bf0c      	ite	eq
 8005082:	2302      	moveq	r3, #2
 8005084:	2301      	movne	r3, #1
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 8005086:	6120      	str	r0, [r4, #16]
  if (result->data.data == nullptr) {
 8005088:	7763      	strb	r3, [r4, #29]
  TF_LITE_ENSURE_STATUS(
 800508a:	aa01      	add	r2, sp, #4
 800508c:	f104 0118 	add.w	r1, r4, #24
 8005090:	4628      	mov	r0, r5
 8005092:	f7ff f9c7 	bl	8004424 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_>
 8005096:	4607      	mov	r7, r0
 8005098:	2800      	cmp	r0, #0
 800509a:	d13e      	bne.n	800511a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xde>
    auto field_offset = GetOptionalFieldOffset(field);
 800509c:	2104      	movs	r1, #4
 800509e:	4628      	mov	r0, r5
 80050a0:	f7fe fe9d 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80050a4:	2800      	cmp	r0, #0
 80050a6:	d03c      	beq.n	8005122 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xe6>
    auto p = data_ + field_offset;
 80050a8:	182a      	adds	r2, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80050aa:	5828      	ldr	r0, [r5, r0]
    result->dims = FlatBufferVectorToTfLiteTypeArray(flatbuffer_tensor.shape());
 80050ac:	4410      	add	r0, r2
 80050ae:	f7ff f98b 	bl	80043c8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlEE>
 80050b2:	6160      	str	r0, [r4, #20]
    auto field_offset = GetOptionalFieldOffset(field);
 80050b4:	210c      	movs	r1, #12
 80050b6:	4628      	mov	r0, r5
 80050b8:	f7fe fe91 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80050bc:	b368      	cbz	r0, 800511a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xde>
 80050be:	582b      	ldr	r3, [r5, r0]
    auto p = data_ + field_offset;
 80050c0:	182e      	adds	r6, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80050c2:	441e      	add	r6, r3
  if (src_quantization && src_quantization->scale() &&
 80050c4:	4630      	mov	r0, r6
 80050c6:	f7ff fded 	bl	8004ca4 <_ZNK6tflite22QuantizationParameters5scaleEv>
 80050ca:	4605      	mov	r5, r0
 80050cc:	b328      	cbz	r0, 800511a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xde>
 80050ce:	6803      	ldr	r3, [r0, #0]
 80050d0:	b31b      	cbz	r3, 800511a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xde>
      src_quantization->zero_point() &&
 80050d2:	4630      	mov	r0, r6
 80050d4:	f7ff fdf0 	bl	8004cb8 <_ZNK6tflite22QuantizationParameters10zero_pointEv>
      (src_quantization->scale()->size() > 0) &&
 80050d8:	b1f8      	cbz	r0, 800511a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xde>
      src_quantization->zero_point() &&
 80050da:	6803      	ldr	r3, [r0, #0]
 80050dc:	b1eb      	cbz	r3, 800511a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xde>
 80050de:	686b      	ldr	r3, [r5, #4]
    result->params.scale = src_quantization->scale()->Get(0);
 80050e0:	60a3      	str	r3, [r4, #8]
        static_cast<int32_t>(src_quantization->zero_point()->Get(0));
 80050e2:	4630      	mov	r0, r6
 80050e4:	f7ff fde8 	bl	8004cb8 <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 80050e8:	2100      	movs	r1, #0
 80050ea:	f7ff ff91 	bl	8005010 <_ZNK11flatbuffers6VectorIxE3GetEm>
    result->params.zero_point =
 80050ee:	60e0      	str	r0, [r4, #12]
    int channels = src_quantization->scale()->size();
 80050f0:	4630      	mov	r0, r6
 80050f2:	f7ff fdd7 	bl	8004ca4 <_ZNK6tflite22QuantizationParameters5scaleEv>
 80050f6:	f8d0 8000 	ldr.w	r8, [r0]
            ? reinterpret_cast<TfLiteAffineQuantization*>(
 80050fa:	f1bb 0f00 	cmp.w	fp, #0
 80050fe:	d013      	beq.n	8005128 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xec>
                      alignof(TfLiteAffineQuantization)))
 8005100:	f8da 3000 	ldr.w	r3, [sl]
                  non_persistent_buffer_allocator->AllocateTemp(
 8005104:	2204      	movs	r2, #4
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	210c      	movs	r1, #12
 800510a:	4650      	mov	r0, sl
 800510c:	4798      	blx	r3
    if (quantization == nullptr) {
 800510e:	4605      	mov	r5, r0
 8005110:	bb00      	cbnz	r0, 8005154 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x118>
      MicroPrintf("Unable to allocate TfLiteAffineQuantization.\n");
 8005112:	482f      	ldr	r0, [pc, #188]	; (80051d0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x194>)
      MicroPrintf("Unable to allocate quantization->zero_point.\n");
 8005114:	f001 f870 	bl	80061f8 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8005118:	2701      	movs	r7, #1
}
 800511a:	4638      	mov	r0, r7
 800511c:	b003      	add	sp, #12
 800511e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 8005122:	4b2c      	ldr	r3, [pc, #176]	; (80051d4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x198>)
 8005124:	6163      	str	r3, [r4, #20]
 8005126:	e7c5      	b.n	80050b4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x78>
                      alignof(TfLiteAffineQuantization)));
 8005128:	f8d9 3000 	ldr.w	r3, [r9]
                  persistent_buffer_allocator->AllocatePersistentBuffer(
 800512c:	2204      	movs	r2, #4
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	210c      	movs	r1, #12
 8005132:	4648      	mov	r0, r9
 8005134:	4798      	blx	r3
    if (quantization == nullptr) {
 8005136:	4605      	mov	r5, r0
 8005138:	2800      	cmp	r0, #0
 800513a:	d0ea      	beq.n	8005112 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xd6>
                      alignof(TfLiteIntArray)));
 800513c:	f8d9 3000 	ldr.w	r3, [r9]
                  persistent_buffer_allocator->AllocatePersistentBuffer(
 8005140:	4640      	mov	r0, r8
                      alignof(TfLiteIntArray)));
 8005142:	f8d3 a008 	ldr.w	sl, [r3, #8]
                  persistent_buffer_allocator->AllocatePersistentBuffer(
 8005146:	f7fe ff29 	bl	8003f9c <TfLiteIntArrayGetSizeInBytes>
 800514a:	2204      	movs	r2, #4
 800514c:	4601      	mov	r1, r0
 800514e:	4648      	mov	r0, r9
 8005150:	47d0      	blx	sl
 8005152:	e00a      	b.n	800516a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x12e>
                      alignof(TfLiteIntArray)))
 8005154:	f8da 3000 	ldr.w	r3, [sl]
                  non_persistent_buffer_allocator->AllocateTemp(
 8005158:	4640      	mov	r0, r8
                      alignof(TfLiteIntArray)))
 800515a:	f8d3 9008 	ldr.w	r9, [r3, #8]
                  non_persistent_buffer_allocator->AllocateTemp(
 800515e:	f7fe ff1d 	bl	8003f9c <TfLiteIntArrayGetSizeInBytes>
 8005162:	2204      	movs	r2, #4
 8005164:	4601      	mov	r1, r0
 8005166:	4650      	mov	r0, sl
 8005168:	47c8      	blx	r9
    quantization->zero_point =
 800516a:	6068      	str	r0, [r5, #4]
    if (quantization->zero_point == nullptr) {
 800516c:	b908      	cbnz	r0, 8005172 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x136>
      MicroPrintf("Unable to allocate quantization->zero_point.\n");
 800516e:	481a      	ldr	r0, [pc, #104]	; (80051d8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x19c>)
 8005170:	e7d0      	b.n	8005114 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xd8>
        FlatBufferVectorToTfLiteTypeArray(src_quantization->scale());
 8005172:	4630      	mov	r0, r6
 8005174:	f7ff fd96 	bl	8004ca4 <_ZNK6tflite22QuantizationParameters5scaleEv>
 8005178:	f7ff f927 	bl	80043ca <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIfEE>
    quantization->zero_point->size = channels;
 800517c:	686b      	ldr	r3, [r5, #4]
    quantization->scale =
 800517e:	6028      	str	r0, [r5, #0]
    quantization->zero_point->size = channels;
 8005180:	4699      	mov	r9, r3
 8005182:	f8c3 8000 	str.w	r8, [r3]
    for (int i = 0; i < channels; i++) {
 8005186:	f04f 0a00 	mov.w	sl, #0
 800518a:	45c2      	cmp	sl, r8
 800518c:	da15      	bge.n	80051ba <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x17e>
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800518e:	4630      	mov	r0, r6
 8005190:	f7ff fd92 	bl	8004cb8 <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 8005194:	4683      	mov	fp, r0
                                   src_quantization->scale()->size()
 8005196:	4630      	mov	r0, r6
 8005198:	f7ff fd84 	bl	8004ca4 <_ZNK6tflite22QuantizationParameters5scaleEv>
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800519c:	f8db 2000 	ldr.w	r2, [fp]
 80051a0:	6803      	ldr	r3, [r0, #0]
 80051a2:	429a      	cmp	r2, r3
                               ? src_quantization->zero_point()->Get(i)
 80051a4:	bf0c      	ite	eq
 80051a6:	4651      	moveq	r1, sl
                               : src_quantization->zero_point()->Get(0);
 80051a8:	2100      	movne	r1, #0
 80051aa:	4658      	mov	r0, fp
 80051ac:	f7ff ff30 	bl	8005010 <_ZNK11flatbuffers6VectorIxE3GetEm>
    for (int i = 0; i < channels; i++) {
 80051b0:	f10a 0a01 	add.w	sl, sl, #1
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 80051b4:	f849 0f04 	str.w	r0, [r9, #4]!
    for (int i = 0; i < channels; i++) {
 80051b8:	e7e7      	b.n	800518a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x14e>
    auto field_offset = GetOptionalFieldOffset(field);
 80051ba:	2110      	movs	r1, #16
 80051bc:	4630      	mov	r0, r6
 80051be:	f7fe fe0e 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80051c2:	b100      	cbz	r0, 80051c6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0x18a>
 80051c4:	5830      	ldr	r0, [r6, r0]
    quantization->quantized_dimension = src_quantization->quantized_dimension();
 80051c6:	60a8      	str	r0, [r5, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
 80051c8:	2301      	movs	r3, #1
 80051ca:	7023      	strb	r3, [r4, #0]
 80051cc:	6065      	str	r5, [r4, #4]
 80051ce:	e7a4      	b.n	800511a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor+0xde>
 80051d0:	08011ead 	.word	0x08011ead
 80051d4:	08012064 	.word	0x08012064
 80051d8:	08011edb 	.word	0x08011edb

080051dc <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl>:
    const int32_t* offline_planner_offsets) {
 80051dc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80051e0:	4607      	mov	r7, r0
 80051e2:	4688      	mov	r8, r1
 80051e4:	461e      	mov	r6, r3
 80051e6:	4614      	mov	r4, r2
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 80051e8:	2500      	movs	r5, #0
 80051ea:	4640      	mov	r0, r8
 80051ec:	f7ff f97b 	bl	80044e6 <_ZNK6tflite8SubGraph7tensorsEv>
 80051f0:	6803      	ldr	r3, [r0, #0]
 80051f2:	429d      	cmp	r5, r3
 80051f4:	d222      	bcs.n	800523c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x60>
    auto* tensor = subgraph->tensors()->Get(i);
 80051f6:	4629      	mov	r1, r5
 80051f8:	f7ff fa3c 	bl	8004674 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
    if (tensor->is_variable()) {
 80051fc:	f7ff f968 	bl	80044d0 <_ZNK6tflite6Tensor11is_variableEv>
 8005200:	b1c8      	cbz	r0, 8005236 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x5a>
      if (offline_planner_offsets == nullptr ||
 8005202:	b11e      	cbz	r6, 800520c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x30>
 8005204:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005208:	3301      	adds	r3, #1
 800520a:	d114      	bne.n	8005236 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x5a>
        TF_LITE_ENSURE_STATUS(
 800520c:	a901      	add	r1, sp, #4
 800520e:	4620      	mov	r0, r4
 8005210:	f7ff f93c 	bl	800448c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 8005214:	b960      	cbnz	r0, 8005230 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x54>
            persistent_buffer_allocator_->AllocatePersistentBuffer(
 8005216:	68b8      	ldr	r0, [r7, #8]
 8005218:	9901      	ldr	r1, [sp, #4]
                buffer_size, MicroArenaBufferAlignment());
 800521a:	6803      	ldr	r3, [r0, #0]
            persistent_buffer_allocator_->AllocatePersistentBuffer(
 800521c:	2210      	movs	r2, #16
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	4798      	blx	r3
        eval_tensors[i].data.data =
 8005222:	6020      	str	r0, [r4, #0]
        if (eval_tensors[i].data.data == nullptr) {
 8005224:	b938      	cbnz	r0, 8005236 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x5a>
          MicroPrintf("Failed to allocate variable tensor of size %d",
 8005226:	4806      	ldr	r0, [pc, #24]	; (8005240 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x64>)
 8005228:	9901      	ldr	r1, [sp, #4]
 800522a:	f000 ffe5 	bl	80061f8 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 800522e:	2001      	movs	r0, #1
}
 8005230:	b002      	add	sp, #8
 8005232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 8005236:	3501      	adds	r5, #1
 8005238:	340c      	adds	r4, #12
 800523a:	e7d6      	b.n	80051ea <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xe>
  return kTfLiteOk;
 800523c:	2000      	movs	r0, #0
 800523e:	e7f7      	b.n	8005230 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x54>
 8005240:	08011f09 	.word	0x08011f09

08005244 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 8005244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005248:	4606      	mov	r6, r0
 800524a:	460f      	mov	r7, r1
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800524c:	4615      	mov	r5, r2
 800524e:	b90a      	cbnz	r2, 8005254 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10>
 8005250:	f7fe fdd8 	bl	8003e04 <_Z9AbortImplv>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 8005254:	2400      	movs	r4, #0
 8005256:	4638      	mov	r0, r7
 8005258:	f7ff f94f 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 800525c:	6803      	ldr	r3, [r0, #0]
 800525e:	42a3      	cmp	r3, r4
 8005260:	d919      	bls.n	8005296 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x52>
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
 8005262:	4621      	mov	r1, r4
 8005264:	f7ff fa36 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    TFLITE_DCHECK(subgraph != nullptr);
 8005268:	2800      	cmp	r0, #0
 800526a:	d0f1      	beq.n	8005250 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xc>
    uint32_t operators_size = NumSubgraphOperators(subgraph);
 800526c:	f7ff f876 	bl	800435c <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 8005270:	68b3      	ldr	r3, [r6, #8]
            alignof(NodeAndRegistration)));
 8005272:	681a      	ldr	r2, [r3, #0]
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 8005274:	0141      	lsls	r1, r0, #5
 8005276:	f8d2 8008 	ldr.w	r8, [r2, #8]
 800527a:	4618      	mov	r0, r3
 800527c:	2204      	movs	r2, #4
 800527e:	47c0      	blx	r8
    if (output == nullptr) {
 8005280:	b928      	cbnz	r0, 800528e <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x4a>
      MicroPrintf("Failed to allocate memory for node_and_registrations.");
 8005282:	4806      	ldr	r0, [pc, #24]	; (800529c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x58>)
 8005284:	f000 ffb8 	bl	80061f8 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8005288:	2001      	movs	r0, #1
}
 800528a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
 800528e:	f845 0034 	str.w	r0, [r5, r4, lsl #3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 8005292:	3401      	adds	r4, #1
 8005294:	e7df      	b.n	8005256 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12>
  return kTfLiteOk;
 8005296:	2000      	movs	r0, #0
 8005298:	e7f7      	b.n	800528a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x46>
 800529a:	bf00      	nop
 800529c:	08011f37 	.word	0x08011f37

080052a0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
    int tensor_index, int subgraph_index) {
 80052a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a4:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 80052a8:	4607      	mov	r7, r0
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
 80052aa:	4608      	mov	r0, r1
    int tensor_index, int subgraph_index) {
 80052ac:	4688      	mov	r8, r1
 80052ae:	4616      	mov	r6, r2
 80052b0:	461d      	mov	r5, r3
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
 80052b2:	f7ff f922 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 80052b6:	4649      	mov	r1, r9
 80052b8:	f7ff fa0c 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
  TFLITE_DCHECK(subgraph != nullptr);
 80052bc:	b908      	cbnz	r0, 80052c2 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x22>
 80052be:	f7fe fda1 	bl	8003e04 <_Z9AbortImplv>
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	4638      	mov	r0, r7
 80052c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if (PopulateTfLiteTensorFromFlatbuffer(
 80052c8:	f04f 0a00 	mov.w	sl, #0
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
 80052cc:	4798      	blx	r3
  if (PopulateTfLiteTensorFromFlatbuffer(
 80052ce:	e9cd 9a00 	strd	r9, sl, [sp]
          /*allocate_temp=*/false) != kTfLiteOk) {
 80052d2:	683b      	ldr	r3, [r7, #0]
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
 80052d4:	4604      	mov	r4, r0
  if (PopulateTfLiteTensorFromFlatbuffer(
 80052d6:	f8d3 b038 	ldr.w	fp, [r3, #56]	; 0x38
 80052da:	4602      	mov	r2, r0
 80052dc:	462b      	mov	r3, r5
 80052de:	4641      	mov	r1, r8
 80052e0:	4638      	mov	r0, r7
 80052e2:	47d8      	blx	fp
 80052e4:	b138      	cbz	r0, 80052f6 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x56>
    MicroPrintf(
 80052e6:	480a      	ldr	r0, [pc, #40]	; (8005310 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x70>)
 80052e8:	f000 ff86 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return nullptr;
 80052ec:	4654      	mov	r4, sl
}
 80052ee:	4620      	mov	r0, r4
 80052f0:	b003      	add	sp, #12
 80052f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (subgraph_allocations != nullptr) {
 80052f6:	2e00      	cmp	r6, #0
 80052f8:	d0f9      	beq.n	80052ee <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x4e>
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
 80052fa:	eb06 06c9 	add.w	r6, r6, r9, lsl #3
 80052fe:	230c      	movs	r3, #12
 8005300:	435d      	muls	r5, r3
 8005302:	6873      	ldr	r3, [r6, #4]
 8005304:	195a      	adds	r2, r3, r5
    tensor->data.data =
 8005306:	595b      	ldr	r3, [r3, r5]
 8005308:	6123      	str	r3, [r4, #16]
    tensor->dims =
 800530a:	6853      	ldr	r3, [r2, #4]
 800530c:	6163      	str	r3, [r4, #20]
 800530e:	e7ee      	b.n	80052ee <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x4e>
 8005310:	08011f6d 	.word	0x08011f6d

08005314 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
    int tensor_index, int subgraph_index) {
 8005314:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8005318:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800531c:	4607      	mov	r7, r0
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
 800531e:	4608      	mov	r0, r1
    int tensor_index, int subgraph_index) {
 8005320:	4688      	mov	r8, r1
 8005322:	4616      	mov	r6, r2
 8005324:	461d      	mov	r5, r3
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
 8005326:	f7ff f8e8 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 800532a:	4649      	mov	r1, r9
 800532c:	f7ff f9d2 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
  TFLITE_DCHECK(subgraph != nullptr);
 8005330:	b908      	cbnz	r0, 8005336 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x22>
 8005332:	f7fe fd67 	bl	8003e04 <_Z9AbortImplv>
      non_persistent_buffer_allocator_->AllocateTemp(sizeof(TfLiteTensor),
 8005336:	6878      	ldr	r0, [r7, #4]
                                                     alignof(TfLiteTensor)));
 8005338:	6803      	ldr	r3, [r0, #0]
      non_persistent_buffer_allocator_->AllocateTemp(sizeof(TfLiteTensor),
 800533a:	2204      	movs	r2, #4
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	2120      	movs	r1, #32
 8005340:	4798      	blx	r3
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
 8005342:	2201      	movs	r2, #1
 8005344:	e9cd 9200 	strd	r9, r2, [sp]
                                         /*allocate_temp=*/true) != kTfLiteOk) {
 8005348:	683b      	ldr	r3, [r7, #0]
      non_persistent_buffer_allocator_->AllocateTemp(sizeof(TfLiteTensor),
 800534a:	4604      	mov	r4, r0
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
 800534c:	f8d3 a038 	ldr.w	sl, [r3, #56]	; 0x38
 8005350:	4602      	mov	r2, r0
 8005352:	462b      	mov	r3, r5
 8005354:	4641      	mov	r1, r8
 8005356:	4638      	mov	r0, r7
 8005358:	47d0      	blx	sl
 800535a:	b138      	cbz	r0, 800536c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x58>
    MicroPrintf(
 800535c:	480a      	ldr	r0, [pc, #40]	; (8005388 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x74>)
 800535e:	f000 ff4b 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return nullptr;
 8005362:	2400      	movs	r4, #0
}
 8005364:	4620      	mov	r0, r4
 8005366:	b002      	add	sp, #8
 8005368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (subgraph_allocations != nullptr) {
 800536c:	2e00      	cmp	r6, #0
 800536e:	d0f9      	beq.n	8005364 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x50>
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
 8005370:	eb06 06c9 	add.w	r6, r6, r9, lsl #3
 8005374:	230c      	movs	r3, #12
 8005376:	435d      	muls	r5, r3
 8005378:	6873      	ldr	r3, [r6, #4]
 800537a:	195a      	adds	r2, r3, r5
    tensor->data.data =
 800537c:	595b      	ldr	r3, [r3, r5]
 800537e:	6123      	str	r3, [r4, #16]
    tensor->dims =
 8005380:	6853      	ldr	r3, [r2, #4]
 8005382:	6163      	str	r3, [r4, #20]
 8005384:	e7ee      	b.n	8005364 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x50>
 8005386:	bf00      	nop
 8005388:	08011fb7 	.word	0x08011fb7

0800538c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle* scratch_buffer_handles) {
 800538c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005390:	4699      	mov	r9, r3
  AllocationInfoBuilder builder(model, non_persistent_buffer_allocator_);
 8005392:	6843      	ldr	r3, [r0, #4]
    ScratchBufferHandle* scratch_buffer_handles) {
 8005394:	b091      	sub	sp, #68	; 0x44
// `Finish`.
class AllocationInfoBuilder {
 public:
  AllocationInfoBuilder(const Model* model,
                        INonPersistentBufferAllocator* non_persistent_allocator)
      : model_(model), non_persistent_allocator_(non_persistent_allocator) {}
 8005396:	e9cd 1307 	strd	r1, r3, [sp, #28]
 800539a:	4605      	mov	r5, r0
 800539c:	2300      	movs	r3, #0
 800539e:	4688      	mov	r8, r1
  TF_LITE_ENSURE_STATUS(
 80053a0:	6981      	ldr	r1, [r0, #24]
 80053a2:	930f      	str	r3, [sp, #60]	; 0x3c
 80053a4:	a807      	add	r0, sp, #28
    ScratchBufferHandle* scratch_buffer_handles) {
 80053a6:	4616      	mov	r6, r2
  TF_LITE_ENSURE_STATUS(
 80053a8:	f7ff f9ac 	bl	8004704 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi>
 80053ac:	4604      	mov	r4, r0
 80053ae:	2800      	cmp	r0, #0
 80053b0:	d174      	bne.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
  const int32_t* offline_planner_offsets = nullptr;
 80053b2:	9005      	str	r0, [sp, #20]
  TF_LITE_ENSURE_STATUS(
 80053b4:	a905      	add	r1, sp, #20
 80053b6:	a807      	add	r0, sp, #28
 80053b8:	f7ff f8c2 	bl	8004540 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl>
 80053bc:	4604      	mov	r4, r0
 80053be:	2800      	cmp	r0, #0
 80053c0:	d16c      	bne.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 80053c2:	4607      	mov	r7, r0
    TF_LITE_ENSURE_STATUS(AllocateVariables(
 80053c4:	f106 0a04 	add.w	sl, r6, #4
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 80053c8:	4640      	mov	r0, r8
 80053ca:	f7ff f896 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 80053ce:	6803      	ldr	r3, [r0, #0]
 80053d0:	429f      	cmp	r7, r3
 80053d2:	d212      	bcs.n	80053fa <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x6e>
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
 80053d4:	4639      	mov	r1, r7
 80053d6:	f7ff f97d 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    TFLITE_DCHECK(subgraph != nullptr);
 80053da:	4601      	mov	r1, r0
 80053dc:	b908      	cbnz	r0, 80053e2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x56>
 80053de:	f7fe fd11 	bl	8003e04 <_Z9AbortImplv>
    TF_LITE_ENSURE_STATUS(AllocateVariables(
 80053e2:	682b      	ldr	r3, [r5, #0]
 80053e4:	f85a 2037 	ldr.w	r2, [sl, r7, lsl #3]
 80053e8:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 80053ea:	9b05      	ldr	r3, [sp, #20]
 80053ec:	4628      	mov	r0, r5
 80053ee:	47a0      	blx	r4
 80053f0:	4604      	mov	r4, r0
 80053f2:	2800      	cmp	r0, #0
 80053f4:	d152      	bne.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 80053f6:	3701      	adds	r7, #1
 80053f8:	e7e6      	b.n	80053c8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x3c>
  TF_LITE_ENSURE_STATUS(
 80053fa:	9905      	ldr	r1, [sp, #20]
 80053fc:	4632      	mov	r2, r6
 80053fe:	a807      	add	r0, sp, #28
 8005400:	f7ff fa14 	bl	800482c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE>
 8005404:	4604      	mov	r4, r0
 8005406:	2800      	cmp	r0, #0
 8005408:	d148      	bne.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
      GetScratchBufferRequests();
 800540a:	4628      	mov	r0, r5
 800540c:	f7ff fdaa 	bl	8004f64 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
  TF_LITE_ENSURE_STATUS(builder.MarkAllocationLifetimes(
 8005410:	4621      	mov	r1, r4
      GetScratchBufferRequests();
 8005412:	4602      	mov	r2, r0
  TF_LITE_ENSURE_STATUS(builder.MarkAllocationLifetimes(
 8005414:	9600      	str	r6, [sp, #0]
 8005416:	464b      	mov	r3, r9
 8005418:	a807      	add	r0, sp, #28
 800541a:	f7ff fa97 	bl	800494c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800541e:	4604      	mov	r4, r0
 8005420:	2800      	cmp	r0, #0
 8005422:	d13b      	bne.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
      non_persistent_buffer_allocator_->GetAvailableMemory(
 8005424:	6868      	ldr	r0, [r5, #4]
      internal::ScratchBufferRequest* scratch_buffer_requests,
      ScratchBufferHandle* scratch_buffer_handles,
      SubgraphAllocations* allocations);

  // Returns the number of allocations.
  int AllocationCount() const { return info_.allocation_info_count; }
 8005426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005428:	9303      	str	r3, [sp, #12]
          MicroArenaBufferAlignment());
 800542a:	6803      	ldr	r3, [r0, #0]

  // Returns a pointer to the built AllocationInfo array.
  AllocationInfo* Finish() const { return info_.allocation_info; }
 800542c:	9e09      	ldr	r6, [sp, #36]	; 0x24
      non_persistent_buffer_allocator_->GetAvailableMemory(
 800542e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005430:	2110      	movs	r1, #16
 8005432:	4798      	blx	r3
 8005434:	4680      	mov	r8, r0
  uint8_t* planner_arena = non_persistent_buffer_allocator_->AllocateTemp(
 8005436:	6868      	ldr	r0, [r5, #4]
      remaining_arena_size, MicroArenaBufferAlignment());
 8005438:	6803      	ldr	r3, [r0, #0]
  uint8_t* planner_arena = non_persistent_buffer_allocator_->AllocateTemp(
 800543a:	2210      	movs	r2, #16
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	4641      	mov	r1, r8
 8005440:	4798      	blx	r3
  if (planner_arena == nullptr) {
 8005442:	4607      	mov	r7, r0
 8005444:	2800      	cmp	r0, #0
 8005446:	d034      	beq.n	80054b2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x126>
  memory_planner_->Init(planner_arena, remaining_arena_size);
 8005448:	6928      	ldr	r0, [r5, #16]
 800544a:	6803      	ldr	r3, [r0, #0]
 800544c:	4642      	mov	r2, r8
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	4639      	mov	r1, r7
 8005452:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(
 8005454:	f8d5 a010 	ldr.w	sl, [r5, #16]
  for (size_t i = 0; i < allocation_info_size; ++i) {
 8005458:	46b0      	mov	r8, r6
  TF_LITE_ENSURE_STATUS(
 800545a:	46b1      	mov	r9, r6
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800545c:	46a3      	mov	fp, r4
 800545e:	9b03      	ldr	r3, [sp, #12]
 8005460:	455b      	cmp	r3, fp
 8005462:	d04f      	beq.n	8005504 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x178>
    if (current->needs_allocating) {
 8005464:	f899 3014 	ldrb.w	r3, [r9, #20]
 8005468:	b923      	cbnz	r3, 8005474 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xe8>
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800546a:	f10b 0b01 	add.w	fp, fp, #1
 800546e:	f109 0918 	add.w	r9, r9, #24
 8005472:	e7f4      	b.n	800545e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xd2>
          AlignSizeUp(current->bytes, MicroArenaBufferAlignment());
 8005474:	2110      	movs	r1, #16
 8005476:	f8d9 0000 	ldr.w	r0, [r9]
 800547a:	f7fe ffb1 	bl	80043e0 <_ZN6tflite11AlignSizeUpEjj>
      if (current->offline_offset == kOnlinePlannedBuffer) {
 800547e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8005482:	1c53      	adds	r3, r2, #1
          AlignSizeUp(current->bytes, MicroArenaBufferAlignment());
 8005484:	4601      	mov	r1, r0
      if (current->offline_offset == kOnlinePlannedBuffer) {
 8005486:	f8da 3000 	ldr.w	r3, [sl]
 800548a:	d10b      	bne.n	80054a4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x118>
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(aligned_bytes_required,
 800548c:	689c      	ldr	r4, [r3, #8]
 800548e:	4650      	mov	r0, sl
 8005490:	e9d9 2302 	ldrd	r2, r3, [r9, #8]
 8005494:	47a0      	blx	r4
        TF_LITE_ENSURE_STATUS(
 8005496:	4604      	mov	r4, r0
 8005498:	2800      	cmp	r0, #0
 800549a:	d0e6      	beq.n	800546a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xde>
}
 800549c:	4620      	mov	r0, r4
 800549e:	b011      	add	sp, #68	; 0x44
 80054a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        TF_LITE_ENSURE_STATUS(
 80054a4:	9200      	str	r2, [sp, #0]
 80054a6:	68dc      	ldr	r4, [r3, #12]
 80054a8:	4650      	mov	r0, sl
 80054aa:	e9d9 2302 	ldrd	r2, r3, [r9, #8]
 80054ae:	47a0      	blx	r4
 80054b0:	e7f1      	b.n	8005496 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x10a>
    return kTfLiteError;
 80054b2:	2401      	movs	r4, #1
 80054b4:	e7f2      	b.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
  builder.FreeAllocationInfo();
 80054b6:	a807      	add	r0, sp, #28
 80054b8:	f7ff f833 	bl	8004522 <_ZN6tflite21AllocationInfoBuilder18FreeAllocationInfoEv>
  non_persistent_buffer_allocator_->DeallocateTemp(planner_arena);
 80054bc:	6868      	ldr	r0, [r5, #4]
 80054be:	6803      	ldr	r3, [r0, #0]
 80054c0:	4639      	mov	r1, r7
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(
 80054c6:	6868      	ldr	r0, [r5, #4]
 80054c8:	6803      	ldr	r3, [r0, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	4798      	blx	r3
 80054ce:	4604      	mov	r4, r0
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d1e3      	bne.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
  TF_LITE_ENSURE_STATUS(
 80054d4:	6868      	ldr	r0, [r5, #4]
 80054d6:	69e9      	ldr	r1, [r5, #28]
 80054d8:	6803      	ldr	r3, [r0, #0]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	4798      	blx	r3
 80054de:	4604      	mov	r4, r0
 80054e0:	2800      	cmp	r0, #0
 80054e2:	d1db      	bne.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
  head_usage = memory_planner_->GetMaximumMemorySize();
 80054e4:	6928      	ldr	r0, [r5, #16]
 80054e6:	6803      	ldr	r3, [r0, #0]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	4798      	blx	r3
  if (max_head_buffer_usage_ < head_usage) {
 80054ec:	6a2b      	ldr	r3, [r5, #32]
 80054ee:	4283      	cmp	r3, r0
    max_head_buffer_usage_ = head_usage;
 80054f0:	bf38      	it	cc
 80054f2:	6228      	strcc	r0, [r5, #32]
  TF_LITE_ENSURE_STATUS(
 80054f4:	6868      	ldr	r0, [r5, #4]
 80054f6:	6a29      	ldr	r1, [r5, #32]
 80054f8:	6803      	ldr	r3, [r0, #0]
 80054fa:	2210      	movs	r2, #16
 80054fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054fe:	4798      	blx	r3
 8005500:	4604      	mov	r4, r0
 8005502:	e7cb      	b.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
  TF_LITE_ENSURE_STATUS(
 8005504:	6868      	ldr	r0, [r5, #4]
 8005506:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800550a:	6803      	ldr	r3, [r0, #0]
 800550c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800550e:	4798      	blx	r3
 8005510:	9a03      	ldr	r2, [sp, #12]
 8005512:	2318      	movs	r3, #24
 8005514:	4681      	mov	r9, r0
  for (size_t i = 0; i < allocation_info_size; ++i) {
 8005516:	fb03 6602 	mla	r6, r3, r2, r6
  int planner_index = 0;
 800551a:	f04f 0b00 	mov.w	fp, #0
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800551e:	4546      	cmp	r6, r8
 8005520:	d0c9      	beq.n	80054b6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x12a>
    if (current->needs_allocating) {
 8005522:	f898 3014 	ldrb.w	r3, [r8, #20]
 8005526:	b19b      	cbz	r3, 8005550 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x1c4>
      int offset = -1;
 8005528:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800552c:	9306      	str	r3, [sp, #24]
      TF_LITE_ENSURE_STATUS(
 800552e:	f8da 3000 	ldr.w	r3, [sl]
 8005532:	aa06      	add	r2, sp, #24
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	4659      	mov	r1, fp
 8005538:	4650      	mov	r0, sl
 800553a:	4798      	blx	r3
 800553c:	4604      	mov	r4, r0
 800553e:	2800      	cmp	r0, #0
 8005540:	d1ac      	bne.n	800549c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x110>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
 8005542:	9b06      	ldr	r3, [sp, #24]
 8005544:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8005548:	444b      	add	r3, r9
 800554a:	6013      	str	r3, [r2, #0]
      ++planner_index;
 800554c:	f10b 0b01 	add.w	fp, fp, #1
  for (size_t i = 0; i < allocation_info_size; ++i) {
 8005550:	f108 0818 	add.w	r8, r8, #24
 8005554:	e7e3      	b.n	800551e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x192>

08005556 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
    int subgraph_idx, bool allocate_temp) {
 8005556:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 800555a:	e9d0 7601 	ldrd	r7, r6, [r0, #4]
    int subgraph_idx, bool allocate_temp) {
 800555e:	4615      	mov	r5, r2
      *model->subgraphs()->Get(subgraph_idx)->tensors()->Get(tensor_index),
 8005560:	4608      	mov	r0, r1
    int subgraph_idx, bool allocate_temp) {
 8005562:	f89d 2024 	ldrb.w	r2, [sp, #36]	; 0x24
 8005566:	9201      	str	r2, [sp, #4]
 8005568:	4698      	mov	r8, r3
 800556a:	460c      	mov	r4, r1
      *model->subgraphs()->Get(subgraph_idx)->tensors()->Get(tensor_index),
 800556c:	f7fe ffc5 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005570:	9908      	ldr	r1, [sp, #32]
 8005572:	f7ff f8af 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 8005576:	f7fe ffb6 	bl	80044e6 <_ZNK6tflite8SubGraph7tensorsEv>
 800557a:	4641      	mov	r1, r8
 800557c:	f7ff f87a 	bl	8004674 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
    auto field_offset = GetOptionalFieldOffset(field);
 8005580:	210c      	movs	r1, #12
 8005582:	9000      	str	r0, [sp, #0]
 8005584:	4620      	mov	r0, r4
 8005586:	f7fe fc2a 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800558a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800558e:	b118      	cbz	r0, 8005598 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x42>
    auto p = data_ + field_offset;
 8005590:	eb04 0c00 	add.w	ip, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005594:	5820      	ldr	r0, [r4, r0]
 8005596:	4460      	add	r0, ip
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 8005598:	e9cd 0508 	strd	r0, r5, [sp, #32]
 800559c:	4639      	mov	r1, r7
 800559e:	4630      	mov	r0, r6
}
 80055a0:	b002      	add	sp, #8
 80055a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 80055a6:	f7ff bd49 	b.w	800503c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEEEP12TfLiteTensor>
	...

080055ac <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 80055ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b0:	4681      	mov	r9, r0
 80055b2:	460c      	mov	r4, r1
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 80055b4:	9200      	str	r2, [sp, #0]
 80055b6:	b90a      	cbnz	r2, 80055bc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10>
 80055b8:	f7fe fc24 	bl	8003e04 <_Z9AbortImplv>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 80055bc:	2600      	movs	r6, #0
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 80055be:	f04f 0a0c 	mov.w	sl, #12
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 80055c2:	4620      	mov	r0, r4
 80055c4:	f7fe ff99 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 80055c8:	6803      	ldr	r3, [r0, #0]
 80055ca:	42b3      	cmp	r3, r6
 80055cc:	d942      	bls.n	8005654 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa8>
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
 80055ce:	4631      	mov	r1, r6
 80055d0:	f7ff f880 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    TFLITE_DCHECK(subgraph != nullptr);
 80055d4:	4680      	mov	r8, r0
 80055d6:	2800      	cmp	r0, #0
 80055d8:	d0ee      	beq.n	80055b8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xc>
    size_t alloc_count = subgraph->tensors()->size();
 80055da:	f7fe ff84 	bl	80044e6 <_ZNK6tflite8SubGraph7tensorsEv>
  uoffset_t size() const { return EndianScalar(length_); }
 80055de:	f8d0 b000 	ldr.w	fp, [r0]
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 80055e2:	f8d9 0008 	ldr.w	r0, [r9, #8]
            sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
 80055e6:	6803      	ldr	r3, [r0, #0]
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 80055e8:	fb0a f10b 	mul.w	r1, sl, fp
 80055ec:	9101      	str	r1, [sp, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	2204      	movs	r2, #4
 80055f2:	4798      	blx	r3
    if (tensors == nullptr) {
 80055f4:	9901      	ldr	r1, [sp, #4]
 80055f6:	4607      	mov	r7, r0
 80055f8:	b930      	cbnz	r0, 8005608 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x5c>
      MicroPrintf(
 80055fa:	4817      	ldr	r0, [pc, #92]	; (8005658 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xac>)
        MicroPrintf("Failed to initialize tensor %d", i);
 80055fc:	f000 fdfc 	bl	80061f8 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 8005600:	2001      	movs	r0, #1
}
 8005602:	b003      	add	sp, #12
 8005604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for (size_t i = 0; i < alloc_count; ++i) {
 8005608:	2500      	movs	r5, #0
 800560a:	45ab      	cmp	fp, r5
 800560c:	d01c      	beq.n	8005648 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x9c>
          *subgraph->tensors()->Get(i), model->buffers(), &tensors[i]);
 800560e:	4640      	mov	r0, r8
 8005610:	f7fe ff69 	bl	80044e6 <_ZNK6tflite8SubGraph7tensorsEv>
 8005614:	4629      	mov	r1, r5
 8005616:	f7ff f82d 	bl	8004674 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
    auto field_offset = GetOptionalFieldOffset(field);
 800561a:	210c      	movs	r1, #12
 800561c:	9001      	str	r0, [sp, #4]
 800561e:	4620      	mov	r0, r4
 8005620:	f7fe fbdd 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005624:	9b01      	ldr	r3, [sp, #4]
 8005626:	b158      	cbz	r0, 8005640 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x94>
    auto p = data_ + field_offset;
 8005628:	1821      	adds	r1, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800562a:	5820      	ldr	r0, [r4, r0]
 800562c:	4401      	add	r1, r0
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
 800562e:	fb0a 7205 	mla	r2, sl, r5, r7
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff fbb0 	bl	8004d98 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEEP16TfLiteEvalTensor>
      if (status != kTfLiteOk) {
 8005638:	b120      	cbz	r0, 8005644 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x98>
        MicroPrintf("Failed to initialize tensor %d", i);
 800563a:	4808      	ldr	r0, [pc, #32]	; (800565c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb0>)
 800563c:	4629      	mov	r1, r5
 800563e:	e7dd      	b.n	80055fc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x50>
 8005640:	4601      	mov	r1, r0
 8005642:	e7f4      	b.n	800562e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x82>
    for (size_t i = 0; i < alloc_count; ++i) {
 8005644:	3501      	adds	r5, #1
 8005646:	e7e0      	b.n	800560a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x5e>
    subgraph_allocations[subgraph_idx].tensors = tensors;
 8005648:	9b00      	ldr	r3, [sp, #0]
 800564a:	3304      	adds	r3, #4
 800564c:	f843 7036 	str.w	r7, [r3, r6, lsl #3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 8005650:	3601      	adds	r6, #1
 8005652:	e7b6      	b.n	80055c2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16>
  return kTfLiteOk;
 8005654:	2000      	movs	r0, #0
 8005656:	e7d4      	b.n	8005602 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x56>
 8005658:	08011ffb 	.word	0x08011ffb
 800565c:	08012042 	.word	0x08012042

08005660 <_ZN6tflite12MicroContextD0Ev>:
    : allocator_(*allocator),
      graph_(*graph),
      model_(model),
      state_(InterpreterState::kInit) {}

MicroContext::~MicroContext() {}
 8005660:	4770      	bx	lr

08005662 <_ZN6tflite12MicroContext24AllocateTempTfLiteTensorEi>:
  TFLITE_DCHECK(state_ == InterpreterState::kInvoke);
  ScratchBufferHandle* handle = scratch_buffer_handles_ + buffer_idx;
  return handle->data;
}

TfLiteTensor* MicroContext::AllocateTempTfLiteTensor(int tensor_idx) {
 8005662:	b537      	push	{r0, r1, r2, r4, r5, lr}
  return allocator_.AllocateTempTfLiteTensor(model_, graph_.GetAllocations(),
 8005664:	e9d0 4201 	ldrd	r4, r2, [r0, #4]
TfLiteTensor* MicroContext::AllocateTempTfLiteTensor(int tensor_idx) {
 8005668:	460b      	mov	r3, r1
  return allocator_.AllocateTempTfLiteTensor(model_, graph_.GetAllocations(),
 800566a:	6955      	ldr	r5, [r2, #20]
                                             tensor_idx,
                                             graph_.GetCurrentSubgraphIndex());
 800566c:	6821      	ldr	r1, [r4, #0]
  return allocator_.AllocateTempTfLiteTensor(model_, graph_.GetAllocations(),
 800566e:	9500      	str	r5, [sp, #0]
 8005670:	684d      	ldr	r5, [r1, #4]
 8005672:	6912      	ldr	r2, [r2, #16]
 8005674:	68c1      	ldr	r1, [r0, #12]
 8005676:	4620      	mov	r0, r4
 8005678:	47a8      	blx	r5
}
 800567a:	b003      	add	sp, #12
 800567c:	bd30      	pop	{r4, r5, pc}

0800567e <_ZN6tflite12MicroContext26DeallocateTempTfLiteTensorEP12TfLiteTensor>:
  }
  return AllocateTempTfLiteTensor(tensor_index);
}

void MicroContext::DeallocateTempTfLiteTensor(TfLiteTensor* tensor) {
  return allocator_.DeallocateTempTfLiteTensor(tensor);
 800567e:	6840      	ldr	r0, [r0, #4]
 8005680:	6803      	ldr	r3, [r0, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	4718      	bx	r3

08005686 <_ZN6tflite12MicroContext13GetEvalTensorEi>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
  allocator_.DeallocateTempBuffer(buffer);
}

TfLiteEvalTensor* MicroContext::GetEvalTensor(int tensor_idx) {
  return &graph_.GetAllocations()[graph_.GetCurrentSubgraphIndex()]
 8005686:	6882      	ldr	r2, [r0, #8]
              .tensors[tensor_idx];
 8005688:	e9d2 3004 	ldrd	r3, r0, [r2, #16]
 800568c:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
}
 8005690:	200c      	movs	r0, #12
              .tensors[tensor_idx];
 8005692:	685b      	ldr	r3, [r3, #4]
}
 8005694:	fb00 3001 	mla	r0, r0, r1, r3
 8005698:	4770      	bx	lr

0800569a <_ZN6tflite12MicroContext24AllocatePersistentBufferEj>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare ||
 800569a:	6903      	ldr	r3, [r0, #16]
 800569c:	2b01      	cmp	r3, #1
void* MicroContext::AllocatePersistentBuffer(size_t bytes) {
 800569e:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare ||
 80056a0:	d901      	bls.n	80056a6 <_ZN6tflite12MicroContext24AllocatePersistentBufferEj+0xc>
 80056a2:	f7fe fbaf 	bl	8003e04 <_Z9AbortImplv>
  return allocator_.AllocatePersistentBuffer(bytes);
 80056a6:	6840      	ldr	r0, [r0, #4]
 80056a8:	6803      	ldr	r3, [r0, #0]
}
 80056aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return allocator_.AllocatePersistentBuffer(bytes);
 80056ae:	69db      	ldr	r3, [r3, #28]
 80056b0:	4718      	bx	r3

080056b2 <_ZN6tflite12MicroContext27RequestScratchBufferInArenaEjPi>:
                                                       int* buffer_idx) {
 80056b2:	4613      	mov	r3, r2
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 80056b4:	6902      	ldr	r2, [r0, #16]
 80056b6:	2a01      	cmp	r2, #1
                                                       int* buffer_idx) {
 80056b8:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 80056ba:	d001      	beq.n	80056c0 <_ZN6tflite12MicroContext27RequestScratchBufferInArenaEjPi+0xe>
 80056bc:	f7fe fba2 	bl	8003e04 <_Z9AbortImplv>
  // allowing MicroGraph to init / prepare / invoke subgraphs in the model.
  void SetSubgraphAllocations(SubgraphAllocations* subgraph_allocations);

  // Get the current subgraph index. Within an on operator, this is guaranteed
  // to be the subgraph of that operator.
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
 80056c0:	6882      	ldr	r2, [r0, #8]
  return allocator_.RequestScratchBufferInArena(
 80056c2:	6840      	ldr	r0, [r0, #4]
 80056c4:	6952      	ldr	r2, [r2, #20]
}
 80056c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return allocator_.RequestScratchBufferInArena(
 80056ca:	f7ff bc4f 	b.w	8004f6c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>

080056ce <_ZN6tflite12MicroContext16GetScratchBufferEi>:
void* MicroContext::GetScratchBuffer(int buffer_idx) {
 80056ce:	b508      	push	{r3, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kInvoke);
 80056d0:	6903      	ldr	r3, [r0, #16]
 80056d2:	2b03      	cmp	r3, #3
 80056d4:	d001      	beq.n	80056da <_ZN6tflite12MicroContext16GetScratchBufferEi+0xc>
 80056d6:	f7fe fb95 	bl	8003e04 <_Z9AbortImplv>
  return handle->data;
 80056da:	6943      	ldr	r3, [r0, #20]
}
 80056dc:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80056e0:	bd08      	pop	{r3, pc}

080056e2 <_ZN6tflite12MicroContext18AllocateTempBufferEjj>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 80056e2:	6903      	ldr	r3, [r0, #16]
 80056e4:	2b01      	cmp	r3, #1
uint8_t* MicroContext::AllocateTempBuffer(size_t size, size_t alignment) {
 80056e6:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 80056e8:	d001      	beq.n	80056ee <_ZN6tflite12MicroContext18AllocateTempBufferEjj+0xc>
 80056ea:	f7fe fb8b 	bl	8003e04 <_Z9AbortImplv>
  return allocator_.AllocateTempBuffer(size, alignment);
 80056ee:	6840      	ldr	r0, [r0, #4]
 80056f0:	6803      	ldr	r3, [r0, #0]
}
 80056f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return allocator_.AllocateTempBuffer(size, alignment);
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	4718      	bx	r3

080056fa <_ZN6tflite12MicroContext20DeallocateTempBufferEPh>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 80056fa:	6903      	ldr	r3, [r0, #16]
 80056fc:	2b01      	cmp	r3, #1
void MicroContext::DeallocateTempBuffer(uint8_t* buffer) {
 80056fe:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 8005700:	d001      	beq.n	8005706 <_ZN6tflite12MicroContext20DeallocateTempBufferEPh+0xc>
 8005702:	f7fe fb7f 	bl	8003e04 <_Z9AbortImplv>
  allocator_.DeallocateTempBuffer(buffer);
 8005706:	6840      	ldr	r0, [r0, #4]
 8005708:	6803      	ldr	r3, [r0, #0]
}
 800570a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  allocator_.DeallocateTempBuffer(buffer);
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	4718      	bx	r3
	...

08005714 <_ZN6tflite12MicroContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_10MicroGraphE>:
MicroContext::MicroContext(MicroAllocator* allocator, const Model* model,
 8005714:	b530      	push	{r4, r5, lr}
      state_(InterpreterState::kInit) {}
 8005716:	4d05      	ldr	r5, [pc, #20]	; (800572c <_ZN6tflite12MicroContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_10MicroGraphE+0x18>)
 8005718:	e9c0 3202 	strd	r3, r2, [r0, #8]
 800571c:	2300      	movs	r3, #0
 800571e:	e9c0 5100 	strd	r5, r1, [r0]
 8005722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005726:	6183      	str	r3, [r0, #24]
 8005728:	bd30      	pop	{r4, r5, pc}
 800572a:	bf00      	nop
 800572c:	080120d4 	.word	0x080120d4

08005730 <_ZN6tflite12MicroContext14GetTensorIndexEiiPKi>:
  if (index >= 0 && index < max_size) {
 8005730:	2900      	cmp	r1, #0
 8005732:	db04      	blt.n	800573e <_ZN6tflite12MicroContext14GetTensorIndexEiiPKi+0xe>
 8005734:	4291      	cmp	r1, r2
 8005736:	da02      	bge.n	800573e <_ZN6tflite12MicroContext14GetTensorIndexEiiPKi+0xe>
    const int tensor_index = tensor_indices[index];
 8005738:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
 800573c:	4770      	bx	lr
  return -1;
 800573e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8005742:	4770      	bx	lr

08005744 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>:
                                                    int index) {
 8005744:	460b      	mov	r3, r1
 8005746:	4611      	mov	r1, r2
      GetTensorIndex(index, node->inputs->size, node->inputs->data);
 8005748:	681a      	ldr	r2, [r3, #0]
                                                    int index) {
 800574a:	b510      	push	{r4, lr}
      GetTensorIndex(index, node->inputs->size, node->inputs->data);
 800574c:	1d13      	adds	r3, r2, #4
 800574e:	6812      	ldr	r2, [r2, #0]
                                                    int index) {
 8005750:	4604      	mov	r4, r0
      GetTensorIndex(index, node->inputs->size, node->inputs->data);
 8005752:	f7ff ffed 	bl	8005730 <_ZN6tflite12MicroContext14GetTensorIndexEiiPKi>
  if (tensor_index < 0) {
 8005756:	1e01      	subs	r1, r0, #0
 8005758:	db05      	blt.n	8005766 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei+0x22>
  return AllocateTempTfLiteTensor(tensor_index);
 800575a:	6823      	ldr	r3, [r4, #0]
 800575c:	4620      	mov	r0, r4
 800575e:	695b      	ldr	r3, [r3, #20]
}
 8005760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return AllocateTempTfLiteTensor(tensor_index);
 8005764:	4718      	bx	r3
}
 8005766:	2000      	movs	r0, #0
 8005768:	bd10      	pop	{r4, pc}

0800576a <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>:
                                                     int index) {
 800576a:	460b      	mov	r3, r1
 800576c:	4611      	mov	r1, r2
      GetTensorIndex(index, node->outputs->size, node->outputs->data);
 800576e:	685a      	ldr	r2, [r3, #4]
                                                     int index) {
 8005770:	b510      	push	{r4, lr}
      GetTensorIndex(index, node->outputs->size, node->outputs->data);
 8005772:	1d13      	adds	r3, r2, #4
 8005774:	6812      	ldr	r2, [r2, #0]
                                                     int index) {
 8005776:	4604      	mov	r4, r0
      GetTensorIndex(index, node->outputs->size, node->outputs->data);
 8005778:	f7ff ffda 	bl	8005730 <_ZN6tflite12MicroContext14GetTensorIndexEiiPKi>
  if (tensor_index < 0) {
 800577c:	1e01      	subs	r1, r0, #0
 800577e:	db05      	blt.n	800578c <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei+0x22>
  return AllocateTempTfLiteTensor(tensor_index);
 8005780:	6823      	ldr	r3, [r4, #0]
 8005782:	4620      	mov	r0, r4
 8005784:	695b      	ldr	r3, [r3, #20]
}
 8005786:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return AllocateTempTfLiteTensor(tensor_index);
 800578a:	4718      	bx	r3
}
 800578c:	2000      	movs	r0, #0
 800578e:	bd10      	pop	{r4, pc}

08005790 <_ZN6tflite12MicroContext30AllocateTempIntermediateTensorEPK10TfLiteNodei>:
    const TfLiteNode* node, int index) {
 8005790:	460b      	mov	r3, r1
 8005792:	4611      	mov	r1, r2
  const int tensor_index = GetTensorIndex(index, node->intermediates->size,
 8005794:	689a      	ldr	r2, [r3, #8]
    const TfLiteNode* node, int index) {
 8005796:	b510      	push	{r4, lr}
  const int tensor_index = GetTensorIndex(index, node->intermediates->size,
 8005798:	1d13      	adds	r3, r2, #4
 800579a:	6812      	ldr	r2, [r2, #0]
    const TfLiteNode* node, int index) {
 800579c:	4604      	mov	r4, r0
  const int tensor_index = GetTensorIndex(index, node->intermediates->size,
 800579e:	f7ff ffc7 	bl	8005730 <_ZN6tflite12MicroContext14GetTensorIndexEiiPKi>
  if (tensor_index < 0) {
 80057a2:	1e01      	subs	r1, r0, #0
 80057a4:	db05      	blt.n	80057b2 <_ZN6tflite12MicroContext30AllocateTempIntermediateTensorEPK10TfLiteNodei+0x22>
  return AllocateTempTfLiteTensor(tensor_index);
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	4620      	mov	r0, r4
 80057aa:	695b      	ldr	r3, [r3, #20]
}
 80057ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return AllocateTempTfLiteTensor(tensor_index);
 80057b0:	4718      	bx	r3
}
 80057b2:	2000      	movs	r0, #0
 80057b4:	bd10      	pop	{r4, pc}

080057b6 <_ZN6tflite12MicroContext23SetScratchBufferHandlesEPNS_19ScratchBufferHandleE>:

void MicroContext::SetScratchBufferHandles(
    ScratchBufferHandle* scratch_buffer_handles) {
  scratch_buffer_handles_ = scratch_buffer_handles;
 80057b6:	6141      	str	r1, [r0, #20]
}
 80057b8:	4770      	bx	lr

080057ba <_ZN6tflite25MicroContextReportOpErrorEP13TfLiteContextPKcz>:
  external_context_payload_ = external_context_payload;
  return kTfLiteOk;
}

void MicroContextReportOpError(struct TfLiteContext* context,
                               const char* format, ...) {
 80057ba:	b40e      	push	{r1, r2, r3}
 80057bc:	b503      	push	{r0, r1, lr}
 80057be:	a903      	add	r1, sp, #12
 80057c0:	f851 0b04 	ldr.w	r0, [r1], #4
  va_list args;
  va_start(args, format);
 80057c4:	9101      	str	r1, [sp, #4]
  Log(format, args);
 80057c6:	f000 fd03 	bl	80061d0 <_Z3LogPKcSt9__va_list>
  va_end(args);
}
 80057ca:	b002      	add	sp, #8
 80057cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80057d0:	b003      	add	sp, #12
 80057d2:	4770      	bx	lr

080057d4 <_ZN6tflite12MicroContext19SetInterpreterStateENS0_16InterpreterStateE>:

void MicroContext::SetInterpreterState(MicroContext::InterpreterState state) {
  state_ = state;
 80057d4:	6101      	str	r1, [r0, #16]
}
 80057d6:	4770      	bx	lr

080057d8 <_ZN6tflite10MicroGraphD0Ev>:
  if (model != nullptr) {
    subgraphs_ = model->subgraphs();
  }
}

MicroGraph::~MicroGraph() {}
 80057d8:	4770      	bx	lr

080057da <_ZN6tflite10MicroGraph13InitSubgraphsEv>:

TfLiteStatus MicroGraph::InitSubgraphs() {
 80057da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  int previous_subgraph_idx = current_subgraph_index_;
 80057de:	f8d0 9014 	ldr.w	r9, [r0, #20]
TfLiteStatus MicroGraph::InitSubgraphs() {
 80057e2:	4604      	mov	r4, r0

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 80057e4:	2600      	movs	r6, #0
 80057e6:	69e3      	ldr	r3, [r4, #28]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	429e      	cmp	r6, r3
 80057ec:	d220      	bcs.n	8005830 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x56>
       subgraph_idx++) {
    current_subgraph_index_ = subgraph_idx;
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 80057ee:	68a0      	ldr	r0, [r4, #8]
    current_subgraph_index_ = subgraph_idx;
 80057f0:	6166      	str	r6, [r4, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 80057f2:	4631      	mov	r1, r6
 80057f4:	f7fe fdc0 	bl	8004378 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
 80057f8:	ea4f 0ac6 	mov.w	sl, r6, lsl #3
 80057fc:	4680      	mov	r8, r0
    for (size_t i = 0; i < operators_size; ++i) {
 80057fe:	2700      	movs	r7, #0
 8005800:	4547      	cmp	r7, r8
 8005802:	d013      	beq.n	800582c <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x52>
      TfLiteNode* node =
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
 8005804:	6923      	ldr	r3, [r4, #16]
 8005806:	f853 500a 	ldr.w	r5, [r3, sl]
 800580a:	eb05 1547 	add.w	r5, r5, r7, lsl #5
      const TfLiteRegistration_V1* registration =
 800580e:	69eb      	ldr	r3, [r5, #28]
      const char* init_data;
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
        init_data_size = node->custom_initial_data_size;
      } else {
        init_data = reinterpret_cast<const char*>(node->builtin_data);
 8005810:	6929      	ldr	r1, [r5, #16]
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 8005812:	695a      	ldr	r2, [r3, #20]
        init_data_size = 0;
      }
      if (registration->init) {
 8005814:	681b      	ldr	r3, [r3, #0]
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 8005816:	2a20      	cmp	r2, #32
        init_data_size = node->custom_initial_data_size;
 8005818:	bf0c      	ite	eq
 800581a:	e9d5 1205 	ldrdeq	r1, r2, [r5, #20]
        init_data_size = 0;
 800581e:	2200      	movne	r2, #0
      if (registration->init) {
 8005820:	b113      	cbz	r3, 8005828 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x4e>
        node->user_data =
            registration->init(context_, init_data, init_data_size);
 8005822:	6860      	ldr	r0, [r4, #4]
 8005824:	4798      	blx	r3
        node->user_data =
 8005826:	60e8      	str	r0, [r5, #12]
    for (size_t i = 0; i < operators_size; ++i) {
 8005828:	3701      	adds	r7, #1
 800582a:	e7e9      	b.n	8005800 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x26>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800582c:	3601      	adds	r6, #1
 800582e:	e7da      	b.n	80057e6 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0xc>
      }
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
 8005830:	f8c4 9014 	str.w	r9, [r4, #20]

  return kTfLiteOk;
}
 8005834:	2000      	movs	r0, #0
 8005836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800583a <_ZN6tflite10MicroGraph13FreeSubgraphsEv>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::FreeSubgraphs() {
 800583a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int previous_subgraph_idx = current_subgraph_index_;
 800583e:	f8d0 8014 	ldr.w	r8, [r0, #20]
TfLiteStatus MicroGraph::FreeSubgraphs() {
 8005842:	4604      	mov	r4, r0

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 8005844:	2500      	movs	r5, #0
 8005846:	69e3      	ldr	r3, [r4, #28]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	429d      	cmp	r5, r3
 800584c:	d21a      	bcs.n	8005884 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x4a>
       subgraph_idx++) {
    current_subgraph_index_ = subgraph_idx;
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800584e:	68a0      	ldr	r0, [r4, #8]
    current_subgraph_index_ = subgraph_idx;
 8005850:	6165      	str	r5, [r4, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 8005852:	4629      	mov	r1, r5
 8005854:	f7fe fd90 	bl	8004378 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
 8005858:	ea4f 09c5 	mov.w	r9, r5, lsl #3
 800585c:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
 800585e:	2600      	movs	r6, #0
 8005860:	42be      	cmp	r6, r7
 8005862:	d00d      	beq.n	8005880 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x46>
      TfLiteNode* node =
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
 8005864:	6923      	ldr	r3, [r4, #16]
 8005866:	f853 3009 	ldr.w	r3, [r3, r9]
 800586a:	eb03 1346 	add.w	r3, r3, r6, lsl #5
      const TfLiteRegistration_V1* registration =
 800586e:	69da      	ldr	r2, [r3, #28]
          subgraph_allocations_[subgraph_idx]
              .node_and_registrations[i]
              .registration;
      // registration is allocated outside the interpreter, so double check to
      // make sure it's not nullptr;
      if (registration != nullptr && registration->free != nullptr) {
 8005870:	b122      	cbz	r2, 800587c <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x42>
 8005872:	6852      	ldr	r2, [r2, #4]
 8005874:	b112      	cbz	r2, 800587c <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x42>
        registration->free(context_, node->user_data);
 8005876:	68d9      	ldr	r1, [r3, #12]
 8005878:	6860      	ldr	r0, [r4, #4]
 800587a:	4790      	blx	r2
    for (size_t i = 0; i < operators_size; ++i) {
 800587c:	3601      	adds	r6, #1
 800587e:	e7ef      	b.n	8005860 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x26>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 8005880:	3501      	adds	r5, #1
 8005882:	e7e0      	b.n	8005846 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xc>
      }
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
 8005884:	f8c4 8014 	str.w	r8, [r4, #20]

  return kTfLiteOk;
}
 8005888:	2000      	movs	r0, #0
 800588a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08005890 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK21TfLiteRegistration_V1>:
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 8005890:	6943      	ldr	r3, [r0, #20]
 8005892:	2b20      	cmp	r3, #32
 8005894:	d101      	bne.n	800589a <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK21TfLiteRegistration_V1+0xa>
    return registration->custom_name;
 8005896:	6980      	ldr	r0, [r0, #24]
 8005898:	4770      	bx	lr
// Check 'v' is out of closed range [low; high].
// Workaround for GCC warning [-Werror=type-limits]:
// comparison is always true due to limited range of data type.
template<typename T>
inline bool IsOutRange(const T &v, const T &low, const T &high) {
  return (v < low) || (high < v);
 800589a:	2ba1      	cmp	r3, #161	; 0xa1
  return EnumNamesBuiltinOperator()[index];
 800589c:	bf9a      	itte	ls
 800589e:	4a02      	ldrls	r2, [pc, #8]	; (80058a8 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK21TfLiteRegistration_V1+0x18>)
 80058a0:	f852 0023 	ldrls.w	r0, [r2, r3, lsl #2]
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_RIGHT_SHIFT)) return "";
 80058a4:	4801      	ldrhi	r0, [pc, #4]	; (80058ac <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK21TfLiteRegistration_V1+0x1c>)
}
 80058a6:	4770      	bx	lr
 80058a8:	080111d0 	.word	0x080111d0
 80058ac:	08056d24 	.word	0x08056d24

080058b0 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>:
TfLiteStatus MicroGraph::PrepareSubgraphs() {
 80058b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int previous_subgraph_idx = current_subgraph_index_;
 80058b4:	f8d0 9014 	ldr.w	r9, [r0, #20]
TfLiteStatus MicroGraph::PrepareSubgraphs() {
 80058b8:	4604      	mov	r4, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 80058ba:	2500      	movs	r5, #0
 80058bc:	69e3      	ldr	r3, [r4, #28]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	429d      	cmp	r5, r3
 80058c2:	d22c      	bcs.n	800591e <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x6e>
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 80058c4:	68a0      	ldr	r0, [r4, #8]
    current_subgraph_index_ = subgraph_idx;
 80058c6:	6165      	str	r5, [r4, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 80058c8:	4629      	mov	r1, r5
 80058ca:	f7fe fd55 	bl	8004378 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
 80058ce:	ea4f 0ac5 	mov.w	sl, r5, lsl #3
 80058d2:	4680      	mov	r8, r0
    for (size_t i = 0; i < operators_size; ++i) {
 80058d4:	2600      	movs	r6, #0
 80058d6:	4546      	cmp	r6, r8
 80058d8:	d01f      	beq.n	800591a <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x6a>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
 80058da:	6923      	ldr	r3, [r4, #16]
 80058dc:	f853 100a 	ldr.w	r1, [r3, sl]
 80058e0:	eb01 1146 	add.w	r1, r1, r6, lsl #5
      const TfLiteRegistration_V1* registration =
 80058e4:	f8d1 b01c 	ldr.w	fp, [r1, #28]
      if (registration->prepare != nullptr) {
 80058e8:	f8db 3008 	ldr.w	r3, [fp, #8]
 80058ec:	b17b      	cbz	r3, 800590e <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x5e>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
 80058ee:	6860      	ldr	r0, [r4, #4]
 80058f0:	4798      	blx	r3
        if (prepare_status != kTfLiteOk) {
 80058f2:	4607      	mov	r7, r0
 80058f4:	b158      	cbz	r0, 800590e <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x5e>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
 80058f6:	4658      	mov	r0, fp
 80058f8:	f7ff ffca 	bl	8005890 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK21TfLiteRegistration_V1>
 80058fc:	463b      	mov	r3, r7
 80058fe:	4601      	mov	r1, r0
 8005900:	4632      	mov	r2, r6
 8005902:	4809      	ldr	r0, [pc, #36]	; (8005928 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x78>)
 8005904:	f000 fc78 	bl	80061f8 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 8005908:	2001      	movs	r0, #1
}
 800590a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      allocator_->FinishPrepareNodeAllocations(/*node_id=*/i);
 800590e:	4631      	mov	r1, r6
 8005910:	68e0      	ldr	r0, [r4, #12]
 8005912:	f7ff fb59 	bl	8004fc8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (size_t i = 0; i < operators_size; ++i) {
 8005916:	3601      	adds	r6, #1
 8005918:	e7dd      	b.n	80058d6 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x26>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800591a:	3501      	adds	r5, #1
 800591c:	e7ce      	b.n	80058bc <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xc>
  current_subgraph_index_ = previous_subgraph_idx;
 800591e:	f8c4 9014 	str.w	r9, [r4, #20]
  return kTfLiteOk;
 8005922:	2000      	movs	r0, #0
 8005924:	e7f1      	b.n	800590a <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x5a>
 8005926:	bf00      	nop
 8005928:	08012108 	.word	0x08012108

0800592c <_ZN6tflite10MicroGraph12NumSubgraphsEv>:
  }

  return kTfLiteOk;
}

int MicroGraph::NumSubgraphs() { return model_->subgraphs()->size(); }
 800592c:	b508      	push	{r3, lr}
 800592e:	6880      	ldr	r0, [r0, #8]
 8005930:	f7fe fde3 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005934:	6800      	ldr	r0, [r0, #0]
 8005936:	bd08      	pop	{r3, pc}

08005938 <_ZN6tflite19ScopedMicroProfilerD1Ev>:
    if (profiler_ != nullptr) {
      event_handle_ = profiler_->BeginEvent(tag);
    }
  }

  ~ScopedMicroProfiler() {
 8005938:	b510      	push	{r4, lr}
 800593a:	4604      	mov	r4, r0
    if (profiler_ != nullptr) {
 800593c:	6840      	ldr	r0, [r0, #4]
 800593e:	b118      	cbz	r0, 8005948 <_ZN6tflite19ScopedMicroProfilerD1Ev+0x10>
      profiler_->EndEvent(event_handle_);
 8005940:	6803      	ldr	r3, [r0, #0]
 8005942:	6821      	ldr	r1, [r4, #0]
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	4798      	blx	r3
    }
  }
 8005948:	4620      	mov	r0, r4
 800594a:	bd10      	pop	{r4, pc}

0800594c <_ZN6tflite10MicroGraph14InvokeSubgraphEi>:
 800594c:	69c3      	ldr	r3, [r0, #28]
TfLiteStatus MicroGraph::InvokeSubgraph(int subgraph_idx) {
 800594e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005952:	681a      	ldr	r2, [r3, #0]
  int previous_subgraph_idx = current_subgraph_index_;
 8005954:	f8d0 a014 	ldr.w	sl, [r0, #20]
  current_subgraph_index_ = subgraph_idx;
 8005958:	6141      	str	r1, [r0, #20]
  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
 800595a:	4291      	cmp	r1, r2
TfLiteStatus MicroGraph::InvokeSubgraph(int subgraph_idx) {
 800595c:	4604      	mov	r4, r0
 800595e:	460f      	mov	r7, r1
  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
 8005960:	d307      	bcc.n	8005972 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x26>
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
 8005962:	4826      	ldr	r0, [pc, #152]	; (80059fc <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xb0>)
 8005964:	f000 fc48 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8005968:	2501      	movs	r5, #1
}
 800596a:	4628      	mov	r0, r5
 800596c:	b003      	add	sp, #12
 800596e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 8005972:	6880      	ldr	r0, [r0, #8]
 8005974:	f7fe fd00 	bl	8004378 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
  for (size_t i = 0; i < operators_size; ++i) {
 8005978:	2600      	movs	r6, #0
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800597a:	4680      	mov	r8, r0
        &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
 800597c:	00ff      	lsls	r7, r7, #3
      : profiler_(profiler) {
 800597e:	46b3      	mov	fp, r6
  for (size_t i = 0; i < operators_size; ++i) {
 8005980:	4546      	cmp	r6, r8
 8005982:	d037      	beq.n	80059f4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xa8>
        &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
 8005984:	6923      	ldr	r3, [r4, #16]
 8005986:	59dd      	ldr	r5, [r3, r7]
 8005988:	eb05 1546 	add.w	r5, r5, r6, lsl #5
    const TfLiteRegistration_V1* registration =
 800598c:	f8d5 901c 	ldr.w	r9, [r5, #28]
        reinterpret_cast<MicroProfilerInterface*>(context_->profiler));
 8005990:	4648      	mov	r0, r9
 8005992:	f7ff ff7d 	bl	8005890 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK21TfLiteRegistration_V1>
 8005996:	6863      	ldr	r3, [r4, #4]
 8005998:	4601      	mov	r1, r0
 800599a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800599c:	e9cd b000 	strd	fp, r0, [sp]
    if (profiler_ != nullptr) {
 80059a0:	b118      	cbz	r0, 80059aa <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x5e>
      event_handle_ = profiler_->BeginEvent(tag);
 80059a2:	6803      	ldr	r3, [r0, #0]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	4798      	blx	r3
 80059a8:	9000      	str	r0, [sp, #0]
    TFLITE_DCHECK(registration->invoke);
 80059aa:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80059ae:	b91b      	cbnz	r3, 80059b8 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x6c>
  DebugLog("HALTED\n");
 80059b0:	4813      	ldr	r0, [pc, #76]	; (8005a00 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xb4>)
 80059b2:	f004 fdd5 	bl	800a560 <DebugLog>
  while (1) {
 80059b6:	e7fe      	b.n	80059b6 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x6a>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
 80059b8:	4629      	mov	r1, r5
 80059ba:	6860      	ldr	r0, [r4, #4]
 80059bc:	4798      	blx	r3
 80059be:	4605      	mov	r5, r0
    allocator_->ResetTempAllocations();
 80059c0:	68e0      	ldr	r0, [r4, #12]
 80059c2:	6803      	ldr	r3, [r0, #0]
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	4798      	blx	r3
    if (invoke_status == kTfLiteError) {
 80059c8:	2d01      	cmp	r5, #1
 80059ca:	d10c      	bne.n	80059e6 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x9a>
      MicroPrintf("Node %s (number %d) failed to invoke with status %d",
 80059cc:	4648      	mov	r0, r9
 80059ce:	f7ff ff5f 	bl	8005890 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK21TfLiteRegistration_V1>
 80059d2:	462b      	mov	r3, r5
 80059d4:	4601      	mov	r1, r0
 80059d6:	4632      	mov	r2, r6
 80059d8:	480a      	ldr	r0, [pc, #40]	; (8005a04 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xb8>)
 80059da:	f000 fc0d 	bl	80061f8 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 80059de:	4668      	mov	r0, sp
 80059e0:	f7ff ffaa 	bl	8005938 <_ZN6tflite19ScopedMicroProfilerD1Ev>
 80059e4:	e7c1      	b.n	800596a <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x1e>
    } else if (invoke_status != kTfLiteOk) {
 80059e6:	2d00      	cmp	r5, #0
 80059e8:	d1f9      	bne.n	80059de <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x92>
        reinterpret_cast<MicroProfilerInterface*>(context_->profiler));
 80059ea:	4668      	mov	r0, sp
 80059ec:	f7ff ffa4 	bl	8005938 <_ZN6tflite19ScopedMicroProfilerD1Ev>
  for (size_t i = 0; i < operators_size; ++i) {
 80059f0:	3601      	adds	r6, #1
 80059f2:	e7c5      	b.n	8005980 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x34>
  current_subgraph_index_ = previous_subgraph_idx;
 80059f4:	f8c4 a014 	str.w	sl, [r4, #20]
  return kTfLiteOk;
 80059f8:	2500      	movs	r5, #0
 80059fa:	e7b6      	b.n	800596a <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x1e>
 80059fc:	0801213e 	.word	0x0801213e
 8005a00:	08010afc 	.word	0x08010afc
 8005a04:	08012170 	.word	0x08012170

08005a08 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE>:
MicroGraph::MicroGraph(TfLiteContext* context, const Model* model,
 8005a08:	b510      	push	{r4, lr}
 8005a0a:	4604      	mov	r4, r0
      resource_variables_(resource_variables) {
 8005a0c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8005a10:	4807      	ldr	r0, [pc, #28]	; (8005a30 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x28>)
 8005a12:	2300      	movs	r3, #0
 8005a14:	e9c4 3304 	strd	r3, r3, [r4, #16]
 8005a18:	9b02      	ldr	r3, [sp, #8]
 8005a1a:	61a3      	str	r3, [r4, #24]
 8005a1c:	e9c4 0100 	strd	r0, r1, [r4]
  if (model != nullptr) {
 8005a20:	b11a      	cbz	r2, 8005a2a <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x22>
    subgraphs_ = model->subgraphs();
 8005a22:	4610      	mov	r0, r2
 8005a24:	f7fe fd69 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005a28:	61e0      	str	r0, [r4, #28]
}
 8005a2a:	4620      	mov	r0, r4
 8005a2c:	bd10      	pop	{r4, pc}
 8005a2e:	bf00      	nop
 8005a30:	080121ac 	.word	0x080121ac

08005a34 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:

void MicroGraph::SetSubgraphAllocations(
    SubgraphAllocations* subgraph_allocations) {
  subgraph_allocations_ = subgraph_allocations;
 8005a34:	6101      	str	r1, [r0, #16]
}
 8005a36:	4770      	bx	lr

08005a38 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>:
TfLiteStatus MicroGraph::ResetVariableTensors() {
 8005a38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3c:	4605      	mov	r5, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 8005a3e:	2700      	movs	r7, #0
 8005a40:	69e8      	ldr	r0, [r5, #28]
 8005a42:	6803      	ldr	r3, [r0, #0]
 8005a44:	429f      	cmp	r7, r3
 8005a46:	d268      	bcs.n	8005b1a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xe2>
  return_type operator[](uoffset_t i) const { return Get(i); }
 8005a48:	4639      	mov	r1, r7
 8005a4a:	f7fe fe43 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 8005a4e:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 8005a52:	4680      	mov	r8, r0
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 8005a54:	2600      	movs	r6, #0
    auto field_offset = GetOptionalFieldOffset(field);
 8005a56:	2104      	movs	r1, #4
 8005a58:	4640      	mov	r0, r8
 8005a5a:	f7fe f9c0 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005a5e:	2800      	cmp	r0, #0
 8005a60:	d064      	beq.n	8005b2c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xf4>
 8005a62:	f858 3000 	ldr.w	r3, [r8, r0]
    auto p = data_ + field_offset;
 8005a66:	eb08 0100 	add.w	r1, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005a6a:	18ca      	adds	r2, r1, r3
 8005a6c:	58cb      	ldr	r3, [r1, r3]
 8005a6e:	429e      	cmp	r6, r3
 8005a70:	d251      	bcs.n	8005b16 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xde>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8005a72:	3204      	adds	r2, #4
    p += i * sizeof(uoffset_t);
 8005a74:	eb02 0186 	add.w	r1, r2, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005a78:	f852 3026 	ldr.w	r3, [r2, r6, lsl #2]
 8005a7c:	eb01 0b03 	add.w	fp, r1, r3
    auto field_offset = GetOptionalFieldOffset(field);
 8005a80:	4658      	mov	r0, fp
 8005a82:	210e      	movs	r1, #14
 8005a84:	f7fe f9ab 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8005a88:	2800      	cmp	r0, #0
 8005a8a:	d03e      	beq.n	8005b0a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xd2>
      if (tensor->is_variable()) {
 8005a8c:	f81b 2000 	ldrb.w	r2, [fp, r0]
 8005a90:	2a00      	cmp	r2, #0
 8005a92:	d03a      	beq.n	8005b0a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xd2>
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 8005a94:	692a      	ldr	r2, [r5, #16]
 8005a96:	444a      	add	r2, r9
 8005a98:	230c      	movs	r3, #12
 8005a9a:	6850      	ldr	r0, [r2, #4]
 8005a9c:	fb03 fa06 	mul.w	sl, r3, r6
 8005aa0:	a901      	add	r1, sp, #4
 8005aa2:	4450      	add	r0, sl
 8005aa4:	f7fe fcf2 	bl	800448c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 8005aa8:	4604      	mov	r4, r0
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	d13a      	bne.n	8005b24 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xec>
    auto field_offset = GetOptionalFieldOffset(field);
 8005aae:	2106      	movs	r1, #6
 8005ab0:	4658      	mov	r0, fp
 8005ab2:	f7fe f994 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8005ab6:	b350      	cbz	r0, 8005b0e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xd6>
        if (tensor->type() == tflite::TensorType_INT8) {
 8005ab8:	f91b 2000 	ldrsb.w	r2, [fp, r0]
 8005abc:	2a09      	cmp	r2, #9
 8005abe:	d128      	bne.n	8005b12 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xda>
    auto field_offset = GetOptionalFieldOffset(field);
 8005ac0:	210c      	movs	r1, #12
 8005ac2:	4658      	mov	r0, fp
 8005ac4:	f7fe f98b 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005ac8:	b1a0      	cbz	r0, 8005af4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xbc>
 8005aca:	f85b 4000 	ldr.w	r4, [fp, r0]
    auto p = data_ + field_offset;
 8005ace:	eb0b 0200 	add.w	r2, fp, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005ad2:	4414      	add	r4, r2
    auto field_offset = GetOptionalFieldOffset(field);
 8005ad4:	210a      	movs	r1, #10
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f7fe f981 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005adc:	b330      	cbz	r0, 8005b2c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xf4>
 8005ade:	5823      	ldr	r3, [r4, r0]
    auto p = data_ + field_offset;
 8005ae0:	1822      	adds	r2, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005ae2:	18d1      	adds	r1, r2, r3
    FLATBUFFERS_ASSERT(i < size());
 8005ae4:	58d3      	ldr	r3, [r2, r3]
 8005ae6:	b93b      	cbnz	r3, 8005af8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xc0>
 8005ae8:	4b11      	ldr	r3, [pc, #68]	; (8005b30 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xf8>)
 8005aea:	4a12      	ldr	r2, [pc, #72]	; (8005b34 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xfc>)
 8005aec:	4812      	ldr	r0, [pc, #72]	; (8005b38 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x100>)
 8005aee:	21aa      	movs	r1, #170	; 0xaa
 8005af0:	f007 fe5e 	bl	800d7b0 <__assert_func>
 8005af4:	4604      	mov	r4, r0
 8005af6:	e7ed      	b.n	8005ad4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x9c>
          value = tensor->quantization()->zero_point()->Get(0);
 8005af8:	6849      	ldr	r1, [r1, #4]
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
 8005afa:	692b      	ldr	r3, [r5, #16]
 8005afc:	9a01      	ldr	r2, [sp, #4]
 8005afe:	444b      	add	r3, r9
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f853 000a 	ldr.w	r0, [r3, sl]
 8005b06:	f007 fed1 	bl	800d8ac <memset>
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 8005b0a:	3601      	adds	r6, #1
 8005b0c:	e7a3      	b.n	8005a56 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e>
        int value = 0;
 8005b0e:	4601      	mov	r1, r0
 8005b10:	e7f3      	b.n	8005afa <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xc2>
 8005b12:	4621      	mov	r1, r4
 8005b14:	e7f1      	b.n	8005afa <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xc2>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 8005b16:	3701      	adds	r7, #1
 8005b18:	e792      	b.n	8005a40 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x8>
  if (resource_variables_ != nullptr) {
 8005b1a:	69a8      	ldr	r0, [r5, #24]
 8005b1c:	b108      	cbz	r0, 8005b22 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xea>
    resource_variables_->ResetAll();
 8005b1e:	f000 fbc3 	bl	80062a8 <_ZN6tflite22MicroResourceVariables8ResetAllEv>
  return kTfLiteOk;
 8005b22:	2400      	movs	r4, #0
}
 8005b24:	4620      	mov	r0, r4
 8005b26:	b003      	add	sp, #12
 8005b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uoffset_t size() const { return EndianScalar(length_); }
 8005b2c:	6803      	ldr	r3, [r0, #0]
 8005b2e:	deff      	udf	#255	; 0xff
 8005b30:	080115e7 	.word	0x080115e7
 8005b34:	08011dd5 	.word	0x08011dd5
 8005b38:	080116ec 	.word	0x080116ec

08005b3c <_ZN6tflite10MicroGraph16GetSubgraphInputEii>:
size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
}

TfLiteEvalTensor* MicroGraph::GetSubgraphInput(int subgraph_idx,
                                               int input_idx) {
 8005b3c:	b570      	push	{r4, r5, r6, lr}
 8005b3e:	4605      	mov	r5, r0
 8005b40:	460c      	mov	r4, r1
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
 8005b42:	6880      	ldr	r0, [r0, #8]
                                               int input_idx) {
 8005b44:	4616      	mov	r6, r2
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
 8005b46:	f7fe fcd8 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005b4a:	4621      	mov	r1, r4
 8005b4c:	f7fe fdc2 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8005b50:	2106      	movs	r1, #6
 8005b52:	f7fe fe1f 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 8005b56:	4631      	mov	r1, r6
 8005b58:	f7fe fd78 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 8005b5c:	6929      	ldr	r1, [r5, #16]
 8005b5e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
}
 8005b62:	220c      	movs	r2, #12
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 8005b64:	6863      	ldr	r3, [r4, #4]
}
 8005b66:	fb02 3000 	mla	r0, r2, r0, r3
 8005b6a:	bd70      	pop	{r4, r5, r6, pc}

08005b6c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii>:
size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
}

TfLiteEvalTensor* MicroGraph::GetSubgraphOutput(int subgraph_idx,
                                                int output_idx) {
 8005b6c:	b570      	push	{r4, r5, r6, lr}
 8005b6e:	4605      	mov	r5, r0
 8005b70:	460c      	mov	r4, r1
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
 8005b72:	6880      	ldr	r0, [r0, #8]
                                                int output_idx) {
 8005b74:	4616      	mov	r6, r2
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
 8005b76:	f7fe fcc0 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	f7fe fdaa 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 8005b80:	2108      	movs	r1, #8
 8005b82:	f7fe fe07 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 8005b86:	4631      	mov	r1, r6
 8005b88:	f7fe fd60 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 8005b8c:	6929      	ldr	r1, [r5, #16]
 8005b8e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
}
 8005b92:	220c      	movs	r2, #12
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 8005b94:	6863      	ldr	r3, [r4, #4]
}
 8005b96:	fb02 3000 	mla	r0, r2, r0, r3
 8005b9a:	bd70      	pop	{r4, r5, r6, pc}

08005b9c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi>:
size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
 8005b9c:	b507      	push	{r0, r1, r2, lr}
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
 8005b9e:	6880      	ldr	r0, [r0, #8]
size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
 8005ba0:	9101      	str	r1, [sp, #4]
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
 8005ba2:	f7fe fcaa 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005ba6:	9901      	ldr	r1, [sp, #4]
 8005ba8:	f7fe fd94 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 8005bac:	2108      	movs	r1, #8
 8005bae:	f7fe fdf1 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
}
 8005bb2:	6800      	ldr	r0, [r0, #0]
 8005bb4:	b003      	add	sp, #12
 8005bb6:	f85d fb04 	ldr.w	pc, [sp], #4

08005bba <_ZN6tflite10MicroGraph17NumSubgraphInputsEi>:
size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
 8005bba:	b507      	push	{r0, r1, r2, lr}
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
 8005bbc:	6880      	ldr	r0, [r0, #8]
size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
 8005bbe:	9101      	str	r1, [sp, #4]
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
 8005bc0:	f7fe fc9b 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005bc4:	9901      	ldr	r1, [sp, #4]
 8005bc6:	f7fe fd85 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 8005bca:	2106      	movs	r1, #6
 8005bcc:	f7fe fde2 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
}
 8005bd0:	6800      	ldr	r0, [r0, #0]
 8005bd2:	b003      	add	sp, #12
 8005bd4:	f85d fb04 	ldr.w	pc, [sp], #4

08005bd8 <_ZN6tflite36MicroContextAllocatePersistentBufferEP13TfLiteContextj>:

  TF_LITE_REMOVE_VIRTUAL_DELETE
};

inline MicroContext* GetMicroContext(const struct TfLiteContext* context) {
  return reinterpret_cast<MicroContext*>(context->impl_);
 8005bd8:	68c0      	ldr	r0, [r0, #12]
// TODO(b/213010668): migrate all existing kernels to use MicroContext, delete
// these functions, and remove corresponding members from the TfLiteContext
// struct for TFLM.
inline void* MicroContextAllocatePersistentBuffer(TfLiteContext* ctx,
                                                  size_t bytes) {
  return GetMicroContext(ctx)->AllocatePersistentBuffer(bytes);
 8005bda:	6803      	ldr	r3, [r0, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	4718      	bx	r3

08005be0 <_ZN6tflite39MicroContextRequestScratchBufferInArenaEP13TfLiteContextjPi>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 8005be0:	68c0      	ldr	r0, [r0, #12]
}
inline TfLiteStatus MicroContextRequestScratchBufferInArena(TfLiteContext* ctx,
                                                            size_t bytes,
                                                            int* buffer_idx) {
  return GetMicroContext(ctx)->RequestScratchBufferInArena(bytes, buffer_idx);
 8005be2:	6803      	ldr	r3, [r0, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	4718      	bx	r3

08005be8 <_ZN6tflite28MicroContextGetScratchBufferEP13TfLiteContexti>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 8005be8:	68c0      	ldr	r0, [r0, #12]
}
inline void* MicroContextGetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  return GetMicroContext(ctx)->GetScratchBuffer(buffer_idx);
 8005bea:	6803      	ldr	r3, [r0, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	4718      	bx	r3

08005bf0 <_ZN6tflite21MicroContextGetTensorEPK13TfLiteContexti>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 8005bf0:	68c0      	ldr	r0, [r0, #12]
}
inline TfLiteTensor* MicroContextGetTensor(const struct TfLiteContext* context,
                                           int tensor_idx) {
  return GetMicroContext(context)->AllocateTempTfLiteTensor(tensor_idx);
 8005bf2:	6803      	ldr	r3, [r0, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	4718      	bx	r3

08005bf8 <_ZN6tflite25MicroContextGetEvalTensorEPK13TfLiteContexti>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 8005bf8:	68c0      	ldr	r0, [r0, #12]
}
inline TfLiteEvalTensor* MicroContextGetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  return GetMicroContext(context)->GetEvalTensor(tensor_idx);
 8005bfa:	6803      	ldr	r3, [r0, #0]
 8005bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfe:	4718      	bx	r3

08005c00 <_ZN6tflite30MicroContextGetExternalContextEP13TfLiteContext25TfLiteExternalContextType>:
  void* external_context() { return external_context_payload_; }
 8005c00:	68c3      	ldr	r3, [r0, #12]
}
inline TfLiteExternalContext* MicroContextGetExternalContext(
    TfLiteContext* context, TfLiteExternalContextType unused) {
  return reinterpret_cast<TfLiteExternalContext*>(
      GetMicroContext(context)->external_context());
}
 8005c02:	6998      	ldr	r0, [r3, #24]
 8005c04:	4770      	bx	lr
	...

08005c08 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>:
 8005c08:	28a1      	cmp	r0, #161	; 0xa1
  return EnumNamesBuiltinOperator()[index];
 8005c0a:	bf9a      	itte	ls
 8005c0c:	4b02      	ldrls	r3, [pc, #8]	; (8005c18 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE+0x10>)
 8005c0e:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_RIGHT_SHIFT)) return "";
 8005c12:	4802      	ldrhi	r0, [pc, #8]	; (8005c1c <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE+0x14>)
}
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	080111d0 	.word	0x080111d0
 8005c1c:	08056d24 	.word	0x08056d24

08005c20 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE>:
  if (graph_.GetAllocations() != nullptr) {
    graph_.FreeSubgraphs();
  }
}

void MicroInterpreter::Init(MicroProfilerInterface* profiler) {
 8005c20:	b570      	push	{r4, r5, r6, lr}
  micro_context_.SetInterpreterState(MicroContext::InterpreterState::kInit);
 8005c22:	f100 0698 	add.w	r6, r0, #152	; 0x98
void MicroInterpreter::Init(MicroProfilerInterface* profiler) {
 8005c26:	4604      	mov	r4, r0
 8005c28:	460d      	mov	r5, r1
  micro_context_.SetInterpreterState(MicroContext::InterpreterState::kInit);
 8005c2a:	4630      	mov	r0, r6
 8005c2c:	2100      	movs	r1, #0
 8005c2e:	f7ff fdd1 	bl	80057d4 <_ZN6tflite12MicroContext19SetInterpreterStateENS0_16InterpreterStateE>
  context_.impl_ = static_cast<void*>(&micro_context_);
  context_.ReportError = MicroContextReportOpError;
 8005c32:	4b0a      	ldr	r3, [pc, #40]	; (8005c5c <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x3c>)
 8005c34:	61e3      	str	r3, [r4, #28]
  context_.GetTensor = MicroContextGetTensor;
 8005c36:	4b0a      	ldr	r3, [pc, #40]	; (8005c60 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x40>)
 8005c38:	65a3      	str	r3, [r4, #88]	; 0x58
  context_.GetEvalTensor = MicroContextGetEvalTensor;
 8005c3a:	4b0a      	ldr	r3, [pc, #40]	; (8005c64 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x44>)
 8005c3c:	65e3      	str	r3, [r4, #92]	; 0x5c
  context_.profiler = profiler;
  context_.RequestScratchBufferInArena =
 8005c3e:	4b0a      	ldr	r3, [pc, #40]	; (8005c68 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x48>)
 8005c40:	64a3      	str	r3, [r4, #72]	; 0x48
      MicroContextRequestScratchBufferInArena;
  context_.GetExternalContext = MicroContextGetExternalContext;
 8005c42:	4b0a      	ldr	r3, [pc, #40]	; (8005c6c <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x4c>)
 8005c44:	6323      	str	r3, [r4, #48]	; 0x30
  context_.AllocatePersistentBuffer = MicroContextAllocatePersistentBuffer;
 8005c46:	4b0a      	ldr	r3, [pc, #40]	; (8005c70 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x50>)
 8005c48:	6423      	str	r3, [r4, #64]	; 0x40
  context_.GetScratchBuffer = MicroContextGetScratchBuffer;
 8005c4a:	4b0a      	ldr	r3, [pc, #40]	; (8005c74 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x54>)
 8005c4c:	64e3      	str	r3, [r4, #76]	; 0x4c

  initialization_status_ = kTfLiteOk;
 8005c4e:	2300      	movs	r3, #0
  context_.impl_ = static_cast<void*>(&micro_context_);
 8005c50:	6166      	str	r6, [r4, #20]
  context_.profiler = profiler;
 8005c52:	63e5      	str	r5, [r4, #60]	; 0x3c
  initialization_status_ = kTfLiteOk;
 8005c54:	f884 3089 	strb.w	r3, [r4, #137]	; 0x89
}
 8005c58:	bd70      	pop	{r4, r5, r6, pc}
 8005c5a:	bf00      	nop
 8005c5c:	080057bb 	.word	0x080057bb
 8005c60:	08005bf1 	.word	0x08005bf1
 8005c64:	08005bf9 	.word	0x08005bf9
 8005c68:	08005be1 	.word	0x08005be1
 8005c6c:	08005c01 	.word	0x08005c01
 8005c70:	08005bd9 	.word	0x08005bd9
 8005c74:	08005be9 	.word	0x08005be9

08005c78 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE>:
MicroInterpreter::MicroInterpreter(const Model* model,
 8005c78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
      micro_context_(&allocator_, model_, &graph_) {
 8005c7a:	f100 0708 	add.w	r7, r0, #8
MicroInterpreter::MicroInterpreter(const Model* model,
 8005c7e:	4604      	mov	r4, r0
 8005c80:	461e      	mov	r6, r3
      micro_context_(&allocator_, model_, &graph_) {
 8005c82:	e9c0 1200 	strd	r1, r2, [r0]
MicroInterpreter::MicroInterpreter(const Model* model,
 8005c86:	460d      	mov	r5, r1
      micro_context_(&allocator_, model_, &graph_) {
 8005c88:	225c      	movs	r2, #92	; 0x5c
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	4638      	mov	r0, r7
 8005c8e:	f007 fe0d 	bl	800d8ac <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size)),
 8005c92:	9908      	ldr	r1, [sp, #32]
 8005c94:	4630      	mov	r0, r6
 8005c96:	f7ff f8c3 	bl	8004e20 <_ZN6tflite14MicroAllocator6CreateEPhj>
      micro_context_(&allocator_, model_, &graph_) {
 8005c9a:	f104 0668 	add.w	r6, r4, #104	; 0x68
 8005c9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ca0:	6660      	str	r0, [r4, #100]	; 0x64
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size)),
 8005ca2:	4603      	mov	r3, r0
      micro_context_(&allocator_, model_, &graph_) {
 8005ca4:	9200      	str	r2, [sp, #0]
 8005ca6:	4639      	mov	r1, r7
 8005ca8:	462a      	mov	r2, r5
 8005caa:	4630      	mov	r0, r6
 8005cac:	f7ff feac 	bl	8005a08 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE>
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005cb6:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
 8005cba:	2300      	movs	r3, #0
 8005cbc:	e9c4 3323 	strd	r3, r3, [r4, #140]	; 0x8c
 8005cc0:	f850 2b98 	ldr.w	r2, [r0], #152
 8005cc4:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005cc6:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
 8005cca:	4633      	mov	r3, r6
 8005ccc:	f7ff fd22 	bl	8005714 <_ZN6tflite12MicroContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_10MicroGraphE>
  Init(profiler);
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005cd4:	f7ff ffa4 	bl	8005c20 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE>
}
 8005cd8:	4620      	mov	r0, r4
 8005cda:	b003      	add	sp, #12
 8005cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005cde <_ZNK6tflite16MicroInterpreter11inputs_sizeEv.isra.0>:
  // pointer should be at least as long as this interpreter. TFLM supports only
  // one external context.
  TfLiteStatus SetMicroExternalContext(void* external_context_payload);

  TfLiteTensor* input(size_t index);
  size_t inputs_size() const {
 8005cde:	b508      	push	{r3, lr}
    return model_->subgraphs()->Get(0)->inputs()->size();
 8005ce0:	f7fe fc0b 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	f7fe fcf5 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 8005cea:	2106      	movs	r1, #6
 8005cec:	f7fe fd52 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
  }
 8005cf0:	6800      	ldr	r0, [r0, #0]
 8005cf2:	bd08      	pop	{r3, pc}

08005cf4 <_ZN6tflite16MicroInterpreter5inputEj>:
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
  }
  return graph_.InvokeSubgraph(0);
}

TfLiteTensor* MicroInterpreter::input(size_t index) {
 8005cf4:	b538      	push	{r3, r4, r5, lr}
 8005cf6:	4605      	mov	r5, r0
  const size_t length = inputs_size();
 8005cf8:	6800      	ldr	r0, [r0, #0]
TfLiteTensor* MicroInterpreter::input(size_t index) {
 8005cfa:	460c      	mov	r4, r1
  const size_t length = inputs_size();
 8005cfc:	f7ff ffef 	bl	8005cde <_ZNK6tflite16MicroInterpreter11inputs_sizeEv.isra.0>
  if (index >= length) {
 8005d00:	42a0      	cmp	r0, r4
  const size_t length = inputs_size();
 8005d02:	4602      	mov	r2, r0
  if (index >= length) {
 8005d04:	d805      	bhi.n	8005d12 <_ZN6tflite16MicroInterpreter5inputEj+0x1e>
    MicroPrintf("Input index %d out of range (length is %d)", index, length);
 8005d06:	4805      	ldr	r0, [pc, #20]	; (8005d1c <_ZN6tflite16MicroInterpreter5inputEj+0x28>)
 8005d08:	4621      	mov	r1, r4
 8005d0a:	f000 fa75 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return nullptr;
 8005d0e:	2000      	movs	r0, #0
  }
  return input_tensors_[index];
}
 8005d10:	bd38      	pop	{r3, r4, r5, pc}
  return input_tensors_[index];
 8005d12:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005d16:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8005d1a:	e7f9      	b.n	8005d10 <_ZN6tflite16MicroInterpreter5inputEj+0x1c>
 8005d1c:	080121dc 	.word	0x080121dc

08005d20 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv.isra.0>:
    }
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const {
 8005d20:	b508      	push	{r3, lr}
    return model_->subgraphs()->Get(0)->outputs()->size();
 8005d22:	f7fe fbea 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005d26:	2100      	movs	r1, #0
 8005d28:	f7fe fcd4 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 8005d2c:	2108      	movs	r1, #8
 8005d2e:	f7fe fd31 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
  }
 8005d32:	6800      	ldr	r0, [r0, #0]
 8005d34:	bd08      	pop	{r3, pc}
	...

08005d38 <_ZN6tflite16MicroInterpreter6outputEj>:

TfLiteTensor* MicroInterpreter::output(size_t index) {
 8005d38:	b538      	push	{r3, r4, r5, lr}
 8005d3a:	4605      	mov	r5, r0
  const size_t length = outputs_size();
 8005d3c:	6800      	ldr	r0, [r0, #0]
TfLiteTensor* MicroInterpreter::output(size_t index) {
 8005d3e:	460c      	mov	r4, r1
  const size_t length = outputs_size();
 8005d40:	f7ff ffee 	bl	8005d20 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv.isra.0>
  if (index >= length) {
 8005d44:	42a0      	cmp	r0, r4
  const size_t length = outputs_size();
 8005d46:	4602      	mov	r2, r0
  if (index >= length) {
 8005d48:	d805      	bhi.n	8005d56 <_ZN6tflite16MicroInterpreter6outputEj+0x1e>
    MicroPrintf("Output index %d out of range (length is %d)", index, length);
 8005d4a:	4805      	ldr	r0, [pc, #20]	; (8005d60 <_ZN6tflite16MicroInterpreter6outputEj+0x28>)
 8005d4c:	4621      	mov	r1, r4
 8005d4e:	f000 fa53 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return nullptr;
 8005d52:	2000      	movs	r0, #0
  }
  return output_tensors_[index];
}
 8005d54:	bd38      	pop	{r3, r4, r5, pc}
  return output_tensors_[index];
 8005d56:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005d5a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8005d5e:	e7f9      	b.n	8005d54 <_ZN6tflite16MicroInterpreter6outputEj+0x1c>
 8005d60:	08012207 	.word	0x08012207

08005d64 <_ZN6tflite16MicroInterpreterD1Ev>:
MicroInterpreter::~MicroInterpreter() {
 8005d64:	b538      	push	{r3, r4, r5, lr}
  if (graph_.GetAllocations() != nullptr) {
 8005d66:	6f83      	ldr	r3, [r0, #120]	; 0x78
MicroInterpreter::~MicroInterpreter() {
 8005d68:	4604      	mov	r4, r0
    graph_.FreeSubgraphs();
 8005d6a:	f100 0568 	add.w	r5, r0, #104	; 0x68
  if (graph_.GetAllocations() != nullptr) {
 8005d6e:	b113      	cbz	r3, 8005d76 <_ZN6tflite16MicroInterpreterD1Ev+0x12>
    graph_.FreeSubgraphs();
 8005d70:	4628      	mov	r0, r5
 8005d72:	f7ff fd62 	bl	800583a <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
MicroInterpreter::~MicroInterpreter() {
 8005d76:	f104 0098 	add.w	r0, r4, #152	; 0x98
 8005d7a:	f7ff fc71 	bl	8005660 <_ZN6tflite12MicroContextD0Ev>
 8005d7e:	4628      	mov	r0, r5
 8005d80:	f7ff fd2a 	bl	80057d8 <_ZN6tflite10MicroGraphD0Ev>
}
 8005d84:	4620      	mov	r0, r4
 8005d86:	bd38      	pop	{r3, r4, r5, pc}

08005d88 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:
TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
 8005d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d8c:	ed2d 8b02 	vpush	{d8}
 8005d90:	4606      	mov	r6, r0
 8005d92:	b08b      	sub	sp, #44	; 0x2c
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
 8005d94:	f04f 0a00 	mov.w	sl, #0
 8005d98:	f106 0068 	add.w	r0, r6, #104	; 0x68
 8005d9c:	f7ff fdc6 	bl	800592c <_ZN6tflite10MicroGraph12NumSubgraphsEv>
 8005da0:	4550      	cmp	r0, sl
 8005da2:	f340 80f2 	ble.w	8005f8a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x202>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 8005da6:	6835      	ldr	r5, [r6, #0]
 8005da8:	4628      	mov	r0, r5
 8005daa:	f7fe fba6 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 8005dae:	4651      	mov	r1, sl
 8005db0:	f7fe fc90 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    TFLITE_DCHECK(subgraph != nullptr);
 8005db4:	4680      	mov	r8, r0
 8005db6:	b918      	cbnz	r0, 8005dc0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x38>
  DebugLog("HALTED\n");
 8005db8:	4876      	ldr	r0, [pc, #472]	; (8005f94 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x20c>)
 8005dba:	f004 fbd1 	bl	800a560 <DebugLog>
  while (1) {
 8005dbe:	e7fe      	b.n	8005dbe <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x36>
    auto field_offset = GetOptionalFieldOffset(field);
 8005dc0:	2106      	movs	r1, #6
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	f7fe f80b 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005dc8:	b340      	cbz	r0, 8005e1c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x94>
 8005dca:	582c      	ldr	r4, [r5, r0]
    auto p = data_ + field_offset;
 8005dcc:	182b      	adds	r3, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005dce:	441c      	add	r4, r3
        allocator_.GetBuiltinDataAllocator();
 8005dd0:	6e70      	ldr	r0, [r6, #100]	; 0x64
 8005dd2:	f7ff f91a 	bl	800500a <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
 8005dd6:	ee08 0a10 	vmov	s16, r0
    uint32_t operators_size = NumSubgraphOperators(subgraph);
 8005dda:	4640      	mov	r0, r8
 8005ddc:	f7fe fabe 	bl	800435c <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
 8005de0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8005de4:	9004      	str	r0, [sp, #16]
    for (size_t i = 0; i < operators_size; ++i) {
 8005de6:	9301      	str	r3, [sp, #4]
 8005de8:	2700      	movs	r7, #0
 8005dea:	9b04      	ldr	r3, [sp, #16]
 8005dec:	429f      	cmp	r7, r3
 8005dee:	f000 80c9 	beq.w	8005f84 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1fc>
    auto field_offset = GetOptionalFieldOffset(field);
 8005df2:	210a      	movs	r1, #10
 8005df4:	4640      	mov	r0, r8
 8005df6:	f7fd fff2 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005dfa:	2800      	cmp	r0, #0
 8005dfc:	f000 80c7 	beq.w	8005f8e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x206>
 8005e00:	f858 2000 	ldr.w	r2, [r8, r0]
    auto p = data_ + field_offset;
 8005e04:	eb08 0100 	add.w	r1, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005e08:	188b      	adds	r3, r1, r2
    FLATBUFFERS_ASSERT(i < size());
 8005e0a:	588a      	ldr	r2, [r1, r2]
 8005e0c:	4297      	cmp	r7, r2
 8005e0e:	d307      	bcc.n	8005e20 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x98>
 8005e10:	4b61      	ldr	r3, [pc, #388]	; (8005f98 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x210>)
 8005e12:	4a62      	ldr	r2, [pc, #392]	; (8005f9c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x214>)
 8005e14:	4862      	ldr	r0, [pc, #392]	; (8005fa0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x218>)
 8005e16:	21aa      	movs	r1, #170	; 0xaa
 8005e18:	f007 fcca 	bl	800d7b0 <__assert_func>
 8005e1c:	4604      	mov	r4, r0
 8005e1e:	e7d7      	b.n	8005dd0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x48>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8005e20:	3304      	adds	r3, #4
    p += i * sizeof(uoffset_t);
 8005e22:	eb03 0587 	add.w	r5, r3, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005e26:	f853 3027 	ldr.w	r3, [r3, r7, lsl #2]
 8005e2a:	441d      	add	r5, r3
    auto field_offset = GetOptionalFieldOffset(field);
 8005e2c:	2104      	movs	r1, #4
 8005e2e:	4628      	mov	r0, r5
 8005e30:	f7fd ffd5 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8005e34:	b150      	cbz	r0, 8005e4c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc4>
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8005e36:	f855 9000 	ldr.w	r9, [r5, r0]
      if (index >= opcodes->size()) {
 8005e3a:	6823      	ldr	r3, [r4, #0]
 8005e3c:	454b      	cmp	r3, r9
 8005e3e:	d807      	bhi.n	8005e50 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc8>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
 8005e40:	4858      	ldr	r0, [pc, #352]	; (8005fa4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x21c>)
 8005e42:	4649      	mov	r1, r9
          MicroPrintf("Did not find a parser for %s",
 8005e44:	f000 f9d8 	bl	80061f8 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e01f      	b.n	8005e8c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x104>
 8005e4c:	4681      	mov	r9, r0
 8005e4e:	e7f4      	b.n	8005e3a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xb2>
 8005e50:	1d23      	adds	r3, r4, #4
    p += i * sizeof(uoffset_t);
 8005e52:	eb03 0b89 	add.w	fp, r3, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005e56:	f853 3029 	ldr.w	r3, [r3, r9, lsl #2]
                                          .node_and_registrations[i]
 8005e5a:	9a01      	ldr	r2, [sp, #4]
          GetRegistrationFromOpCode(opcode, op_resolver_,
 8005e5c:	6871      	ldr	r1, [r6, #4]
 8005e5e:	449b      	add	fp, r3

  // Gets the list of alloctions for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
 8005e60:	017b      	lsls	r3, r7, #5
 8005e62:	9303      	str	r3, [sp, #12]
                                          .node_and_registrations[i]
 8005e64:	6fb3      	ldr	r3, [r6, #120]	; 0x78
 8005e66:	589a      	ldr	r2, [r3, r2]
 8005e68:	eb02 1247 	add.w	r2, r2, r7, lsl #5
          GetRegistrationFromOpCode(opcode, op_resolver_,
 8005e6c:	321c      	adds	r2, #28
 8005e6e:	4658      	mov	r0, fp
 8005e70:	f000 f9d0 	bl	8006214 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1>
      if (status != kTfLiteOk) {
 8005e74:	b180      	cbz	r0, 8005e98 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x110>
 8005e76:	9001      	str	r0, [sp, #4]
        MicroPrintf("Failed to get registration from op code %s\n ",
 8005e78:	4658      	mov	r0, fp
 8005e7a:	f001 fc4f 	bl	800771c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
 8005e7e:	f7ff fec3 	bl	8005c08 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 8005e82:	4601      	mov	r1, r0
 8005e84:	4848      	ldr	r0, [pc, #288]	; (8005fa8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x220>)
 8005e86:	f000 f9b7 	bl	80061f8 <_Z11MicroPrintfPKcz>
        return status;
 8005e8a:	9b01      	ldr	r3, [sp, #4]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	b00b      	add	sp, #44	; 0x2c
 8005e90:	ecbd 8b02 	vpop	{d8}
 8005e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                                     .registration;
 8005e98:	9901      	ldr	r1, [sp, #4]
                                     .node_and_registrations[i]
 8005e9a:	6fb2      	ldr	r2, [r6, #120]	; 0x78
                                     .registration;
 8005e9c:	5852      	ldr	r2, [r2, r1]
 8005e9e:	0179      	lsls	r1, r7, #5
 8005ea0:	440a      	add	r2, r1
 8005ea2:	69d2      	ldr	r2, [r2, #28]
      if (registration == nullptr) {
 8005ea4:	b912      	cbnz	r2, 8005eac <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x124>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
 8005ea6:	4841      	ldr	r0, [pc, #260]	; (8005fac <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x224>)
 8005ea8:	4649      	mov	r1, r9
 8005eaa:	e7cb      	b.n	8005e44 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xbc>
      BuiltinOperator op_type =
 8005eac:	f8d2 9014 	ldr.w	r9, [r2, #20]
      unsigned char* builtin_data = nullptr;
 8005eb0:	9009      	str	r0, [sp, #36]	; 0x24
      if (op_type == BuiltinOperator_CUSTOM) {
 8005eb2:	f1b9 0f20 	cmp.w	r9, #32
    auto field_offset = GetOptionalFieldOffset(field);
 8005eb6:	f04f 010e 	mov.w	r1, #14
 8005eba:	4628      	mov	r0, r5
 8005ebc:	d143      	bne.n	8005f46 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1be>
 8005ebe:	f7fd ff8e 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	d137      	bne.n	8005f36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ae>
      size_t custom_data_size = 0;
 8005ec6:	f04f 0b00 	mov.w	fp, #0
      const char* custom_data = nullptr;
 8005eca:	f8cd b008 	str.w	fp, [sp, #8]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8005ece:	2106      	movs	r1, #6
 8005ed0:	4628      	mov	r0, r5
 8005ed2:	f7fe fc5f 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
          FlatBufferVectorToTfLiteTypeArray(op->inputs());
 8005ed6:	f7fe fa77 	bl	80043c8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlEE>
 8005eda:	2108      	movs	r1, #8
 8005edc:	9005      	str	r0, [sp, #20]
 8005ede:	4628      	mov	r0, r5
 8005ee0:	f7fe fc58 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
          FlatBufferVectorToTfLiteTypeArray(op->outputs());
 8005ee4:	f7fe fa70 	bl	80043c8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlEE>
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
 8005ee8:	9a01      	ldr	r2, [sp, #4]
 8005eea:	6fb3      	ldr	r3, [r6, #120]	; 0x78
          FlatBufferVectorToTfLiteTypeArray(op->outputs());
 8005eec:	9006      	str	r0, [sp, #24]
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
 8005eee:	589b      	ldr	r3, [r3, r2]
 8005ef0:	9a03      	ldr	r2, [sp, #12]
 8005ef2:	9307      	str	r3, [sp, #28]
 8005ef4:	eb03 0902 	add.w	r9, r3, r2
      *node = {};
 8005ef8:	2100      	movs	r1, #0
 8005efa:	221c      	movs	r2, #28
 8005efc:	4648      	mov	r0, r9
 8005efe:	f007 fcd5 	bl	800d8ac <memset>
      node->inputs = inputs_array;
 8005f02:	9b07      	ldr	r3, [sp, #28]
 8005f04:	9a03      	ldr	r2, [sp, #12]
 8005f06:	9905      	ldr	r1, [sp, #20]
 8005f08:	5099      	str	r1, [r3, r2]
      node->outputs = outputs_array;
 8005f0a:	9b06      	ldr	r3, [sp, #24]
 8005f0c:	f8c9 3004 	str.w	r3, [r9, #4]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
 8005f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f12:	f8c9 3010 	str.w	r3, [r9, #16]
      node->custom_initial_data = custom_data;
 8005f16:	9b02      	ldr	r3, [sp, #8]
 8005f18:	2114      	movs	r1, #20
      node->custom_initial_data_size = custom_data_size;
 8005f1a:	e9c9 3b05 	strd	r3, fp, [r9, #20]
 8005f1e:	4628      	mov	r0, r5
 8005f20:	f7fe fc38 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
      if (op->intermediates() && (op->intermediates()->size() > 0)) {
 8005f24:	b128      	cbz	r0, 8005f32 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1aa>
 8005f26:	6803      	ldr	r3, [r0, #0]
 8005f28:	b11b      	cbz	r3, 8005f32 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1aa>
            FlatBufferVectorToTfLiteTypeArray(op->intermediates());
 8005f2a:	f7fe fa4d 	bl	80043c8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlEE>
        node->intermediates =
 8005f2e:	f8c9 0008 	str.w	r0, [r9, #8]
    for (size_t i = 0; i < operators_size; ++i) {
 8005f32:	3701      	adds	r7, #1
 8005f34:	e759      	b.n	8005dea <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x62>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005f36:	582b      	ldr	r3, [r5, r0]
    auto p = data_ + field_offset;
 8005f38:	182a      	adds	r2, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005f3a:	18d1      	adds	r1, r2, r3
 8005f3c:	3104      	adds	r1, #4
  uoffset_t size() const { return EndianScalar(length_); }
 8005f3e:	f852 b003 	ldr.w	fp, [r2, r3]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8005f42:	9102      	str	r1, [sp, #8]
  uoffset_t size() const { return EndianScalar(length_); }
 8005f44:	e7c3      	b.n	8005ece <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x146>
    auto field_offset = GetOptionalFieldOffset(field);
 8005f46:	f7fd ff4a 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005f4a:	b128      	cbz	r0, 8005f58 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d0>
          MicroPrintf(
 8005f4c:	4648      	mov	r0, r9
 8005f4e:	f7ff fe5b 	bl	8005c08 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 8005f52:	4601      	mov	r1, r0
 8005f54:	4816      	ldr	r0, [pc, #88]	; (8005fb0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x228>)
 8005f56:	e775      	b.n	8005e44 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xbc>
            op_resolver_.GetOpDataParser(op_type);
 8005f58:	6870      	ldr	r0, [r6, #4]
 8005f5a:	6803      	ldr	r3, [r0, #0]
 8005f5c:	4649      	mov	r1, r9
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	4798      	blx	r3
        if (parser == nullptr) {
 8005f62:	b928      	cbnz	r0, 8005f70 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e8>
          MicroPrintf("Did not find a parser for %s",
 8005f64:	4648      	mov	r0, r9
 8005f66:	f7ff fe4f 	bl	8005c08 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 8005f6a:	4601      	mov	r1, r0
 8005f6c:	4811      	ldr	r0, [pc, #68]	; (8005fb4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x22c>)
 8005f6e:	e769      	b.n	8005e44 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xbc>
        TF_LITE_ENSURE_STATUS(CallBuiltinParseFunction(
 8005f70:	ab09      	add	r3, sp, #36	; 0x24
 8005f72:	ee18 2a10 	vmov	r2, s16
 8005f76:	4629      	mov	r1, r5
 8005f78:	f001 fba7 	bl	80076ca <_ZN6tflite24CallBuiltinParseFunctionEPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvES3_S7_S9_>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	d0a1      	beq.n	8005ec6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x13e>
 8005f82:	e783      	b.n	8005e8c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x104>
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
 8005f84:	f10a 0a01 	add.w	sl, sl, #1
 8005f88:	e706      	b.n	8005d98 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x10>
  return kTfLiteOk;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	e77e      	b.n	8005e8c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x104>
 8005f8e:	6803      	ldr	r3, [r0, #0]
 8005f90:	deff      	udf	#255	; 0xff
 8005f92:	bf00      	nop
 8005f94:	08010afc 	.word	0x08010afc
 8005f98:	080115e7 	.word	0x080115e7
 8005f9c:	08011a40 	.word	0x08011a40
 8005fa0:	080116ec 	.word	0x080116ec
 8005fa4:	08012233 	.word	0x08012233
 8005fa8:	0801225d 	.word	0x0801225d
 8005fac:	0801228a 	.word	0x0801228a
 8005fb0:	080122ab 	.word	0x080122ab
 8005fb4:	080122f1 	.word	0x080122f1

08005fb8 <_ZN6tflite16MicroInterpreter5ResetEv>:
// Repurposing free subgraphs to reset state for some ops for now
// will reset api is made. See b/220940833#comment25 for more context.
TfLiteStatus MicroInterpreter::Reset() {
 8005fb8:	b510      	push	{r4, lr}
  TfLiteStatus status = graph_.FreeSubgraphs();
 8005fba:	f100 0468 	add.w	r4, r0, #104	; 0x68
 8005fbe:	4620      	mov	r0, r4
 8005fc0:	f7ff fc3b 	bl	800583a <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
  if (status != kTfLiteOk) {
 8005fc4:	b920      	cbnz	r0, 8005fd0 <_ZN6tflite16MicroInterpreter5ResetEv+0x18>
    return status;
  }
  return graph_.ResetVariableTensors();
 8005fc6:	4620      	mov	r0, r4
}
 8005fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return graph_.ResetVariableTensors();
 8005fcc:	f7ff bd34 	b.w	8005a38 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>
}
 8005fd0:	bd10      	pop	{r4, pc}
	...

08005fd4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
 8005fd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
 8005fd8:	6801      	ldr	r1, [r0, #0]
TfLiteStatus MicroInterpreter::AllocateTensors() {
 8005fda:	4605      	mov	r5, r0
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
 8005fdc:	6e40      	ldr	r0, [r0, #100]	; 0x64
 8005fde:	f7fe ff79 	bl	8004ed4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
  if (allocations == nullptr) {
 8005fe2:	4601      	mov	r1, r0
 8005fe4:	b950      	cbnz	r0, 8005ffc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    MicroPrintf("Failed starting model allocation.\n");
 8005fe6:	4867      	ldr	r0, [pc, #412]	; (8006184 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1b0>)
 8005fe8:	f000 f906 	bl	80061f8 <_Z11MicroPrintfPKcz>
    initialization_status_ = kTfLiteError;
 8005fec:	2001      	movs	r0, #1
 8005fee:	f885 0089 	strb.w	r0, [r5, #137]	; 0x89
    return kTfLiteError;
 8005ff2:	2401      	movs	r4, #1
}
 8005ff4:	4620      	mov	r0, r4
 8005ff6:	b003      	add	sp, #12
 8005ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  graph_.SetSubgraphAllocations(allocations);
 8005ffc:	f105 0768 	add.w	r7, r5, #104	; 0x68
 8006000:	4638      	mov	r0, r7
 8006002:	f7ff fd17 	bl	8005a34 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
 8006006:	4628      	mov	r0, r5
 8006008:	f7ff febe 	bl	8005d88 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
 800600c:	4604      	mov	r4, r0
 800600e:	2800      	cmp	r0, #0
 8006010:	d1f0      	bne.n	8005ff4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20>
  micro_context_.SetInterpreterState(MicroContext::InterpreterState::kInit);
 8006012:	f105 0698 	add.w	r6, r5, #152	; 0x98
 8006016:	4601      	mov	r1, r0
 8006018:	4630      	mov	r0, r6
 800601a:	f7ff fbdb 	bl	80057d4 <_ZN6tflite12MicroContext19SetInterpreterStateENS0_16InterpreterStateE>
  TF_LITE_ENSURE_STATUS(graph_.InitSubgraphs());
 800601e:	4638      	mov	r0, r7
 8006020:	f7ff fbdb 	bl	80057da <_ZN6tflite10MicroGraph13InitSubgraphsEv>
 8006024:	4604      	mov	r4, r0
 8006026:	2800      	cmp	r0, #0
 8006028:	d1e4      	bne.n	8005ff4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20>
  micro_context_.SetInterpreterState(MicroContext::InterpreterState::kPrepare);
 800602a:	2101      	movs	r1, #1
 800602c:	4630      	mov	r0, r6
 800602e:	f7ff fbd1 	bl	80057d4 <_ZN6tflite12MicroContext19SetInterpreterStateENS0_16InterpreterStateE>
  TF_LITE_ENSURE_STATUS(graph_.PrepareSubgraphs());
 8006032:	4638      	mov	r0, r7
 8006034:	f7ff fc3c 	bl	80058b0 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>
 8006038:	4604      	mov	r4, r0
 800603a:	2800      	cmp	r0, #0
 800603c:	d1da      	bne.n	8005ff4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20>
  micro_context_.SetInterpreterState(
 800603e:	2102      	movs	r1, #2
 8006040:	4630      	mov	r0, r6
 8006042:	f7ff fbc7 	bl	80057d4 <_ZN6tflite12MicroContext19SetInterpreterStateENS0_16InterpreterStateE>
  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
 8006046:	6faa      	ldr	r2, [r5, #120]	; 0x78
 8006048:	6829      	ldr	r1, [r5, #0]
 800604a:	6e68      	ldr	r0, [r5, #100]	; 0x64
 800604c:	f105 038c 	add.w	r3, r5, #140	; 0x8c
 8006050:	f7fe ff00 	bl	8004e54 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
 8006054:	4604      	mov	r4, r0
 8006056:	2800      	cmp	r0, #0
 8006058:	d1cc      	bne.n	8005ff4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20>
  micro_context_.SetScratchBufferHandles(scratch_buffer_handles_);
 800605a:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 800605e:	4630      	mov	r0, r6
 8006060:	f7ff fba9 	bl	80057b6 <_ZN6tflite12MicroContext23SetScratchBufferHandlesEPNS_19ScratchBufferHandleE>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 8006064:	6e6f      	ldr	r7, [r5, #100]	; 0x64
          sizeof(TfLiteTensor*) * inputs_size()));
 8006066:	6828      	ldr	r0, [r5, #0]
 8006068:	f7ff fe39 	bl	8005cde <_ZNK6tflite16MicroInterpreter11inputs_sizeEv.isra.0>
 800606c:	683b      	ldr	r3, [r7, #0]
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 800606e:	0081      	lsls	r1, r0, #2
 8006070:	69db      	ldr	r3, [r3, #28]
 8006072:	4638      	mov	r0, r7
 8006074:	4798      	blx	r3
  input_tensors_ =
 8006076:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
  if (input_tensors_ == nullptr) {
 800607a:	b938      	cbnz	r0, 800608c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xb8>
        sizeof(TfLiteTensor*) * inputs_size());
 800607c:	6828      	ldr	r0, [r5, #0]
 800607e:	f7ff fe2e 	bl	8005cde <_ZNK6tflite16MicroInterpreter11inputs_sizeEv.isra.0>
    MicroPrintf(
 8006082:	0081      	lsls	r1, r0, #2
 8006084:	4840      	ldr	r0, [pc, #256]	; (8006188 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1b4>)
 8006086:	f000 f8b7 	bl	80061f8 <_Z11MicroPrintfPKcz>
 800608a:	e7b2      	b.n	8005ff2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1e>
    return *model_->subgraphs()->Get(0)->inputs();
 800608c:	46a2      	mov	sl, r4
  for (size_t i = 0; i < inputs_size(); ++i) {
 800608e:	682f      	ldr	r7, [r5, #0]
 8006090:	4638      	mov	r0, r7
 8006092:	f7ff fe24 	bl	8005cde <_ZNK6tflite16MicroInterpreter11inputs_sizeEv.isra.0>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 8006096:	f8d5 8064 	ldr.w	r8, [r5, #100]	; 0x64
  for (size_t i = 0; i < inputs_size(); ++i) {
 800609a:	42a0      	cmp	r0, r4
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
 800609c:	f8d8 9000 	ldr.w	r9, [r8]
 80060a0:	4638      	mov	r0, r7
  for (size_t i = 0; i < inputs_size(); ++i) {
 80060a2:	d921      	bls.n	80060e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x114>
 80060a4:	f7fe fa29 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 80060a8:	2100      	movs	r1, #0
 80060aa:	f7fe fb13 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    return const_cast<Table *>(this)->GetPointer<P>(field);
 80060ae:	2106      	movs	r1, #6
 80060b0:	f7fe fb70 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
 80060b4:	4621      	mov	r1, r4
 80060b6:	f7fe fac9 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 80060ba:	f8cd a000 	str.w	sl, [sp]
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
 80060be:	4603      	mov	r3, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 80060c0:	f8d9 9000 	ldr.w	r9, [r9]
 80060c4:	6faa      	ldr	r2, [r5, #120]	; 0x78
 80060c6:	f8d5 b090 	ldr.w	fp, [r5, #144]	; 0x90
 80060ca:	4639      	mov	r1, r7
 80060cc:	4640      	mov	r0, r8
 80060ce:	47c8      	blx	r9
    if (input_tensors_[i] == nullptr) {
 80060d0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 80060d4:	f84b 0024 	str.w	r0, [fp, r4, lsl #2]
    if (input_tensors_[i] == nullptr) {
 80060d8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80060dc:	b913      	cbnz	r3, 80060e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x110>
      MicroPrintf("Failed to initialize input tensor %d", i);
 80060de:	482b      	ldr	r0, [pc, #172]	; (800618c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1b8>)
 80060e0:	4621      	mov	r1, r4
 80060e2:	e7d0      	b.n	8006086 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xb2>
  for (size_t i = 0; i < inputs_size(); ++i) {
 80060e4:	3401      	adds	r4, #1
 80060e6:	e7d2      	b.n	800608e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xba>
          sizeof(TfLiteTensor*) * outputs_size()));
 80060e8:	f7ff fe1a 	bl	8005d20 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv.isra.0>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 80060ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80060f0:	0081      	lsls	r1, r0, #2
 80060f2:	4640      	mov	r0, r8
 80060f4:	4798      	blx	r3
  output_tensors_ =
 80060f6:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
  if (output_tensors_ == nullptr) {
 80060fa:	b928      	cbnz	r0, 8006108 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x134>
        sizeof(TfLiteTensor*) * outputs_size());
 80060fc:	6828      	ldr	r0, [r5, #0]
 80060fe:	f7ff fe0f 	bl	8005d20 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv.isra.0>
    MicroPrintf(
 8006102:	0081      	lsls	r1, r0, #2
 8006104:	4822      	ldr	r0, [pc, #136]	; (8006190 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1bc>)
 8006106:	e7be      	b.n	8006086 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xb2>
  for (size_t i = 0; i < outputs_size(); ++i) {
 8006108:	2400      	movs	r4, #0
  const flatbuffers::Vector<int32_t>& outputs() const {
    return *model_->subgraphs()->Get(0)->outputs();
 800610a:	46a1      	mov	r9, r4
 800610c:	682f      	ldr	r7, [r5, #0]
 800610e:	4638      	mov	r0, r7
 8006110:	f7ff fe06 	bl	8005d20 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv.isra.0>
 8006114:	42a0      	cmp	r0, r4
 8006116:	d926      	bls.n	8006166 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x192>
 8006118:	4638      	mov	r0, r7
 800611a:	f7fe f9ee 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 800611e:	2100      	movs	r1, #0
 8006120:	f7fe fad8 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 8006124:	2108      	movs	r1, #8
 8006126:	f7fe fb35 	bl	8004794 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800612a:	f8d5 8064 	ldr.w	r8, [r5, #100]	; 0x64
        model_, graph_.GetAllocations(), outputs().Get(i), 0);
 800612e:	4621      	mov	r1, r4
 8006130:	f7fe fa8c 	bl	800464c <_ZNK11flatbuffers6VectorIlE3GetEm>
 8006134:	f8d8 2000 	ldr.w	r2, [r8]
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 8006138:	f8cd 9000 	str.w	r9, [sp]
        model_, graph_.GetAllocations(), outputs().Get(i), 0);
 800613c:	4603      	mov	r3, r0
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800613e:	f8d2 b000 	ldr.w	fp, [r2]
 8006142:	6faa      	ldr	r2, [r5, #120]	; 0x78
 8006144:	f8d5 a094 	ldr.w	sl, [r5, #148]	; 0x94
 8006148:	4639      	mov	r1, r7
 800614a:	4640      	mov	r0, r8
 800614c:	47d8      	blx	fp
    if (output_tensors_[i] == nullptr) {
 800614e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 8006152:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
    if (output_tensors_[i] == nullptr) {
 8006156:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800615a:	b913      	cbnz	r3, 8006162 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x18e>
      MicroPrintf("Failed to initialize output tensor %d", i);
 800615c:	480d      	ldr	r0, [pc, #52]	; (8006194 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c0>)
 800615e:	4621      	mov	r1, r4
 8006160:	e791      	b.n	8006086 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xb2>
  for (size_t i = 0; i < outputs_size(); ++i) {
 8006162:	3401      	adds	r4, #1
 8006164:	e7d2      	b.n	800610c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x138>
  TF_LITE_ENSURE_STATUS(Reset());
 8006166:	4628      	mov	r0, r5
 8006168:	f7ff ff26 	bl	8005fb8 <_ZN6tflite16MicroInterpreter5ResetEv>
 800616c:	4604      	mov	r4, r0
 800616e:	2800      	cmp	r0, #0
 8006170:	f47f af40 	bne.w	8005ff4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20>
  tensors_allocated_ = true;
 8006174:	2301      	movs	r3, #1
 8006176:	f885 3088 	strb.w	r3, [r5, #136]	; 0x88
  micro_context_.SetInterpreterState(MicroContext::InterpreterState::kInvoke);
 800617a:	2103      	movs	r1, #3
 800617c:	4630      	mov	r0, r6
 800617e:	f7ff fb29 	bl	80057d4 <_ZN6tflite12MicroContext19SetInterpreterStateENS0_16InterpreterStateE>
  return kTfLiteOk;
 8006182:	e737      	b.n	8005ff4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20>
 8006184:	0801230e 	.word	0x0801230e
 8006188:	08012331 	.word	0x08012331
 800618c:	0801237a 	.word	0x0801237a
 8006190:	0801239f 	.word	0x0801239f
 8006194:	080123e9 	.word	0x080123e9

08006198 <_ZN6tflite16MicroInterpreter6InvokeEv>:
  if (initialization_status_ != kTfLiteOk) {
 8006198:	f890 3089 	ldrb.w	r3, [r0, #137]	; 0x89
TfLiteStatus MicroInterpreter::Invoke() {
 800619c:	b510      	push	{r4, lr}
 800619e:	4604      	mov	r4, r0
  if (initialization_status_ != kTfLiteOk) {
 80061a0:	b123      	cbz	r3, 80061ac <_ZN6tflite16MicroInterpreter6InvokeEv+0x14>
    MicroPrintf("Invoke() called after initialization failed\n");
 80061a2:	480a      	ldr	r0, [pc, #40]	; (80061cc <_ZN6tflite16MicroInterpreter6InvokeEv+0x34>)
 80061a4:	f000 f828 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 80061a8:	2001      	movs	r0, #1
}
 80061aa:	bd10      	pop	{r4, pc}
  if (!tensors_allocated_) {
 80061ac:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
 80061b0:	b133      	cbz	r3, 80061c0 <_ZN6tflite16MicroInterpreter6InvokeEv+0x28>
  return graph_.InvokeSubgraph(0);
 80061b2:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80061b6:	2100      	movs	r1, #0
}
 80061b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return graph_.InvokeSubgraph(0);
 80061bc:	f7ff bbc6 	b.w	800594c <_ZN6tflite10MicroGraph14InvokeSubgraphEi>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
 80061c0:	f7ff ff08 	bl	8005fd4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 80061c4:	2800      	cmp	r0, #0
 80061c6:	d0f4      	beq.n	80061b2 <_ZN6tflite16MicroInterpreter6InvokeEv+0x1a>
 80061c8:	e7ef      	b.n	80061aa <_ZN6tflite16MicroInterpreter6InvokeEv+0x12>
 80061ca:	bf00      	nop
 80061cc:	0801240f 	.word	0x0801240f

080061d0 <_Z3LogPKcSt9__va_list>:
#if !defined(TF_LITE_STRIP_ERROR_STRINGS)
#include "tensorflow/lite/micro/debug_log.h"
#include "tensorflow/lite/micro/micro_string.h"
#endif

void Log(const char* format, va_list args) {
 80061d0:	b500      	push	{lr}
 80061d2:	b0c1      	sub	sp, #260	; 0x104
 80061d4:	4602      	mov	r2, r0
 80061d6:	460b      	mov	r3, r1
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
 80061d8:	4668      	mov	r0, sp
 80061da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80061de:	f000 f8af 	bl	8006340 <MicroVsnprintf>
  DebugLog(log_buffer);
 80061e2:	4668      	mov	r0, sp
 80061e4:	f004 f9bc 	bl	800a560 <DebugLog>
  DebugLog("\r\n");
 80061e8:	4802      	ldr	r0, [pc, #8]	; (80061f4 <_Z3LogPKcSt9__va_list+0x24>)
 80061ea:	f004 f9b9 	bl	800a560 <DebugLog>
#endif
}
 80061ee:	b041      	add	sp, #260	; 0x104
 80061f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80061f4:	08056d22 	.word	0x08056d22

080061f8 <_Z11MicroPrintfPKcz>:

#if !defined(TF_LITE_STRIP_ERROR_STRINGS)
void MicroPrintf(const char* format, ...) {
 80061f8:	b40f      	push	{r0, r1, r2, r3}
 80061fa:	b507      	push	{r0, r1, r2, lr}
 80061fc:	a904      	add	r1, sp, #16
 80061fe:	f851 0b04 	ldr.w	r0, [r1], #4
  va_list args;
  va_start(args, format);
 8006202:	9101      	str	r1, [sp, #4]
  Log(format, args);
 8006204:	f7ff ffe4 	bl	80061d0 <_Z3LogPKcSt9__va_list>
  va_end(args);
}
 8006208:	b003      	add	sp, #12
 800620a:	f85d eb04 	ldr.w	lr, [sp], #4
 800620e:	b004      	add	sp, #16
 8006210:	4770      	bx	lr
	...

08006214 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(
    const OperatorCode* opcode, const MicroOpResolver& op_resolver,
    const TfLiteRegistration_V1** registration) {
 8006214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
 8006218:	2400      	movs	r4, #0
 800621a:	6014      	str	r4, [r2, #0]
    const TfLiteRegistration_V1** registration) {
 800621c:	4607      	mov	r7, r0
 800621e:	460e      	mov	r6, r1
 8006220:	4690      	mov	r8, r2
  auto builtin_code = GetBuiltinCode(opcode);
 8006222:	f001 fa7b 	bl	800771c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>

  if (builtin_code > BuiltinOperator_MAX) {
 8006226:	28a1      	cmp	r0, #161	; 0xa1
  auto builtin_code = GetBuiltinCode(opcode);
 8006228:	4605      	mov	r5, r0
  if (builtin_code > BuiltinOperator_MAX) {
 800622a:	dd06      	ble.n	800623a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x26>
    MicroPrintf("Op builtin_code out of range: %d.", builtin_code);
 800622c:	4601      	mov	r1, r0
 800622e:	4819      	ldr	r0, [pc, #100]	; (8006294 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x80>)
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
    *registration = op_resolver.FindOp(builtin_code);
    if (*registration == nullptr) {
      MicroPrintf("Didn't find op for builtin opcode '%s'",
 8006230:	f7ff ffe2 	bl	80061f8 <_Z11MicroPrintfPKcz>
                  EnumNameBuiltinOperator(builtin_code));
      status = kTfLiteError;
 8006234:	2001      	movs	r0, #1
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
 8006236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
 800623a:	2820      	cmp	r0, #32
 800623c:	d00f      	beq.n	800625e <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x4a>
    *registration = op_resolver.FindOp(builtin_code);
 800623e:	6833      	ldr	r3, [r6, #0]
 8006240:	4601      	mov	r1, r0
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4630      	mov	r0, r6
 8006246:	4798      	blx	r3
 8006248:	f8c8 0000 	str.w	r0, [r8]
    if (*registration == nullptr) {
 800624c:	bb00      	cbnz	r0, 8006290 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x7c>
  return (v < low) || (high < v);
 800624e:	2d00      	cmp	r5, #0
  return EnumNamesBuiltinOperator()[index];
 8006250:	bfaa      	itet	ge
 8006252:	4b11      	ldrge	r3, [pc, #68]	; (8006298 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x84>)
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_RIGHT_SHIFT)) return "";
 8006254:	4911      	ldrlt	r1, [pc, #68]	; (800629c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x88>)
  return EnumNamesBuiltinOperator()[index];
 8006256:	f853 1025 	ldrge.w	r1, [r3, r5, lsl #2]
      MicroPrintf("Didn't find op for builtin opcode '%s'",
 800625a:	4811      	ldr	r0, [pc, #68]	; (80062a0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x8c>)
 800625c:	e7e8      	b.n	8006230 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x1c>
    return data_ - ReadScalar<soffset_t>(data_);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	1afb      	subs	r3, r7, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8006262:	881a      	ldrh	r2, [r3, #0]
 8006264:	2a06      	cmp	r2, #6
 8006266:	d90f      	bls.n	8006288 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x74>
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8006268:	88db      	ldrh	r3, [r3, #6]
    auto p = data_ + field_offset;
 800626a:	18f9      	adds	r1, r7, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800626c:	b163      	cbz	r3, 8006288 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x74>
 800626e:	58fb      	ldr	r3, [r7, r3]
 8006270:	4419      	add	r1, r3
    *registration = op_resolver.FindOp(name);
 8006272:	6833      	ldr	r3, [r6, #0]
 8006274:	3104      	adds	r1, #4
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	4630      	mov	r0, r6
 800627a:	4798      	blx	r3
 800627c:	f8c8 0000 	str.w	r0, [r8]
    status = kTfLiteError;
 8006280:	fab0 f080 	clz	r0, r0
 8006284:	0940      	lsrs	r0, r0, #5
 8006286:	e7d6      	b.n	8006236 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x22>
    MicroPrintf("Operator with CUSTOM builtin_code has no custom_code.\n");
 8006288:	4806      	ldr	r0, [pc, #24]	; (80062a4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x90>)
 800628a:	f7ff ffb5 	bl	80061f8 <_Z11MicroPrintfPKcz>
    status = kTfLiteError;
 800628e:	e7d1      	b.n	8006234 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x20>
  TfLiteStatus status = kTfLiteOk;
 8006290:	4620      	mov	r0, r4
 8006292:	e7d0      	b.n	8006236 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK21TfLiteRegistration_V1+0x22>
 8006294:	0801243c 	.word	0x0801243c
 8006298:	080111d0 	.word	0x080111d0
 800629c:	08056d24 	.word	0x08056d24
 80062a0:	0801245e 	.word	0x0801245e
 80062a4:	08012485 	.word	0x08012485

080062a8 <_ZN6tflite22MicroResourceVariables8ResetAllEv>:
  TFLITE_DCHECK(EvalTensorBytes(tensor) == variable.bytes);
  memcpy(variable.resource_buffer, tensor->data.raw, variable.bytes);
  return kTfLiteOk;
}

TfLiteStatus MicroResourceVariables::ResetAll() {
 80062a8:	b570      	push	{r4, r5, r6, lr}
 80062aa:	4605      	mov	r5, r0
  for (int i = 0; i < num_resource_variables_; i++) {
 80062ac:	2400      	movs	r4, #0
    MicroResourceVariable variable = resource_variables_[i];
 80062ae:	2614      	movs	r6, #20
  for (int i = 0; i < num_resource_variables_; i++) {
 80062b0:	68ab      	ldr	r3, [r5, #8]
 80062b2:	42a3      	cmp	r3, r4
 80062b4:	dd0a      	ble.n	80062cc <_ZN6tflite22MicroResourceVariables8ResetAllEv+0x24>
    MicroResourceVariable variable = resource_variables_[i];
 80062b6:	682b      	ldr	r3, [r5, #0]
 80062b8:	fb06 3304 	mla	r3, r6, r4, r3
  for (int i = 0; i < num_resource_variables_; i++) {
 80062bc:	3401      	adds	r4, #1
    // TODO(b/269669735): Explains why casting zero_point to int8 and memset.
    memset(variable.resource_buffer, variable.default_value, variable.bytes);
 80062be:	68da      	ldr	r2, [r3, #12]
 80062c0:	f993 1010 	ldrsb.w	r1, [r3, #16]
 80062c4:	6898      	ldr	r0, [r3, #8]
 80062c6:	f007 faf1 	bl	800d8ac <memset>
  for (int i = 0; i < num_resource_variables_; i++) {
 80062ca:	e7f1      	b.n	80062b0 <_ZN6tflite22MicroResourceVariables8ResetAllEv+0x8>
  }
  return kTfLiteOk;
}
 80062cc:	2000      	movs	r0, #0
 80062ce:	bd70      	pop	{r4, r5, r6, pc}

080062d0 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>:
  return start;
}

// Appends a string to a string, in-place. You need to pass in the maximum
// string length as the second argument.
char* StrCatStr(char* main, int main_max_length, const char* to_append) {
 80062d0:	b530      	push	{r4, r5, lr}
 80062d2:	4603      	mov	r3, r0
  char* current = main;
 80062d4:	4604      	mov	r4, r0
 80062d6:	4620      	mov	r0, r4
  while (*current != 0) {
 80062d8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80062dc:	2d00      	cmp	r5, #0
 80062de:	d1fa      	bne.n	80062d6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x6>
    ++current;
  }
  char* current_end = main + (main_max_length - 1);
 80062e0:	3901      	subs	r1, #1
 80062e2:	440b      	add	r3, r1
 80062e4:	3a01      	subs	r2, #1
  while ((*to_append != 0) && (current < current_end)) {
 80062e6:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80062ea:	b121      	cbz	r1, 80062f6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x26>
 80062ec:	4298      	cmp	r0, r3
 80062ee:	d202      	bcs.n	80062f6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x26>
    *current = *to_append;
 80062f0:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*to_append != 0) && (current < current_end)) {
 80062f4:	e7f7      	b.n	80062e6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x16>
    ++current;
    ++to_append;
  }
  *current = 0;
 80062f6:	2300      	movs	r3, #0
 80062f8:	7003      	strb	r3, [r0, #0]
  return current;
}
 80062fa:	bd30      	pop	{r4, r5, pc}

080062fc <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>:

// Populates the provided buffer with an ASCII representation of the number.
char* FastUInt32ToBufferLeft(uint32_t i, char* buffer, int base) {
 80062fc:	b570      	push	{r4, r5, r6, lr}
 80062fe:	460c      	mov	r4, r1
  char* start = buffer;
  do {
    int32_t digit = i % base;
 8006300:	fbb0 f6f2 	udiv	r6, r0, r2
 8006304:	fb02 0516 	mls	r5, r2, r6, r0
    char character;
    if (digit < 10) {
      character = '0' + digit;
 8006308:	b2eb      	uxtb	r3, r5
    if (digit < 10) {
 800630a:	2d09      	cmp	r5, #9
      character = '0' + digit;
 800630c:	bf94      	ite	ls
 800630e:	3330      	addls	r3, #48	; 0x30
    } else {
      character = 'a' + (digit - 10);
 8006310:	3357      	addhi	r3, #87	; 0x57
    }
    *buffer++ = character;
 8006312:	4625      	mov	r5, r4
      character = 'a' + (digit - 10);
 8006314:	b2db      	uxtb	r3, r3
    i /= base;
  } while (i > 0);
 8006316:	4282      	cmp	r2, r0
    *buffer++ = character;
 8006318:	f805 3b01 	strb.w	r3, [r5], #1
  } while (i > 0);
 800631c:	d90a      	bls.n	8006334 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x38>
  *buffer = 0;
 800631e:	2300      	movs	r3, #0
 8006320:	702b      	strb	r3, [r5, #0]
  while (p1 < p2) {
 8006322:	42a1      	cmp	r1, r4
 8006324:	d209      	bcs.n	800633a <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x3e>
    char tmp = *p1;
 8006326:	780b      	ldrb	r3, [r1, #0]
    *p1++ = *p2;
 8006328:	7822      	ldrb	r2, [r4, #0]
 800632a:	f801 2b01 	strb.w	r2, [r1], #1
    *p2-- = tmp;
 800632e:	f804 3901 	strb.w	r3, [r4], #-1
  while (p1 < p2) {
 8006332:	e7f6      	b.n	8006322 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x26>
 8006334:	462c      	mov	r4, r5
    i /= base;
 8006336:	4630      	mov	r0, r6
 8006338:	e7e2      	b.n	8006300 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x4>
  ReverseStringInPlace(start, buffer);
  return buffer;
}
 800633a:	4628      	mov	r0, r5
 800633c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006340 <MicroVsnprintf>:
}

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
 8006340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	b095      	sub	sp, #84	; 0x54
 8006346:	4690      	mov	r8, r2
 8006348:	9002      	str	r0, [sp, #8]
 800634a:	461d      	mov	r5, r3
  int output_index = 0;
  const char* current = format;
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
 800634c:	f101 39ff 	add.w	r9, r1, #4294967295	; 0xffffffff
  int output_index = 0;
 8006350:	2400      	movs	r4, #0
      current++;
      switch (*current) {
        case 'd':
          // Cut off log message if format could exceed log buffer length.
          if (usable_length - output_index < kMaxIntCharsNeeded) {
            output[output_index++] = '\0';
 8006352:	9a02      	ldr	r2, [sp, #8]
  while (*current != '\0' && output_index < usable_length) {
 8006354:	f898 3000 	ldrb.w	r3, [r8]
            output[output_index++] = '\0';
 8006358:	4621      	mov	r1, r4
 800635a:	1916      	adds	r6, r2, r4
  while (*current != '\0' && output_index < usable_length) {
 800635c:	b36b      	cbz	r3, 80063ba <MicroVsnprintf+0x7a>
 800635e:	454c      	cmp	r4, r9
 8006360:	da2b      	bge.n	80063ba <MicroVsnprintf+0x7a>
    if (*current == '%') {
 8006362:	2b25      	cmp	r3, #37	; 0x25
      current++;
 8006364:	f108 0201 	add.w	r2, r8, #1
    if (*current == '%') {
 8006368:	f040 8116 	bne.w	8006598 <MicroVsnprintf+0x258>
      switch (*current) {
 800636c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006370:	2b66      	cmp	r3, #102	; 0x66
 8006372:	d05b      	beq.n	800642c <MicroVsnprintf+0xec>
 8006374:	d809      	bhi.n	800638a <MicroVsnprintf+0x4a>
 8006376:	2b63      	cmp	r3, #99	; 0x63
 8006378:	f000 8111 	beq.w	800659e <MicroVsnprintf+0x25e>
 800637c:	2b64      	cmp	r3, #100	; 0x64
 800637e:	d018      	beq.n	80063b2 <MicroVsnprintf+0x72>
 8006380:	2b25      	cmp	r3, #37	; 0x25
 8006382:	f000 8107 	beq.w	8006594 <MicroVsnprintf+0x254>
            return output_index;
          }
          output[output_index++] = '0';
          output[output_index++] = 'x';
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
 8006386:	4690      	mov	r8, r2
 8006388:	e7e3      	b.n	8006352 <MicroVsnprintf+0x12>
      switch (*current) {
 800638a:	2b75      	cmp	r3, #117	; 0x75
 800638c:	d028      	beq.n	80063e0 <MicroVsnprintf+0xa0>
 800638e:	2b78      	cmp	r3, #120	; 0x78
 8006390:	d02f      	beq.n	80063f2 <MicroVsnprintf+0xb2>
 8006392:	2b73      	cmp	r3, #115	; 0x73
 8006394:	d1f7      	bne.n	8006386 <MicroVsnprintf+0x46>
          current++;
          break;
        case 's':
          char* string = va_arg(args, char*);
          int string_idx = 0;
          while (string_idx + output_index < usable_length &&
 8006396:	f855 2b04 	ldr.w	r2, [r5], #4
 800639a:	3a01      	subs	r2, #1
                 string[string_idx] != '\0') {
 800639c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
          while (string_idx + output_index < usable_length &&
 80063a0:	b1db      	cbz	r3, 80063da <MicroVsnprintf+0x9a>
 80063a2:	3102      	adds	r1, #2
 80063a4:	4589      	cmp	r9, r1
            output[output_index++] = string[string_idx++];
 80063a6:	f806 3b01 	strb.w	r3, [r6], #1
 80063aa:	f104 0401 	add.w	r4, r4, #1
          while (string_idx + output_index < usable_length &&
 80063ae:	dcf5      	bgt.n	800639c <MicroVsnprintf+0x5c>
 80063b0:	e013      	b.n	80063da <MicroVsnprintf+0x9a>
          if (usable_length - output_index < kMaxIntCharsNeeded) {
 80063b2:	eba9 0304 	sub.w	r3, r9, r4
 80063b6:	2b0a      	cmp	r3, #10
 80063b8:	dc01      	bgt.n	80063be <MicroVsnprintf+0x7e>
      }
    } else {
      output[output_index++] = *current++;
    }
  }
  output[output_index++] = '\0';
 80063ba:	3401      	adds	r4, #1
 80063bc:	e0f5      	b.n	80065aa <MicroVsnprintf+0x26a>
              FormatInt32(&output[output_index], va_arg(args, int32_t));
 80063be:	f855 0b04 	ldr.w	r0, [r5], #4
    *buffer++ = '-';
 80063c2:	4631      	mov	r1, r6
  if (i < 0) {
 80063c4:	2800      	cmp	r0, #0
    *buffer++ = '-';
 80063c6:	bfbe      	ittt	lt
 80063c8:	232d      	movlt	r3, #45	; 0x2d
 80063ca:	f801 3b01 	strblt.w	r3, [r1], #1
    u = -u;
 80063ce:	4240      	neglt	r0, r0
  return FastUInt32ToBufferLeft(u, buffer, 10);
 80063d0:	220a      	movs	r2, #10
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
 80063d2:	f7ff ff93 	bl	80062fc <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
 80063d6:	1b80      	subs	r0, r0, r6
          output_index +=
 80063d8:	4404      	add	r4, r0
          current++;
 80063da:	f108 0202 	add.w	r2, r8, #2
 80063de:	e7d2      	b.n	8006386 <MicroVsnprintf+0x46>
          if (usable_length - output_index < kMaxIntCharsNeeded) {
 80063e0:	eba9 0304 	sub.w	r3, r9, r4
 80063e4:	2b0a      	cmp	r3, #10
 80063e6:	dde8      	ble.n	80063ba <MicroVsnprintf+0x7a>
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
 80063e8:	f855 0b04 	ldr.w	r0, [r5], #4
 80063ec:	220a      	movs	r2, #10
 80063ee:	4631      	mov	r1, r6
 80063f0:	e7ef      	b.n	80063d2 <MicroVsnprintf+0x92>
          if (usable_length - output_index < kMaxHexCharsNeeded) {
 80063f2:	eba9 0104 	sub.w	r1, r9, r4
 80063f6:	2909      	cmp	r1, #9
            output[output_index++] = '\0';
 80063f8:	f104 0201 	add.w	r2, r4, #1
          if (usable_length - output_index < kMaxHexCharsNeeded) {
 80063fc:	dc06      	bgt.n	800640c <MicroVsnprintf+0xcc>
            output[output_index++] = '\0';
 80063fe:	2300      	movs	r3, #0
 8006400:	7033      	strb	r3, [r6, #0]
            output[output_index++] = '\0';
 8006402:	4614      	mov	r4, r2
  return output_index;
}
 8006404:	4620      	mov	r0, r4
 8006406:	b015      	add	sp, #84	; 0x54
 8006408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          output[output_index++] = '0';
 800640c:	f04f 0130 	mov.w	r1, #48	; 0x30
 8006410:	7031      	strb	r1, [r6, #0]
          output[output_index++] = 'x';
 8006412:	9902      	ldr	r1, [sp, #8]
 8006414:	1ca6      	adds	r6, r4, #2
 8006416:	548b      	strb	r3, [r1, r2]
              FormatHex(&output[output_index], va_arg(args, uint32_t));
 8006418:	198c      	adds	r4, r1, r6
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
 800641a:	4621      	mov	r1, r4
 800641c:	f855 0b04 	ldr.w	r0, [r5], #4
 8006420:	2210      	movs	r2, #16
 8006422:	f7ff ff6b 	bl	80062fc <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
 8006426:	1b00      	subs	r0, r0, r4
          output_index +=
 8006428:	1984      	adds	r4, r0, r6
          current++;
 800642a:	e7d6      	b.n	80063da <MicroVsnprintf+0x9a>
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
 800642c:	eba9 0304 	sub.w	r3, r9, r4
 8006430:	ee07 3a90 	vmov	s15, r3
 8006434:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006438:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 800643c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006444:	d4b9      	bmi.n	80063ba <MicroVsnprintf+0x7a>
              FormatFloat(&output[output_index], va_arg(args, double));
 8006446:	3507      	adds	r5, #7
 8006448:	f025 0507 	bic.w	r5, r5, #7
 800644c:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  char* current_end = buffer + (kFastToBufferSize - 1);
 8006450:	f106 032f 	add.w	r3, r6, #47	; 0x2f
 8006454:	9301      	str	r3, [sp, #4]
              FormatFloat(&output[output_index], va_arg(args, double));
 8006456:	f7fa fbcf 	bl	8000bf8 <__aeabi_d2f>
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
 800645a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  if (u & sign_mask) {
 800645e:	2800      	cmp	r0, #0
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
 8006460:	f1a3 0a7f 	sub.w	sl, r3, #127	; 0x7f
 8006464:	9303      	str	r3, [sp, #12]
    *current = '-';
 8006466:	4633      	mov	r3, r6
 8006468:	bfbc      	itt	lt
 800646a:	222d      	movlt	r2, #45	; 0x2d
 800646c:	f803 2b01 	strblt.w	r2, [r3], #1
  *current = 0;
 8006470:	2200      	movs	r2, #0
  if (exponent == 128) {
 8006472:	f1ba 0f80 	cmp.w	sl, #128	; 0x80
  const uint32_t fraction = (u & fraction_mask);
 8006476:	f3c0 0e16 	ubfx	lr, r0, #0, #23
  *current = 0;
 800647a:	701a      	strb	r2, [r3, #0]
  if (exponent == 128) {
 800647c:	d10e      	bne.n	800649c <MicroVsnprintf+0x15c>
      current = StrCatStr(current, (current_end - current), "Inf");
 800647e:	9a01      	ldr	r2, [sp, #4]
 8006480:	1ad1      	subs	r1, r2, r3
    if (fraction == 0) {
 8006482:	f1be 0f00 	cmp.w	lr, #0
 8006486:	d107      	bne.n	8006498 <MicroVsnprintf+0x158>
      current = StrCatStr(current, (current_end - current), "Inf");
 8006488:	4a4b      	ldr	r2, [pc, #300]	; (80065b8 <MicroVsnprintf+0x278>)
      current = StrCatStr(current, (current_end - current), "NaN");
 800648a:	4618      	mov	r0, r3
  return StrCatStr(main, main_max_length, number_string);
 800648c:	f7ff ff20 	bl	80062d0 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 8006490:	4607      	mov	r7, r0
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
 8006492:	1bbe      	subs	r6, r7, r6
          output_index +=
 8006494:	4434      	add	r4, r6
          current++;
 8006496:	e7a0      	b.n	80063da <MicroVsnprintf+0x9a>
      current = StrCatStr(current, (current_end - current), "NaN");
 8006498:	4a48      	ldr	r2, [pc, #288]	; (80065bc <MicroVsnprintf+0x27c>)
 800649a:	e7f6      	b.n	800648a <MicroVsnprintf+0x14a>
  const int8_t scale_shifts[13] = {3,  4,  8,  11, 13, 14, 17,
 800649c:	4a48      	ldr	r2, [pc, #288]	; (80065c0 <MicroVsnprintf+0x280>)
 800649e:	af04      	add	r7, sp, #16
 80064a0:	f102 0b08 	add.w	fp, r2, #8
 80064a4:	6810      	ldr	r0, [r2, #0]
 80064a6:	6851      	ldr	r1, [r2, #4]
 80064a8:	46bc      	mov	ip, r7
 80064aa:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 80064ae:	3208      	adds	r2, #8
 80064b0:	455a      	cmp	r2, fp
 80064b2:	4667      	mov	r7, ip
 80064b4:	d1f6      	bne.n	80064a4 <MicroVsnprintf+0x164>
 80064b6:	6810      	ldr	r0, [r2, #0]
 80064b8:	7912      	ldrb	r2, [r2, #4]
 80064ba:	f8cc 0000 	str.w	r0, [ip]
 80064be:	f88c 2004 	strb.w	r2, [ip, #4]
  for (int i = 0; i < scale_shifts_size; ++i) {
 80064c2:	af04      	add	r7, sp, #16
  uint32_t scaled_fraction = fraction;
 80064c4:	4670      	mov	r0, lr
  for (int i = 0; i < scale_shifts_size; ++i) {
 80064c6:	2200      	movs	r2, #0
    scaled_fraction += (fraction >> scale_shifts[i]);
 80064c8:	f917 1b01 	ldrsb.w	r1, [r7], #1
  for (int i = 0; i < scale_shifts_size; ++i) {
 80064cc:	3201      	adds	r2, #1
    scaled_fraction += (fraction >> scale_shifts[i]);
 80064ce:	fa2e f101 	lsr.w	r1, lr, r1
  for (int i = 0; i < scale_shifts_size; ++i) {
 80064d2:	2a0d      	cmp	r2, #13
    scaled_fraction += (fraction >> scale_shifts[i]);
 80064d4:	4408      	add	r0, r1
  for (int i = 0; i < scale_shifts_size; ++i) {
 80064d6:	d1f7      	bne.n	80064c8 <MicroVsnprintf+0x188>
  *current = '1';
 80064d8:	2231      	movs	r2, #49	; 0x31
 80064da:	701a      	strb	r2, [r3, #0]
  *current = '.';
 80064dc:	222e      	movs	r2, #46	; 0x2e
 80064de:	705a      	strb	r2, [r3, #1]
  *current = 0;
 80064e0:	2200      	movs	r2, #0
 80064e2:	709a      	strb	r2, [r3, #2]
  if (current_end - current <= kMaxFractionalDigits) {
 80064e4:	9a01      	ldr	r2, [sp, #4]
  current += 1;
 80064e6:	1c9f      	adds	r7, r3, #2
  if (current_end - current <= kMaxFractionalDigits) {
 80064e8:	eba2 0b07 	sub.w	fp, r2, r7
 80064ec:	f1bb 0f07 	cmp.w	fp, #7
 80064f0:	ddcf      	ble.n	8006492 <MicroVsnprintf+0x152>
    *(current + i) = '0';
 80064f2:	f04f 3230 	mov.w	r2, #808464432	; 0x30303030
 80064f6:	f8c3 2003 	str.w	r2, [r3, #3]
 80064fa:	f8a3 2007 	strh.w	r2, [r3, #7]
  FastUInt32ToBufferLeft(number, number_string, base);
 80064fe:	a908      	add	r1, sp, #32
 8006500:	220a      	movs	r2, #10
 8006502:	f7ff fefb 	bl	80062fc <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
  return StrCatStr(main, main_max_length, number_string);
 8006506:	aa08      	add	r2, sp, #32
 8006508:	4659      	mov	r1, fp
 800650a:	4638      	mov	r0, r7
 800650c:	f7ff fee0 	bl	80062d0 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
  int fraction_digits = current - previous;
 8006510:	1bc3      	subs	r3, r0, r7
  *current = '0';
 8006512:	f04f 0230 	mov.w	r2, #48	; 0x30
  if (leading_zeros != 0) {
 8006516:	f1d3 0107 	rsbs	r1, r3, #7
  *current = '0';
 800651a:	7002      	strb	r2, [r0, #0]
  if (leading_zeros != 0) {
 800651c:	d012      	beq.n	8006544 <MicroVsnprintf+0x204>
 800651e:	4602      	mov	r2, r0
    for (int i = 0; i < fraction_digits; i++) {
 8006520:	eba0 0c02 	sub.w	ip, r0, r2
 8006524:	4563      	cmp	r3, ip
 8006526:	dd08      	ble.n	800653a <MicroVsnprintf+0x1fa>
      *(current + leading_zeros) = *current;
 8006528:	f812 cd01 	ldrb.w	ip, [r2, #-1]!
 800652c:	f802 c001 	strb.w	ip, [r2, r1]
      *current = '0';
 8006530:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8006534:	f882 c000 	strb.w	ip, [r2]
    for (int i = 0; i < fraction_digits; i++) {
 8006538:	e7f2      	b.n	8006520 <MicroVsnprintf+0x1e0>
    current += kMaxFractionalDigits;
 800653a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800653e:	f1c3 0307 	rsb	r3, r3, #7
 8006542:	4418      	add	r0, r3
 8006544:	4603      	mov	r3, r0
 8006546:	4618      	mov	r0, r3
  while (*(current - 1) == '0' && (current - 1) > previous) {
 8006548:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800654c:	2a30      	cmp	r2, #48	; 0x30
 800654e:	d101      	bne.n	8006554 <MicroVsnprintf+0x214>
 8006550:	429f      	cmp	r7, r3
 8006552:	d3f8      	bcc.n	8006546 <MicroVsnprintf+0x206>
  *current = 0;
 8006554:	2300      	movs	r3, #0
 8006556:	7003      	strb	r3, [r0, #0]
  current = StrCatStr(current, (current_end - current), "*2^");
 8006558:	9b01      	ldr	r3, [sp, #4]
 800655a:	4a1a      	ldr	r2, [pc, #104]	; (80065c4 <MicroVsnprintf+0x284>)
 800655c:	1a19      	subs	r1, r3, r0
 800655e:	f7ff feb7 	bl	80062d0 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
  current = StrCatInt32(current, (current_end - current), exponent);
 8006562:	9b01      	ldr	r3, [sp, #4]
  if (i < 0) {
 8006564:	f1ba 0f00 	cmp.w	sl, #0
  current = StrCatInt32(current, (current_end - current), exponent);
 8006568:	eba3 0b00 	sub.w	fp, r3, r0
    *buffer++ = '-';
 800656c:	bfbf      	itttt	lt
 800656e:	232d      	movlt	r3, #45	; 0x2d
 8006570:	f88d 3020 	strblt.w	r3, [sp, #32]
    u = -u;
 8006574:	9b03      	ldrlt	r3, [sp, #12]
 8006576:	f1c3 0a7f 	rsblt	sl, r3, #127	; 0x7f
  current = StrCatStr(current, (current_end - current), "*2^");
 800657a:	4607      	mov	r7, r0
    *buffer++ = '-';
 800657c:	bfb4      	ite	lt
 800657e:	f10d 0121 	addlt.w	r1, sp, #33	; 0x21
 8006582:	a908      	addge	r1, sp, #32
  return FastUInt32ToBufferLeft(u, buffer, 10);
 8006584:	220a      	movs	r2, #10
 8006586:	4650      	mov	r0, sl
 8006588:	f7ff feb8 	bl	80062fc <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
  return StrCatStr(main, main_max_length, number_string);
 800658c:	aa08      	add	r2, sp, #32
 800658e:	4659      	mov	r1, fp
 8006590:	4638      	mov	r0, r7
 8006592:	e77b      	b.n	800648c <MicroVsnprintf+0x14c>
          output[output_index++] = *current++;
 8006594:	f108 0202 	add.w	r2, r8, #2
      output[output_index++] = *current++;
 8006598:	3401      	adds	r4, #1
 800659a:	7033      	strb	r3, [r6, #0]
 800659c:	e6f3      	b.n	8006386 <MicroVsnprintf+0x46>
          if (usable_length - output_index < 1) {
 800659e:	eba9 0304 	sub.w	r3, r9, r4
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f104 0401 	add.w	r4, r4, #1
 80065a8:	dc02      	bgt.n	80065b0 <MicroVsnprintf+0x270>
  output[output_index++] = '\0';
 80065aa:	2300      	movs	r3, #0
 80065ac:	7033      	strb	r3, [r6, #0]
  return output_index;
 80065ae:	e729      	b.n	8006404 <MicroVsnprintf+0xc4>
          output[output_index++] = va_arg(args, int32_t);
 80065b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80065b4:	7033      	strb	r3, [r6, #0]
          current++;
 80065b6:	e710      	b.n	80063da <MicroVsnprintf+0x9a>
 80065b8:	080124bc 	.word	0x080124bc
 80065bc:	080124c0 	.word	0x080124c0
 80065c0:	080124c8 	.word	0x080124c8
 80065c4:	080124c4 	.word	0x080124c4

080065c8 <_ZN6tflite26SingleArenaBufferAllocatorD0Ev>:
      sizeof(SingleArenaBufferAllocator), alignof(SingleArenaBufferAllocator));
  // Use the default copy constructor to populate internal states.
  return new (allocator_buffer) SingleArenaBufferAllocator(tmp);
}

SingleArenaBufferAllocator::~SingleArenaBufferAllocator() {}
 80065c8:	4770      	bx	lr

080065ca <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh>:
  return nullptr;
}

TfLiteStatus SingleArenaBufferAllocator::DeallocateResizableBuffer(
    uint8_t* resizable_buf) {
  return ResizeBuffer(resizable_buf, 0, 1);
 80065ca:	6803      	ldr	r3, [r0, #0]
    uint8_t* resizable_buf) {
 80065cc:	b410      	push	{r4}
  return ResizeBuffer(resizable_buf, 0, 1);
 80065ce:	69dc      	ldr	r4, [r3, #28]
 80065d0:	2200      	movs	r2, #0
 80065d2:	46a4      	mov	ip, r4
 80065d4:	2301      	movs	r3, #1
}
 80065d6:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ResizeBuffer(resizable_buf, 0, 1);
 80065da:	4760      	bx	ip

080065dc <_ZN6tflite26SingleArenaBufferAllocator14DeallocateTempEPh>:
  temp_buffer_count_++;
  return aligned_result;
}

void SingleArenaBufferAllocator::DeallocateTemp(uint8_t* temp_buf) {
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(temp_buf));
 80065dc:	69c3      	ldr	r3, [r0, #28]
 80065de:	4059      	eors	r1, r3
  temp_buffer_count_--;
 80065e0:	6a03      	ldr	r3, [r0, #32]
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(temp_buf));
 80065e2:	61c1      	str	r1, [r0, #28]
  temp_buffer_count_--;
 80065e4:	3b01      	subs	r3, #1
 80065e6:	6203      	str	r3, [r0, #32]
}
 80065e8:	4770      	bx	lr

080065ea <_ZNK6tflite26SingleArenaBufferAllocator23GetOverlayMemoryAddressEv>:
  return kTfLiteOk;
}

uint8_t* SingleArenaBufferAllocator::GetOverlayMemoryAddress() const {
  return buffer_head_;
}
 80065ea:	6880      	ldr	r0, [r0, #8]
 80065ec:	4770      	bx	lr

080065ee <_ZNK6tflite26SingleArenaBufferAllocator25GetNonPersistentUsedBytesEv>:

size_t SingleArenaBufferAllocator::GetNonPersistentUsedBytes() const {
  return std::max(head_ - buffer_head_, temp_ - buffer_head_);
 80065ee:	6902      	ldr	r2, [r0, #16]
 80065f0:	6883      	ldr	r3, [r0, #8]
 80065f2:	6980      	ldr	r0, [r0, #24]
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80065f4:	4282      	cmp	r2, r0
 80065f6:	bf34      	ite	cc
 80065f8:	1ac0      	subcc	r0, r0, r3
 80065fa:	1ad0      	subcs	r0, r2, r3
}
 80065fc:	4770      	bx	lr

080065fe <_ZNK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>:

size_t SingleArenaBufferAllocator::GetPersistentUsedBytes() const {
  return buffer_tail_ - tail_;
 80065fe:	68c2      	ldr	r2, [r0, #12]
 8006600:	6940      	ldr	r0, [r0, #20]
}
 8006602:	1a10      	subs	r0, r2, r0
 8006604:	4770      	bx	lr

08006606 <_ZThn4_NK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>:

  // Returns the size of the head section in bytes.
  size_t GetNonPersistentUsedBytes() const override;

  // Returns the size of all allocations in the tail section in bytes.
  size_t GetPersistentUsedBytes() const override;
 8006606:	f1a0 0004 	sub.w	r0, r0, #4
 800660a:	f7ff bff8 	b.w	80065fe <_ZNK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>

0800660e <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj>:
                                                             size_t alignment) {
 800660e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006610:	4604      	mov	r4, r0
 8006612:	460e      	mov	r6, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 8006614:	6880      	ldr	r0, [r0, #8]
 8006616:	9201      	str	r2, [sp, #4]
 8006618:	4611      	mov	r1, r2
 800661a:	f7fd fed7 	bl	80043cc <_ZN6tflite14AlignPointerUpEPhj>
  if (ResizeBuffer(expect_resizable_buf, size, alignment) == kTfLiteOk) {
 800661e:	6822      	ldr	r2, [r4, #0]
 8006620:	9b01      	ldr	r3, [sp, #4]
 8006622:	69d7      	ldr	r7, [r2, #28]
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 8006624:	4605      	mov	r5, r0
  if (ResizeBuffer(expect_resizable_buf, size, alignment) == kTfLiteOk) {
 8006626:	4601      	mov	r1, r0
 8006628:	4632      	mov	r2, r6
 800662a:	4620      	mov	r0, r4
 800662c:	47b8      	blx	r7
  return nullptr;
 800662e:	2800      	cmp	r0, #0
}
 8006630:	bf0c      	ite	eq
 8006632:	4628      	moveq	r0, r5
 8006634:	2000      	movne	r0, #0
 8006636:	b003      	add	sp, #12
 8006638:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800663a <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj>:
    size_t size, size_t alignment) {
 800663a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800663c:	4604      	mov	r4, r0
 800663e:	460d      	mov	r5, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 8006640:	6880      	ldr	r0, [r0, #8]
 8006642:	9201      	str	r2, [sp, #4]
 8006644:	4611      	mov	r1, r2
 8006646:	f7fd fec1 	bl	80043cc <_ZN6tflite14AlignPointerUpEPhj>
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800664a:	6822      	ldr	r2, [r4, #0]
 800664c:	9b01      	ldr	r3, [sp, #4]
 800664e:	69d6      	ldr	r6, [r2, #28]
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 8006650:	4601      	mov	r1, r0
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 8006652:	462a      	mov	r2, r5
 8006654:	4620      	mov	r0, r4
 8006656:	46b4      	mov	ip, r6
}
 8006658:	b002      	add	sp, #8
 800665a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800665e:	4760      	bx	ip

08006660 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj>:
                                                  size_t alignment) {
 8006660:	b538      	push	{r3, r4, r5, lr}
 8006662:	4604      	mov	r4, r0
 8006664:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
 8006666:	6980      	ldr	r0, [r0, #24]
 8006668:	4611      	mov	r1, r2
 800666a:	f7fd feaf 	bl	80043cc <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800666e:	6962      	ldr	r2, [r4, #20]
 8006670:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 8006672:	42aa      	cmp	r2, r5
 8006674:	d206      	bcs.n	8006684 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x24>
    MicroPrintf(
 8006676:	4808      	ldr	r0, [pc, #32]	; (8006698 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x38>)
 8006678:	1aab      	subs	r3, r5, r2
 800667a:	4629      	mov	r1, r5
 800667c:	f7ff fdbc 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return nullptr;
 8006680:	2000      	movs	r0, #0
}
 8006682:	bd38      	pop	{r3, r4, r5, pc}
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(aligned_result));
 8006684:	69e3      	ldr	r3, [r4, #28]
 8006686:	4043      	eors	r3, r0
 8006688:	61e3      	str	r3, [r4, #28]
  temp_buffer_count_++;
 800668a:	6a23      	ldr	r3, [r4, #32]
  temp_ = aligned_result + size;
 800668c:	4405      	add	r5, r0
  temp_buffer_count_++;
 800668e:	3301      	adds	r3, #1
  temp_ = aligned_result + size;
 8006690:	61a5      	str	r5, [r4, #24]
  temp_buffer_count_++;
 8006692:	6223      	str	r3, [r4, #32]
  return aligned_result;
 8006694:	e7f5      	b.n	8006682 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x22>
 8006696:	bf00      	nop
 8006698:	080124d6 	.word	0x080124d6

0800669c <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv>:
  if (temp_buffer_count_ != 0 || temp_buffer_ptr_check_sum_ != 0) {
 800669c:	e9d0 2107 	ldrd	r2, r1, [r0, #28]
bool SingleArenaBufferAllocator::IsAllTempDeallocated() {
 80066a0:	b508      	push	{r3, lr}
  if (temp_buffer_count_ != 0 || temp_buffer_ptr_check_sum_ != 0) {
 80066a2:	ea51 0302 	orrs.w	r3, r1, r2
 80066a6:	d007      	beq.n	80066b8 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x1c>
    MicroPrintf(
 80066a8:	fab2 f282 	clz	r2, r2
 80066ac:	4803      	ldr	r0, [pc, #12]	; (80066bc <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x20>)
 80066ae:	0952      	lsrs	r2, r2, #5
 80066b0:	f7ff fda2 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return false;
 80066b4:	2000      	movs	r0, #0
}
 80066b6:	bd08      	pop	{r3, pc}
  return true;
 80066b8:	2001      	movs	r0, #1
 80066ba:	e7fc      	b.n	80066b6 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x1a>
 80066bc:	0801251f 	.word	0x0801251f

080066c0 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv>:
  if (!IsAllTempDeallocated()) {
 80066c0:	6803      	ldr	r3, [r0, #0]
TfLiteStatus SingleArenaBufferAllocator::ResetTempAllocations() {
 80066c2:	b510      	push	{r4, lr}
  if (!IsAllTempDeallocated()) {
 80066c4:	691b      	ldr	r3, [r3, #16]
TfLiteStatus SingleArenaBufferAllocator::ResetTempAllocations() {
 80066c6:	4604      	mov	r4, r0
  if (!IsAllTempDeallocated()) {
 80066c8:	4798      	blx	r3
 80066ca:	b920      	cbnz	r0, 80066d6 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x16>
    MicroPrintf(
 80066cc:	4804      	ldr	r0, [pc, #16]	; (80066e0 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x20>)
 80066ce:	f7ff fd93 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 80066d2:	2001      	movs	r0, #1
}
 80066d4:	bd10      	pop	{r4, pc}
  temp_ = head_;
 80066d6:	6923      	ldr	r3, [r4, #16]
 80066d8:	61a3      	str	r3, [r4, #24]
  return kTfLiteOk;
 80066da:	2000      	movs	r0, #0
 80066dc:	e7fa      	b.n	80066d4 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x14>
 80066de:	bf00      	nop
 80066e0:	08012561 	.word	0x08012561

080066e4 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>:
    size_t size, size_t alignment) {
 80066e4:	b538      	push	{r3, r4, r5, lr}
 80066e6:	4604      	mov	r4, r0
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 80066e8:	6940      	ldr	r0, [r0, #20]
    size_t size, size_t alignment) {
 80066ea:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 80066ec:	1b40      	subs	r0, r0, r5
 80066ee:	4611      	mov	r1, r2
 80066f0:	f7fd fe72 	bl	80043d8 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
 80066f4:	6923      	ldr	r3, [r4, #16]
 80066f6:	4283      	cmp	r3, r0
 80066f8:	d907      	bls.n	800670a <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x26>
    const size_t missing_memory = head_ - aligned_result;
 80066fa:	1a1b      	subs	r3, r3, r0
    MicroPrintf(
 80066fc:	1aea      	subs	r2, r5, r3
 80066fe:	4804      	ldr	r0, [pc, #16]	; (8006710 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x2c>)
 8006700:	4629      	mov	r1, r5
 8006702:	f7ff fd79 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return nullptr;
 8006706:	2000      	movs	r0, #0
}
 8006708:	bd38      	pop	{r3, r4, r5, pc}
  tail_ = aligned_result;
 800670a:	6160      	str	r0, [r4, #20]
  return aligned_result;
 800670c:	e7fc      	b.n	8006708 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x24>
 800670e:	bf00      	nop
 8006710:	080125a6 	.word	0x080125a6

08006714 <_ZThn4_N6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>:
  virtual uint8_t* AllocatePersistentBuffer(size_t size,
 8006714:	f1a0 0004 	sub.w	r0, r0, #4
 8006718:	f7ff bfe4 	b.w	80066e4 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>

0800671c <_ZNK6tflite26SingleArenaBufferAllocator18GetAvailableMemoryEj>:

size_t SingleArenaBufferAllocator::GetAvailableMemory(size_t alignment) const {
 800671c:	b570      	push	{r4, r5, r6, lr}
 800671e:	4604      	mov	r4, r0
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 8006720:	6980      	ldr	r0, [r0, #24]
size_t SingleArenaBufferAllocator::GetAvailableMemory(size_t alignment) const {
 8006722:	460e      	mov	r6, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 8006724:	f7fd fe52 	bl	80043cc <_ZN6tflite14AlignPointerUpEPhj>
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 8006728:	4631      	mov	r1, r6
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800672a:	4605      	mov	r5, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 800672c:	6960      	ldr	r0, [r4, #20]
 800672e:	f7fd fe53 	bl	80043d8 <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
 8006732:	1b40      	subs	r0, r0, r5
 8006734:	bd70      	pop	{r4, r5, r6, pc}
	...

08006738 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj>:
                                                      size_t alignment) {
 8006738:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800673a:	4604      	mov	r4, r0
 800673c:	460e      	mov	r6, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800673e:	6880      	ldr	r0, [r0, #8]
 8006740:	9301      	str	r3, [sp, #4]
                                                      size_t alignment) {
 8006742:	4619      	mov	r1, r3
 8006744:	4615      	mov	r5, r2
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 8006746:	f7fd fe41 	bl	80043cc <_ZN6tflite14AlignPointerUpEPhj>
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 800674a:	6922      	ldr	r2, [r4, #16]
 800674c:	69a3      	ldr	r3, [r4, #24]
 800674e:	429a      	cmp	r2, r3
 8006750:	d102      	bne.n	8006758 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x20>
 8006752:	42b0      	cmp	r0, r6
 8006754:	9901      	ldr	r1, [sp, #4]
 8006756:	d005      	beq.n	8006764 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x2c>
    MicroPrintf(
 8006758:	480b      	ldr	r0, [pc, #44]	; (8006788 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x50>)
 800675a:	f7ff fd4d 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800675e:	2001      	movs	r0, #1
}
 8006760:	b002      	add	sp, #8
 8006762:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 8006764:	68a0      	ldr	r0, [r4, #8]
 8006766:	f7fd fe31 	bl	80043cc <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800676a:	6962      	ldr	r2, [r4, #20]
 800676c:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 800676e:	4295      	cmp	r5, r2
 8006770:	d905      	bls.n	800677e <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x46>
    MicroPrintf(
 8006772:	4806      	ldr	r0, [pc, #24]	; (800678c <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x54>)
 8006774:	1aab      	subs	r3, r5, r2
 8006776:	4629      	mov	r1, r5
 8006778:	f7ff fd3e 	bl	80061f8 <_Z11MicroPrintfPKcz>
 800677c:	e7ef      	b.n	800675e <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x26>
  head_ = aligned_result + size;
 800677e:	4428      	add	r0, r5
 8006780:	6120      	str	r0, [r4, #16]
  temp_ = head_;
 8006782:	61a0      	str	r0, [r4, #24]
  return kTfLiteOk;
 8006784:	2000      	movs	r0, #0
 8006786:	e7eb      	b.n	8006760 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x28>
 8006788:	080125ef 	.word	0x080125ef
 800678c:	0801265d 	.word	0x0801265d

08006790 <_ZThn4_N6tflite26SingleArenaBufferAllocatorD0Ev>:
 8006790:	3804      	subs	r0, #4
 8006792:	4770      	bx	lr

08006794 <_ZThn4_N6tflite26SingleArenaBufferAllocatorD1Ev>:
 8006794:	3804      	subs	r0, #4
 8006796:	4770      	bx	lr

08006798 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhS1_>:
SingleArenaBufferAllocator::SingleArenaBufferAllocator(uint8_t* buffer_head,
 8006798:	b530      	push	{r4, r5, lr}
      temp_(buffer_head_) {}
 800679a:	4c07      	ldr	r4, [pc, #28]	; (80067b8 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhS1_+0x20>)
 800679c:	e9c0 2103 	strd	r2, r1, [r0, #12]
 80067a0:	f104 0508 	add.w	r5, r4, #8
 80067a4:	e9c0 2105 	strd	r2, r1, [r0, #20]
 80067a8:	344c      	adds	r4, #76	; 0x4c
 80067aa:	2200      	movs	r2, #0
 80067ac:	e9c0 4101 	strd	r4, r1, [r0, #4]
 80067b0:	e9c0 2207 	strd	r2, r2, [r0, #28]
 80067b4:	6005      	str	r5, [r0, #0]
 80067b6:	bd30      	pop	{r4, r5, pc}
 80067b8:	080126a0 	.word	0x080126a0

080067bc <_ZN6tflite26SingleArenaBufferAllocatorC1EPhj>:
SingleArenaBufferAllocator::SingleArenaBufferAllocator(uint8_t* buffer,
 80067bc:	b508      	push	{r3, lr}
    : SingleArenaBufferAllocator(buffer, buffer + buffer_size) {}
 80067be:	440a      	add	r2, r1
SingleArenaBufferAllocator::SingleArenaBufferAllocator(uint8_t* buffer,
 80067c0:	4603      	mov	r3, r0
    : SingleArenaBufferAllocator(buffer, buffer + buffer_size) {}
 80067c2:	f7ff ffe9 	bl	8006798 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhS1_>
 80067c6:	4618      	mov	r0, r3
 80067c8:	bd08      	pop	{r3, pc}
	...

080067cc <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj>:
    uint8_t* buffer_head, size_t buffer_size) {
 80067cc:	b500      	push	{lr}
 80067ce:	460a      	mov	r2, r1
 80067d0:	b08b      	sub	sp, #44	; 0x2c
  TFLITE_DCHECK(buffer_head != nullptr);
 80067d2:	4601      	mov	r1, r0
 80067d4:	b918      	cbnz	r0, 80067de <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x12>
  DebugLog("HALTED\n");
 80067d6:	4811      	ldr	r0, [pc, #68]	; (800681c <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x50>)
 80067d8:	f003 fec2 	bl	800a560 <DebugLog>
  while (1) {
 80067dc:	e7fe      	b.n	80067dc <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x10>
      SingleArenaBufferAllocator(buffer_head, buffer_size);
 80067de:	a801      	add	r0, sp, #4
 80067e0:	f7ff ffec 	bl	80067bc <_ZN6tflite26SingleArenaBufferAllocatorC1EPhj>
  uint8_t* allocator_buffer = tmp.AllocatePersistentBuffer(
 80067e4:	2204      	movs	r2, #4
 80067e6:	eb0d 0002 	add.w	r0, sp, r2
 80067ea:	2124      	movs	r1, #36	; 0x24
 80067ec:	f7ff ff7a 	bl	80066e4 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>
class SingleArenaBufferAllocator : public INonPersistentBufferAllocator,
 80067f0:	4a0b      	ldr	r2, [pc, #44]	; (8006820 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x54>)
 80067f2:	6002      	str	r2, [r0, #0]
 80067f4:	3244      	adds	r2, #68	; 0x44
 80067f6:	6042      	str	r2, [r0, #4]
 80067f8:	9a03      	ldr	r2, [sp, #12]
 80067fa:	6082      	str	r2, [r0, #8]
 80067fc:	9a04      	ldr	r2, [sp, #16]
 80067fe:	60c2      	str	r2, [r0, #12]
 8006800:	9a05      	ldr	r2, [sp, #20]
 8006802:	6102      	str	r2, [r0, #16]
 8006804:	9a06      	ldr	r2, [sp, #24]
 8006806:	6142      	str	r2, [r0, #20]
 8006808:	9a07      	ldr	r2, [sp, #28]
 800680a:	6182      	str	r2, [r0, #24]
 800680c:	9a08      	ldr	r2, [sp, #32]
 800680e:	61c2      	str	r2, [r0, #28]
 8006810:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006812:	6202      	str	r2, [r0, #32]
}
 8006814:	b00b      	add	sp, #44	; 0x2c
 8006816:	f85d fb04 	ldr.w	pc, [sp], #4
 800681a:	bf00      	nop
 800681c:	08010afc 	.word	0x08010afc
 8006820:	080126a8 	.word	0x080126a8

08006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
  return reinterpret_cast<T*>(tensor->data.raw);
}

// Returns const data for a TfLiteEvalTensor struct that are expected to exist.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8006824:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
 8006826:	b908      	cbnz	r0, 800682c <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x8>
 8006828:	f7fd faec 	bl	8003e04 <_Z9AbortImplv>
  return reinterpret_cast<const T*>(tensor->data.raw);
}
 800682c:	6800      	ldr	r0, [r0, #0]
 800682e:	bd08      	pop	{r3, pc}

08006830 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
 8006830:	2901      	cmp	r1, #1
 8006832:	d103      	bne.n	800683c <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0xc>
    *activation_min = 0;
 8006834:	2300      	movs	r3, #0
    *activation_max = 6;
  } else if (activation == kTfLiteActReluN1To1) {
    *activation_min = -1;
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
 8006836:	61c3      	str	r3, [r0, #28]
    *activation_max = std::numeric_limits<T>::max();
 8006838:	4b09      	ldr	r3, [pc, #36]	; (8006860 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x30>)
 800683a:	e004      	b.n	8006846 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x16>
  } else if (activation == kTfLiteActRelu6) {
 800683c:	2903      	cmp	r1, #3
 800683e:	d104      	bne.n	800684a <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x1a>
    *activation_min = 0;
 8006840:	2300      	movs	r3, #0
 8006842:	61c3      	str	r3, [r0, #28]
    *activation_max = 6;
 8006844:	4b07      	ldr	r3, [pc, #28]	; (8006864 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x34>)
    *activation_max = std::numeric_limits<T>::max();
 8006846:	6203      	str	r3, [r0, #32]
    TfLiteFusedActivation activation) {
  FullyConnectedParams op_params;
  CalculateActivationRange(activation, &op_params.float_activation_min,
                           &op_params.float_activation_max);
  return op_params;
}
 8006848:	4770      	bx	lr
  } else if (activation == kTfLiteActReluN1To1) {
 800684a:	2902      	cmp	r1, #2
 800684c:	d104      	bne.n	8006858 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x28>
    *activation_min = -1;
 800684e:	4b06      	ldr	r3, [pc, #24]	; (8006868 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x38>)
 8006850:	61c3      	str	r3, [r0, #28]
    *activation_max = 1;
 8006852:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006856:	e7f6      	b.n	8006846 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x16>
    *activation_min = std::numeric_limits<T>::lowest();
 8006858:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
 800685c:	e7eb      	b.n	8006836 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x6>
 800685e:	bf00      	nop
 8006860:	7f7fffff 	.word	0x7f7fffff
 8006864:	40c00000 	.word	0x40c00000
 8006868:	bf800000 	.word	0xbf800000

0800686c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
 800686c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
  if (data_type != kTfLiteFloat32) {
 8006870:	2a01      	cmp	r2, #1
    OpDataFullyConnected* data) {
 8006872:	e9dd 950e 	ldrd	r9, r5, [sp, #56]	; 0x38
 8006876:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800687a:	4607      	mov	r7, r0
 800687c:	4688      	mov	r8, r1
 800687e:	461e      	mov	r6, r3
  if (data_type != kTfLiteFloat32) {
 8006880:	d02f      	beq.n	80068e2 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x76>
    double real_multiplier = 0.0;
 8006882:	2200      	movs	r2, #0
 8006884:	2300      	movs	r3, #0
 8006886:	e9cd 2302 	strd	r2, r3, [sp, #8]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800688a:	ab02      	add	r3, sp, #8
 800688c:	e9cd 9300 	strd	r9, r3, [sp]
 8006890:	4652      	mov	r2, sl
 8006892:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006894:	4631      	mov	r1, r6
 8006896:	f7fd fc83 	bl	80041a0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 800689a:	4604      	mov	r4, r0
 800689c:	b9e8      	cbnz	r0, 80068da <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6e>
        context, input, filter, bias, output, &real_multiplier));
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
 800689e:	ed9d 0b02 	vldr	d0, [sp, #8]
 80068a2:	1d29      	adds	r1, r5, #4
 80068a4:	4628      	mov	r0, r5
 80068a6:	f7fd fba5 	bl	8003ff4 <_ZN6tflite18QuantizeMultiplierEdPlPi>

    // Filter weights will always be symmetric quantized since we only support
    // int8 quantization. See
    // https://github.com/tensorflow/tensorflow/issues/44912 for additional
    // context.
    TFLITE_DCHECK(filter->params.zero_point == 0);
 80068aa:	f8da 300c 	ldr.w	r3, [sl, #12]
 80068ae:	b11b      	cbz	r3, 80068b8 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x4c>
  DebugLog("HALTED\n");
 80068b0:	480d      	ldr	r0, [pc, #52]	; (80068e8 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x7c>)
 80068b2:	f003 fe55 	bl	800a560 <DebugLog>
  while (1) {
 80068b6:	e7fe      	b.n	80068b6 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x4a>

    data->input_zero_point = input->params.zero_point;
 80068b8:	68f3      	ldr	r3, [r6, #12]
    data->filter_zero_point = filter->params.zero_point;
 80068ba:	e9c5 3405 	strd	r3, r4, [r5, #20]
    data->output_zero_point = output->params.zero_point;
 80068be:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80068c2:	61eb      	str	r3, [r5, #28]

    return CalculateActivationRangeQuantized(context, activation, output,
 80068c4:	f105 030c 	add.w	r3, r5, #12
 80068c8:	9300      	str	r3, [sp, #0]
 80068ca:	464a      	mov	r2, r9
 80068cc:	f105 0308 	add.w	r3, r5, #8
 80068d0:	4641      	mov	r1, r8
 80068d2:	4638      	mov	r0, r7
 80068d4:	f7fd fcba 	bl	800424c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 80068d8:	4604      	mov	r4, r0
                                             &data->output_activation_min,
                                             &data->output_activation_max);
  }
  return kTfLiteOk;
}
 80068da:	4620      	mov	r0, r4
 80068dc:	b004      	add	sp, #16
 80068de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return kTfLiteOk;
 80068e2:	2400      	movs	r4, #0
 80068e4:	e7f9      	b.n	80068da <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6e>
 80068e6:	bf00      	nop
 80068e8:	08010afc 	.word	0x08010afc

080068ec <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>:

TfLiteRegistration_V1 RegisterOp(
    void* (*init)(TfLiteContext* context, const char* buffer, size_t length),
    TfLiteStatus (*prepare)(TfLiteContext* context, TfLiteNode* node),
    TfLiteStatus (*invoke)(TfLiteContext* context, TfLiteNode* node),
    void (*free)(TfLiteContext* context, void* buffer)) {
 80068ec:	b510      	push	{r4, lr}
          /*prepare=*/prepare,
          /*invoke=*/invoke,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 80068ee:	6001      	str	r1, [r0, #0]
 80068f0:	9902      	ldr	r1, [sp, #8]
 80068f2:	60c3      	str	r3, [r0, #12]
 80068f4:	2300      	movs	r3, #0
 80068f6:	e9c0 1201 	strd	r1, r2, [r0, #4]
 80068fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068fe:	e9c0 3306 	strd	r3, r3, [r0, #24]
}
 8006902:	bd10      	pop	{r4, pc}

08006904 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                      const TfLiteNode* node, int index) {
 8006904:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(context != nullptr);
 8006906:	b908      	cbnz	r0, 800690c <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x8>
 8006908:	f7fd fa7c 	bl	8003e04 <_Z9AbortImplv>
  TFLITE_DCHECK(node != nullptr);
 800690c:	2900      	cmp	r1, #0
 800690e:	d0fb      	beq.n	8006908 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x4>
  const int tensor_index = ValidateTensorIndexing(
      context, index, node->inputs->size, node->inputs->data);
 8006910:	680b      	ldr	r3, [r1, #0]
  const int tensor_index = ValidateTensorIndexing(
 8006912:	4619      	mov	r1, r3
  if (index >= 0 && index < max_size) {
 8006914:	2a00      	cmp	r2, #0
  const int tensor_index = ValidateTensorIndexing(
 8006916:	f851 5b04 	ldr.w	r5, [r1], #4
  if (index >= 0 && index < max_size) {
 800691a:	db0c      	blt.n	8006936 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x32>
 800691c:	4295      	cmp	r5, r2
 800691e:	dd0a      	ble.n	8006936 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x32>

  if (tensor_index < 0) {
 8006920:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8006924:	2900      	cmp	r1, #0
 8006926:	db06      	blt.n	8006936 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x32>
    return nullptr;
  }

  return context->GetEvalTensor(context, node->inputs->data[index]);
 8006928:	eb03 0282 	add.w	r2, r3, r2, lsl #2
}
 800692c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8006930:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006932:	6851      	ldr	r1, [r2, #4]
 8006934:	4718      	bx	r3
}
 8006936:	2000      	movs	r0, #0
 8006938:	bd70      	pop	{r4, r5, r6, pc}

0800693a <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns the TfLiteEvalTensor struct for a given input index in a node.
const TfLiteEvalTensor* GetEvalInput(const TfLiteContext* context,
                                     const TfLiteNode* node, int index) {
  return GetMutableEvalInput(context, node, index);
 800693a:	f7ff bfe3 	b.w	8006904 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei>

0800693e <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>:
}

// Returns the TfLiteEvalTensor struct for a given output index in a node.
TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                const TfLiteNode* node, int index) {
 800693e:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context != nullptr);
 8006940:	b908      	cbnz	r0, 8006946 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x8>
 8006942:	f7fd fa5f 	bl	8003e04 <_Z9AbortImplv>
  TFLITE_DCHECK(node != nullptr);
 8006946:	2900      	cmp	r1, #0
 8006948:	d0fb      	beq.n	8006942 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x4>
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800694a:	6849      	ldr	r1, [r1, #4]
 800694c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800694e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
}
 8006952:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8006956:	6851      	ldr	r1, [r2, #4]
 8006958:	4718      	bx	r3

0800695a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
 800695a:	b510      	push	{r4, lr}
 800695c:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
 800695e:	b109      	cbz	r1, 8006964 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0xa>
 8006960:	6849      	ldr	r1, [r1, #4]
 8006962:	b919      	cbnz	r1, 800696c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x12>
  RuntimeShape() : size_(0) {}
 8006964:	2300      	movs	r3, #0
 8006966:	6023      	str	r3, [r4, #0]
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
 8006968:	4620      	mov	r0, r4
 800696a:	bd10      	pop	{r4, pc}
  const int dims_size = dims->size;
 800696c:	f851 2b04 	ldr.w	r2, [r1], #4
      : size_(dimensions_count) {
 8006970:	6002      	str	r2, [r0, #0]
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 8006972:	2a06      	cmp	r2, #6
 8006974:	dd01      	ble.n	800697a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x20>
 8006976:	f7fd fa45 	bl	8003e04 <_Z9AbortImplv>
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800697a:	0092      	lsls	r2, r2, #2
 800697c:	3004      	adds	r0, #4
 800697e:	f006 ff87 	bl	800d890 <memcpy>
  }
 8006982:	e7f1      	b.n	8006968 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0xe>

08006984 <_ZN6tflite5micro22MakeUnpackedInt4TensorEP13TfLiteContextiPK16TfLiteEvalTensor>:
  return kTfLiteOk;
}

TfLiteEvalTensor MakeUnpackedInt4Tensor(TfLiteContext* context,
                                        int scratch_buffer_index,
                                        const TfLiteEvalTensor* tensor) {
 8006984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006988:	461d      	mov	r5, r3
  if (tensor->type != kTfLiteInt4) {
 800698a:	7a1b      	ldrb	r3, [r3, #8]
 800698c:	2b12      	cmp	r3, #18
                                        const TfLiteEvalTensor* tensor) {
 800698e:	4604      	mov	r4, r0
 8006990:	b088      	sub	sp, #32
 8006992:	4608      	mov	r0, r1
 8006994:	4611      	mov	r1, r2
  if (tensor->type != kTfLiteInt4) {
 8006996:	d007      	beq.n	80069a8 <_ZN6tflite5micro22MakeUnpackedInt4TensorEP13TfLiteContextiPK16TfLiteEvalTensor+0x24>
    return *tensor;
 8006998:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800699c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tflite::tensor_utils::UnpackDenseInt4IntoInt8(
      tflite::micro::GetTensorData<int8_t>(tensor),
      tflite::micro::GetTensorShape(tensor).FlatSize(),
      tflite::micro::GetTensorData<int8_t>(&new_tensor));
  return new_tensor;
}
 80069a0:	4620      	mov	r0, r4
 80069a2:	b008      	add	sp, #32
 80069a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      context->GetScratchBuffer(context, scratch_buffer_index));
 80069a8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80069aa:	4798      	blx	r3
      tflite::micro::GetTensorShape(tensor).FlatSize(),
 80069ac:	4629      	mov	r1, r5
      context->GetScratchBuffer(context, scratch_buffer_index));
 80069ae:	4606      	mov	r6, r0
      tflite::micro::GetTensorShape(tensor).FlatSize(),
 80069b0:	a801      	add	r0, sp, #4
  return reinterpret_cast<const T*>(tensor->data.raw);
 80069b2:	e9d5 8700 	ldrd	r8, r7, [r5]
 80069b6:	f7ff ffd0 	bl	800695a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  // Returns the total count of elements, that is the size when flattened into a
  // vector.
  int FlatSize() const {
    int buffer_size = 1;
    const int* dims_data = reinterpret_cast<const int*>(DimsData());
    for (int i = 0; i < size_; i++) {
 80069ba:	9d01      	ldr	r5, [sp, #4]
 80069bc:	ab01      	add	r3, sp, #4
 80069be:	2200      	movs	r2, #0
    int buffer_size = 1;
 80069c0:	2101      	movs	r1, #1
    for (int i = 0; i < size_; i++) {
 80069c2:	4295      	cmp	r5, r2
 80069c4:	f103 0304 	add.w	r3, r3, #4
 80069c8:	dd03      	ble.n	80069d2 <_ZN6tflite5micro22MakeUnpackedInt4TensorEP13TfLiteContextiPK16TfLiteEvalTensor+0x4e>
      buffer_size *= dims_data[i];
 80069ca:	6818      	ldr	r0, [r3, #0]
    for (int i = 0; i < size_; i++) {
 80069cc:	3201      	adds	r2, #1
      buffer_size *= dims_data[i];
 80069ce:	4341      	muls	r1, r0
    for (int i = 0; i < size_; i++) {
 80069d0:	e7f7      	b.n	80069c2 <_ZN6tflite5micro22MakeUnpackedInt4TensorEP13TfLiteContextiPK16TfLiteEvalTensor+0x3e>
  tflite::tensor_utils::UnpackDenseInt4IntoInt8(
 80069d2:	4632      	mov	r2, r6
 80069d4:	4640      	mov	r0, r8
 80069d6:	f7fd faf1 	bl	8003fbc <_ZN6tflite12tensor_utils23UnpackDenseInt4IntoInt8EPKaiPa>
  return new_tensor;
 80069da:	2309      	movs	r3, #9
 80069dc:	e9c4 6700 	strd	r6, r7, [r4]
 80069e0:	7223      	strb	r3, [r4, #8]
 80069e2:	e7dd      	b.n	80069a0 <_ZN6tflite5micro22MakeUnpackedInt4TensorEP13TfLiteContextiPK16TfLiteEvalTensor+0x1c>

080069e4 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>:
// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 80069e4:	2900      	cmp	r1, #0
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
 80069e6:	b538      	push	{r3, r4, r5, lr}
  int32_t DimensionsCount() const { return size_; }
 80069e8:	6805      	ldr	r5, [r0, #0]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 80069ea:	db01      	blt.n	80069f0 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0xc>
 80069ec:	42a9      	cmp	r1, r5
 80069ee:	db01      	blt.n	80069f4 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x10>
 80069f0:	f7fd fa08 	bl	8003e04 <_Z9AbortImplv>
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
 80069f4:	2200      	movs	r2, #0
  int flat_size = 1;
 80069f6:	2401      	movs	r4, #1
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 80069f8:	1d03      	adds	r3, r0, #4
 80069fa:	4291      	cmp	r1, r2
 80069fc:	bf18      	it	ne
 80069fe:	f853 0022 	ldrne.w	r0, [r3, r2, lsl #2]
  for (int i = 0; i < dims_count; ++i) {
 8006a02:	f102 0201 	add.w	r2, r2, #1
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8006a06:	bf08      	it	eq
 8006a08:	2001      	moveq	r0, #1
  for (int i = 0; i < dims_count; ++i) {
 8006a0a:	4295      	cmp	r5, r2
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8006a0c:	fb00 f404 	mul.w	r4, r0, r4
  for (int i = 0; i < dims_count; ++i) {
 8006a10:	dcf3      	bgt.n	80069fa <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x16>
  }
  return flat_size;
}
 8006a12:	4620      	mov	r0, r4
 8006a14:	bd38      	pop	{r3, r4, r5, pc}

08006a16 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
  int32_t accum_depth;
  int32_t output_depth;
};

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8006a16:	6b83      	ldr	r3, [r0, #56]	; 0x38
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 8006a18:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8006a1a:	b90b      	cbnz	r3, 8006a20 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xa>
 8006a1c:	f7fd f9f2 	bl	8003e04 <_Z9AbortImplv>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
}
 8006a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 8006a24:	213c      	movs	r1, #60	; 0x3c
 8006a26:	4718      	bx	r3

08006a28 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8006a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 8006a2c:	68ce      	ldr	r6, [r1, #12]
TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8006a2e:	b0a7      	sub	sp, #156	; 0x9c
 8006a30:	4604      	mov	r4, r0
 8006a32:	4689      	mov	r9, r1
  TFLITE_DCHECK(node->user_data != nullptr);
 8006a34:	b90e      	cbnz	r6, 8006a3a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x12>
 8006a36:	f7fd f9e5 	bl	8003e04 <_Z9AbortImplv>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 8006a3a:	690b      	ldr	r3, [r1, #16]
 8006a3c:	9306      	str	r3, [sp, #24]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d0f9      	beq.n	8006a36 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xe>
  return reinterpret_cast<MicroContext*>(context->impl_);
 8006a42:	68c5      	ldr	r5, [r0, #12]
  const auto params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  MicroContext* micro_context = GetMicroContext(context);
  TfLiteTensor* input =
      micro_context->AllocateTempInputTensor(node, kFullyConnectedInputTensor);
 8006a44:	4a97      	ldr	r2, [pc, #604]	; (8006ca4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27c>)
 8006a46:	682b      	ldr	r3, [r5, #0]
 8006a48:	6812      	ldr	r2, [r2, #0]
 8006a4a:	699b      	ldr	r3, [r3, #24]
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	4798      	blx	r3
  TF_LITE_ENSURE(context, input != nullptr);
 8006a50:	4680      	mov	r8, r0
 8006a52:	b960      	cbnz	r0, 8006a6e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x46>
 8006a54:	4b94      	ldr	r3, [pc, #592]	; (8006ca8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x280>)
 8006a56:	6965      	ldr	r5, [r4, #20]
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	2342      	movs	r3, #66	; 0x42
  TfLiteTensor* filter = micro_context->AllocateTempInputTensor(
      node, kFullyConnectedWeightsTensor);
  TF_LITE_ENSURE(context, filter != nullptr);
 8006a5c:	4a93      	ldr	r2, [pc, #588]	; (8006cac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x284>)
 8006a5e:	4994      	ldr	r1, [pc, #592]	; (8006cb0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x288>)
 8006a60:	4620      	mov	r0, r4
 8006a62:	47a8      	blx	r5
 8006a64:	2701      	movs	r7, #1
  if (bias != nullptr) {
    micro_context->DeallocateTempTfLiteTensor(bias);
  }

  return kTfLiteOk;
}
 8006a66:	4638      	mov	r0, r7
 8006a68:	b027      	add	sp, #156	; 0x9c
 8006a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      node, kFullyConnectedWeightsTensor);
 8006a6e:	682b      	ldr	r3, [r5, #0]
  TfLiteTensor* filter = micro_context->AllocateTempInputTensor(
 8006a70:	4a90      	ldr	r2, [pc, #576]	; (8006cb4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x28c>)
 8006a72:	699b      	ldr	r3, [r3, #24]
 8006a74:	6812      	ldr	r2, [r2, #0]
 8006a76:	4649      	mov	r1, r9
 8006a78:	4628      	mov	r0, r5
 8006a7a:	4798      	blx	r3
  TF_LITE_ENSURE(context, filter != nullptr);
 8006a7c:	4682      	mov	sl, r0
 8006a7e:	b920      	cbnz	r0, 8006a8a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x62>
 8006a80:	4b8d      	ldr	r3, [pc, #564]	; (8006cb8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x290>)
 8006a82:	9300      	str	r3, [sp, #0]
 8006a84:	6965      	ldr	r5, [r4, #20]
 8006a86:	2345      	movs	r3, #69	; 0x45
 8006a88:	e7e8      	b.n	8006a5c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x34>
      micro_context->AllocateTempInputTensor(node, kFullyConnectedBiasTensor);
 8006a8a:	682b      	ldr	r3, [r5, #0]
 8006a8c:	4a8b      	ldr	r2, [pc, #556]	; (8006cbc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x294>)
 8006a8e:	699b      	ldr	r3, [r3, #24]
 8006a90:	6812      	ldr	r2, [r2, #0]
 8006a92:	4649      	mov	r1, r9
 8006a94:	4628      	mov	r0, r5
 8006a96:	4798      	blx	r3
      node, kFullyConnectedOutputTensor);
 8006a98:	682b      	ldr	r3, [r5, #0]
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(
 8006a9a:	4a89      	ldr	r2, [pc, #548]	; (8006cc0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x298>)
      micro_context->AllocateTempInputTensor(node, kFullyConnectedBiasTensor);
 8006a9c:	9005      	str	r0, [sp, #20]
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	6812      	ldr	r2, [r2, #0]
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	4798      	blx	r3
  TF_LITE_ENSURE(context, output != nullptr);
 8006aa8:	4681      	mov	r9, r0
 8006aaa:	b920      	cbnz	r0, 8006ab6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8e>
 8006aac:	4b85      	ldr	r3, [pc, #532]	; (8006cc4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x29c>)
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	6965      	ldr	r5, [r4, #20]
 8006ab2:	234a      	movs	r3, #74	; 0x4a
 8006ab4:	e7d2      	b.n	8006a5c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x34>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 8006ab6:	f898 001c 	ldrb.w	r0, [r8, #28]
 8006aba:	f899 301c 	ldrb.w	r3, [r9, #28]
 8006abe:	4283      	cmp	r3, r0
 8006ac0:	d013      	beq.n	8006aea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xc2>
 8006ac2:	6966      	ldr	r6, [r4, #20]
 8006ac4:	f7fd fa6e 	bl	8003fa4 <TfLiteTypeGetName>
 8006ac8:	4605      	mov	r5, r0
 8006aca:	f899 001c 	ldrb.w	r0, [r9, #28]
 8006ace:	f7fd fa69 	bl	8003fa4 <TfLiteTypeGetName>
 8006ad2:	4b7d      	ldr	r3, [pc, #500]	; (8006cc8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a0>)
 8006ad4:	9301      	str	r3, [sp, #4]
 8006ad6:	4b7d      	ldr	r3, [pc, #500]	; (8006ccc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a4>)
 8006ad8:	9300      	str	r3, [sp, #0]
 8006ada:	e9cd 5002 	strd	r5, r0, [sp, #8]
 8006ade:	4a73      	ldr	r2, [pc, #460]	; (8006cac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x284>)
 8006ae0:	497b      	ldr	r1, [pc, #492]	; (8006cd0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a8>)
 8006ae2:	234c      	movs	r3, #76	; 0x4c
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	47b0      	blx	r6
 8006ae8:	e7bc      	b.n	8006a64 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3c>
  const RuntimeShape filter_shape = GetTensorShape(filter);
 8006aea:	4651      	mov	r1, sl
 8006aec:	a811      	add	r0, sp, #68	; 0x44
 8006aee:	f7fd fad5 	bl	800409c <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  const RuntimeShape output_shape = GetTensorShape(output);
 8006af2:	4649      	mov	r1, r9
 8006af4:	a818      	add	r0, sp, #96	; 0x60
 8006af6:	f7fd fad1 	bl	800409c <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  filter_dims.n = filter_shape.Dims(filter_dim_count - 1);
 8006afa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006afc:	f8dd b060 	ldr.w	fp, [sp, #96]	; 0x60
 8006b00:	3b01      	subs	r3, #1
 8006b02:	4619      	mov	r1, r3
 8006b04:	a811      	add	r0, sp, #68	; 0x44
 8006b06:	9307      	str	r3, [sp, #28]
 8006b08:	f7fd fad5 	bl	80040b6 <_ZNK6tflite12RuntimeShape4DimsEi>
  filter_dims.c = output_shape.Dims(output_dim_count - 1);
 8006b0c:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
  filter_dims.h = 1;
 8006b10:	2301      	movs	r3, #1
  filter_dims.c = output_shape.Dims(output_dim_count - 1);
 8006b12:	4639      	mov	r1, r7
  filter_dims.n = filter_shape.Dims(filter_dim_count - 1);
 8006b14:	9009      	str	r0, [sp, #36]	; 0x24
  filter_dims.c = output_shape.Dims(output_dim_count - 1);
 8006b16:	a818      	add	r0, sp, #96	; 0x60
  filter_dims.w = 1;
 8006b18:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
  filter_dims.c = output_shape.Dims(output_dim_count - 1);
 8006b1c:	f7fd facb 	bl	80040b6 <_ZNK6tflite12RuntimeShape4DimsEi>
  data->accum_depth = filter_shape.Dims(filter_dim_count - 1);
 8006b20:	9b07      	ldr	r3, [sp, #28]
  filter_dims.c = output_shape.Dims(output_dim_count - 1);
 8006b22:	900c      	str	r0, [sp, #48]	; 0x30
  data->accum_depth = filter_shape.Dims(filter_dim_count - 1);
 8006b24:	4619      	mov	r1, r3
 8006b26:	a811      	add	r0, sp, #68	; 0x44
 8006b28:	f7fd fac5 	bl	80040b6 <_ZNK6tflite12RuntimeShape4DimsEi>
  data->batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 8006b2c:	4639      	mov	r1, r7
  data->accum_depth = filter_shape.Dims(filter_dim_count - 1);
 8006b2e:	6370      	str	r0, [r6, #52]	; 0x34
  data->batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 8006b30:	a818      	add	r0, sp, #96	; 0x60
 8006b32:	f7ff ff57 	bl	80069e4 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
  data->output_depth = output_shape.Dims(output_dim_count - 1);
 8006b36:	4639      	mov	r1, r7
  data->batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 8006b38:	6330      	str	r0, [r6, #48]	; 0x30
  data->output_depth = output_shape.Dims(output_dim_count - 1);
 8006b3a:	a818      	add	r0, sp, #96	; 0x60
 8006b3c:	f7fd fabb 	bl	80040b6 <_ZNK6tflite12RuntimeShape4DimsEi>
  data->buffer_idx = -1;
 8006b40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b44:	62f3      	str	r3, [r6, #44]	; 0x2c
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
 8006b46:	9b06      	ldr	r3, [sp, #24]
  data->output_depth = output_shape.Dims(output_dim_count - 1);
 8006b48:	63b0      	str	r0, [r6, #56]	; 0x38
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
 8006b4a:	7819      	ldrb	r1, [r3, #0]
 8006b4c:	9b05      	ldr	r3, [sp, #20]
 8006b4e:	f898 201c 	ldrb.w	r2, [r8, #28]
 8006b52:	4620      	mov	r0, r4
 8006b54:	e9cd a300 	strd	sl, r3, [sp]
 8006b58:	e9cd 9602 	strd	r9, r6, [sp, #8]
 8006b5c:	4643      	mov	r3, r8
 8006b5e:	f7ff fe85 	bl	800686c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
 8006b62:	4607      	mov	r7, r0
 8006b64:	2800      	cmp	r0, #0
 8006b66:	f47f af7e 	bne.w	8006a66 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e>
  if (input->type == kTfLiteInt16) {
 8006b6a:	f898 301c 	ldrb.w	r3, [r8, #28]
 8006b6e:	2b07      	cmp	r3, #7
 8006b70:	d13e      	bne.n	8006bf0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1c8>
    TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 8006b72:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006b76:	b163      	cbz	r3, 8006b92 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16a>
 8006b78:	e9cd 3002 	strd	r3, r0, [sp, #8]
 8006b7c:	4b55      	ldr	r3, [pc, #340]	; (8006cd4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2ac>)
 8006b7e:	9301      	str	r3, [sp, #4]
 8006b80:	6965      	ldr	r5, [r4, #20]
 8006b82:	4b55      	ldr	r3, [pc, #340]	; (8006cd8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2b0>)
 8006b84:	9300      	str	r3, [sp, #0]
 8006b86:	2365      	movs	r3, #101	; 0x65
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 8006b88:	4a48      	ldr	r2, [pc, #288]	; (8006cac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x284>)
 8006b8a:	4954      	ldr	r1, [pc, #336]	; (8006cdc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2b4>)
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	47a8      	blx	r5
 8006b90:	e768      	b.n	8006a64 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3c>
 8006b92:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8006b96:	b14b      	cbz	r3, 8006bac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x184>
 8006b98:	2200      	movs	r2, #0
 8006b9a:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8006b9e:	4b4d      	ldr	r3, [pc, #308]	; (8006cd4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2ac>)
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	4b4f      	ldr	r3, [pc, #316]	; (8006ce0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2b8>)
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	6965      	ldr	r5, [r4, #20]
 8006ba8:	2366      	movs	r3, #102	; 0x66
 8006baa:	e7ed      	b.n	8006b88 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x160>
    buf_size = arm_fully_connected_s16_get_buffer_size(&filter_dims);
 8006bac:	a809      	add	r0, sp, #36	; 0x24
 8006bae:	f000 fe15 	bl	80077dc <arm_fully_connected_s16_get_buffer_size>
      buf_size = arm_convolve_1x1_s8_fast_get_buffer_size(&input_dims);
 8006bb2:	4683      	mov	fp, r0
  if (filter->type == kTfLiteInt4) {
 8006bb4:	f89a 301c 	ldrb.w	r3, [sl, #28]
 8006bb8:	2b12      	cmp	r3, #18
 8006bba:	d14c      	bne.n	8006c56 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22e>
        RuntimeShape(filter->dims->size,
 8006bbc:	f8da 1014 	ldr.w	r1, [sl, #20]
 8006bc0:	f851 3b04 	ldr.w	r3, [r1], #4
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 8006bc4:	2b06      	cmp	r3, #6
 8006bc6:	f73f af36 	bgt.w	8006a36 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xe>
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 8006bca:	009a      	lsls	r2, r3, #2
 8006bcc:	a820      	add	r0, sp, #128	; 0x80
 8006bce:	9306      	str	r3, [sp, #24]
 8006bd0:	f006 fe5e 	bl	800d890 <memcpy>
    int buffer_size = 1;
 8006bd4:	9b06      	ldr	r3, [sp, #24]
 8006bd6:	f10d 0c7c 	add.w	ip, sp, #124	; 0x7c
    for (int i = 0; i < size_; i++) {
 8006bda:	2200      	movs	r2, #0
    int buffer_size = 1;
 8006bdc:	2101      	movs	r1, #1
    for (int i = 0; i < size_; i++) {
 8006bde:	4293      	cmp	r3, r2
 8006be0:	f10c 0c04 	add.w	ip, ip, #4
 8006be4:	dd32      	ble.n	8006c4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x224>
      buffer_size *= dims_data[i];
 8006be6:	f8dc 0000 	ldr.w	r0, [ip]
    for (int i = 0; i < size_; i++) {
 8006bea:	3201      	adds	r2, #1
      buffer_size *= dims_data[i];
 8006bec:	4341      	muls	r1, r0
    for (int i = 0; i < size_; i++) {
 8006bee:	e7f6      	b.n	8006bde <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b6>
  } else if (input->type == kTfLiteInt8) {
 8006bf0:	2b09      	cmp	r3, #9
 8006bf2:	d129      	bne.n	8006c48 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x220>
    const RuntimeShape input_shape = GetTensorShape(input);
 8006bf4:	4641      	mov	r1, r8
 8006bf6:	a81f      	add	r0, sp, #124	; 0x7c
 8006bf8:	f7fd fa50 	bl	800409c <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
    TFLITE_DCHECK_GE(output_dim_count, 2);
 8006bfc:	f1ab 0302 	sub.w	r3, fp, #2
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	f63f af18 	bhi.w	8006a36 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xe>
    if (output_dim_count > 2 && data->accum_depth % 4 == 0) {
 8006c06:	f1bb 0f02 	cmp.w	fp, #2
 8006c0a:	d019      	beq.n	8006c40 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x218>
 8006c0c:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8006c0e:	079b      	lsls	r3, r3, #30
 8006c10:	d116      	bne.n	8006c40 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x218>
              context, data->output_depth * sizeof(int32_t)));
 8006c12:	6bb1      	ldr	r1, [r6, #56]	; 0x38
          static_cast<int32_t*>(context->AllocatePersistentBuffer(
 8006c14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006c16:	0089      	lsls	r1, r1, #2
 8006c18:	4620      	mov	r0, r4
 8006c1a:	4798      	blx	r3
              context, data->output_depth * sizeof(int32_t)));
 8006c1c:	6bb1      	ldr	r1, [r6, #56]	; 0x38
          static_cast<int32_t*>(context->AllocatePersistentBuffer(
 8006c1e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      data->per_channel_output_multiplier =
 8006c20:	6270      	str	r0, [r6, #36]	; 0x24
          static_cast<int32_t*>(context->AllocatePersistentBuffer(
 8006c22:	0089      	lsls	r1, r1, #2
 8006c24:	4620      	mov	r0, r4
 8006c26:	4798      	blx	r3
      input_dims.n = data->batches;
 8006c28:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8006c2a:	930d      	str	r3, [sp, #52]	; 0x34
      input_dims.h = 1;
 8006c2c:	2301      	movs	r3, #1
      input_dims.w = 1;
 8006c2e:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
      data->per_channel_output_shift =
 8006c32:	62b0      	str	r0, [r6, #40]	; 0x28
      input_dims.c = data->accum_depth;
 8006c34:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8006c36:	9310      	str	r3, [sp, #64]	; 0x40
      buf_size = arm_convolve_1x1_s8_fast_get_buffer_size(&input_dims);
 8006c38:	a80d      	add	r0, sp, #52	; 0x34
 8006c3a:	f000 fdcd 	bl	80077d8 <arm_convolve_1x1_s8_fast_get_buffer_size>
 8006c3e:	e7b8      	b.n	8006bb2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x18a>
      buf_size = arm_fully_connected_s8_get_buffer_size(&filter_dims);
 8006c40:	a809      	add	r0, sp, #36	; 0x24
 8006c42:	f000 fdcd 	bl	80077e0 <arm_fully_connected_s8_get_buffer_size>
 8006c46:	e7b4      	b.n	8006bb2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x18a>
  int32_t buf_size = 0;
 8006c48:	4683      	mov	fp, r0
 8006c4a:	e7b3      	b.n	8006bb4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x18c>
    context->RequestScratchBufferInArena(
 8006c4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c4e:	f106 0220 	add.w	r2, r6, #32
 8006c52:	4620      	mov	r0, r4
 8006c54:	4798      	blx	r3
  if (buf_size > 0) {
 8006c56:	f1bb 0f00 	cmp.w	fp, #0
 8006c5a:	dc18      	bgt.n	8006c8e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x266>
  micro_context->DeallocateTempTfLiteTensor(output);
 8006c5c:	682b      	ldr	r3, [r5, #0]
 8006c5e:	4649      	mov	r1, r9
 8006c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c62:	4628      	mov	r0, r5
 8006c64:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(input);
 8006c66:	682b      	ldr	r3, [r5, #0]
 8006c68:	4641      	mov	r1, r8
 8006c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(filter);
 8006c70:	682b      	ldr	r3, [r5, #0]
 8006c72:	4651      	mov	r1, sl
 8006c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c76:	4628      	mov	r0, r5
 8006c78:	4798      	blx	r3
  if (bias != nullptr) {
 8006c7a:	9b05      	ldr	r3, [sp, #20]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f43f aef2 	beq.w	8006a66 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e>
    micro_context->DeallocateTempTfLiteTensor(bias);
 8006c82:	682b      	ldr	r3, [r5, #0]
 8006c84:	9905      	ldr	r1, [sp, #20]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c88:	4628      	mov	r0, r5
 8006c8a:	4798      	blx	r3
 8006c8c:	e6eb      	b.n	8006a66 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e>
    TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 8006c8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c90:	f106 022c 	add.w	r2, r6, #44	; 0x2c
 8006c94:	4659      	mov	r1, fp
 8006c96:	4620      	mov	r0, r4
 8006c98:	4798      	blx	r3
 8006c9a:	2800      	cmp	r0, #0
 8006c9c:	d0de      	beq.n	8006c5c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x234>
 8006c9e:	4607      	mov	r7, r0
  ~RuntimeShape() {}
 8006ca0:	e6e1      	b.n	8006a66 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e>
 8006ca2:	bf00      	nop
 8006ca4:	08012700 	.word	0x08012700
 8006ca8:	08012760 	.word	0x08012760
 8006cac:	0801270c 	.word	0x0801270c
 8006cb0:	08011569 	.word	0x08011569
 8006cb4:	08012708 	.word	0x08012708
 8006cb8:	08012771 	.word	0x08012771
 8006cbc:	080126fc 	.word	0x080126fc
 8006cc0:	08012704 	.word	0x08012704
 8006cc4:	08012783 	.word	0x08012783
 8006cc8:	080127af 	.word	0x080127af
 8006ccc:	080127bc 	.word	0x080127bc
 8006cd0:	08012795 	.word	0x08012795
 8006cd4:	080115bd 	.word	0x080115bd
 8006cd8:	080127e2 	.word	0x080127e2
 8006cdc:	080127c8 	.word	0x080127c8
 8006ce0:	080127fb 	.word	0x080127fb

08006ce4 <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return EvalQuantizedInt16(context, node, data, input, filter, bias, output);
}

}  // namespace

TfLiteRegistration_V1 Register_FULLY_CONNECTED() {
 8006ce4:	b513      	push	{r0, r1, r4, lr}
  return tflite::micro::RegisterOp(Init, Prepare, Eval);
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	4a04      	ldr	r2, [pc, #16]	; (8006cfc <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x18>)
 8006cec:	4b04      	ldr	r3, [pc, #16]	; (8006d00 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x1c>)
 8006cee:	4905      	ldr	r1, [pc, #20]	; (8006d04 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x20>)
TfLiteRegistration_V1 Register_FULLY_CONNECTED() {
 8006cf0:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(Init, Prepare, Eval);
 8006cf2:	f7ff fdfb 	bl	80068ec <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
}
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	b002      	add	sp, #8
 8006cfa:	bd10      	pop	{r4, pc}
 8006cfc:	08006a29 	.word	0x08006a29
 8006d00:	08007015 	.word	0x08007015
 8006d04:	08006a17 	.word	0x08006a17

08006d08 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0>:
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	460e      	mov	r6, r1
 8006d0e:	b0a3      	sub	sp, #140	; 0x8c
 8006d10:	4615      	mov	r5, r2
  input_dims->c = data.accum_depth;
 8006d12:	6b72      	ldr	r2, [r6, #52]	; 0x34
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 8006d14:	4699      	mov	r9, r3
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 8006d16:	680b      	ldr	r3, [r1, #0]
 8006d18:	9309      	str	r3, [sp, #36]	; 0x24
  filter_dims->n = data.accum_depth;
 8006d1a:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
  quant_params->shift = data.reference_op_data.output_shift;
 8006d1e:	684b      	ldr	r3, [r1, #4]
  filter_dims->c = data.output_depth;
 8006d20:	6bb2      	ldr	r2, [r6, #56]	; 0x38
  input_dims->n = data.batches;
 8006d22:	6b09      	ldr	r1, [r1, #48]	; 0x30
  quant_params->shift = data.reference_op_data.output_shift;
 8006d24:	930a      	str	r3, [sp, #40]	; 0x28
  output_dims->n = data.batches;
 8006d26:	e9cd 2118 	strd	r2, r1, [sp, #96]	; 0x60
  input_dims->h = 1;
 8006d2a:	2301      	movs	r3, #1
  input_dims->n = data.batches;
 8006d2c:	910d      	str	r1, [sp, #52]	; 0x34
  if (data.buffer_idx > -1) {
 8006d2e:	6af1      	ldr	r1, [r6, #44]	; 0x2c
  output_dims->c = data.output_depth;
 8006d30:	921c      	str	r2, [sp, #112]	; 0x70
  input_dims->w = 1;
 8006d32:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  filter_dims->w = 1;
 8006d36:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  bias_dims->n = 1;
 8006d3a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  bias_dims->w = 1;
 8006d3e:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  output_dims->w = 1;
 8006d42:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
  ctx->buf = nullptr;
 8006d46:	2300      	movs	r3, #0
  if (data.buffer_idx > -1) {
 8006d48:	4299      	cmp	r1, r3
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 8006d4a:	e9dd 8a2c 	ldrd	r8, sl, [sp, #176]	; 0xb0
  ctx->size = 0;
 8006d4e:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 8006d52:	4604      	mov	r4, r0
  if (data.buffer_idx > -1) {
 8006d54:	db02      	blt.n	8006d5c <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x54>
    ctx->buf = context->GetScratchBuffer(context, data.buffer_idx);
 8006d56:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006d58:	4798      	blx	r3
 8006d5a:	900b      	str	r0, [sp, #44]	; 0x2c
}

// Returns const data for a TfLiteEvalTensor struct that could be null.
template <typename T>
const T* GetOptionalTensorData(const TfLiteEvalTensor* tensor) {
  return tensor == nullptr ? nullptr
 8006d5c:	f1b8 0f00 	cmp.w	r8, #0
 8006d60:	d001      	beq.n	8006d66 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x5e>
 8006d62:	f8d8 8000 	ldr.w	r8, [r8]
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 8006d66:	6973      	ldr	r3, [r6, #20]
 8006d68:	425b      	negs	r3, r3
 8006d6a:	931d      	str	r3, [sp, #116]	; 0x74
  fc_params.output_offset = data.reference_op_data.output_zero_point;
 8006d6c:	69f3      	ldr	r3, [r6, #28]
 8006d6e:	931f      	str	r3, [sp, #124]	; 0x7c
  fc_params.filter_offset = 0;
 8006d70:	2300      	movs	r3, #0
 8006d72:	931e      	str	r3, [sp, #120]	; 0x78
  fc_params.activation.min = data.reference_op_data.output_activation_min;
 8006d74:	68b3      	ldr	r3, [r6, #8]
 8006d76:	9320      	str	r3, [sp, #128]	; 0x80
  fc_params.activation.max = data.reference_op_data.output_activation_max;
 8006d78:	68f3      	ldr	r3, [r6, #12]
 8006d7a:	9321      	str	r3, [sp, #132]	; 0x84
  TFLITE_DCHECK(tensor != nullptr);
 8006d7c:	b90d      	cbnz	r5, 8006d82 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x7a>
 8006d7e:	f7fd f841 	bl	8003e04 <_Z9AbortImplv>
  TF_LITE_ENSURE_EQ(
 8006d82:	4648      	mov	r0, r9
  return reinterpret_cast<const T*>(tensor->data.raw);
 8006d84:	f8d5 b000 	ldr.w	fp, [r5]
 8006d88:	f7ff fd4c 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8006d8c:	f1ba 0f00 	cmp.w	sl, #0
 8006d90:	d0f5      	beq.n	8006d7e <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x76>
 8006d92:	f8da 3000 	ldr.w	r3, [sl]
 8006d96:	9306      	str	r3, [sp, #24]
 8006d98:	af19      	add	r7, sp, #100	; 0x64
 8006d9a:	ab11      	add	r3, sp, #68	; 0x44
 8006d9c:	ae15      	add	r6, sp, #84	; 0x54
 8006d9e:	e9cd 0602 	strd	r0, r6, [sp, #8]
 8006da2:	e9cd b300 	strd	fp, r3, [sp]
 8006da6:	e9cd 8704 	strd	r8, r7, [sp, #16]
 8006daa:	ab0d      	add	r3, sp, #52	; 0x34
 8006dac:	aa09      	add	r2, sp, #36	; 0x24
 8006dae:	a91d      	add	r1, sp, #116	; 0x74
 8006db0:	a80b      	add	r0, sp, #44	; 0x2c
 8006db2:	f000 fd17 	bl	80077e4 <arm_fully_connected_s16>
 8006db6:	b318      	cbz	r0, 8006e00 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0xf8>
 8006db8:	4648      	mov	r0, r9
 8006dba:	f7ff fd33 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8006dbe:	f8da 3000 	ldr.w	r3, [sl]
 8006dc2:	9002      	str	r0, [sp, #8]
 8006dc4:	e9cd 7305 	strd	r7, r3, [sp, #20]
 8006dc8:	ab11      	add	r3, sp, #68	; 0x44
 8006dca:	9301      	str	r3, [sp, #4]
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	aa09      	add	r2, sp, #36	; 0x24
 8006dd2:	ab0d      	add	r3, sp, #52	; 0x34
 8006dd4:	a91d      	add	r1, sp, #116	; 0x74
 8006dd6:	e9cd 6803 	strd	r6, r8, [sp, #12]
 8006dda:	a80b      	add	r0, sp, #44	; 0x2c
 8006ddc:	f8d4 b014 	ldr.w	fp, [r4, #20]
 8006de0:	f000 fd00 	bl	80077e4 <arm_fully_connected_s16>
 8006de4:	2300      	movs	r3, #0
 8006de6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006dea:	4b07      	ldr	r3, [pc, #28]	; (8006e08 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x100>)
 8006dec:	9301      	str	r3, [sp, #4]
 8006dee:	4b07      	ldr	r3, [pc, #28]	; (8006e0c <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x104>)
 8006df0:	9300      	str	r3, [sp, #0]
 8006df2:	4620      	mov	r0, r4
 8006df4:	4a06      	ldr	r2, [pc, #24]	; (8006e10 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x108>)
 8006df6:	4907      	ldr	r1, [pc, #28]	; (8006e14 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x10c>)
 8006df8:	f240 1325 	movw	r3, #293	; 0x125
 8006dfc:	47d8      	blx	fp
 8006dfe:	2001      	movs	r0, #1
}
 8006e00:	b023      	add	sp, #140	; 0x8c
 8006e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e06:	bf00      	nop
 8006e08:	08012815 	.word	0x08012815
 8006e0c:	0801282a 	.word	0x0801282a
 8006e10:	0801270c 	.word	0x0801270c
 8006e14:	080127c8 	.word	0x080127c8

08006e18 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0>:
TfLiteStatus EvalQuantizedInt8(TfLiteContext* context, TfLiteNode* node,
 8006e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e1c:	b0b7      	sub	sp, #220	; 0xdc
 8006e1e:	e9dd 8940 	ldrd	r8, r9, [sp, #256]	; 0x100
 8006e22:	4604      	mov	r4, r0
 8006e24:	460d      	mov	r5, r1
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 8006e26:	a825      	add	r0, sp, #148	; 0x94
 8006e28:	4649      	mov	r1, r9
TfLiteStatus EvalQuantizedInt8(TfLiteContext* context, TfLiteNode* node,
 8006e2a:	469a      	mov	sl, r3
 8006e2c:	4693      	mov	fp, r2
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 8006e2e:	f7ff fd94 	bl	800695a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  int32_t DimensionsCount() const { return size_; }
 8006e32:	9e25      	ldr	r6, [sp, #148]	; 0x94
  TFLITE_DCHECK_GE(output_dim_count, 2);
 8006e34:	1eb3      	subs	r3, r6, #2
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d901      	bls.n	8006e3e <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x26>
 8006e3a:	f7fc ffe3 	bl	8003e04 <_Z9AbortImplv>
  input_dims->c = data.accum_depth;
 8006e3e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  input_dims->n = data.batches;
 8006e40:	6b29      	ldr	r1, [r5, #48]	; 0x30
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 8006e42:	682b      	ldr	r3, [r5, #0]
 8006e44:	930a      	str	r3, [sp, #40]	; 0x28
  filter_dims->n = data.accum_depth;
 8006e46:	e9cd 2213 	strd	r2, r2, [sp, #76]	; 0x4c
  filter_dims->c = data.output_depth;
 8006e4a:	6baa      	ldr	r2, [r5, #56]	; 0x38
  quant_params->shift = data.reference_op_data.output_shift;
 8006e4c:	686b      	ldr	r3, [r5, #4]
 8006e4e:	930b      	str	r3, [sp, #44]	; 0x2c
  output_dims->n = data.batches;
 8006e50:	e9cd 211b 	strd	r2, r1, [sp, #108]	; 0x6c
  input_dims->h = 1;
 8006e54:	2301      	movs	r3, #1
  input_dims->n = data.batches;
 8006e56:	9110      	str	r1, [sp, #64]	; 0x40
  if (data.buffer_idx > -1) {
 8006e58:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
  output_dims->c = data.output_depth;
 8006e5a:	921f      	str	r2, [sp, #124]	; 0x7c
  input_dims->w = 1;
 8006e5c:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  filter_dims->w = 1;
 8006e60:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
  bias_dims->n = 1;
 8006e64:	e9cd 2317 	strd	r2, r3, [sp, #92]	; 0x5c
  bias_dims->w = 1;
 8006e68:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
  output_dims->w = 1;
 8006e6c:	e9cd 331d 	strd	r3, r3, [sp, #116]	; 0x74
  ctx->buf = nullptr;
 8006e70:	2300      	movs	r3, #0
  if (data.buffer_idx > -1) {
 8006e72:	4299      	cmp	r1, r3
  ctx->size = 0;
 8006e74:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  if (data.buffer_idx > -1) {
 8006e78:	db03      	blt.n	8006e82 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x6a>
    ctx->buf = context->GetScratchBuffer(context, data.buffer_idx);
 8006e7a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	4798      	blx	r3
 8006e80:	900c      	str	r0, [sp, #48]	; 0x30
  return tensor == nullptr ? nullptr
 8006e82:	f1b8 0f00 	cmp.w	r8, #0
 8006e86:	d001      	beq.n	8006e8c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x74>
 8006e88:	f8d8 8000 	ldr.w	r8, [r8]
    conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8006e8c:	696a      	ldr	r2, [r5, #20]
    conv_params.output_offset = data.reference_op_data.output_zero_point;
 8006e8e:	f8d5 c01c 	ldr.w	ip, [r5, #28]
  if (output_dim_count > 2 && data.accum_depth % 4 == 0) {
 8006e92:	2e02      	cmp	r6, #2
    conv_params.activation.max = data.reference_op_data.output_activation_max;
 8006e94:	e9d5 7002 	ldrd	r7, r0, [r5, #8]
    conv_params.input_offset = -data.reference_op_data.input_zero_point;
 8006e98:	f1c2 0200 	rsb	r2, r2, #0
  if (output_dim_count > 2 && data.accum_depth % 4 == 0) {
 8006e9c:	d065      	beq.n	8006f6a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x152>
 8006e9e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8006ea0:	f013 0303 	ands.w	r3, r3, #3
 8006ea4:	d161      	bne.n	8006f6a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x152>
    conv_params.dilation.h = 1;
 8006ea6:	2101      	movs	r1, #1
    conv_params.padding.w = 0;
 8006ea8:	e9cd 3330 	strd	r3, r3, [sp, #192]	; 0xc0
    conv_params.activation.max = data.reference_op_data.output_activation_max;
 8006eac:	e9cd 7034 	strd	r7, r0, [sp, #208]	; 0xd0
    conv_params.dilation.w = 1;
 8006eb0:	e9cd 1132 	strd	r1, r1, [sp, #200]	; 0xc8
    conv_params.output_offset = data.reference_op_data.output_zero_point;
 8006eb4:	e9cd 2c2c 	strd	r2, ip, [sp, #176]	; 0xb0
    conv_params.stride.w = 1;
 8006eb8:	e9cd 112e 	strd	r1, r1, [sp, #184]	; 0xb8
        const_cast<int32_t*>(data.per_channel_output_shift);
 8006ebc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
        const_cast<int32_t*>(data.per_channel_output_multiplier);
 8006ebe:	6a69      	ldr	r1, [r5, #36]	; 0x24
    per_channel_quant_params.multiplier =
 8006ec0:	910e      	str	r1, [sp, #56]	; 0x38
    per_channel_quant_params.shift =
 8006ec2:	920f      	str	r2, [sp, #60]	; 0x3c
    for (int i = 0; i < data.output_depth; i++) {
 8006ec4:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8006ec6:	4298      	cmp	r0, r3
 8006ec8:	dd07      	ble.n	8006eda <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0xc2>
      per_channel_quant_params.multiplier[i] = quant_params.multiplier;
 8006eca:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006ecc:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
      per_channel_quant_params.shift[i] = quant_params.shift;
 8006ed0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006ed2:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    for (int i = 0; i < data.output_depth; i++) {
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	e7f4      	b.n	8006ec4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0xac>
    TF_LITE_ENSURE_EQ(
 8006eda:	4658      	mov	r0, fp
 8006edc:	f7ff fca2 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8006ee0:	9009      	str	r0, [sp, #36]	; 0x24
 8006ee2:	4650      	mov	r0, sl
 8006ee4:	f7ff fc9e 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8006ee8:	f1b9 0f00 	cmp.w	r9, #0
 8006eec:	d0a5      	beq.n	8006e3a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x22>
 8006eee:	f8d9 2000 	ldr.w	r2, [r9]
 8006ef2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ef4:	9206      	str	r2, [sp, #24]
 8006ef6:	af1c      	add	r7, sp, #112	; 0x70
 8006ef8:	ae18      	add	r6, sp, #96	; 0x60
 8006efa:	ad14      	add	r5, sp, #80	; 0x50
 8006efc:	e9cd 0602 	strd	r0, r6, [sp, #8]
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	e9cd 8704 	strd	r8, r7, [sp, #16]
 8006f06:	9501      	str	r5, [sp, #4]
 8006f08:	ab10      	add	r3, sp, #64	; 0x40
 8006f0a:	aa0e      	add	r2, sp, #56	; 0x38
 8006f0c:	a92c      	add	r1, sp, #176	; 0xb0
 8006f0e:	a80c      	add	r0, sp, #48	; 0x30
 8006f10:	f000 fc24 	bl	800775c <arm_convolve_1x1_s8_fast>
 8006f14:	b330      	cbz	r0, 8006f64 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x14c>
 8006f16:	6963      	ldr	r3, [r4, #20]
 8006f18:	9309      	str	r3, [sp, #36]	; 0x24
 8006f1a:	4658      	mov	r0, fp
 8006f1c:	f7ff fc82 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8006f20:	4683      	mov	fp, r0
 8006f22:	4650      	mov	r0, sl
 8006f24:	f7ff fc7e 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8006f28:	f8d9 3000 	ldr.w	r3, [r9]
 8006f2c:	f8cd b000 	str.w	fp, [sp]
 8006f30:	e9cd 7305 	strd	r7, r3, [sp, #20]
 8006f34:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8006f38:	ab10      	add	r3, sp, #64	; 0x40
 8006f3a:	aa0e      	add	r2, sp, #56	; 0x38
 8006f3c:	a92c      	add	r1, sp, #176	; 0xb0
 8006f3e:	e9cd 6803 	strd	r6, r8, [sp, #12]
 8006f42:	a80c      	add	r0, sp, #48	; 0x30
 8006f44:	f000 fc0a 	bl	800775c <arm_convolve_1x1_s8_fast>
 8006f48:	2300      	movs	r3, #0
 8006f4a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006f4e:	4b2c      	ldr	r3, [pc, #176]	; (8007000 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1e8>)
 8006f50:	9301      	str	r3, [sp, #4]
 8006f52:	4b2c      	ldr	r3, [pc, #176]	; (8007004 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1ec>)
 8006f54:	9300      	str	r3, [sp, #0]
 8006f56:	4620      	mov	r0, r4
 8006f58:	4a2b      	ldr	r2, [pc, #172]	; (8007008 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1f0>)
 8006f5a:	492c      	ldr	r1, [pc, #176]	; (800700c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1f4>)
 8006f5c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8006f5e:	23ef      	movs	r3, #239	; 0xef
 8006f60:	47a0      	blx	r4
    TF_LITE_ENSURE_EQ(
 8006f62:	2001      	movs	r0, #1
}
 8006f64:	b037      	add	sp, #220	; 0xdc
 8006f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fc_params.activation.max = data.reference_op_data.output_activation_max;
 8006f6a:	e9cd 7023 	strd	r7, r0, [sp, #140]	; 0x8c
    fc_params.filter_offset = 0;
 8006f6e:	2300      	movs	r3, #0
    TF_LITE_ENSURE_EQ(
 8006f70:	4658      	mov	r0, fp
    fc_params.input_offset = -data.reference_op_data.input_zero_point;
 8006f72:	9220      	str	r2, [sp, #128]	; 0x80
    fc_params.output_offset = data.reference_op_data.output_zero_point;
 8006f74:	f8cd c088 	str.w	ip, [sp, #136]	; 0x88
    fc_params.filter_offset = 0;
 8006f78:	9321      	str	r3, [sp, #132]	; 0x84
    TF_LITE_ENSURE_EQ(
 8006f7a:	f7ff fc53 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8006f7e:	4607      	mov	r7, r0
 8006f80:	4650      	mov	r0, sl
 8006f82:	f7ff fc4f 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8006f86:	f1b9 0f00 	cmp.w	r9, #0
 8006f8a:	f43f af56 	beq.w	8006e3a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x22>
 8006f8e:	f8d9 3000 	ldr.w	r3, [r9]
 8006f92:	9306      	str	r3, [sp, #24]
 8006f94:	ad1c      	add	r5, sp, #112	; 0x70
 8006f96:	ab14      	add	r3, sp, #80	; 0x50
 8006f98:	ae18      	add	r6, sp, #96	; 0x60
 8006f9a:	e9cd 0602 	strd	r0, r6, [sp, #8]
 8006f9e:	e9cd 7300 	strd	r7, r3, [sp]
 8006fa2:	e9cd 8504 	strd	r8, r5, [sp, #16]
 8006fa6:	ab10      	add	r3, sp, #64	; 0x40
 8006fa8:	aa0a      	add	r2, sp, #40	; 0x28
 8006faa:	a920      	add	r1, sp, #128	; 0x80
 8006fac:	a80c      	add	r0, sp, #48	; 0x30
 8006fae:	f000 fc59 	bl	8007864 <arm_fully_connected_s8>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	d0d6      	beq.n	8006f64 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x14c>
 8006fb6:	4658      	mov	r0, fp
 8006fb8:	f7ff fc34 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8006fbc:	4683      	mov	fp, r0
 8006fbe:	4650      	mov	r0, sl
 8006fc0:	f7ff fc30 	bl	8006824 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8006fc4:	f8d9 3000 	ldr.w	r3, [r9]
 8006fc8:	6967      	ldr	r7, [r4, #20]
 8006fca:	9002      	str	r0, [sp, #8]
 8006fcc:	e9cd 5305 	strd	r5, r3, [sp, #20]
 8006fd0:	ab14      	add	r3, sp, #80	; 0x50
 8006fd2:	e9cd b300 	strd	fp, r3, [sp]
 8006fd6:	aa0a      	add	r2, sp, #40	; 0x28
 8006fd8:	ab10      	add	r3, sp, #64	; 0x40
 8006fda:	a920      	add	r1, sp, #128	; 0x80
 8006fdc:	e9cd 6803 	strd	r6, r8, [sp, #12]
 8006fe0:	a80c      	add	r0, sp, #48	; 0x30
 8006fe2:	f000 fc3f 	bl	8007864 <arm_fully_connected_s8>
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006fec:	4b04      	ldr	r3, [pc, #16]	; (8007000 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1e8>)
 8006fee:	9301      	str	r3, [sp, #4]
 8006ff0:	4b07      	ldr	r3, [pc, #28]	; (8007010 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1f8>)
 8006ff2:	9300      	str	r3, [sp, #0]
 8006ff4:	4a04      	ldr	r2, [pc, #16]	; (8007008 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1f0>)
 8006ff6:	4905      	ldr	r1, [pc, #20]	; (800700c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1f4>)
 8006ff8:	23ff      	movs	r3, #255	; 0xff
 8006ffa:	4620      	mov	r0, r4
 8006ffc:	47b8      	blx	r7
 8006ffe:	e7b0      	b.n	8006f62 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x14a>
 8007000:	08012815 	.word	0x08012815
 8007004:	0801292f 	.word	0x0801292f
 8007008:	0801270c 	.word	0x0801270c
 800700c:	080127c8 	.word	0x080127c8
 8007010:	08012a41 	.word	0x08012a41

08007014 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8007014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007018:	ed2d 8b02 	vpush	{d8}
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800701c:	f8d1 a010 	ldr.w	sl, [r1, #16]
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8007020:	b0b1      	sub	sp, #196	; 0xc4
 8007022:	4606      	mov	r6, r0
 8007024:	460f      	mov	r7, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
 8007026:	f1ba 0f00 	cmp.w	sl, #0
 800702a:	d101      	bne.n	8007030 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c>
 800702c:	f7fc feea 	bl	8003e04 <_Z9AbortImplv>
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
 8007030:	4b71      	ldr	r3, [pc, #452]	; (80071f8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e4>)
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	f7ff fc81 	bl	800693a <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 8007038:	4b70      	ldr	r3, [pc, #448]	; (80071fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e8>)
 800703a:	4639      	mov	r1, r7
 800703c:	681a      	ldr	r2, [r3, #0]
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
 800703e:	4605      	mov	r5, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 8007040:	4630      	mov	r0, r6
 8007042:	f7ff fc7a 	bl	800693a <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 8007046:	4b6e      	ldr	r3, [pc, #440]	; (8007200 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ec>)
 8007048:	4639      	mov	r1, r7
 800704a:	681a      	ldr	r2, [r3, #0]
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 800704c:	4604      	mov	r4, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 800704e:	4630      	mov	r0, r6
 8007050:	f7ff fc73 	bl	800693a <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 8007054:	4b6b      	ldr	r3, [pc, #428]	; (8007204 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f0>)
 8007056:	4639      	mov	r1, r7
 8007058:	681a      	ldr	r2, [r3, #0]
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 800705a:	4680      	mov	r8, r0
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 800705c:	4630      	mov	r0, r6
 800705e:	f7ff fc6e 	bl	800693e <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
  TFLITE_DCHECK(node->user_data != nullptr);
 8007062:	68ff      	ldr	r7, [r7, #12]
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 8007064:	4681      	mov	r9, r0
  TFLITE_DCHECK(node->user_data != nullptr);
 8007066:	2f00      	cmp	r7, #0
 8007068:	d0e0      	beq.n	800702c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x18>
      context, data.reference_op_data.filter_buffer_index, filter);
 800706a:	a807      	add	r0, sp, #28
 800706c:	6a3a      	ldr	r2, [r7, #32]
 800706e:	4623      	mov	r3, r4
 8007070:	4631      	mov	r1, r6
 8007072:	f7ff fc87 	bl	8006984 <_ZN6tflite5micro22MakeUnpackedInt4TensorEP13TfLiteContextiPK16TfLiteEvalTensor>
  switch (input->type) {
 8007076:	7a28      	ldrb	r0, [r5, #8]
 8007078:	2807      	cmp	r0, #7
 800707a:	f000 80ad 	beq.w	80071d8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c4>
 800707e:	2809      	cmp	r0, #9
 8007080:	f000 8093 	beq.w	80071aa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x196>
 8007084:	2801      	cmp	r0, #1
 8007086:	f040 80b0 	bne.w	80071ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d6>
  return tensor == nullptr ? nullptr
 800708a:	f1b8 0f00 	cmp.w	r8, #0
 800708e:	d062      	beq.n	8007156 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x142>
 8007090:	f8d8 6000 	ldr.w	r6, [r8]
          FullyConnectedParamsFloat(params->activation),
 8007094:	f89a 1000 	ldrb.w	r1, [sl]
 8007098:	a826      	add	r0, sp, #152	; 0x98
 800709a:	f7ff fbc9 	bl	8006830 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
 800709e:	4629      	mov	r1, r5
 80070a0:	a80a      	add	r0, sp, #40	; 0x28
 80070a2:	f7ff fc5a 	bl	800695a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80070a6:	682b      	ldr	r3, [r5, #0]
 80070a8:	9305      	str	r3, [sp, #20]
          tflite::micro::GetTensorShape(filter),
 80070aa:	4621      	mov	r1, r4
 80070ac:	a811      	add	r0, sp, #68	; 0x44
 80070ae:	f7ff fc54 	bl	800695a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 80070b2:	2c00      	cmp	r4, #0
 80070b4:	d0ba      	beq.n	800702c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x18>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80070b6:	6823      	ldr	r3, [r4, #0]
          tflite::micro::GetTensorShape(bias), bias_data,
 80070b8:	4641      	mov	r1, r8
 80070ba:	a818      	add	r0, sp, #96	; 0x60
 80070bc:	461f      	mov	r7, r3
 80070be:	f7ff fc4c 	bl	800695a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          tflite::micro::GetTensorShape(output),
 80070c2:	4649      	mov	r1, r9
 80070c4:	a81f      	add	r0, sp, #124	; 0x7c
 80070c6:	f7ff fc48 	bl	800695a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 80070ca:	f1b9 0f00 	cmp.w	r9, #0
 80070ce:	d0ad      	beq.n	800702c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x18>
  // but the current --variable_batch hack consists in overwriting the 3rd
  // dimension with the runtime batch size, as we don't keep track for each
  // array of which dimension is the batch dimension in it.
  const int output_dims_count = output_shape.DimensionsCount();
  const int weights_dims_count = weights_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
 80070d0:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  return reinterpret_cast<T*>(tensor->data.raw);
 80070d2:	f8d9 3000 	ldr.w	r3, [r9]
 80070d6:	9304      	str	r3, [sp, #16]
 80070d8:	3c01      	subs	r4, #1
 80070da:	4621      	mov	r1, r4
 80070dc:	a81f      	add	r0, sp, #124	; 0x7c
 80070de:	f7ff fc81 	bl	80069e4 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
 80070e2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80070e4:	9003      	str	r0, [sp, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 80070e6:	1ea9      	subs	r1, r5, #2
 80070e8:	a811      	add	r0, sp, #68	; 0x44
 80070ea:	f7fc ffe4 	bl	80040b6 <_ZNK6tflite12RuntimeShape4DimsEi>
 80070ee:	4621      	mov	r1, r4
 80070f0:	4680      	mov	r8, r0
 80070f2:	a81f      	add	r0, sp, #124	; 0x7c
 80070f4:	f7fc ffdf 	bl	80040b6 <_ZNK6tflite12RuntimeShape4DimsEi>
 80070f8:	4580      	cmp	r8, r0
  const float output_activation_min = params.float_activation_min;
 80070fa:	ed9d 8a2d 	vldr	s16, [sp, #180]	; 0xb4
  const float output_activation_max = params.float_activation_max;
 80070fe:	eddd 8a2e 	vldr	s17, [sp, #184]	; 0xb8
 8007102:	4604      	mov	r4, r0
 8007104:	d192      	bne.n	800702c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x18>
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
 8007106:	1e69      	subs	r1, r5, #1
 8007108:	a811      	add	r0, sp, #68	; 0x44
 800710a:	f7fc ffd4 	bl	80040b6 <_ZNK6tflite12RuntimeShape4DimsEi>
 800710e:	2300      	movs	r3, #0
      float total = 0.f;
      for (int d = 0; d < accum_depth; ++d) {
        total += input_data[b * accum_depth + d] *
                 weights_data[out_c * accum_depth + d];
      }
      float bias_value = 0.0f;
 8007110:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007208 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f4>
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
 8007114:	461d      	mov	r5, r3
  for (int b = 0; b < batches; ++b) {
 8007116:	469c      	mov	ip, r3
 8007118:	9a03      	ldr	r2, [sp, #12]
 800711a:	4562      	cmp	r2, ip
 800711c:	dd3f      	ble.n	800719e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x18a>
 800711e:	9a04      	ldr	r2, [sp, #16]
 8007120:	eb02 0885 	add.w	r8, r2, r5, lsl #2
 8007124:	9a05      	ldr	r2, [sp, #20]
 8007126:	eb02 0b83 	add.w	fp, r2, r3, lsl #2
 800712a:	2200      	movs	r2, #0
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800712c:	4611      	mov	r1, r2
 800712e:	42a1      	cmp	r1, r4
 8007130:	da30      	bge.n	8007194 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x180>
      float total = 0.f;
 8007132:	eddf 7a35 	vldr	s15, [pc, #212]	; 8007208 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f4>
 8007136:	eb07 0982 	add.w	r9, r7, r2, lsl #2
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800713a:	46da      	mov	sl, fp
      for (int d = 0; d < accum_depth; ++d) {
 800713c:	f04f 0e00 	mov.w	lr, #0
 8007140:	4570      	cmp	r0, lr
 8007142:	dd0a      	ble.n	800715a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x146>
        total += input_data[b * accum_depth + d] *
 8007144:	ecba 6a01 	vldmia	sl!, {s12}
                 weights_data[out_c * accum_depth + d];
 8007148:	ecb9 7a01 	vldmia	r9!, {s14}
      for (int d = 0; d < accum_depth; ++d) {
 800714c:	f10e 0e01 	add.w	lr, lr, #1
        total += input_data[b * accum_depth + d] *
 8007150:	eee6 7a07 	vfma.f32	s15, s12, s14
      for (int d = 0; d < accum_depth; ++d) {
 8007154:	e7f4      	b.n	8007140 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x12c>
  return tensor == nullptr ? nullptr
 8007156:	4646      	mov	r6, r8
 8007158:	e79c      	b.n	8007094 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x80>
      if (bias_data) {
 800715a:	b1c6      	cbz	r6, 800718e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17a>
        bias_value = bias_data[out_c];
 800715c:	eb06 0e81 	add.w	lr, r6, r1, lsl #2
 8007160:	ed9e 7a00 	vldr	s14, [lr]
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 8007164:	ee77 7a87 	vadd.f32	s15, s15, s14
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8007168:	3101      	adds	r1, #1
	return __b;
 800716a:	eeb4 8a67 	vcmp.f32	s16, s15
 800716e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007172:	bfc8      	it	gt
 8007174:	eef0 7a48 	vmovgt.f32	s15, s16
	return __b;
 8007178:	eef4 8a67 	vcmp.f32	s17, s15
 800717c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007180:	bf48      	it	mi
 8007182:	eef0 7a68 	vmovmi.f32	s15, s17
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 8007186:	ece8 7a01 	vstmia	r8!, {s15}
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800718a:	4402      	add	r2, r0
 800718c:	e7cf      	b.n	800712e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x11a>
      float bias_value = 0.0f;
 800718e:	eeb0 7a66 	vmov.f32	s14, s13
 8007192:	e7e7      	b.n	8007164 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x150>
  for (int b = 0; b < batches; ++b) {
 8007194:	f10c 0c01 	add.w	ip, ip, #1
 8007198:	4425      	add	r5, r4
 800719a:	4403      	add	r3, r0
 800719c:	e7bc      	b.n	8007118 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x104>
  return kTfLiteOk;
 800719e:	2000      	movs	r0, #0
}
 80071a0:	b031      	add	sp, #196	; 0xc4
 80071a2:	ecbd 8b02 	vpop	{d8}
 80071a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (filter_int8.type) {
 80071aa:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 80071ae:	2b09      	cmp	r3, #9
 80071b0:	d108      	bne.n	80071c4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1b0>
          return EvalQuantizedInt8(context, node, data, input, &filter_int8,
 80071b2:	e9cd 8900 	strd	r8, r9, [sp]
 80071b6:	ab07      	add	r3, sp, #28
 80071b8:	462a      	mov	r2, r5
 80071ba:	4639      	mov	r1, r7
 80071bc:	4630      	mov	r0, r6
 80071be:	f7ff fe2b 	bl	8006e18 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0>
                                   bias, output);
 80071c2:	e7ed      	b.n	80071a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x18c>
          MicroPrintf("Filter Type %s (%d) not supported.",
 80071c4:	7a20      	ldrb	r0, [r4, #8]
 80071c6:	f7fc feed 	bl	8003fa4 <TfLiteTypeGetName>
 80071ca:	7a22      	ldrb	r2, [r4, #8]
 80071cc:	4601      	mov	r1, r0
 80071ce:	480f      	ldr	r0, [pc, #60]	; (800720c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f8>)
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 80071d0:	f7ff f812 	bl	80061f8 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 80071d4:	2001      	movs	r0, #1
 80071d6:	e7e3      	b.n	80071a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x18c>
      return EvalQuantizedInt16(context, node, data, input, filter, bias,
 80071d8:	e9cd 8900 	strd	r8, r9, [sp]
 80071dc:	4623      	mov	r3, r4
 80071de:	462a      	mov	r2, r5
 80071e0:	4639      	mov	r1, r7
 80071e2:	4630      	mov	r0, r6
 80071e4:	f7ff fd90 	bl	8006d08 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0>
                                output);
 80071e8:	e7da      	b.n	80071a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x18c>
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 80071ea:	f7fc fedb 	bl	8003fa4 <TfLiteTypeGetName>
 80071ee:	7a2a      	ldrb	r2, [r5, #8]
 80071f0:	4601      	mov	r1, r0
 80071f2:	4807      	ldr	r0, [pc, #28]	; (8007210 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fc>)
 80071f4:	e7ec      	b.n	80071d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1bc>
 80071f6:	bf00      	nop
 80071f8:	08012700 	.word	0x08012700
 80071fc:	08012708 	.word	0x08012708
 8007200:	080126fc 	.word	0x080126fc
 8007204:	08012704 	.word	0x08012704
 8007208:	00000000 	.word	0x00000000
 800720c:	08012b43 	.word	0x08012b43
 8007210:	08012b4a 	.word	0x08012b4a

08007214 <_ZN6tflite19GreedyMemoryPlanner4InitEPhi>:
}

GreedyMemoryPlanner::GreedyMemoryPlanner() {}

TfLiteStatus GreedyMemoryPlanner::Init(unsigned char* scratch_buffer,
                                       int scratch_buffer_size) {
 8007214:	b510      	push	{r4, lr}
  // Reset internal states
  buffer_count_ = 0;
  need_to_calculate_offsets_ = true;
 8007216:	2401      	movs	r4, #1
 8007218:	f880 4028 	strb.w	r4, [r0, #40]	; 0x28

  // Allocate the arrays we need within the scratch buffer arena.
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();

  unsigned char* next_free = scratch_buffer;
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
 800721c:	60c1      	str	r1, [r0, #12]
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 800721e:	2428      	movs	r4, #40	; 0x28
 8007220:	fbb2 f2f4 	udiv	r2, r2, r4
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
 8007224:	eb01 1102 	add.w	r1, r1, r2, lsl #4

  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
 8007228:	6101      	str	r1, [r0, #16]
  next_free += sizeof(int) * max_buffer_count_;
 800722a:	eb01 0182 	add.w	r1, r1, r2, lsl #2

  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
 800722e:	6141      	str	r1, [r0, #20]
  next_free += sizeof(int) * max_buffer_count_;

  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
  next_free += sizeof(ListEntry) * max_buffer_count_;
 8007230:	240c      	movs	r4, #12
  next_free += sizeof(int) * max_buffer_count_;
 8007232:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_count_ = 0;
 8007236:	2300      	movs	r3, #0
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
 8007238:	6181      	str	r1, [r0, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
 800723a:	fb04 1102 	mla	r1, r4, r2, r1
  buffer_count_ = 0;
 800723e:	6083      	str	r3, [r0, #8]
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 8007240:	6042      	str	r2, [r0, #4]

  buffer_offsets_ = reinterpret_cast<int*>(next_free);
 8007242:	6241      	str	r1, [r0, #36]	; 0x24
  return kTfLiteOk;
}
 8007244:	4618      	mov	r0, r3
 8007246:	bd10      	pop	{r4, pc}

08007248 <_ZN6tflite19GreedyMemoryPlannerD0Ev>:

GreedyMemoryPlanner::~GreedyMemoryPlanner() {
  // We don't own the scratch buffer, so don't deallocate anything.
}
 8007248:	4770      	bx	lr

0800724a <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii>:
  return kTfLiteOk;
}

TfLiteStatus GreedyMemoryPlanner::AddBuffer(int size, int first_time_used,
                                            int last_time_used,
                                            int offline_offset) {
 800724a:	b570      	push	{r4, r5, r6, lr}
  BufferRequirements* current = &requirements_[buffer_count_];
  if (AddBuffer(size, first_time_used, last_time_used) != kTfLiteOk) {
 800724c:	6804      	ldr	r4, [r0, #0]
 800724e:	68a4      	ldr	r4, [r4, #8]
  BufferRequirements* current = &requirements_[buffer_count_];
 8007250:	e9d0 6502 	ldrd	r6, r5, [r0, #8]
  if (AddBuffer(size, first_time_used, last_time_used) != kTfLiteOk) {
 8007254:	47a0      	blx	r4
 8007256:	b920      	cbnz	r0, 8007262 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x18>
    return kTfLiteError;
  }
  current->offline_offset = offline_offset;
 8007258:	eb05 1506 	add.w	r5, r5, r6, lsl #4
 800725c:	9b04      	ldr	r3, [sp, #16]
 800725e:	606b      	str	r3, [r5, #4]
  return kTfLiteOk;
}
 8007260:	bd70      	pop	{r4, r5, r6, pc}
    return kTfLiteError;
 8007262:	2001      	movs	r0, #1
 8007264:	e7fc      	b.n	8007260 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x16>

08007266 <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
    MicroPrintf("%s%d: %s (%dk)", t < 10 ? " " : "", t, (const char*)line,
                (memory_use + 1023) / 1024);
  }
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
 8007266:	6880      	ldr	r0, [r0, #8]
 8007268:	4770      	bx	lr
	...

0800726c <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii>:
                                            int last_time_used) {
 800726c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (buffer_count_ >= max_buffer_count_) {
 800726e:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
 8007272:	42ac      	cmp	r4, r5
 8007274:	db05      	blt.n	8007282 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x16>
    MicroPrintf("Too many buffers (max is %d)", max_buffer_count_);
 8007276:	480b      	ldr	r0, [pc, #44]	; (80072a4 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x38>)
 8007278:	4629      	mov	r1, r5
 800727a:	f7fe ffbd 	bl	80061f8 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800727e:	2001      	movs	r0, #1
}
 8007280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  BufferRequirements* current = &requirements_[buffer_count_];
 8007282:	68c6      	ldr	r6, [r0, #12]
 8007284:	0127      	lsls	r7, r4, #4
 8007286:	eb06 1504 	add.w	r5, r6, r4, lsl #4
  current->size = size;
 800728a:	51f1      	str	r1, [r6, r7]
  current->last_time_used = last_time_used;
 800728c:	e9c5 2302 	strd	r2, r3, [r5, #8]
  current->offline_offset = kOnlinePlannedBuffer;
 8007290:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007294:	606b      	str	r3, [r5, #4]
  ++buffer_count_;
 8007296:	3401      	adds	r4, #1
  need_to_calculate_offsets_ = true;
 8007298:	2301      	movs	r3, #1
  ++buffer_count_;
 800729a:	6084      	str	r4, [r0, #8]
  need_to_calculate_offsets_ = true;
 800729c:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
  return kTfLiteOk;
 80072a0:	2000      	movs	r0, #0
 80072a2:	e7ed      	b.n	8007280 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x14>
 80072a4:	08012b66 	.word	0x08012b66

080072a8 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>:
void ReverseSortInPlace(int* values, int* ids, int size) {
 80072a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    for (int i = 1; i < size; ++i) {
 80072aa:	4604      	mov	r4, r0
 80072ac:	460b      	mov	r3, r1
 80072ae:	2501      	movs	r5, #1
    any_swapped = false;
 80072b0:	2600      	movs	r6, #0
    for (int i = 1; i < size; ++i) {
 80072b2:	4295      	cmp	r5, r2
 80072b4:	da12      	bge.n	80072dc <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x34>
      if (values[i - 1] < values[i]) {
 80072b6:	e9d4 7c00 	ldrd	r7, ip, [r4]
 80072ba:	4567      	cmp	r7, ip
        values[i] = value_temp;
 80072bc:	bfbc      	itt	lt
 80072be:	e9c4 c700 	strdlt	ip, r7, [r4]
        ids[i - 1] = ids[i];
 80072c2:	e9d3 6700 	ldrdlt	r6, r7, [r3]
    for (int i = 1; i < size; ++i) {
 80072c6:	f105 0501 	add.w	r5, r5, #1
        ids[i] = id_temp;
 80072ca:	bfb8      	it	lt
 80072cc:	e9c3 7600 	strdlt	r7, r6, [r3]
        any_swapped = true;
 80072d0:	f104 0404 	add.w	r4, r4, #4
 80072d4:	bfb8      	it	lt
 80072d6:	2601      	movlt	r6, #1
    for (int i = 1; i < size; ++i) {
 80072d8:	3304      	adds	r3, #4
 80072da:	e7ea      	b.n	80072b2 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xa>
  do {
 80072dc:	2e00      	cmp	r6, #0
 80072de:	d1e4      	bne.n	80072aa <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x2>
}
 80072e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080072e4 <_ZN6tflite19GreedyMemoryPlannerC1Ev>:
GreedyMemoryPlanner::GreedyMemoryPlanner() {}
 80072e4:	4b01      	ldr	r3, [pc, #4]	; (80072ec <_ZN6tflite19GreedyMemoryPlannerC1Ev+0x8>)
 80072e6:	6003      	str	r3, [r0, #0]
 80072e8:	4770      	bx	lr
 80072ea:	bf00      	nop
 80072ec:	08012c00 	.word	0x08012c00

080072f0 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>:
    const int last_time_used) const {
 80072f0:	b510      	push	{r4, lr}
      &requirements_[entry->requirements_index];
 80072f2:	684c      	ldr	r4, [r1, #4]
  const BufferRequirements* entry_requirements =
 80072f4:	68c1      	ldr	r1, [r0, #12]
 80072f6:	eb01 1104 	add.w	r1, r1, r4, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
 80072fa:	6888      	ldr	r0, [r1, #8]
 80072fc:	4298      	cmp	r0, r3
 80072fe:	dc05      	bgt.n	800730c <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x1c>
  if (first_time_used > entry_requirements->last_time_used) {
 8007300:	68c8      	ldr	r0, [r1, #12]
 8007302:	4290      	cmp	r0, r2
 8007304:	bfb4      	ite	lt
 8007306:	2000      	movlt	r0, #0
 8007308:	2001      	movge	r0, #1
}
 800730a:	bd10      	pop	{r4, pc}
    return false;
 800730c:	2000      	movs	r0, #0
 800730e:	e7fc      	b.n	800730a <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x1a>

08007310 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>:
    const int last_time_used) {
 8007310:	b570      	push	{r4, r5, r6, lr}
 8007312:	4605      	mov	r5, r0
  if (start == nullptr) {
 8007314:	b989      	cbnz	r1, 800733a <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x2a>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
 8007316:	6a01      	ldr	r1, [r0, #32]
 8007318:	69ac      	ldr	r4, [r5, #24]
 800731a:	200c      	movs	r0, #12
 800731c:	fb00 4401 	mla	r4, r0, r1, r4
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
 8007320:	260c      	movs	r6, #12
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
 8007322:	4621      	mov	r1, r4
 8007324:	4628      	mov	r0, r5
 8007326:	f7ff ffe3 	bl	80072f0 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>
 800732a:	b950      	cbnz	r0, 8007342 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x32>
    if (candidate_next_entry->next_entry_index == -1) {
 800732c:	68a1      	ldr	r1, [r4, #8]
 800732e:	1c4c      	adds	r4, r1, #1
 8007330:	d009      	beq.n	8007346 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x36>
    candidate_next_entry =
 8007332:	69ac      	ldr	r4, [r5, #24]
 8007334:	fb06 4401 	mla	r4, r6, r1, r4
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
 8007338:	e7f3      	b.n	8007322 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x12>
    if (start->next_entry_index == -1) {
 800733a:	6889      	ldr	r1, [r1, #8]
 800733c:	1c4e      	adds	r6, r1, #1
 800733e:	d1eb      	bne.n	8007318 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x8>
      return nullptr;
 8007340:	2400      	movs	r4, #0
}
 8007342:	4620      	mov	r0, r4
 8007344:	bd70      	pop	{r4, r5, r6, pc}
      return nullptr;
 8007346:	4604      	mov	r4, r0
 8007348:	e7fb      	b.n	8007342 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x32>

0800734a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 800734a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 800734e:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 8007352:	b085      	sub	sp, #20
 8007354:	4604      	mov	r4, r0
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 8007356:	2b00      	cmp	r3, #0
 8007358:	f000 80ae 	beq.w	80074b8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
 800735c:	6885      	ldr	r5, [r0, #8]
 800735e:	2d00      	cmp	r5, #0
 8007360:	f000 80aa 	beq.w	80074b8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
      buffer_ids_sorted_[idx_from_tail] = i;
 8007364:	e9d0 7604 	ldrd	r7, r6, [r0, #16]
  need_to_calculate_offsets_ = false;
 8007368:	2300      	movs	r3, #0
 800736a:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
  int idx_from_head = 0;
 800736e:	461a      	mov	r2, r3
  for (int i = 0; i < buffer_count_; ++i) {
 8007370:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8007374:	459c      	cmp	ip, r3
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
 8007376:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 800737a:	eb07 0082 	add.w	r0, r7, r2, lsl #2
      buffer_ids_sorted_[idx_from_head] = i;
 800737e:	eb06 0182 	add.w	r1, r6, r2, lsl #2
  for (int i = 0; i < buffer_count_; ++i) {
 8007382:	dd1e      	ble.n	80073c2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x78>
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
 8007384:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8007388:	eb0c 1003 	add.w	r0, ip, r3, lsl #4
 800738c:	0119      	lsls	r1, r3, #4
 800738e:	f8d0 8004 	ldr.w	r8, [r0, #4]
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
 8007392:	f85c c001 	ldr.w	ip, [ip, r1]
      buffer_offsets_[i] = -1;
 8007396:	6a61      	ldr	r1, [r4, #36]	; 0x24
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
 8007398:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800739c:	d108      	bne.n	80073b0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x66>
      idx_from_tail--;
 800739e:	3d01      	subs	r5, #1
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
 80073a0:	f847 c025 	str.w	ip, [r7, r5, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
 80073a4:	f846 3025 	str.w	r3, [r6, r5, lsl #2]
      buffer_offsets_[i] = -1;
 80073a8:	f841 8023 	str.w	r8, [r1, r3, lsl #2]
  for (int i = 0; i < buffer_count_; ++i) {
 80073ac:	3301      	adds	r3, #1
 80073ae:	e7df      	b.n	8007370 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x26>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
 80073b0:	f847 c00e 	str.w	ip, [r7, lr]
      buffer_ids_sorted_[idx_from_head] = i;
 80073b4:	f846 300e 	str.w	r3, [r6, lr]
      buffer_offsets_[i] = requirements_[i].offline_offset;
 80073b8:	6840      	ldr	r0, [r0, #4]
 80073ba:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
      idx_from_head++;
 80073be:	3201      	adds	r2, #1
 80073c0:	e7f4      	b.n	80073ac <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x62>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 80073c2:	ebac 0202 	sub.w	r2, ip, r2
 80073c6:	f7ff ff6f 	bl	80072a8 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
 80073ca:	69a6      	ldr	r6, [r4, #24]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 80073cc:	f8d4 800c 	ldr.w	r8, [r4, #12]
 80073d0:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
  next_free_entry_ = 1;
 80073d4:	2301      	movs	r3, #1
 80073d6:	2200      	movs	r2, #0
 80073d8:	e9c4 3207 	strd	r3, r2, [r4, #28]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
 80073dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073e0:	60b3      	str	r3, [r6, #8]
  int buffer_id = buffer_ids_sorted_[0];
 80073e2:	6963      	ldr	r3, [r4, #20]
 80073e4:	9301      	str	r3, [sp, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
  first_entry->requirements_index = buffer_id;
 80073e8:	6073      	str	r3, [r6, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 80073ea:	eb08 1103 	add.w	r1, r8, r3, lsl #4
  first_entry->offset = buffer_offsets_[buffer_id];
 80073ee:	46b2      	mov	sl, r6
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 80073f0:	6849      	ldr	r1, [r1, #4]
 80073f2:	3101      	adds	r1, #1
    buffer_offsets_[buffer_id] = 0;
 80073f4:	bf08      	it	eq
 80073f6:	f84b 2023 	streq.w	r2, [fp, r3, lsl #2]
  first_entry->offset = buffer_offsets_[buffer_id];
 80073fa:	f85b 3023 	ldr.w	r3, [fp, r3, lsl #2]
 80073fe:	6033      	str	r3, [r6, #0]
  for (int i = 1; i < buffer_count_; ++i) {
 8007400:	2701      	movs	r7, #1
 8007402:	68a3      	ldr	r3, [r4, #8]
 8007404:	42bb      	cmp	r3, r7
 8007406:	dd57      	ble.n	80074b8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
    buffer_id = buffer_ids_sorted_[i];
 8007408:	9b01      	ldr	r3, [sp, #4]
 800740a:	f853 9027 	ldr.w	r9, [r3, r7, lsl #2]
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
 800740e:	eb08 1309 	add.w	r3, r8, r9, lsl #4
 8007412:	ea4f 1209 	mov.w	r2, r9, lsl #4
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
 8007416:	685d      	ldr	r5, [r3, #4]
 8007418:	1c69      	adds	r1, r5, #1
 800741a:	d120      	bne.n	800745e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x114>
    const int wanted_size = wanted_requirements->size;
 800741c:	f858 2002 	ldr.w	r2, [r8, r2]
 8007420:	9202      	str	r2, [sp, #8]
      ListEntry* prior_entry = nullptr;
 8007422:	2000      	movs	r0, #0
    const int wanted_first_time_used = wanted_requirements->first_time_used;
 8007424:	689a      	ldr	r2, [r3, #8]
    const int wanted_last_time_used = wanted_requirements->last_time_used;
 8007426:	edd3 7a03 	vldr	s15, [r3, #12]
    int candidate_offset = 0;
 800742a:	4605      	mov	r5, r0
        ListEntry* next_entry = NextSimultaneouslyActiveBuffer(
 800742c:	4601      	mov	r1, r0
 800742e:	9003      	str	r0, [sp, #12]
 8007430:	ee17 3a90 	vmov	r3, s15
 8007434:	4620      	mov	r0, r4
 8007436:	f7ff ff6b 	bl	8007310 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>
        if (prior_entry) {
 800743a:	9903      	ldr	r1, [sp, #12]
 800743c:	b149      	cbz	r1, 8007452 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x108>
              prior_entry->offset + candidate_requirements->size;
 800743e:	684b      	ldr	r3, [r1, #4]
          const int prior_entry_offset =
 8007440:	6809      	ldr	r1, [r1, #0]
              prior_entry->offset + candidate_requirements->size;
 8007442:	ea4f 1c03 	mov.w	ip, r3, lsl #4
          const int prior_entry_offset =
 8007446:	f858 c00c 	ldr.w	ip, [r8, ip]
 800744a:	448c      	add	ip, r1
 800744c:	4565      	cmp	r5, ip
 800744e:	bfb8      	it	lt
 8007450:	4665      	movlt	r5, ip
        if (next_entry == nullptr) {
 8007452:	b120      	cbz	r0, 800745e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x114>
        const int gap = next_entry->offset - candidate_offset;
 8007454:	6801      	ldr	r1, [r0, #0]
        if (gap >= wanted_size) {
 8007456:	9b02      	ldr	r3, [sp, #8]
        const int gap = next_entry->offset - candidate_offset;
 8007458:	1b49      	subs	r1, r1, r5
        if (gap >= wanted_size) {
 800745a:	428b      	cmp	r3, r1
 800745c:	dce6      	bgt.n	800742c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe2>
    buffer_offsets_[buffer_id] = candidate_offset;
 800745e:	f84b 5029 	str.w	r5, [fp, r9, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
 8007462:	69e3      	ldr	r3, [r4, #28]
 8007464:	220c      	movs	r2, #12
 8007466:	fb02 f103 	mul.w	r1, r2, r3
 800746a:	1872      	adds	r2, r6, r1
    new_entry->offset = candidate_offset;
 800746c:	5075      	str	r5, [r6, r1]
    ++next_free_entry_;
 800746e:	1c59      	adds	r1, r3, #1
    new_entry->requirements_index = buffer_id;
 8007470:	f8c2 9004 	str.w	r9, [r2, #4]
    ++next_free_entry_;
 8007474:	61e1      	str	r1, [r4, #28]
    if (first_entry->offset > candidate_offset) {
 8007476:	f8da 1000 	ldr.w	r1, [sl]
 800747a:	42a9      	cmp	r1, r5
 800747c:	dd05      	ble.n	800748a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x140>
      first_entry->next_entry_index = first_entry_index_;
 800747e:	6a21      	ldr	r1, [r4, #32]
 8007480:	6091      	str	r1, [r2, #8]
      first_entry_index_ = new_entry_index;
 8007482:	4692      	mov	sl, r2
 8007484:	6223      	str	r3, [r4, #32]
  for (int i = 1; i < buffer_count_; ++i) {
 8007486:	3701      	adds	r7, #1
 8007488:	e7bb      	b.n	8007402 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xb8>
 800748a:	4651      	mov	r1, sl
        const int next_entry_index = current_entry->next_entry_index;
 800748c:	6888      	ldr	r0, [r1, #8]
        if (next_entry_index == -1) {
 800748e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007492:	d104      	bne.n	800749e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x154>
          current_entry->next_entry_index = new_entry_index;
 8007494:	608b      	str	r3, [r1, #8]
          new_entry->next_entry_index = -1;
 8007496:	6090      	str	r0, [r2, #8]
          break;
 8007498:	e7f5      	b.n	8007486 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x13c>
 800749a:	4671      	mov	r1, lr
 800749c:	e7f6      	b.n	800748c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x142>
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
 800749e:	f04f 0c0c 	mov.w	ip, #12
 80074a2:	fb0c fc00 	mul.w	ip, ip, r0
 80074a6:	eb06 0e0c 	add.w	lr, r6, ip
        if (next_entry->offset > candidate_offset) {
 80074aa:	f856 c00c 	ldr.w	ip, [r6, ip]
 80074ae:	45ac      	cmp	ip, r5
 80074b0:	ddf3      	ble.n	800749a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x150>
          new_entry->next_entry_index = current_entry->next_entry_index;
 80074b2:	6090      	str	r0, [r2, #8]
          current_entry->next_entry_index = new_entry_index;
 80074b4:	608b      	str	r3, [r1, #8]
          break;
 80074b6:	e7e6      	b.n	8007486 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x13c>
}
 80074b8:	b005      	add	sp, #20
 80074ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080074be <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
 80074be:	b570      	push	{r4, r5, r6, lr}
 80074c0:	4604      	mov	r4, r0
  CalculateOffsetsIfNeeded();
 80074c2:	f7ff ff42 	bl	800734a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
 80074c6:	68a0      	ldr	r0, [r4, #8]
 80074c8:	b1a8      	cbz	r0, 80074f6 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x38>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
 80074ca:	69a1      	ldr	r1, [r4, #24]
 80074cc:	6a23      	ldr	r3, [r4, #32]
 80074ce:	250c      	movs	r5, #12
 80074d0:	fb05 1303 	mla	r3, r5, r3, r1
  size_t max_size = 0;
 80074d4:	2000      	movs	r0, #0
  while (entry) {
 80074d6:	b173      	cbz	r3, 80074f6 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x38>
        &requirements_[entry->requirements_index];
 80074d8:	685a      	ldr	r2, [r3, #4]
    const size_t current_size = entry->offset + requirements->size;
 80074da:	68e6      	ldr	r6, [r4, #12]
 80074dc:	0112      	lsls	r2, r2, #4
 80074de:	58b2      	ldr	r2, [r6, r2]
 80074e0:	681e      	ldr	r6, [r3, #0]
    if (entry->next_entry_index == -1) {
 80074e2:	689b      	ldr	r3, [r3, #8]
    const size_t current_size = entry->offset + requirements->size;
 80074e4:	4432      	add	r2, r6
 80074e6:	4290      	cmp	r0, r2
 80074e8:	bf38      	it	cc
 80074ea:	4610      	movcc	r0, r2
    if (entry->next_entry_index == -1) {
 80074ec:	1c5a      	adds	r2, r3, #1
 80074ee:	d002      	beq.n	80074f6 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x38>
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
 80074f0:	fb05 1303 	mla	r3, r5, r3, r1
  while (entry) {
 80074f4:	e7ef      	b.n	80074d6 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x18>
}
 80074f6:	bd70      	pop	{r4, r5, r6, pc}

080074f8 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv>:
void GreedyMemoryPlanner::PrintMemoryPlan() {
 80074f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074fc:	b09d      	sub	sp, #116	; 0x74
 80074fe:	4604      	mov	r4, r0
  CalculateOffsetsIfNeeded();
 8007500:	f7ff ff23 	bl	800734a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d",
 8007504:	4e59      	ldr	r6, [pc, #356]	; (800766c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x174>)
  for (int i = 0; i < buffer_count_; ++i) {
 8007506:	2500      	movs	r5, #0
 8007508:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800750c:	45ac      	cmp	ip, r5
 800750e:	dd23      	ble.n	8007558 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x60>
  if (i < 10) {
 8007510:	2d09      	cmp	r5, #9
 8007512:	dc15      	bgt.n	8007540 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x48>
    return '0' + i;
 8007514:	f105 0130 	add.w	r1, r5, #48	; 0x30
    return 'A' + (i - 36);
 8007518:	b2c9      	uxtb	r1, r1
                GetOrdinalCharacter(i), i, requirements_[i].size,
 800751a:	68e3      	ldr	r3, [r4, #12]
 800751c:	eb03 1205 	add.w	r2, r3, r5, lsl #4
 8007520:	0128      	lsls	r0, r5, #4
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d",
 8007522:	68d7      	ldr	r7, [r2, #12]
 8007524:	9702      	str	r7, [sp, #8]
 8007526:	6892      	ldr	r2, [r2, #8]
 8007528:	9201      	str	r2, [sp, #4]
 800752a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800752c:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8007530:	9200      	str	r2, [sp, #0]
 8007532:	581b      	ldr	r3, [r3, r0]
 8007534:	462a      	mov	r2, r5
 8007536:	4630      	mov	r0, r6
 8007538:	f7fe fe5e 	bl	80061f8 <_Z11MicroPrintfPKcz>
  for (int i = 0; i < buffer_count_; ++i) {
 800753c:	3501      	adds	r5, #1
 800753e:	e7e3      	b.n	8007508 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x10>
  } else if (i < 36) {
 8007540:	2d23      	cmp	r5, #35	; 0x23
 8007542:	dc02      	bgt.n	800754a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x52>
    return 'a' + (i - 10);
 8007544:	f105 0157 	add.w	r1, r5, #87	; 0x57
 8007548:	e7e6      	b.n	8007518 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x20>
  } else if (i < 62) {
 800754a:	2d3d      	cmp	r5, #61	; 0x3d
 800754c:	dc02      	bgt.n	8007554 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x5c>
    return 'A' + (i - 36);
 800754e:	f105 011d 	add.w	r1, r5, #29
 8007552:	e7e1      	b.n	8007518 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x20>
  return '*';
 8007554:	212a      	movs	r1, #42	; 0x2a
 8007556:	e7e0      	b.n	800751a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22>
  for (int i = 0; i < buffer_count_; ++i) {
 8007558:	2300      	movs	r3, #0
  int max_time = 0;
 800755a:	461f      	mov	r7, r3
  int max_size = kLineWidth;
 800755c:	2650      	movs	r6, #80	; 0x50
  for (int i = 0; i < buffer_count_; ++i) {
 800755e:	459c      	cmp	ip, r3
 8007560:	dd11      	ble.n	8007586 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x8e>
    BufferRequirements* requirements = &requirements_[i];
 8007562:	68e1      	ldr	r1, [r4, #12]
    const int offset = buffer_offsets_[i];
 8007564:	6a62      	ldr	r2, [r4, #36]	; 0x24
    BufferRequirements* requirements = &requirements_[i];
 8007566:	011d      	lsls	r5, r3, #4
 8007568:	eb01 1003 	add.w	r0, r1, r3, lsl #4
    const int size = offset + requirements->size;
 800756c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007570:	5949      	ldr	r1, [r1, r5]
 8007572:	440a      	add	r2, r1
 8007574:	4296      	cmp	r6, r2
 8007576:	bfb8      	it	lt
 8007578:	4616      	movlt	r6, r2
    if (last_time_used > max_time) {
 800757a:	68c2      	ldr	r2, [r0, #12]
 800757c:	4297      	cmp	r7, r2
 800757e:	bfb8      	it	lt
 8007580:	4617      	movlt	r7, r2
  for (int i = 0; i < buffer_count_; ++i) {
 8007582:	3301      	adds	r3, #1
 8007584:	e7eb      	b.n	800755e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x66>
  for (int t = 0; t <= max_time; ++t) {
 8007586:	2500      	movs	r5, #0
      line[c] = '.';
 8007588:	f04f 0850 	mov.w	r8, #80	; 0x50
 800758c:	2250      	movs	r2, #80	; 0x50
 800758e:	212e      	movs	r1, #46	; 0x2e
 8007590:	a807      	add	r0, sp, #28
 8007592:	f006 f98b 	bl	800d8ac <memset>
    for (int i = 0; i < buffer_count_; ++i) {
 8007596:	68a3      	ldr	r3, [r4, #8]
 8007598:	9305      	str	r3, [sp, #20]
 800759a:	2300      	movs	r3, #0
    int memory_use = 0;
 800759c:	469c      	mov	ip, r3
    for (int i = 0; i < buffer_count_; ++i) {
 800759e:	9a05      	ldr	r2, [sp, #20]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	dd48      	ble.n	8007636 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x13e>
      BufferRequirements* requirements = &requirements_[i];
 80075a4:	68e1      	ldr	r1, [r4, #12]
 80075a6:	eb01 1e03 	add.w	lr, r1, r3, lsl #4
 80075aa:	0118      	lsls	r0, r3, #4
      if ((t < requirements->first_time_used) ||
 80075ac:	f8de 2008 	ldr.w	r2, [lr, #8]
 80075b0:	42aa      	cmp	r2, r5
 80075b2:	dc3e      	bgt.n	8007632 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x13a>
 80075b4:	f8de 200c 	ldr.w	r2, [lr, #12]
 80075b8:	42aa      	cmp	r2, r5
 80075ba:	db3a      	blt.n	8007632 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x13a>
      const int offset = buffer_offsets_[i];
 80075bc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80075be:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
      if (offset == -1) {
 80075c2:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80075c6:	d034      	beq.n	8007632 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x13a>
      const int size = requirements->size;
 80075c8:	5808      	ldr	r0, [r1, r0]
    return 'A' + (i - 36);
 80075ca:	f103 0e1d 	add.w	lr, r3, #29
      const int line_start = (offset * kLineWidth) / max_size;
 80075ce:	fb08 f102 	mul.w	r1, r8, r2
      memory_use += size;
 80075d2:	4484      	add	ip, r0
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 80075d4:	4402      	add	r2, r0
    return 'a' + (i - 10);
 80075d6:	f103 0957 	add.w	r9, r3, #87	; 0x57
 80075da:	a807      	add	r0, sp, #28
    return '0' + i;
 80075dc:	f103 0a30 	add.w	sl, r3, #48	; 0x30
      const int line_start = (offset * kLineWidth) / max_size;
 80075e0:	fb91 f1f6 	sdiv	r1, r1, r6
    return 'A' + (i - 36);
 80075e4:	fa5f fe8e 	uxtb.w	lr, lr
 80075e8:	4408      	add	r0, r1
    return 'a' + (i - 10);
 80075ea:	fa5f f989 	uxtb.w	r9, r9
    return '0' + i;
 80075ee:	fa5f fa8a 	uxtb.w	sl, sl
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 80075f2:	fb08 f202 	mul.w	r2, r8, r2
 80075f6:	fb92 f2f6 	sdiv	r2, r2, r6
      for (int n = line_start; n < line_end; ++n) {
 80075fa:	4291      	cmp	r1, r2
 80075fc:	da19      	bge.n	8007632 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x13a>
        if (line[n] == '.') {
 80075fe:	f890 b000 	ldrb.w	fp, [r0]
 8007602:	f1bb 0f2e 	cmp.w	fp, #46	; 0x2e
 8007606:	d111      	bne.n	800762c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x134>
  if (i < 10) {
 8007608:	2b09      	cmp	r3, #9
 800760a:	dc05      	bgt.n	8007618 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x120>
    return '0' + i;
 800760c:	46d3      	mov	fp, sl
          line[n] = '!';
 800760e:	f880 b000 	strb.w	fp, [r0]
      for (int n = line_start; n < line_end; ++n) {
 8007612:	3101      	adds	r1, #1
 8007614:	3001      	adds	r0, #1
 8007616:	e7f0      	b.n	80075fa <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x102>
  } else if (i < 36) {
 8007618:	2b23      	cmp	r3, #35	; 0x23
 800761a:	dc01      	bgt.n	8007620 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x128>
    return 'a' + (i - 10);
 800761c:	46cb      	mov	fp, r9
 800761e:	e7f6      	b.n	800760e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x116>
  } else if (i < 62) {
 8007620:	2b3d      	cmp	r3, #61	; 0x3d
    return 'A' + (i - 36);
 8007622:	bfd4      	ite	le
 8007624:	46f3      	movle	fp, lr
 8007626:	f04f 0b2a 	movgt.w	fp, #42	; 0x2a
 800762a:	e7f0      	b.n	800760e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x116>
          line[n] = '!';
 800762c:	f04f 0b21 	mov.w	fp, #33	; 0x21
 8007630:	e7ed      	b.n	800760e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x116>
    for (int i = 0; i < buffer_count_; ++i) {
 8007632:	3301      	adds	r3, #1
 8007634:	e7b3      	b.n	800759e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0xa6>
    line[kLineWidth] = 0;
 8007636:	2300      	movs	r3, #0
 8007638:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
    MicroPrintf("%s%d: %s (%dk)", t < 10 ? " " : "", t, (const char*)line,
 800763c:	490c      	ldr	r1, [pc, #48]	; (8007670 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x178>)
 800763e:	4b0d      	ldr	r3, [pc, #52]	; (8007674 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x17c>)
 8007640:	480d      	ldr	r0, [pc, #52]	; (8007678 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x180>)
 8007642:	2d09      	cmp	r5, #9
 8007644:	bfd8      	it	le
 8007646:	4619      	movle	r1, r3
                (memory_use + 1023) / 1024);
 8007648:	f20c 33ff 	addw	r3, ip, #1023	; 0x3ff
    MicroPrintf("%s%d: %s (%dk)", t < 10 ? " " : "", t, (const char*)line,
 800764c:	2b00      	cmp	r3, #0
 800764e:	bfb8      	it	lt
 8007650:	f20c 73fe 	addwlt	r3, ip, #2046	; 0x7fe
 8007654:	129b      	asrs	r3, r3, #10
 8007656:	9300      	str	r3, [sp, #0]
 8007658:	462a      	mov	r2, r5
 800765a:	ab07      	add	r3, sp, #28
  for (int t = 0; t <= max_time; ++t) {
 800765c:	3501      	adds	r5, #1
    MicroPrintf("%s%d: %s (%dk)", t < 10 ? " " : "", t, (const char*)line,
 800765e:	f7fe fdcb 	bl	80061f8 <_Z11MicroPrintfPKcz>
  for (int t = 0; t <= max_time; ++t) {
 8007662:	42af      	cmp	r7, r5
 8007664:	da92      	bge.n	800758c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x94>
}
 8007666:	b01d      	add	sp, #116	; 0x74
 8007668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766c:	08012b83 	.word	0x08012b83
 8007670:	08056d24 	.word	0x08056d24
 8007674:	08012288 	.word	0x08012288
 8007678:	08012bbe 	.word	0x08012bbe

0800767c <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi>:

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(int buffer_index,
                                                     int* offset) {
 800767c:	b570      	push	{r4, r5, r6, lr}
 800767e:	460c      	mov	r4, r1
 8007680:	4605      	mov	r5, r0
 8007682:	4616      	mov	r6, r2
  CalculateOffsetsIfNeeded();
 8007684:	f7ff fe61 	bl	800734a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
 8007688:	2c00      	cmp	r4, #0
 800768a:	db02      	blt.n	8007692 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x16>
 800768c:	68ab      	ldr	r3, [r5, #8]
 800768e:	42a3      	cmp	r3, r4
 8007690:	dc06      	bgt.n	80076a0 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x24>
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
 8007692:	4806      	ldr	r0, [pc, #24]	; (80076ac <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x30>)
 8007694:	68aa      	ldr	r2, [r5, #8]
 8007696:	4621      	mov	r1, r4
 8007698:	f7fe fdae 	bl	80061f8 <_Z11MicroPrintfPKcz>
 800769c:	2001      	movs	r0, #1
                buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
  return kTfLiteOk;
}
 800769e:	bd70      	pop	{r4, r5, r6, pc}
  *offset = buffer_offsets_[buffer_index];
 80076a0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80076a2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80076a6:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
 80076a8:	2000      	movs	r0, #0
 80076aa:	e7f8      	b.n	800769e <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x22>
 80076ac:	08012bcd 	.word	0x08012bcd

080076b0 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>:
#include "tensorflow/lite/core/api/flatbuffer_conversions.h"
#include "tensorflow/lite/micro/tflite_bridge/micro_error_reporter.h"
#include "tensorflow/lite/schema/schema_generated.h"

namespace tflite {
TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type) {
 80076b0:	b513      	push	{r0, r1, r4, lr}
 80076b2:	4604      	mov	r4, r0
 80076b4:	9101      	str	r1, [sp, #4]
  return ConvertTensorType(tensor_type, type, tflite::GetMicroErrorReporter());
 80076b6:	f000 f821 	bl	80076fc <_ZN6tflite21GetMicroErrorReporterEv>
 80076ba:	9901      	ldr	r1, [sp, #4]
 80076bc:	4602      	mov	r2, r0
 80076be:	4620      	mov	r0, r4
}
 80076c0:	b002      	add	sp, #8
 80076c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return ConvertTensorType(tensor_type, type, tflite::GetMicroErrorReporter());
 80076c6:	f7fc bbb1 	b.w	8003e2c <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>

080076ca <_ZN6tflite24CallBuiltinParseFunctionEPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvES3_S7_S9_>:

TfLiteStatus CallBuiltinParseFunction(TfLiteBridgeBuiltinParseFunction parser,
                                      const Operator* op,
                                      BuiltinDataAllocator* allocator,
                                      void** builtin_data) {
 80076ca:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80076cc:	460d      	mov	r5, r1
 80076ce:	e9cd 3200 	strd	r3, r2, [sp]
 80076d2:	4604      	mov	r4, r0
  return parser(op, tflite::GetMicroErrorReporter(), allocator, builtin_data);
 80076d4:	f000 f812 	bl	80076fc <_ZN6tflite21GetMicroErrorReporterEv>
 80076d8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80076dc:	4601      	mov	r1, r0
 80076de:	46a4      	mov	ip, r4
 80076e0:	4628      	mov	r0, r5
}
 80076e2:	b003      	add	sp, #12
 80076e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  return parser(op, tflite::GetMicroErrorReporter(), allocator, builtin_data);
 80076e8:	4760      	bx	ip

080076ea <_ZN6tflite18MicroErrorReporterD0Ev>:
namespace tflite {
// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();
class MicroErrorReporter : public ErrorReporter {
 public:
  ~MicroErrorReporter() override {}
 80076ea:	4770      	bx	lr

080076ec <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
  }
  return error_reporter_;
}

int MicroErrorReporter::Report(const char* format, va_list args) {
 80076ec:	b508      	push	{r3, lr}
 80076ee:	4608      	mov	r0, r1
  Log(format, args);
 80076f0:	4611      	mov	r1, r2
 80076f2:	f7fe fd6d 	bl	80061d0 <_Z3LogPKcSt9__va_list>
  return 0;
}
 80076f6:	2000      	movs	r0, #0
 80076f8:	bd08      	pop	{r3, pc}
	...

080076fc <_ZN6tflite21GetMicroErrorReporterEv>:
  if (error_reporter_ == nullptr) {
 80076fc:	4b04      	ldr	r3, [pc, #16]	; (8007710 <_ZN6tflite21GetMicroErrorReporterEv+0x14>)
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	b91a      	cbnz	r2, 800770a <_ZN6tflite21GetMicroErrorReporterEv+0xe>
class MicroErrorReporter : public ErrorReporter {
 8007702:	4a04      	ldr	r2, [pc, #16]	; (8007714 <_ZN6tflite21GetMicroErrorReporterEv+0x18>)
 8007704:	4904      	ldr	r1, [pc, #16]	; (8007718 <_ZN6tflite21GetMicroErrorReporterEv+0x1c>)
 8007706:	6011      	str	r1, [r2, #0]
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
 8007708:	601a      	str	r2, [r3, #0]
}
 800770a:	6818      	ldr	r0, [r3, #0]
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	20000894 	.word	0x20000894
 8007714:	20000898 	.word	0x20000898
 8007718:	08012c2c 	.word	0x08012c2c

0800771c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
 800771c:	b508      	push	{r3, lr}
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
 800771e:	b918      	cbnz	r0, 8007728 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0xc>
  DebugLog("HALTED\n");
 8007720:	480d      	ldr	r0, [pc, #52]	; (8007758 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x3c>)
 8007722:	f002 ff1d 	bl	800a560 <DebugLog>
  while (1) {
 8007726:	e7fe      	b.n	8007726 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0xa>
    return data_ - ReadScalar<soffset_t>(data_);
 8007728:	6803      	ldr	r3, [r0, #0]
 800772a:	1ac3      	subs	r3, r0, r3
 800772c:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800772e:	2a0a      	cmp	r2, #10
 8007730:	d909      	bls.n	8007746 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x2a>
 8007732:	895a      	ldrh	r2, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8007734:	b102      	cbz	r2, 8007738 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x1c>
 8007736:	5882      	ldr	r2, [r0, r2]
 8007738:	889b      	ldrh	r3, [r3, #4]
 800773a:	b153      	cbz	r3, 8007752 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x36>
 800773c:	56c0      	ldrsb	r0, [r0, r3]

  return std::max(
      op_code->builtin_code(),
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
 800773e:	4290      	cmp	r0, r2
 8007740:	bfb8      	it	lt
 8007742:	4610      	movlt	r0, r2
}
 8007744:	bd08      	pop	{r3, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8007746:	2a04      	cmp	r2, #4
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8007748:	f04f 0200 	mov.w	r2, #0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800774c:	d8f4      	bhi.n	8007738 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x1c>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800774e:	4610      	mov	r0, r2
 8007750:	e7f5      	b.n	800773e <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x22>
 8007752:	4618      	mov	r0, r3
 8007754:	e7f3      	b.n	800773e <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x22>
 8007756:	bf00      	nop
 8007758:	08010afc 	.word	0x08010afc

0800775c <arm_convolve_1x1_s8_fast>:
                                             const int8_t *filter_data,
                                             const cmsis_nn_dims *bias_dims,
                                             const int32_t *bias_data,
                                             const cmsis_nn_dims *output_dims,
                                             int8_t *output_data)
{
 800775c:	468c      	mov	ip, r1
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 800775e:	6909      	ldr	r1, [r1, #16]
 8007760:	2900      	cmp	r1, #0
 8007762:	d136      	bne.n	80077d2 <arm_convolve_1x1_s8_fast+0x76>
{
 8007764:	b510      	push	{r4, lr}
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 8007766:	f8dc 4014 	ldr.w	r4, [ip, #20]
{
 800776a:	b08a      	sub	sp, #40	; 0x28
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 800776c:	bb74      	cbnz	r4, 80077cc <arm_convolve_1x1_s8_fast+0x70>
 800776e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8007772:	2901      	cmp	r1, #1
 8007774:	d12a      	bne.n	80077cc <arm_convolve_1x1_s8_fast+0x70>
 8007776:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800777a:	2901      	cmp	r1, #1
 800777c:	d126      	bne.n	80077cc <arm_convolve_1x1_s8_fast+0x70>
    (void)filter_dims;
    (void)bias_dims;

    const int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
    const int32_t rhs_rows = output_dims->c;
    const int32_t rhs_cols = input_dims->c;
 800777e:	68d9      	ldr	r1, [r3, #12]

    arm_nn_mat_mult_nt_t_s8(input_data,
 8007780:	9109      	str	r1, [sp, #36]	; 0x24
 8007782:	9104      	str	r1, [sp, #16]
 8007784:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007786:	68c9      	ldr	r1, [r1, #12]
 8007788:	9103      	str	r1, [sp, #12]
    const int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
 800778a:	e9d3 0101 	ldrd	r0, r1, [r3, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	fb00 f101 	mul.w	r1, r0, r1
 8007794:	fb03 f101 	mul.w	r1, r3, r1
    arm_nn_mat_mult_nt_t_s8(input_data,
 8007798:	e9d2 3000 	ldrd	r3, r0, [r2]
 800779c:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80077a0:	9300      	str	r3, [sp, #0]
 80077a2:	f8dc 0024 	ldr.w	r0, [ip, #36]	; 0x24
 80077a6:	9008      	str	r0, [sp, #32]
 80077a8:	f8dc 0020 	ldr.w	r0, [ip, #32]
 80077ac:	9007      	str	r0, [sp, #28]
 80077ae:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80077b2:	9006      	str	r0, [sp, #24]
 80077b4:	f8dc 0000 	ldr.w	r0, [ip]
 80077b8:	9005      	str	r0, [sp, #20]
 80077ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80077be:	990e      	ldr	r1, [sp, #56]	; 0x38
 80077c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80077c2:	f000 f887 	bl	80078d4 <arm_nn_mat_mult_nt_t_s8>
                            conv_params->activation.min,
                            conv_params->activation.max,
                            rhs_cols);

    /* Return to application */
    return ARM_CMSIS_NN_SUCCESS;
 80077c6:	4620      	mov	r0, r4
}
 80077c8:	b00a      	add	sp, #40	; 0x28
 80077ca:	bd10      	pop	{r4, pc}
        return ARM_CMSIS_NN_ARG_ERROR;
 80077cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077d0:	e7fa      	b.n	80077c8 <arm_convolve_1x1_s8_fast+0x6c>
 80077d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 80077d6:	4770      	bx	lr

080077d8 <arm_convolve_1x1_s8_fast_get_buffer_size>:

int32_t arm_convolve_1x1_s8_fast_get_buffer_size(const cmsis_nn_dims *input_dims)
{
    (void)input_dims;
    return 0;
}
 80077d8:	2000      	movs	r0, #0
 80077da:	4770      	bx	lr

080077dc <arm_fully_connected_s16_get_buffer_size>:

int32_t arm_fully_connected_s16_get_buffer_size(const cmsis_nn_dims *filter_dims)
{
    (void)filter_dims;
    return 0;
}
 80077dc:	2000      	movs	r0, #0
 80077de:	4770      	bx	lr

080077e0 <arm_fully_connected_s8_get_buffer_size>:

int32_t arm_fully_connected_s8_get_buffer_size(const cmsis_nn_dims *filter_dims)
{
    (void)filter_dims;
    return 0;
}
 80077e0:	2000      	movs	r0, #0
 80077e2:	4770      	bx	lr

080077e4 <arm_fully_connected_s16>:
                                            const int8_t *kernel,
                                            const cmsis_nn_dims *bias_dims,
                                            const int64_t *bias,
                                            const cmsis_nn_dims *output_dims,
                                            int16_t *output)
{
 80077e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;
    (void)ctx;
    (void)fc_params->filter_offset;

    int32_t batch_cnt = input_dims->n;
 80077e8:	681c      	ldr	r4, [r3, #0]

    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 80077ea:	6813      	ldr	r3, [r2, #0]
{
 80077ec:	460f      	mov	r7, r1
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 80077ee:	491c      	ldr	r1, [pc, #112]	; (8007860 <arm_fully_connected_s16+0x7c>)
{
 80077f0:	b087      	sub	sp, #28
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 80077f2:	428b      	cmp	r3, r1
 80077f4:	bfd8      	it	le
 80077f6:	f503 4800 	addle.w	r8, r3, #32768	; 0x8000
{
 80077fa:	4691      	mov	r9, r2
 80077fc:	e9dd 5a10 	ldrd	r5, sl, [sp, #64]	; 0x40
 8007800:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
 8007804:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007806:	9e16      	ldr	r6, [sp, #88]	; 0x58
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 8007808:	bfd4      	ite	le
 800780a:	ea4f 4828 	movle.w	r8, r8, asr #16
 800780e:	f647 78ff 	movwgt	r8, #32767	; 0x7fff

    while (batch_cnt)
 8007812:	b304      	cbz	r4, 8007856 <arm_fully_connected_s16+0x72>
    {
        arm_nn_vec_mat_mult_t_s16(input,
 8007814:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007816:	f8da 1000 	ldr.w	r1, [sl]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	f8d7 c010 	ldr.w	ip, [r7, #16]
 8007820:	9303      	str	r3, [sp, #12]
 8007822:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8007826:	9102      	str	r1, [sp, #8]
 8007828:	f8cd c014 	str.w	ip, [sp, #20]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	9304      	str	r3, [sp, #16]
 8007830:	e9cd 8000 	strd	r8, r0, [sp]
 8007834:	4633      	mov	r3, r6
 8007836:	4659      	mov	r1, fp
 8007838:	4628      	mov	r0, r5
 800783a:	9214      	str	r2, [sp, #80]	; 0x50
 800783c:	f000 fd34 	bl	80082a8 <arm_nn_vec_mat_mult_t_s16>
                                  filter_dims->n, /* col_dim or accum_depth */
                                  output_dims->c, /* row_dim or output_depth */
                                  fc_params->activation.min,
                                  fc_params->activation.max);
        input += filter_dims->n;
        output += output_dims->c;
 8007840:	9b15      	ldr	r3, [sp, #84]	; 0x54
        input += filter_dims->n;
 8007842:	f8da 1000 	ldr.w	r1, [sl]
        output += output_dims->c;
 8007846:	68db      	ldr	r3, [r3, #12]
    while (batch_cnt)
 8007848:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800784a:	3c01      	subs	r4, #1
        input += filter_dims->n;
 800784c:	eb05 0541 	add.w	r5, r5, r1, lsl #1
        output += output_dims->c;
 8007850:	eb06 0643 	add.w	r6, r6, r3, lsl #1
    while (batch_cnt)
 8007854:	d1e2      	bne.n	800781c <arm_fully_connected_s16+0x38>
        batch_cnt--;
    }

    return (ARM_CMSIS_NN_SUCCESS);
}
 8007856:	2000      	movs	r0, #0
 8007858:	b007      	add	sp, #28
 800785a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800785e:	bf00      	nop
 8007860:	7ffeffff 	.word	0x7ffeffff

08007864 <arm_fully_connected_s8>:
                                           const int8_t *kernel,
                                           const cmsis_nn_dims *bias_dims,
                                           const int32_t *bias,
                                           const cmsis_nn_dims *output_dims,
                                           int8_t *output)
{
 8007864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;
    (void)ctx;
    (void)fc_params->filter_offset;

    int32_t batch_cnt = input_dims->n;
 8007868:	681d      	ldr	r5, [r3, #0]
{
 800786a:	b08b      	sub	sp, #44	; 0x2c
 800786c:	4690      	mov	r8, r2
 800786e:	e9dd 6914 	ldrd	r6, r9, [sp, #80]	; 0x50
 8007872:	e9dd 2b18 	ldrd	r2, fp, [sp, #96]	; 0x60
 8007876:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 800787a:	9f1a      	ldr	r7, [sp, #104]	; 0x68

    while (batch_cnt)
 800787c:	b32d      	cbz	r5, 80078ca <arm_fully_connected_s8+0x66>
 800787e:	460c      	mov	r4, r1
    {
        arm_nn_vec_mat_mult_t_s8(input,
 8007880:	f8db 300c 	ldr.w	r3, [fp, #12]
 8007884:	f8d9 1000 	ldr.w	r1, [r9]
 8007888:	6920      	ldr	r0, [r4, #16]
 800788a:	9305      	str	r3, [sp, #20]
 800788c:	2301      	movs	r3, #1
 800788e:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8007892:	9104      	str	r1, [sp, #16]
 8007894:	e9cd 0307 	strd	r0, r3, [sp, #28]
 8007898:	68e3      	ldr	r3, [r4, #12]
 800789a:	9306      	str	r3, [sp, #24]
 800789c:	f8d8 3000 	ldr.w	r3, [r8]
 80078a0:	68a0      	ldr	r0, [r4, #8]
 80078a2:	9218      	str	r2, [sp, #96]	; 0x60
 80078a4:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80078a8:	6821      	ldr	r1, [r4, #0]
 80078aa:	463b      	mov	r3, r7
 80078ac:	e9cd 1000 	strd	r1, r0, [sp]
 80078b0:	4651      	mov	r1, sl
 80078b2:	4630      	mov	r0, r6
 80078b4:	f000 fe7e 	bl	80085b4 <arm_nn_vec_mat_mult_t_s8>
                                 filter_dims->n, /* col_dim or accum_depth */
                                 output_dims->c, /* row_dim or output_depth */
                                 fc_params->activation.min,
                                 fc_params->activation.max,
                                 1L);
        input += filter_dims->n;
 80078b8:	f8d9 1000 	ldr.w	r1, [r9]
        output += output_dims->c;
 80078bc:	f8db 300c 	ldr.w	r3, [fp, #12]
    while (batch_cnt)
 80078c0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80078c2:	3d01      	subs	r5, #1
        input += filter_dims->n;
 80078c4:	440e      	add	r6, r1
        output += output_dims->c;
 80078c6:	441f      	add	r7, r3
    while (batch_cnt)
 80078c8:	d1de      	bne.n	8007888 <arm_fully_connected_s8+0x24>
        batch_cnt--;
    }
    return (ARM_CMSIS_NN_SUCCESS);
}
 80078ca:	2000      	movs	r0, #0
 80078cc:	b00b      	add	sp, #44	; 0x2c
 80078ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d2:	bf00      	nop

080078d4 <arm_nn_mat_mult_nt_t_s8>:
                                            const int32_t lhs_offset,
                                            const int32_t dst_offset,
                                            const int32_t activation_min,
                                            const int32_t activation_max,
                                            const int32_t rhs_cols_offset)
{
 80078d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d8:	b0a5      	sub	sp, #148	; 0x94
 80078da:	e9cd 321a 	strd	r3, r2, [sp, #104]	; 0x68
    if (rhs_cols_offset < rhs_cols)
 80078de:	9c32      	ldr	r4, [sp, #200]	; 0xc8
{
 80078e0:	901d      	str	r0, [sp, #116]	; 0x74
    if (rhs_cols_offset < rhs_cols)
 80078e2:	9837      	ldr	r0, [sp, #220]	; 0xdc
{
 80078e4:	9123      	str	r1, [sp, #140]	; 0x8c
    if (rhs_cols_offset < rhs_cols)
 80078e6:	42a0      	cmp	r0, r4
 80078e8:	f2c0 84db 	blt.w	80082a2 <arm_nn_mat_mult_nt_t_s8+0x9ce>

#elif defined(ARM_MATH_DSP)
    const int32_t off0 = rhs_cols - 4;
    const int32_t lhs_off0 = rhs_cols_offset - 4;

    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 80078ec:	9831      	ldr	r0, [sp, #196]	; 0xc4
 80078ee:	3801      	subs	r0, #1
 80078f0:	2800      	cmp	r0, #0
 80078f2:	9020      	str	r0, [sp, #128]	; 0x80
 80078f4:	f340 8298 	ble.w	8007e28 <arm_nn_mat_mult_nt_t_s8+0x554>
 80078f8:	4616      	mov	r6, r2
 80078fa:	461d      	mov	r5, r3
 80078fc:	1e62      	subs	r2, r4, #1
 80078fe:	f1a4 0310 	sub.w	r3, r4, #16
 8007902:	188c      	adds	r4, r1, r2

            int32_t rhs_cols_idx = 0;

            int32_t val0, val1, val2, val3, val4, val5;

            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8007904:	f023 020f 	bic.w	r2, r3, #15
        int32_t lhs_rows_idx = lhs_rows >> 1;
 8007908:	9830      	ldr	r0, [sp, #192]	; 0xc0
 800790a:	940f      	str	r4, [sp, #60]	; 0x3c
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800790c:	f102 0410 	add.w	r4, r2, #16
 8007910:	9411      	str	r4, [sp, #68]	; 0x44
 8007912:	9c31      	ldr	r4, [sp, #196]	; 0xc4
 8007914:	9119      	str	r1, [sp, #100]	; 0x64
        int32_t lhs_rows_idx = lhs_rows >> 1;
 8007916:	1040      	asrs	r0, r0, #1
 8007918:	4613      	mov	r3, r2
 800791a:	fb04 f200 	mul.w	r2, r4, r0
 800791e:	901f      	str	r0, [sp, #124]	; 0x7c
 8007920:	eb05 0042 	add.w	r0, r5, r2, lsl #1
 8007924:	9021      	str	r0, [sp, #132]	; 0x84
 8007926:	9837      	ldr	r0, [sp, #220]	; 0xdc
 8007928:	f100 0214 	add.w	r2, r0, #20
 800792c:	18d3      	adds	r3, r2, r3
 800792e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007930:	f06f 0303 	mvn.w	r3, #3
 8007934:	1a1b      	subs	r3, r3, r0
 8007936:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8007938:	9303      	str	r3, [sp, #12]
 800793a:	f06f 0303 	mvn.w	r3, #3
 800793e:	1a1b      	subs	r3, r3, r0
 8007940:	9302      	str	r3, [sp, #8]
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8007942:	f1a0 030f 	sub.w	r3, r0, #15
 8007946:	9312      	str	r3, [sp, #72]	; 0x48
 8007948:	4603      	mov	r3, r0
 800794a:	9837      	ldr	r0, [sp, #220]	; 0xdc
 800794c:	ebc3 0340 	rsb	r3, r3, r0, lsl #1
 8007950:	9313      	str	r3, [sp, #76]	; 0x4c

            lhs_rows_idx--;
        }

        // Left-over rows
        if (lhs_rows % 2)
 8007952:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8007954:	f003 0301 	and.w	r3, r3, #1
 8007958:	931e      	str	r3, [sp, #120]	; 0x78

            dst_ptr[0] = (int8_t)res00;
            dst_ptr[1] = (int8_t)res01;
        }

        rhs += 2 * rhs_cols;
 800795a:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800795c:	005b      	lsls	r3, r3, #1
 800795e:	931c      	str	r3, [sp, #112]	; 0x70
 8007960:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8007962:	3304      	adds	r3, #4
 8007964:	9307      	str	r3, [sp, #28]
 8007966:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8007968:	3304      	adds	r3, #4
 800796a:	9306      	str	r3, [sp, #24]
 800796c:	0063      	lsls	r3, r4, #1
 800796e:	9314      	str	r3, [sp, #80]	; 0x50
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 8007970:	2300      	movs	r3, #0
 8007972:	9318      	str	r3, [sp, #96]	; 0x60
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 8007974:	4633      	mov	r3, r6
 8007976:	3304      	adds	r3, #4
 8007978:	9322      	str	r3, [sp, #136]	; 0x88
 800797a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800797c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800797e:	4413      	add	r3, r2
 8007980:	9308      	str	r3, [sp, #32]
        for (int32_t x = 0; x < rhs_cols; ++x)
 8007982:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8007984:	2b00      	cmp	r3, #0
 8007986:	f340 8479 	ble.w	800827c <arm_nn_mat_mult_nt_t_s8+0x9a8>
 800798a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800798c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
        int32_t lhs_offset_contribution1 = 0;
 800798e:	2200      	movs	r2, #0
 8007990:	3b01      	subs	r3, #1
        for (int32_t x = 0; x < rhs_cols; ++x)
 8007992:	4629      	mov	r1, r5
        int32_t lhs_offset_contribution0 = 0;
 8007994:	4614      	mov	r4, r2
            lhs_offset_contribution0 += rhs[x];
 8007996:	f913 0f01 	ldrsb.w	r0, [r3, #1]!
 800799a:	4404      	add	r4, r0
            lhs_offset_contribution1 += rhs[x + rhs_cols];
 800799c:	f911 0f01 	ldrsb.w	r0, [r1, #1]!
        for (int32_t x = 0; x < rhs_cols; ++x)
 80079a0:	429d      	cmp	r5, r3
            lhs_offset_contribution1 += rhs[x + rhs_cols];
 80079a2:	4402      	add	r2, r0
        for (int32_t x = 0; x < rhs_cols; ++x)
 80079a4:	d1f7      	bne.n	8007996 <arm_nn_mat_mult_nt_t_s8+0xc2>
        lhs_offset_contribution0 *= lhs_offset;
 80079a6:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80079a8:	fb04 f303 	mul.w	r3, r4, r3
 80079ac:	930d      	str	r3, [sp, #52]	; 0x34
        lhs_offset_contribution1 *= lhs_offset;
 80079ae:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80079b0:	fb02 f303 	mul.w	r3, r2, r3
 80079b4:	930e      	str	r3, [sp, #56]	; 0x38
        if (bias)
 80079b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079b8:	b15b      	cbz	r3, 80079d2 <arm_nn_mat_mult_nt_t_s8+0xfe>
            lhs_offset_contribution0 += bias[rhs_rows_idx];
 80079ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80079bc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80079be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079c2:	4419      	add	r1, r3
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 80079c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
            lhs_offset_contribution0 += bias[rhs_rows_idx];
 80079c6:	910d      	str	r1, [sp, #52]	; 0x34
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 80079c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079ce:	441a      	add	r2, r3
 80079d0:	920e      	str	r2, [sp, #56]	; 0x38
        while (lhs_rows_idx)
 80079d2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80079d4:	2a00      	cmp	r2, #0
 80079d6:	f000 844e 	beq.w	8008276 <arm_nn_mat_mult_nt_t_s8+0x9a2>
 80079da:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80079dc:	991a      	ldr	r1, [sp, #104]	; 0x68
 */
__STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
{
    int32_t val;
    memcpy(&val, *in_s8, 4);
    *in_s8 += 4;
 80079de:	9209      	str	r2, [sp, #36]	; 0x24
 80079e0:	3301      	adds	r3, #1
 80079e2:	440b      	add	r3, r1
 80079e4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80079e6:	440b      	add	r3, r1
 80079e8:	930a      	str	r3, [sp, #40]	; 0x28
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 80079ea:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 80079ec:	9911      	ldr	r1, [sp, #68]	; 0x44
 80079ee:	3b03      	subs	r3, #3
 80079f0:	9310      	str	r3, [sp, #64]	; 0x40
 80079f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80079f4:	440b      	add	r3, r1
 80079f6:	9315      	str	r3, [sp, #84]	; 0x54
        const int8_t *lhs_ptr = &lhs[0];
 80079f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079fa:	9304      	str	r3, [sp, #16]
 80079fc:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80079fe:	3304      	adds	r3, #4
 8007a00:	9316      	str	r3, [sp, #88]	; 0x58
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8007a02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	f340 82c9 	ble.w	8007f9c <arm_nn_mat_mult_nt_t_s8+0x6c8>
 8007a0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a0c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007a0e:	9817      	ldr	r0, [sp, #92]	; 0x5c
            int32_t res11 = lhs_offset_contribution1;
 8007a10:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007a12:	1d59      	adds	r1, r3, #5
 8007a14:	9b04      	ldr	r3, [sp, #16]
 8007a16:	189a      	adds	r2, r3, r2
 8007a18:	4403      	add	r3, r0
 8007a1a:	9301      	str	r3, [sp, #4]
            int32_t res10 = lhs_offset_contribution0;
 8007a1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
            int32_t res11 = lhs_offset_contribution1;
 8007a1e:	46b0      	mov	r8, r6
            int32_t res10 = lhs_offset_contribution0;
 8007a20:	469b      	mov	fp, r3
 8007a22:	9802      	ldr	r0, [sp, #8]
 8007a24:	9f03      	ldr	r7, [sp, #12]
 8007a26:	5845      	ldr	r5, [r0, r1]
 8007a28:	f857 e002 	ldr.w	lr, [r7, r2]
 8007a2c:	f851 4c04 	ldr.w	r4, [r1, #-4]

__STATIC_FORCEINLINE uint32_t SXTB16(uint32_t op1)
{
    uint32_t result;

    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007a30:	fa2f f985 	sxtb16	r9, r5
 8007a34:	eb00 0c01 	add.w	ip, r0, r1
 8007a38:	4417      	add	r7, r2
 8007a3a:	fa2f f08e 	sxtb16	r0, lr
__STATIC_FORCEINLINE uint32_t SXTB16_RORn(uint32_t op1, uint32_t rotate)
{
    uint32_t result;
    if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
    {
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007a3e:	fa2f f595 	sxtb16	r5, r5, ror #8
 8007a42:	fa2f fe9e 	sxtb16	lr, lr, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007a46:	fb20 3309 	smlad	r3, r0, r9, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007a4a:	fa2f fa84 	sxtb16	sl, r4
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007a4e:	fb2e 3305 	smlad	r3, lr, r5, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007a52:	fa2f f494 	sxtb16	r4, r4, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007a56:	fb20 600a 	smlad	r0, r0, sl, r6
 8007a5a:	fb2e 0e04 	smlad	lr, lr, r4, r0
  @return        s32 value
 */
__STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
{
    int32_t val;
    memcpy(&val, in_s8, 4);
 8007a5e:	f852 0c04 	ldr.w	r0, [r2, #-4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007a62:	fa2f f680 	sxtb16	r6, r0
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007a66:	fa2f f090 	sxtb16	r0, r0, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007a6a:	fb26 b909 	smlad	r9, r6, r9, fp
 8007a6e:	fb26 8a0a 	smlad	sl, r6, sl, r8
 8007a72:	fb20 9505 	smlad	r5, r0, r5, r9
    memcpy(&val, *in_s8, 4);
 8007a76:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007a7a:	fb20 aa04 	smlad	sl, r0, r4, sl
    memcpy(&val, in_s8, 4);
 8007a7e:	f8d7 9004 	ldr.w	r9, [r7, #4]
 8007a82:	680c      	ldr	r4, [r1, #0]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007a84:	fa2f f886 	sxtb16	r8, r6
 8007a88:	fa2f f089 	sxtb16	r0, r9
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007a8c:	fa2f f696 	sxtb16	r6, r6, ror #8
 8007a90:	fa2f f999 	sxtb16	r9, r9, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007a94:	fb20 3308 	smlad	r3, r0, r8, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007a98:	fa2f fb84 	sxtb16	fp, r4
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007a9c:	fb29 3306 	smlad	r3, r9, r6, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007aa0:	fa2f f494 	sxtb16	r4, r4, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007aa4:	fb20 ee0b 	smlad	lr, r0, fp, lr
 8007aa8:	fb29 e904 	smlad	r9, r9, r4, lr
 8007aac:	6810      	ldr	r0, [r2, #0]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007aae:	fa2f fe80 	sxtb16	lr, r0
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007ab2:	fa2f f090 	sxtb16	r0, r0, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007ab6:	fb2e 5508 	smlad	r5, lr, r8, r5
 8007aba:	fb2e aa0b 	smlad	sl, lr, fp, sl
 8007abe:	fb20 5606 	smlad	r6, r0, r6, r5
    memcpy(&val, *in_s8, 4);
 8007ac2:	f8dc b008 	ldr.w	fp, [ip, #8]
 8007ac6:	fb20 a404 	smlad	r4, r0, r4, sl
    memcpy(&val, in_s8, 4);
 8007aca:	68bd      	ldr	r5, [r7, #8]
 8007acc:	6848      	ldr	r0, [r1, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007ace:	fa2f fa8b 	sxtb16	sl, fp
 8007ad2:	fa2f fe85 	sxtb16	lr, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007ad6:	fa2f fb9b 	sxtb16	fp, fp, ror #8
 8007ada:	fa2f f595 	sxtb16	r5, r5, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007ade:	fb2e 330a 	smlad	r3, lr, sl, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007ae2:	fa2f f880 	sxtb16	r8, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007ae6:	fb25 330b 	smlad	r3, r5, fp, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007aea:	fa2f f090 	sxtb16	r0, r0, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007aee:	fb2e 9908 	smlad	r9, lr, r8, r9
 8007af2:	fb25 9500 	smlad	r5, r5, r0, r9
 8007af6:	f8d2 9004 	ldr.w	r9, [r2, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007afa:	fa2f fe89 	sxtb16	lr, r9
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007afe:	fa2f f999 	sxtb16	r9, r9, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007b02:	fb2e 660a 	smlad	r6, lr, sl, r6
 8007b06:	fb2e 4808 	smlad	r8, lr, r8, r4
 8007b0a:	fb29 6a0b 	smlad	sl, r9, fp, r6
    memcpy(&val, *in_s8, 4);
 8007b0e:	f8dc b00c 	ldr.w	fp, [ip, #12]
 8007b12:	fb29 8000 	smlad	r0, r9, r0, r8
    memcpy(&val, in_s8, 4);
 8007b16:	68fe      	ldr	r6, [r7, #12]
 8007b18:	f8d1 8008 	ldr.w	r8, [r1, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007b1c:	fa2f fc8b 	sxtb16	ip, fp
 8007b20:	fa2f fe86 	sxtb16	lr, r6
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007b24:	fa2f fb9b 	sxtb16	fp, fp, ror #8
 8007b28:	fa2f f696 	sxtb16	r6, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007b2c:	fb2e 330c 	smlad	r3, lr, ip, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007b30:	fa2f f488 	sxtb16	r4, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007b34:	fb26 330b 	smlad	r3, r6, fp, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007b38:	fa2f f798 	sxtb16	r7, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007b3c:	fb2e 5504 	smlad	r5, lr, r4, r5
 8007b40:	fb26 5607 	smlad	r6, r6, r7, r5
 8007b44:	f8d2 8008 	ldr.w	r8, [r2, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007b48:	fa2f f988 	sxtb16	r9, r8
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007b4c:	fa2f f898 	sxtb16	r8, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007b50:	fb29 aa0c 	smlad	sl, r9, ip, sl
 8007b54:	fb29 0004 	smlad	r0, r9, r4, r0
 8007b58:	fb28 ab0b 	smlad	fp, r8, fp, sl
 8007b5c:	fb28 0807 	smlad	r8, r8, r7, r0
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8007b60:	9801      	ldr	r0, [sp, #4]
 8007b62:	3210      	adds	r2, #16
 8007b64:	4290      	cmp	r0, r2
 8007b66:	f101 0110 	add.w	r1, r1, #16
 8007b6a:	f47f af5a 	bne.w	8007a22 <arm_nn_mat_mult_nt_t_s8+0x14e>
    *in_s8 += 4;
 8007b6e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007b70:	9a04      	ldr	r2, [sp, #16]
 8007b72:	9101      	str	r1, [sp, #4]
 8007b74:	440a      	add	r2, r1
 8007b76:	9204      	str	r2, [sp, #16]
 8007b78:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007b7a:	9205      	str	r2, [sp, #20]
 8007b7c:	460a      	mov	r2, r1
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 8007b7e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007b80:	428a      	cmp	r2, r1
 8007b82:	f280 8207 	bge.w	8007f94 <arm_nn_mat_mult_nt_t_s8+0x6c0>
 8007b86:	9932      	ldr	r1, [sp, #200]	; 0xc8
 8007b88:	9d04      	ldr	r5, [sp, #16]
 8007b8a:	f8dd a014 	ldr.w	sl, [sp, #20]
 8007b8e:	f1a1 0e04 	sub.w	lr, r1, #4
 8007b92:	ebae 0202 	sub.w	r2, lr, r2
 8007b96:	0892      	lsrs	r2, r2, #2
 8007b98:	920c      	str	r2, [sp, #48]	; 0x30
 8007b9a:	3201      	adds	r2, #1
 8007b9c:	0091      	lsls	r1, r2, #2
 8007b9e:	910b      	str	r1, [sp, #44]	; 0x2c
 8007ba0:	eb05 0c82 	add.w	ip, r5, r2, lsl #2
    memcpy(&val, *in_s8, 4);
 8007ba4:	f85a 0b04 	ldr.w	r0, [sl], #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007ba8:	f855 2b04 	ldr.w	r2, [r5], #4
 8007bac:	f85a 100e 	ldr.w	r1, [sl, lr]
 8007bb0:	fa2f f980 	sxtb16	r9, r0
 8007bb4:	fa2f f482 	sxtb16	r4, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007bb8:	fa2f f090 	sxtb16	r0, r0, ror #8
 8007bbc:	fa2f f292 	sxtb16	r2, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007bc0:	fb24 3309 	smlad	r3, r4, r9, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007bc4:	fa2f f781 	sxtb16	r7, r1
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007bc8:	fb22 3300 	smlad	r3, r2, r0, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007bcc:	fa2f f191 	sxtb16	r1, r1, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007bd0:	fb24 6607 	smlad	r6, r4, r7, r6
 8007bd4:	fb22 6601 	smlad	r6, r2, r1, r6
    memcpy(&val, in_s8, 4);
 8007bd8:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 8007bda:	18aa      	adds	r2, r5, r2
 8007bdc:	f852 2c04 	ldr.w	r2, [r2, #-4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007be0:	fa2f f482 	sxtb16	r4, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007be4:	fa2f f292 	sxtb16	r2, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007be8:	fb24 bb09 	smlad	fp, r4, r9, fp
 8007bec:	fb24 8807 	smlad	r8, r4, r7, r8
 8007bf0:	fb22 bb00 	smlad	fp, r2, r0, fp
 8007bf4:	fb22 8801 	smlad	r8, r2, r1, r8
 8007bf8:	4565      	cmp	r5, ip
 8007bfa:	d1d3      	bne.n	8007ba4 <arm_nn_mat_mult_nt_t_s8+0x2d0>
    *in_s8 += 4;
 8007bfc:	9a05      	ldr	r2, [sp, #20]
 8007bfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c00:	440a      	add	r2, r1
 8007c02:	9205      	str	r2, [sp, #20]
 8007c04:	9a01      	ldr	r2, [sp, #4]
 8007c06:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007c08:	3204      	adds	r2, #4
 8007c0a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8007c0e:	9201      	str	r2, [sp, #4]
 8007c10:	4615      	mov	r5, r2
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007c12:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8007c14:	42aa      	cmp	r2, r5
 8007c16:	dd58      	ble.n	8007cca <arm_nn_mat_mult_nt_t_s8+0x3f6>
                int8_t rhs_value0 = rhs_ptr[0];
 8007c18:	9c05      	ldr	r4, [sp, #20]
                int8_t lhs_value = lhs_ptr[0];
 8007c1a:	f99c 1000 	ldrsb.w	r1, [ip]
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 8007c1e:	56a2      	ldrsb	r2, [r4, r2]
                int8_t rhs_value0 = rhs_ptr[0];
 8007c20:	f994 0000 	ldrsb.w	r0, [r4]
                res01 += lhs_value * rhs_value1;
 8007c24:	fb12 6601 	smlabb	r6, r2, r1, r6
                res00 += lhs_value * rhs_value0;
 8007c28:	fb10 3301 	smlabb	r3, r0, r1, r3
                lhs_value = lhs_ptr[rhs_cols_offset];
 8007c2c:	9937      	ldr	r1, [sp, #220]	; 0xdc
 8007c2e:	f91c 1001 	ldrsb.w	r1, [ip, r1]
                res11 += lhs_value * rhs_value1;
 8007c32:	fb11 8802 	smlabb	r8, r1, r2, r8
                res10 += lhs_value * rhs_value0;
 8007c36:	fb11 bb00 	smlabb	fp, r1, r0, fp
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007c3a:	9932      	ldr	r1, [sp, #200]	; 0xc8
 8007c3c:	1c6a      	adds	r2, r5, #1
 8007c3e:	4291      	cmp	r1, r2
 8007c40:	dd3f      	ble.n	8007cc2 <arm_nn_mat_mult_nt_t_s8+0x3ee>
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 8007c42:	1862      	adds	r2, r4, r1
 8007c44:	460f      	mov	r7, r1
 8007c46:	f992 1001 	ldrsb.w	r1, [r2, #1]
                lhs_value = lhs_ptr[rhs_cols_offset];
 8007c4a:	9a37      	ldr	r2, [sp, #220]	; 0xdc
                int8_t rhs_value0 = rhs_ptr[0];
 8007c4c:	f994 0001 	ldrsb.w	r0, [r4, #1]
                lhs_value = lhs_ptr[rhs_cols_offset];
 8007c50:	4462      	add	r2, ip
 8007c52:	f992 2001 	ldrsb.w	r2, [r2, #1]
                res11 += lhs_value * rhs_value1;
 8007c56:	fb12 8801 	smlabb	r8, r2, r1, r8
                res10 += lhs_value * rhs_value0;
 8007c5a:	fb12 bb00 	smlabb	fp, r2, r0, fp
                int8_t lhs_value = lhs_ptr[0];
 8007c5e:	f99c 2001 	ldrsb.w	r2, [ip, #1]
                res00 += lhs_value * rhs_value0;
 8007c62:	fb10 3302 	smlabb	r3, r0, r2, r3
                res01 += lhs_value * rhs_value1;
 8007c66:	fb11 6602 	smlabb	r6, r1, r2, r6
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007c6a:	1caa      	adds	r2, r5, #2
 8007c6c:	4297      	cmp	r7, r2
                ++rhs_ptr;
 8007c6e:	f104 0002 	add.w	r0, r4, #2
                ++lhs_ptr;
 8007c72:	f10c 0102 	add.w	r1, ip, #2
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007c76:	dd24      	ble.n	8007cc2 <arm_nn_mat_mult_nt_t_s8+0x3ee>
                lhs_value = lhs_ptr[rhs_cols_offset];
 8007c78:	9a37      	ldr	r2, [sp, #220]	; 0xdc
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 8007c7a:	57c0      	ldrsb	r0, [r0, r7]
                lhs_value = lhs_ptr[rhs_cols_offset];
 8007c7c:	568a      	ldrsb	r2, [r1, r2]
                int8_t rhs_value0 = rhs_ptr[0];
 8007c7e:	f994 1002 	ldrsb.w	r1, [r4, #2]
                res11 += lhs_value * rhs_value1;
 8007c82:	fb12 8800 	smlabb	r8, r2, r0, r8
                res10 += lhs_value * rhs_value0;
 8007c86:	fb12 bb01 	smlabb	fp, r2, r1, fp
                int8_t lhs_value = lhs_ptr[0];
 8007c8a:	f99c 2002 	ldrsb.w	r2, [ip, #2]
                res00 += lhs_value * rhs_value0;
 8007c8e:	fb11 3302 	smlabb	r3, r1, r2, r3
                res01 += lhs_value * rhs_value1;
 8007c92:	fb10 6602 	smlabb	r6, r0, r2, r6
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007c96:	1cea      	adds	r2, r5, #3
 8007c98:	4297      	cmp	r7, r2
                ++rhs_ptr;
 8007c9a:	f104 0003 	add.w	r0, r4, #3
                ++lhs_ptr;
 8007c9e:	f10c 0103 	add.w	r1, ip, #3
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007ca2:	dd0e      	ble.n	8007cc2 <arm_nn_mat_mult_nt_t_s8+0x3ee>
                int8_t rhs_value0 = rhs_ptr[0];
 8007ca4:	f994 2003 	ldrsb.w	r2, [r4, #3]
                lhs_value = lhs_ptr[rhs_cols_offset];
 8007ca8:	9c37      	ldr	r4, [sp, #220]	; 0xdc
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 8007caa:	57c0      	ldrsb	r0, [r0, r7]
                lhs_value = lhs_ptr[rhs_cols_offset];
 8007cac:	5709      	ldrsb	r1, [r1, r4]
                res10 += lhs_value * rhs_value0;
 8007cae:	fb12 bb01 	smlabb	fp, r2, r1, fp
                res11 += lhs_value * rhs_value1;
 8007cb2:	fb10 8801 	smlabb	r8, r0, r1, r8
                int8_t lhs_value = lhs_ptr[0];
 8007cb6:	f99c 1003 	ldrsb.w	r1, [ip, #3]
                res00 += lhs_value * rhs_value0;
 8007cba:	fb11 3302 	smlabb	r3, r1, r2, r3
                res01 += lhs_value * rhs_value1;
 8007cbe:	fb11 6600 	smlabb	r6, r1, r0, r6
                ++lhs_ptr;
 8007cc2:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8007cc4:	9901      	ldr	r1, [sp, #4]
 8007cc6:	1a52      	subs	r2, r2, r1
 8007cc8:	4494      	add	ip, r2
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 8007cca:	9a06      	ldr	r2, [sp, #24]
 8007ccc:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007cd0:	9a07      	ldr	r2, [sp, #28]
 8007cd2:	f852 5c04 	ldr.w	r5, [r2, #-4]
    int32_t result = new_val >> (total_shift - 1);
    result = (result + 1) >> 1;

    return result;
#else
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007cd6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
 8007cda:	4093      	lsls	r3, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007cdc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007ce0:	2400      	movs	r4, #0
 8007ce2:	fbc3 1405 	smlal	r1, r4, r3, r5
    result = (int32_t)(mult.long_long >> 31);
 8007ce6:	0fc9      	lsrs	r1, r1, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007ce8:	2800      	cmp	r0, #0
    result = (int32_t)(mult.long_long >> 31);
 8007cea:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007cee:	f340 812e 	ble.w	8007f4e <arm_nn_mat_mult_nt_t_s8+0x67a>
 8007cf2:	fa0b f202 	lsl.w	r2, fp, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007cf6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007cfa:	2000      	movs	r0, #0
 8007cfc:	fbc5 3002 	smlal	r3, r0, r5, r2
    result = (int32_t)(mult.long_long >> 31);
 8007d00:	0fdb      	lsrs	r3, r3, #31
 8007d02:	f04f 0a00 	mov.w	sl, #0
 8007d06:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    int32_t threshold = remainder_mask >> 1;
 8007d0a:	46d1      	mov	r9, sl
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 8007d0c:	9a06      	ldr	r2, [sp, #24]
 8007d0e:	9807      	ldr	r0, [sp, #28]
 8007d10:	6812      	ldr	r2, [r2, #0]
 8007d12:	6805      	ldr	r5, [r0, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007d14:	ea22 77e2 	bic.w	r7, r2, r2, asr #31
 8007d18:	40be      	lsls	r6, r7
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007d1a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8007d1e:	2400      	movs	r4, #0
 8007d20:	fbc6 0405 	smlal	r0, r4, r6, r5
    result = (int32_t)(mult.long_long >> 31);
 8007d24:	0fc0      	lsrs	r0, r0, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007d26:	2a00      	cmp	r2, #0
    result = (int32_t)(mult.long_long >> 31);
 8007d28:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007d2c:	f340 80f0 	ble.w	8007f10 <arm_nn_mat_mult_nt_t_s8+0x63c>
 8007d30:	fa08 f707 	lsl.w	r7, r8, r7
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007d34:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8007d38:	2200      	movs	r2, #0
 8007d3a:	fbc5 4207 	smlal	r4, r2, r5, r7
    result = (int32_t)(mult.long_long >> 31);
 8007d3e:	ea4f 7ed4 	mov.w	lr, r4, lsr #31
 8007d42:	2400      	movs	r4, #0
 8007d44:	ea4e 0e42 	orr.w	lr, lr, r2, lsl #1
    int32_t threshold = remainder_mask >> 1;
 8007d48:	4626      	mov	r6, r4
    if (result < 0)
 8007d4a:	2b00      	cmp	r3, #0
        threshold++;
 8007d4c:	bfb8      	it	lt
 8007d4e:	f109 0901 	addlt.w	r9, r9, #1
    if (remainder > threshold)
 8007d52:	45d1      	cmp	r9, sl
        result++;
 8007d54:	bfb8      	it	lt
 8007d56:	3301      	addlt	r3, #1
    if (result < 0)
 8007d58:	f1be 0f00 	cmp.w	lr, #0
        threshold++;
 8007d5c:	bfb8      	it	lt
 8007d5e:	3601      	addlt	r6, #1
            res00 += dst_offset;
 8007d60:	9a34      	ldr	r2, [sp, #208]	; 0xd0
    if (remainder > threshold)
 8007d62:	42a6      	cmp	r6, r4
        result++;
 8007d64:	bfb8      	it	lt
 8007d66:	f10e 0e01 	addlt.w	lr, lr, #1
 8007d6a:	4411      	add	r1, r2
            res10 += dst_offset;
 8007d6c:	4413      	add	r3, r2
            res01 += dst_offset;
 8007d6e:	4410      	add	r0, r2
            res11 += dst_offset;
 8007d70:	4496      	add	lr, r2
            res00 = MAX(res00, activation_min);
 8007d72:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 8007d74:	4291      	cmp	r1, r2
 8007d76:	bfb8      	it	lt
 8007d78:	4611      	movlt	r1, r2
            res01 = MAX(res01, activation_min);
 8007d7a:	4290      	cmp	r0, r2
 8007d7c:	bfb8      	it	lt
 8007d7e:	4610      	movlt	r0, r2
            res10 = MAX(res10, activation_min);
 8007d80:	4293      	cmp	r3, r2
 8007d82:	bfb8      	it	lt
 8007d84:	4613      	movlt	r3, r2
            res11 = MAX(res11, activation_min);
 8007d86:	4596      	cmp	lr, r2
 8007d88:	bfb8      	it	lt
 8007d8a:	4696      	movlt	lr, r2
            res00 = MIN(res00, activation_max);
 8007d8c:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8007d8e:	4291      	cmp	r1, r2
 8007d90:	bfa8      	it	ge
 8007d92:	4611      	movge	r1, r2
            dst_ptr[0] = (int8_t)res00;
 8007d94:	9a08      	ldr	r2, [sp, #32]
 8007d96:	7011      	strb	r1, [r2, #0]
            res01 = MIN(res01, activation_max);
 8007d98:	9936      	ldr	r1, [sp, #216]	; 0xd8
 8007d9a:	4288      	cmp	r0, r1
 8007d9c:	bfa8      	it	ge
 8007d9e:	4608      	movge	r0, r1
            res10 = MIN(res10, activation_max);
 8007da0:	428b      	cmp	r3, r1
 8007da2:	bfa8      	it	ge
 8007da4:	460b      	movge	r3, r1
            dst_ptr[0] = (int8_t)res10;
 8007da6:	990a      	ldr	r1, [sp, #40]	; 0x28
            dst_ptr[1] = (int8_t)res01;
 8007da8:	7050      	strb	r0, [r2, #1]
            dst_ptr[0] = (int8_t)res10;
 8007daa:	f801 3c01 	strb.w	r3, [r1, #-1]
            res11 = MIN(res11, activation_max);
 8007dae:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 8007db0:	459e      	cmp	lr, r3
 8007db2:	bfa8      	it	ge
 8007db4:	469e      	movge	lr, r3
            dst_ptr[1] = (int8_t)res11;
 8007db6:	f881 e000 	strb.w	lr, [r1]
 8007dba:	460b      	mov	r3, r1
 8007dbc:	9914      	ldr	r1, [sp, #80]	; 0x50
 8007dbe:	440a      	add	r2, r1
        while (lhs_rows_idx)
 8007dc0:	440b      	add	r3, r1
 8007dc2:	9208      	str	r2, [sp, #32]
 8007dc4:	930a      	str	r3, [sp, #40]	; 0x28
            lhs_ptr += 2 * rhs_cols_offset;
 8007dc6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
        while (lhs_rows_idx)
 8007dc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
            lhs_ptr += 2 * rhs_cols_offset;
 8007dca:	4462      	add	r2, ip
        while (lhs_rows_idx)
 8007dcc:	3b01      	subs	r3, #1
            lhs_ptr += 2 * rhs_cols_offset;
 8007dce:	9204      	str	r2, [sp, #16]
        while (lhs_rows_idx)
 8007dd0:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd2:	f47f ae16 	bne.w	8007a02 <arm_nn_mat_mult_nt_t_s8+0x12e>
 8007dd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007dd8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007dda:	4413      	add	r3, r2
 8007ddc:	9308      	str	r3, [sp, #32]
        if (lhs_rows % 2)
 8007dde:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	f040 80e4 	bne.w	8007fae <arm_nn_mat_mult_nt_t_s8+0x6da>
        rhs += 2 * rhs_cols;
 8007de6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007de8:	991c      	ldr	r1, [sp, #112]	; 0x70
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 8007dea:	9b18      	ldr	r3, [sp, #96]	; 0x60
        rhs += 2 * rhs_cols;
 8007dec:	440a      	add	r2, r1
 8007dee:	9219      	str	r2, [sp, #100]	; 0x64
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 8007df0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007df2:	440a      	add	r2, r1
 8007df4:	920f      	str	r2, [sp, #60]	; 0x3c
 8007df6:	9a07      	ldr	r2, [sp, #28]
 8007df8:	3208      	adds	r2, #8
 8007dfa:	9207      	str	r2, [sp, #28]
 8007dfc:	9a06      	ldr	r2, [sp, #24]
 8007dfe:	3208      	adds	r2, #8
 8007e00:	9206      	str	r2, [sp, #24]
 8007e02:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007e04:	3302      	adds	r3, #2
 8007e06:	4293      	cmp	r3, r2
 8007e08:	9318      	str	r3, [sp, #96]	; 0x60
 8007e0a:	f6ff adb6 	blt.w	800797a <arm_nn_mat_mult_nt_t_s8+0xa6>
 8007e0e:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8007e10:	3b02      	subs	r3, #2
 8007e12:	085b      	lsrs	r3, r3, #1
        rhs += 2 * rhs_cols;
 8007e14:	fb03 1201 	mla	r2, r3, r1, r1
 8007e18:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8007e1a:	4411      	add	r1, r2
        dst += 2;
 8007e1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
        rhs += 2 * rhs_cols;
 8007e1e:	9123      	str	r1, [sp, #140]	; 0x8c
 8007e20:	3301      	adds	r3, #1
        dst += 2;
 8007e22:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8007e26:	931a      	str	r3, [sp, #104]	; 0x68
    }

    if (rhs_rows % 2)
 8007e28:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8007e2a:	07db      	lsls	r3, r3, #31
 8007e2c:	d56c      	bpl.n	8007f08 <arm_nn_mat_mult_nt_t_s8+0x634>
    {
        const int8_t *lhs_ptr = &lhs[0];
        int8_t *dst_ptr = &dst[0];

        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 8007e2e:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	dd69      	ble.n	8007f08 <arm_nn_mat_mult_nt_t_s8+0x634>
 8007e34:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8007e36:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8007e38:	1a9f      	subs	r7, r3, r2
        {
            const int8_t *rhs_ptr = &rhs[0];
            int32_t res00 = 0;
            if (bias)
            {
                res00 = bias[rhs_rows - 1];
 8007e3a:	9b31      	ldr	r3, [sp, #196]	; 0xc4
            }
            lhs_ptr -= rhs_cols;
            lhs_ptr += rhs_cols_offset;

            // Quantize down
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 8007e3c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
                res00 = bias[rhs_rows - 1];
 8007e3e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e42:	3b01      	subs	r3, #1
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 8007e44:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8007e48:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 8007e4a:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
                res00 = bias[rhs_rows - 1];
 8007e4e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    const int32_t remainder_mask = (1 << exponent) - 1;
 8007e50:	e9cd c701 	strd	ip, r7, [sp, #4]
 8007e54:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 8007e58:	e9dd 7c32 	ldrd	r7, ip, [sp, #200]	; 0xc8
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 8007e5c:	2400      	movs	r4, #0
 8007e5e:	f8cd 900c 	str.w	r9, [sp, #12]
 8007e62:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007e64:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007e68:	f04f 4e80 	mov.w	lr, #1073741824	; 0x40000000
 8007e6c:	46a0      	mov	r8, r4
    const int32_t remainder_mask = (1 << exponent) - 1;
 8007e6e:	f04f 0a01 	mov.w	sl, #1
            if (bias)
 8007e72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f000 8206 	beq.w	8008286 <arm_nn_mat_mult_nt_t_s8+0x9b2>
                res00 = bias[rhs_rows - 1];
 8007e7a:	9b03      	ldr	r3, [sp, #12]
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007e7c:	2f00      	cmp	r7, #0
                res00 = bias[rhs_rows - 1];
 8007e7e:	6819      	ldr	r1, [r3, #0]
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007e80:	f340 8205 	ble.w	800828e <arm_nn_mat_mult_nt_t_s8+0x9ba>
 8007e84:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007e86:	eb02 0b07 	add.w	fp, r2, r7
 8007e8a:	1e58      	subs	r0, r3, #1
                int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 8007e8c:	f912 3b01 	ldrsb.w	r3, [r2], #1
                int32_t rhs_value = rhs_ptr[0];
 8007e90:	f910 6f01 	ldrsb.w	r6, [r0, #1]!
                int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 8007e94:	4463      	add	r3, ip
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007e96:	455a      	cmp	r2, fp
                res00 += lhs_value * rhs_value;
 8007e98:	fb06 1103 	mla	r1, r6, r3, r1
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8007e9c:	d1f6      	bne.n	8007e8c <arm_nn_mat_mult_nt_t_s8+0x5b8>
            lhs_ptr += rhs_cols_offset;
 8007e9e:	9b02      	ldr	r3, [sp, #8]
 8007ea0:	eb0b 0203 	add.w	r2, fp, r3
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 8007ea4:	9b01      	ldr	r3, [sp, #4]
 8007ea6:	681e      	ldr	r6, [r3, #0]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007ea8:	682b      	ldr	r3, [r5, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007eaa:	ea26 70e6 	bic.w	r0, r6, r6, asr #31
 8007eae:	fa01 f000 	lsl.w	r0, r1, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007eb2:	46c3      	mov	fp, r8
 8007eb4:	4671      	mov	r1, lr
 8007eb6:	fbc0 1b03 	smlal	r1, fp, r0, r3
    result = (int32_t)(mult.long_long >> 31);
 8007eba:	0fc9      	lsrs	r1, r1, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007ebc:	2e00      	cmp	r6, #0
    result = (int32_t)(mult.long_long >> 31);
 8007ebe:	ea41 0b4b 	orr.w	fp, r1, fp, lsl #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007ec2:	dc0f      	bgt.n	8007ee4 <arm_nn_mat_mult_nt_t_s8+0x610>
 8007ec4:	4276      	negs	r6, r6
    const int32_t remainder_mask = (1 << exponent) - 1;
 8007ec6:	fa0a f306 	lsl.w	r3, sl, r6
 8007eca:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 8007ecc:	ea0b 0103 	and.w	r1, fp, r3
    if (result < 0)
 8007ed0:	fa5b fb06 	asrs.w	fp, fp, r6
    int32_t threshold = remainder_mask >> 1;
 8007ed4:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 8007ed8:	bf48      	it	mi
 8007eda:	3301      	addmi	r3, #1
    if (remainder > threshold)
 8007edc:	4299      	cmp	r1, r3
        result++;
 8007ede:	bfc8      	it	gt
 8007ee0:	f10b 0b01 	addgt.w	fp, fp, #1

            // Add offset
            res00 += dst_offset;
 8007ee4:	9b34      	ldr	r3, [sp, #208]	; 0xd0

            // Clamp the result
            res00 = MAX(res00, activation_min);
 8007ee6:	9935      	ldr	r1, [sp, #212]	; 0xd4
            res00 += dst_offset;
 8007ee8:	445b      	add	r3, fp
            res00 = MAX(res00, activation_min);
 8007eea:	428b      	cmp	r3, r1
 8007eec:	bfb8      	it	lt
 8007eee:	460b      	movlt	r3, r1
            res00 = MIN(res00, activation_max);
 8007ef0:	9936      	ldr	r1, [sp, #216]	; 0xd8
 8007ef2:	428b      	cmp	r3, r1
 8007ef4:	bfa8      	it	ge
 8007ef6:	460b      	movge	r3, r1

            dst_ptr[0] = (int8_t)res00;
 8007ef8:	f889 3000 	strb.w	r3, [r9]
            dst_ptr += rhs_rows;
 8007efc:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8007efe:	4499      	add	r9, r3
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 8007f00:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8007f02:	3401      	adds	r4, #1
 8007f04:	42a3      	cmp	r3, r4
 8007f06:	d1b4      	bne.n	8007e72 <arm_nn_mat_mult_nt_t_s8+0x59e>
            dst_ptr[0] = (int8_t)res00;
            dst_ptr += rhs_rows;
        }
    }
#endif
    return ARM_CMSIS_NN_SUCCESS;
 8007f08:	2000      	movs	r0, #0
}
 8007f0a:	b025      	add	sp, #148	; 0x94
 8007f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007f10:	4252      	negs	r2, r2
 8007f12:	fa08 f707 	lsl.w	r7, r8, r7
    const int32_t remainder_mask = (1 << exponent) - 1;
 8007f16:	2401      	movs	r4, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007f18:	f04f 4e80 	mov.w	lr, #1073741824	; 0x40000000
 8007f1c:	f04f 0800 	mov.w	r8, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 8007f20:	4094      	lsls	r4, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007f22:	fbc5 e807 	smlal	lr, r8, r5, r7
    const int32_t remainder_mask = (1 << exponent) - 1;
 8007f26:	3c01      	subs	r4, #1
    result = (int32_t)(mult.long_long >> 31);
 8007f28:	ea4f 7ede 	mov.w	lr, lr, lsr #31
    int32_t remainder = remainder_mask & dividend;
 8007f2c:	ea00 0b04 	and.w	fp, r0, r4
    int32_t threshold = remainder_mask >> 1;
 8007f30:	1066      	asrs	r6, r4, #1
    if (result < 0)
 8007f32:	4110      	asrs	r0, r2
    result = (int32_t)(mult.long_long >> 31);
 8007f34:	ea4e 0e48 	orr.w	lr, lr, r8, lsl #1
    int32_t remainder = remainder_mask & dividend;
 8007f38:	ea04 040e 	and.w	r4, r4, lr
    result = dividend >> exponent;
 8007f3c:	fa4e fe02 	asr.w	lr, lr, r2
    int32_t threshold = remainder_mask >> 1;
 8007f40:	bf54      	ite	pl
 8007f42:	4632      	movpl	r2, r6
        threshold++;
 8007f44:	1c72      	addmi	r2, r6, #1
    if (remainder > threshold)
 8007f46:	4593      	cmp	fp, r2
        result++;
 8007f48:	bfc8      	it	gt
 8007f4a:	3001      	addgt	r0, #1
 8007f4c:	e6fd      	b.n	8007d4a <arm_nn_mat_mult_nt_t_s8+0x476>
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007f4e:	4243      	negs	r3, r0
    const int32_t remainder_mask = (1 << exponent) - 1;
 8007f50:	f04f 0a01 	mov.w	sl, #1
 8007f54:	fa0a fa03 	lsl.w	sl, sl, r3
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8007f58:	fa0b f202 	lsl.w	r2, fp, r2
    const int32_t remainder_mask = (1 << exponent) - 1;
 8007f5c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8007f60:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8007f64:	2700      	movs	r7, #0
 8007f66:	fbc5 4702 	smlal	r4, r7, r5, r2
    int32_t remainder = remainder_mask & dividend;
 8007f6a:	ea01 000a 	and.w	r0, r1, sl
    int32_t threshold = remainder_mask >> 1;
 8007f6e:	ea4f 096a 	mov.w	r9, sl, asr #1
    if (result < 0)
 8007f72:	4119      	asrs	r1, r3
    result = (int32_t)(mult.long_long >> 31);
 8007f74:	ea4f 74d4 	mov.w	r4, r4, lsr #31
    int32_t threshold = remainder_mask >> 1;
 8007f78:	bf54      	ite	pl
 8007f7a:	464a      	movpl	r2, r9
        threshold++;
 8007f7c:	f109 0201 	addmi.w	r2, r9, #1
    result = (int32_t)(mult.long_long >> 31);
 8007f80:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
    if (remainder > threshold)
 8007f84:	4290      	cmp	r0, r2
    int32_t remainder = remainder_mask & dividend;
 8007f86:	ea0a 0a04 	and.w	sl, sl, r4
    result = dividend >> exponent;
 8007f8a:	fa44 f303 	asr.w	r3, r4, r3
        result++;
 8007f8e:	bfc8      	it	gt
 8007f90:	3101      	addgt	r1, #1
 8007f92:	e6bb      	b.n	8007d0c <arm_nn_mat_mult_nt_t_s8+0x438>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 8007f94:	f8dd c010 	ldr.w	ip, [sp, #16]
 8007f98:	4615      	mov	r5, r2
 8007f9a:	e63a      	b.n	8007c12 <arm_nn_mat_mult_nt_t_s8+0x33e>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8007f9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
            int32_t res11 = lhs_offset_contribution1;
 8007f9e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8007fa0:	9305      	str	r3, [sp, #20]
            int32_t res10 = lhs_offset_contribution0;
 8007fa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
            int32_t rhs_cols_idx = 0;
 8007fa4:	2200      	movs	r2, #0
            int32_t res11 = lhs_offset_contribution1;
 8007fa6:	46b0      	mov	r8, r6
            int32_t res10 = lhs_offset_contribution0;
 8007fa8:	469b      	mov	fp, r3
            int32_t rhs_cols_idx = 0;
 8007faa:	9201      	str	r2, [sp, #4]
 8007fac:	e5e7      	b.n	8007b7e <arm_nn_mat_mult_nt_t_s8+0x2aa>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8007fae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f340 8171 	ble.w	8008298 <arm_nn_mat_mult_nt_t_s8+0x9c4>
 8007fb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007fb8:	9e04      	ldr	r6, [sp, #16]
 8007fba:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007fbc:	9f02      	ldr	r7, [sp, #8]
 8007fbe:	e9dd 510d 	ldrd	r5, r1, [sp, #52]	; 0x34
 8007fc2:	3305      	adds	r3, #5
 8007fc4:	eb06 0802 	add.w	r8, r6, r2
 8007fc8:	58fc      	ldr	r4, [r7, r3]
 8007fca:	f853 cc04 	ldr.w	ip, [r3, #-4]
 8007fce:	6832      	ldr	r2, [r6, #0]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8007fd0:	fa2f fa84 	sxtb16	sl, r4
 8007fd4:	18f8      	adds	r0, r7, r3
 8007fd6:	fa2f fe82 	sxtb16	lr, r2
 8007fda:	fa2f f98c 	sxtb16	r9, ip
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8007fde:	fa2f f494 	sxtb16	r4, r4, ror #8
 8007fe2:	fa2f f292 	sxtb16	r2, r2, ror #8
 8007fe6:	fa2f fc9c 	sxtb16	ip, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8007fea:	fb2e 550a 	smlad	r5, lr, sl, r5
 8007fee:	fb22 5504 	smlad	r5, r2, r4, r5
 8007ff2:	fb2e 1109 	smlad	r1, lr, r9, r1
 8007ff6:	fb22 120c 	smlad	r2, r2, ip, r1
    memcpy(&val, *in_s8, 4);
 8007ffa:	6844      	ldr	r4, [r0, #4]
    memcpy(&val, in_s8, 4);
 8007ffc:	f8d3 e000 	ldr.w	lr, [r3]
    memcpy(&val, *in_s8, 4);
 8008000:	6871      	ldr	r1, [r6, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008002:	fa2f fa84 	sxtb16	sl, r4
 8008006:	fa2f f981 	sxtb16	r9, r1
 800800a:	fa2f fc8e 	sxtb16	ip, lr
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 800800e:	fa2f f494 	sxtb16	r4, r4, ror #8
 8008012:	fa2f f191 	sxtb16	r1, r1, ror #8
 8008016:	fa2f fe9e 	sxtb16	lr, lr, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 800801a:	fb29 550a 	smlad	r5, r9, sl, r5
 800801e:	fb21 5404 	smlad	r4, r1, r4, r5
 8008022:	fb29 220c 	smlad	r2, r9, ip, r2
 8008026:	fb21 210e 	smlad	r1, r1, lr, r2
 800802a:	f8d0 c008 	ldr.w	ip, [r0, #8]
    memcpy(&val, in_s8, 4);
 800802e:	f8d3 9004 	ldr.w	r9, [r3, #4]
    memcpy(&val, *in_s8, 4);
 8008032:	f8d6 e008 	ldr.w	lr, [r6, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008036:	fa2f fa8c 	sxtb16	sl, ip
 800803a:	fa2f f28e 	sxtb16	r2, lr
 800803e:	fa2f f589 	sxtb16	r5, r9
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008042:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 8008046:	fa2f fe9e 	sxtb16	lr, lr, ror #8
 800804a:	fa2f f999 	sxtb16	r9, r9, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 800804e:	fb22 440a 	smlad	r4, r2, sl, r4
 8008052:	fb2e 4c0c 	smlad	ip, lr, ip, r4
 8008056:	fb22 1205 	smlad	r2, r2, r5, r1
 800805a:	fb2e 2209 	smlad	r2, lr, r9, r2
 800805e:	68c5      	ldr	r5, [r0, #12]
    memcpy(&val, in_s8, 4);
 8008060:	68f1      	ldr	r1, [r6, #12]
 8008062:	6898      	ldr	r0, [r3, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008064:	fa2f fe85 	sxtb16	lr, r5
 8008068:	3610      	adds	r6, #16
 800806a:	fa2f f481 	sxtb16	r4, r1
 800806e:	fa2f f980 	sxtb16	r9, r0
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008072:	fa2f f595 	sxtb16	r5, r5, ror #8
 8008076:	fa2f f191 	sxtb16	r1, r1, ror #8
 800807a:	fa2f f090 	sxtb16	r0, r0, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 800807e:	fb24 cc0e 	smlad	ip, r4, lr, ip
 8008082:	fb21 c505 	smlad	r5, r1, r5, ip
 8008086:	fb24 2209 	smlad	r2, r4, r9, r2
 800808a:	fb21 2100 	smlad	r1, r1, r0, r2
 800808e:	45b0      	cmp	r8, r6
 8008090:	f103 0310 	add.w	r3, r3, #16
 8008094:	d198      	bne.n	8007fc8 <arm_nn_mat_mult_nt_t_s8+0x6f4>
    *in_s8 += 4;
 8008096:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008098:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800809a:	9604      	str	r6, [sp, #16]
 800809c:	e9cd 510d 	strd	r5, r1, [sp, #52]	; 0x34
 80080a0:	eb02 0803 	add.w	r8, r2, r3
 80080a4:	469e      	mov	lr, r3
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 80080a6:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 80080a8:	3b03      	subs	r3, #3
 80080aa:	4573      	cmp	r3, lr
 80080ac:	f340 80f1 	ble.w	8008292 <arm_nn_mat_mult_nt_t_s8+0x9be>
 80080b0:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 80080b2:	9e04      	ldr	r6, [sp, #16]
 80080b4:	f8cd e004 	str.w	lr, [sp, #4]
 80080b8:	1f1f      	subs	r7, r3, #4
 80080ba:	eba7 030e 	sub.w	r3, r7, lr
 80080be:	ea4f 0993 	mov.w	r9, r3, lsr #2
 80080c2:	f109 0c01 	add.w	ip, r9, #1
 80080c6:	4645      	mov	r5, r8
 80080c8:	f8cd 8010 	str.w	r8, [sp, #16]
 80080cc:	f8dd e034 	ldr.w	lr, [sp, #52]	; 0x34
 80080d0:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 80080d4:	ea4f 0a8c 	mov.w	sl, ip, lsl #2
 80080d8:	eb06 0c8c 	add.w	ip, r6, ip, lsl #2
    memcpy(&val, *in_s8, 4);
 80080dc:	f855 0b04 	ldr.w	r0, [r5], #4
    memcpy(&val, in_s8, 4);
 80080e0:	f856 3b04 	ldr.w	r3, [r6], #4
 80080e4:	59ea      	ldr	r2, [r5, r7]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80080e6:	fa2f f480 	sxtb16	r4, r0
 80080ea:	fa2f f183 	sxtb16	r1, r3
 80080ee:	fa2f fb82 	sxtb16	fp, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80080f2:	fa2f f090 	sxtb16	r0, r0, ror #8
 80080f6:	fa2f f393 	sxtb16	r3, r3, ror #8
 80080fa:	fa2f f292 	sxtb16	r2, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80080fe:	fb21 ee04 	smlad	lr, r1, r4, lr
 8008102:	fb23 ee00 	smlad	lr, r3, r0, lr
 8008106:	fb21 880b 	smlad	r8, r1, fp, r8
 800810a:	fb23 8802 	smlad	r8, r3, r2, r8
 800810e:	4566      	cmp	r6, ip
 8008110:	d1e4      	bne.n	80080dc <arm_nn_mat_mult_nt_t_s8+0x808>
    *in_s8 += 4;
 8008112:	f8cd e034 	str.w	lr, [sp, #52]	; 0x34
 8008116:	f8dd e004 	ldr.w	lr, [sp, #4]
 800811a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800811e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008122:	f10e 0e04 	add.w	lr, lr, #4
 8008126:	44d0      	add	r8, sl
 8008128:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800812c:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800812e:	4573      	cmp	r3, lr
 8008130:	dd46      	ble.n	80081c0 <arm_nn_mat_mult_nt_t_s8+0x8ec>
                int8_t lhs_value = lhs_ptr[0];
 8008132:	f99c 3000 	ldrsb.w	r3, [ip]
                res00 += lhs_value * rhs_value0;
 8008136:	f998 2000 	ldrsb.w	r2, [r8]
 800813a:	990d      	ldr	r1, [sp, #52]	; 0x34
                res01 += lhs_value * rhs_value1;
 800813c:	980e      	ldr	r0, [sp, #56]	; 0x38
                res00 += lhs_value * rhs_value0;
 800813e:	fb13 1102 	smlabb	r1, r3, r2, r1
                res01 += lhs_value * rhs_value1;
 8008142:	9a32      	ldr	r2, [sp, #200]	; 0xc8
                res00 += lhs_value * rhs_value0;
 8008144:	910d      	str	r1, [sp, #52]	; 0x34
                res01 += lhs_value * rhs_value1;
 8008146:	f918 2002 	ldrsb.w	r2, [r8, r2]
 800814a:	fb13 0002 	smlabb	r0, r3, r2, r0
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800814e:	9a32      	ldr	r2, [sp, #200]	; 0xc8
                res01 += lhs_value * rhs_value1;
 8008150:	900e      	str	r0, [sp, #56]	; 0x38
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8008152:	f10e 0301 	add.w	r3, lr, #1
 8008156:	429a      	cmp	r2, r3
 8008158:	dd32      	ble.n	80081c0 <arm_nn_mat_mult_nt_t_s8+0x8ec>
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 800815a:	eb08 0302 	add.w	r3, r8, r2
 800815e:	4614      	mov	r4, r2
                res01 += lhs_value * rhs_value1;
 8008160:	f993 2001 	ldrsb.w	r2, [r3, #1]
                int8_t lhs_value = lhs_ptr[0];
 8008164:	f99c 3001 	ldrsb.w	r3, [ip, #1]
                res01 += lhs_value * rhs_value1;
 8008168:	fb13 0002 	smlabb	r0, r3, r2, r0
                res00 += lhs_value * rhs_value0;
 800816c:	f998 2001 	ldrsb.w	r2, [r8, #1]
                res01 += lhs_value * rhs_value1;
 8008170:	900e      	str	r0, [sp, #56]	; 0x38
                res00 += lhs_value * rhs_value0;
 8008172:	fb13 1102 	smlabb	r1, r3, r2, r1
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8008176:	f10e 0302 	add.w	r3, lr, #2
 800817a:	429c      	cmp	r4, r3
                res00 += lhs_value * rhs_value0;
 800817c:	910d      	str	r1, [sp, #52]	; 0x34
                ++rhs_ptr;
 800817e:	f108 0202 	add.w	r2, r8, #2
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8008182:	dd1d      	ble.n	80081c0 <arm_nn_mat_mult_nt_t_s8+0x8ec>
                res01 += lhs_value * rhs_value1;
 8008184:	5712      	ldrsb	r2, [r2, r4]
                int8_t lhs_value = lhs_ptr[0];
 8008186:	f99c 3002 	ldrsb.w	r3, [ip, #2]
                res01 += lhs_value * rhs_value1;
 800818a:	fb12 0003 	smlabb	r0, r2, r3, r0
                res00 += lhs_value * rhs_value0;
 800818e:	f998 2002 	ldrsb.w	r2, [r8, #2]
                res01 += lhs_value * rhs_value1;
 8008192:	900e      	str	r0, [sp, #56]	; 0x38
                res00 += lhs_value * rhs_value0;
 8008194:	fb12 1403 	smlabb	r4, r2, r3, r1
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8008198:	9b32      	ldr	r3, [sp, #200]	; 0xc8
                res00 += lhs_value * rhs_value0;
 800819a:	940d      	str	r4, [sp, #52]	; 0x34
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800819c:	f10e 0e03 	add.w	lr, lr, #3
 80081a0:	4573      	cmp	r3, lr
                ++rhs_ptr;
 80081a2:	f108 0103 	add.w	r1, r8, #3
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 80081a6:	dd0b      	ble.n	80081c0 <arm_nn_mat_mult_nt_t_s8+0x8ec>
                int8_t lhs_value = lhs_ptr[0];
 80081a8:	f99c 3003 	ldrsb.w	r3, [ip, #3]
                res00 += lhs_value * rhs_value0;
 80081ac:	f998 2003 	ldrsb.w	r2, [r8, #3]
 80081b0:	fb13 4202 	smlabb	r2, r3, r2, r4
 80081b4:	920d      	str	r2, [sp, #52]	; 0x34
                res01 += lhs_value * rhs_value1;
 80081b6:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 80081b8:	568a      	ldrsb	r2, [r1, r2]
 80081ba:	fb13 0302 	smlabb	r3, r3, r2, r0
 80081be:	930e      	str	r3, [sp, #56]	; 0x38
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 80081c0:	9b06      	ldr	r3, [sp, #24]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80081c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80081c4:	f853 1c04 	ldr.w	r1, [r3, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80081c8:	9b07      	ldr	r3, [sp, #28]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80081ca:	ea21 74e1 	bic.w	r4, r1, r1, asr #31
 80081ce:	40a2      	lsls	r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80081d0:	f853 3c04 	ldr.w	r3, [r3, #-4]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80081d4:	4614      	mov	r4, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80081d6:	2000      	movs	r0, #0
 80081d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80081dc:	fbc4 2003 	smlal	r2, r0, r4, r3
    result = (int32_t)(mult.long_long >> 31);
 80081e0:	0fd2      	lsrs	r2, r2, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80081e2:	2900      	cmp	r1, #0
    result = (int32_t)(mult.long_long >> 31);
 80081e4:	ea42 0540 	orr.w	r5, r2, r0, lsl #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80081e8:	dc0d      	bgt.n	8008206 <arm_nn_mat_mult_nt_t_s8+0x932>
 80081ea:	4249      	negs	r1, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 80081ec:	2301      	movs	r3, #1
 80081ee:	408b      	lsls	r3, r1
 80081f0:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 80081f2:	ea05 0203 	and.w	r2, r5, r3
    if (result < 0)
 80081f6:	410d      	asrs	r5, r1
    int32_t threshold = remainder_mask >> 1;
 80081f8:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 80081fc:	bf48      	it	mi
 80081fe:	3301      	addmi	r3, #1
    if (remainder > threshold)
 8008200:	429a      	cmp	r2, r3
        result++;
 8008202:	bfc8      	it	gt
 8008204:	3501      	addgt	r5, #1
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 8008206:	9b06      	ldr	r3, [sp, #24]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8008208:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800820a:	6819      	ldr	r1, [r3, #0]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 800820c:	9b07      	ldr	r3, [sp, #28]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800820e:	ea21 74e1 	bic.w	r4, r1, r1, asr #31
 8008212:	40a2      	lsls	r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8008214:	681b      	ldr	r3, [r3, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8008216:	4614      	mov	r4, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8008218:	2000      	movs	r0, #0
 800821a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800821e:	fbc4 2003 	smlal	r2, r0, r4, r3
    result = (int32_t)(mult.long_long >> 31);
 8008222:	0fd2      	lsrs	r2, r2, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8008224:	2900      	cmp	r1, #0
    result = (int32_t)(mult.long_long >> 31);
 8008226:	ea42 0040 	orr.w	r0, r2, r0, lsl #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800822a:	dc0d      	bgt.n	8008248 <arm_nn_mat_mult_nt_t_s8+0x974>
 800822c:	4249      	negs	r1, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 800822e:	2301      	movs	r3, #1
 8008230:	408b      	lsls	r3, r1
 8008232:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 8008234:	ea00 0203 	and.w	r2, r0, r3
    if (result < 0)
 8008238:	4108      	asrs	r0, r1
    int32_t threshold = remainder_mask >> 1;
 800823a:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 800823e:	bf48      	it	mi
 8008240:	3301      	addmi	r3, #1
    if (remainder > threshold)
 8008242:	429a      	cmp	r2, r3
        result++;
 8008244:	bfc8      	it	gt
 8008246:	3001      	addgt	r0, #1
            res01 += dst_offset;
 8008248:	9a34      	ldr	r2, [sp, #208]	; 0xd0
            res00 += dst_offset;
 800824a:	9b34      	ldr	r3, [sp, #208]	; 0xd0
            res01 += dst_offset;
 800824c:	4410      	add	r0, r2
            res00 = MAX(res00, activation_min);
 800824e:	9a35      	ldr	r2, [sp, #212]	; 0xd4
            res00 += dst_offset;
 8008250:	442b      	add	r3, r5
            res00 = MAX(res00, activation_min);
 8008252:	4293      	cmp	r3, r2
 8008254:	bfb8      	it	lt
 8008256:	4613      	movlt	r3, r2
            res01 = MAX(res01, activation_min);
 8008258:	4290      	cmp	r0, r2
 800825a:	bfb8      	it	lt
 800825c:	4610      	movlt	r0, r2
            res00 = MIN(res00, activation_max);
 800825e:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8008260:	4293      	cmp	r3, r2
 8008262:	bfa8      	it	ge
 8008264:	4613      	movge	r3, r2
            dst_ptr[0] = (int8_t)res00;
 8008266:	9a08      	ldr	r2, [sp, #32]
 8008268:	7013      	strb	r3, [r2, #0]
            res01 = MIN(res01, activation_max);
 800826a:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800826c:	4298      	cmp	r0, r3
 800826e:	bfa8      	it	ge
 8008270:	4618      	movge	r0, r3
            dst_ptr[1] = (int8_t)res01;
 8008272:	7050      	strb	r0, [r2, #1]
 8008274:	e5b7      	b.n	8007de6 <arm_nn_mat_mult_nt_t_s8+0x512>
        const int8_t *lhs_ptr = &lhs[0];
 8008276:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008278:	9304      	str	r3, [sp, #16]
 800827a:	e5b0      	b.n	8007dde <arm_nn_mat_mult_nt_t_s8+0x50a>
        for (int32_t x = 0; x < rhs_cols; ++x)
 800827c:	2300      	movs	r3, #0
 800827e:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 8008282:	f7ff bb98 	b.w	80079b6 <arm_nn_mat_mult_nt_t_s8+0xe2>
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8008286:	2f00      	cmp	r7, #0
 8008288:	4619      	mov	r1, r3
 800828a:	f73f adfb 	bgt.w	8007e84 <arm_nn_mat_mult_nt_t_s8+0x5b0>
 800828e:	4693      	mov	fp, r2
 8008290:	e605      	b.n	8007e9e <arm_nn_mat_mult_nt_t_s8+0x5ca>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 8008292:	f8dd c010 	ldr.w	ip, [sp, #16]
 8008296:	e749      	b.n	800812c <arm_nn_mat_mult_nt_t_s8+0x858>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8008298:	f8dd 8064 	ldr.w	r8, [sp, #100]	; 0x64
            int32_t rhs_cols_idx = 0;
 800829c:	f04f 0e00 	mov.w	lr, #0
 80082a0:	e701      	b.n	80080a6 <arm_nn_mat_mult_nt_t_s8+0x7d2>
        return ARM_CMSIS_NN_ARG_ERROR;
 80082a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082a6:	e630      	b.n	8007f0a <arm_nn_mat_mult_nt_t_s8+0x636>

080082a8 <arm_nn_vec_mat_mult_t_s16>:
                                              const int32_t dst_shift,
                                              const int32_t rhs_cols,
                                              const int32_t rhs_rows,
                                              const int32_t activation_min,
                                              const int32_t activation_max)
{
 80082a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ac:	b095      	sub	sp, #84	; 0x54
 80082ae:	e9cd 1311 	strd	r1, r3, [sp, #68]	; 0x44
        rhs += rhs_cols;
    }

    #else // ARM_MATH_MVEI

    const int32_t row_loop_cnt = rhs_rows / 2;
 80082b2:	9b21      	ldr	r3, [sp, #132]	; 0x84

    for (int32_t i = 0; i < row_loop_cnt; i++)
 80082b4:	9921      	ldr	r1, [sp, #132]	; 0x84
{
 80082b6:	900b      	str	r0, [sp, #44]	; 0x2c
    const int32_t row_loop_cnt = rhs_rows / 2;
 80082b8:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80082bc:	105b      	asrs	r3, r3, #1
 80082be:	930c      	str	r3, [sp, #48]	; 0x30
 80082c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80082c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082c6:	bfa8      	it	ge
 80082c8:	f44f 7300 	movge.w	r3, #512	; 0x200
    for (int32_t i = 0; i < row_loop_cnt; i++)
 80082cc:	2901      	cmp	r1, #1
 80082ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80082d0:	f340 80f9 	ble.w	80084c6 <arm_nn_vec_mat_mult_t_s16+0x21e>
        int64_t acc_64_0 = 0;
        int64_t acc_64_1 = 0;
        int32_t acc_0 = 0;
        int32_t acc_1 = 0;

        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	bfb8      	it	lt
 80082d8:	3303      	addlt	r3, #3
        }

        acc_64_0 += acc_0;
        acc_64_1 += acc_1;

        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 80082da:	f023 0103 	bic.w	r1, r3, #3
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 80082de:	1098      	asrs	r0, r3, #2
        rhs += 2 * rhs_cols;
 80082e0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80082e2:	9e11      	ldr	r6, [sp, #68]	; 0x44
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 80082e4:	910e      	str	r1, [sp, #56]	; 0x38
        rhs += 2 * rhs_cols;
 80082e6:	005b      	lsls	r3, r3, #1
 80082e8:	9304      	str	r3, [sp, #16]
 */
__STATIC_FORCEINLINE int32_t arm_nn_requantize_s64(const int64_t val,
                                                   const int32_t reduced_multiplier,
                                                   const int32_t shift)
{
    const int64_t new_val = val * reduced_multiplier;
 80082ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 80082ec:	900d      	str	r0, [sp, #52]	; 0x34
 80082ee:	17db      	asrs	r3, r3, #31
 80082f0:	9308      	str	r3, [sp, #32]
 80082f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80082f4:	9309      	str	r3, [sp, #36]	; 0x24

    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 80082f6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    *in_q15 += 2;
 80082f8:	9605      	str	r6, [sp, #20]
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 80082fa:	f1c3 030e 	rsb	r3, r3, #14
 80082fe:	9307      	str	r3, [sp, #28]
 8008300:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008302:	3304      	adds	r3, #4
 8008304:	9302      	str	r3, [sp, #8]
 8008306:	460b      	mov	r3, r1
 8008308:	1871      	adds	r1, r6, r1
 800830a:	9103      	str	r1, [sp, #12]
    *in_q15 += 2;
 800830c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800830e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8008312:	910f      	str	r1, [sp, #60]	; 0x3c
    for (int32_t i = 0; i < row_loop_cnt; i++)
 8008314:	2100      	movs	r1, #0
 8008316:	9106      	str	r1, [sp, #24]
 8008318:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800831a:	3112      	adds	r1, #18
 800831c:	910a      	str	r1, [sp, #40]	; 0x28
 800831e:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008320:	1acb      	subs	r3, r1, r3
 8008322:	9310      	str	r3, [sp, #64]	; 0x40
        const int8_t *rhs_1 = rhs + rhs_cols;
 8008324:	9b05      	ldr	r3, [sp, #20]
 8008326:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008328:	185f      	adds	r7, r3, r1
        rhs += 2 * rhs_cols;
 800832a:	9904      	ldr	r1, [sp, #16]
 800832c:	461e      	mov	r6, r3
 800832e:	440b      	add	r3, r1
 8008330:	9305      	str	r3, [sp, #20]
        for (int j = col_loop_cnt; j != 0; j--)
 8008332:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008334:	2b00      	cmp	r3, #0
 8008336:	f000 8132 	beq.w	800859e <arm_nn_vec_mat_mult_t_s16+0x2f6>
        int32_t acc_1 = 0;
 800833a:	2100      	movs	r1, #0
        const int16_t *lhs_vec = lhs;
 800833c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
        for (int j = col_loop_cnt; j != 0; j--)
 8008340:	469e      	mov	lr, r3
        int32_t acc_0 = 0;
 8008342:	4608      	mov	r0, r1
    memcpy(&val, *in_q15, 4);
 8008344:	f8dc a000 	ldr.w	sl, [ip]
 8008348:	f8dc 9004 	ldr.w	r9, [ip, #4]
    *in_q15 += 2;
 800834c:	f856 8b04 	ldr.w	r8, [r6], #4
 8008350:	f10c 0c08 	add.w	ip, ip, #8
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008354:	fa2f fb98 	sxtb16	fp, r8, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008358:	fa2f f888 	sxtb16	r8, r8
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 800835c:	eacb 4328 	pkhtb	r3, fp, r8, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 8008360:	eac8 480b 	pkhbt	r8, r8, fp, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008364:	fb28 000a 	smlad	r0, r8, sl, r0
 8008368:	fb23 0009 	smlad	r0, r3, r9, r0
    memcpy(&val, *in_s8, 4);
 800836c:	f857 3b04 	ldr.w	r3, [r7], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008370:	fa2f fb93 	sxtb16	fp, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008374:	fa2f f383 	sxtb16	r3, r3
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 8008378:	eacb 4823 	pkhtb	r8, fp, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 800837c:	eac3 430b 	pkhbt	r3, r3, fp, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008380:	fb23 130a 	smlad	r3, r3, sl, r1
 8008384:	fb28 3109 	smlad	r1, r8, r9, r3
        for (int j = col_loop_cnt; j != 0; j--)
 8008388:	f1be 0e01 	subs.w	lr, lr, #1
 800838c:	d1da      	bne.n	8008344 <arm_nn_vec_mat_mult_t_s16+0x9c>
        acc_64_0 += acc_0;
 800838e:	17c3      	asrs	r3, r0, #31
 8008390:	9e03      	ldr	r6, [sp, #12]
 8008392:	9301      	str	r3, [sp, #4]
 8008394:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008396:	9000      	str	r0, [sp, #0]
        acc_64_1 += acc_1;
 8008398:	460c      	mov	r4, r1
 800839a:	17cd      	asrs	r5, r1, #31
    *in_q15 += 2;
 800839c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800839e:	199f      	adds	r7, r3, r6
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 80083a0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80083a2:	4283      	cmp	r3, r0
 80083a4:	dd12      	ble.n	80083cc <arm_nn_vec_mat_mult_t_s16+0x124>
 80083a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80083a8:	e9dd 8900 	ldrd	r8, r9, [sp]
 80083ac:	eb06 0c03 	add.w	ip, r6, r3
        {
            const int32_t lhs_temp = (*lhs_vec);
            lhs_vec++;
            acc_64_0 += lhs_temp * (*rhs_0);
 80083b0:	f916 0b01 	ldrsb.w	r0, [r6], #1
            const int32_t lhs_temp = (*lhs_vec);
 80083b4:	f931 3b02 	ldrsh.w	r3, [r1], #2
            acc_64_0 += lhs_temp * (*rhs_0);
 80083b8:	fbc3 8980 	smlalbb	r8, r9, r3, r0
            rhs_0++;
            acc_64_1 += lhs_temp * (*rhs_1);
 80083bc:	f917 0b01 	ldrsb.w	r0, [r7], #1
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 80083c0:	4566      	cmp	r6, ip
            acc_64_1 += lhs_temp * (*rhs_1);
 80083c2:	fbc3 4580 	smlalbb	r4, r5, r3, r0
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 80083c6:	d1f3      	bne.n	80083b0 <arm_nn_vec_mat_mult_t_s16+0x108>
 80083c8:	e9cd 8900 	strd	r8, r9, [sp]
            rhs_1++;
        }

        if (bias)
 80083cc:	b182      	cbz	r2, 80083f0 <arm_nn_vec_mat_mult_t_s16+0x148>
        {
            acc_64_0 += *bias++;
 80083ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80083d2:	6813      	ldr	r3, [r2, #0]
 80083d4:	6851      	ldr	r1, [r2, #4]
 80083d6:	18f3      	adds	r3, r6, r3
 80083d8:	eb41 0107 	adc.w	r1, r1, r7
 80083dc:	e9cd 3100 	strd	r3, r1, [sp]
            acc_64_1 += *bias++;
 80083e0:	6893      	ldr	r3, [r2, #8]
 80083e2:	68d1      	ldr	r1, [r2, #12]
 80083e4:	18e3      	adds	r3, r4, r3
 80083e6:	eb41 0105 	adc.w	r1, r1, r5
 80083ea:	461c      	mov	r4, r3
 80083ec:	460d      	mov	r5, r1
 80083ee:	3210      	adds	r2, #16
    const int64_t new_val = val * reduced_multiplier;
 80083f0:	e9dd 8900 	ldrd	r8, r9, [sp]
 80083f4:	9908      	ldr	r1, [sp, #32]
 80083f6:	981e      	ldr	r0, [sp, #120]	; 0x78
 80083f8:	9e09      	ldr	r6, [sp, #36]	; 0x24
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 80083fa:	9f07      	ldr	r7, [sp, #28]
    const int64_t new_val = val * reduced_multiplier;
 80083fc:	fb01 f108 	mul.w	r1, r1, r8
 8008400:	fba8 3606 	umull	r3, r6, r8, r6
 8008404:	fb00 1109 	mla	r1, r0, r9, r1
 8008408:	4431      	add	r1, r6
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 800840a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800840c:	f1b7 0020 	subs.w	r0, r7, #32
 8008410:	fa01 f606 	lsl.w	r6, r1, r6
 8008414:	fa23 f307 	lsr.w	r3, r3, r7
 8008418:	bf58      	it	pl
 800841a:	fa41 f000 	asrpl.w	r0, r1, r0
 800841e:	ea43 0306 	orr.w	r3, r3, r6
 8008422:	bf58      	it	pl
 8008424:	4303      	orrpl	r3, r0
        }
        int32_t tmp;

        tmp = arm_nn_requantize_s64(acc_64_0, dst_multiplier, dst_shift);
        tmp = MAX(tmp, activation_min);
 8008426:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008428:	9f07      	ldr	r7, [sp, #28]
    result = (result + 1) >> 1;               // Last shift position and insert round
 800842a:	3301      	adds	r3, #1
 800842c:	105b      	asrs	r3, r3, #1
 800842e:	428b      	cmp	r3, r1
 8008430:	bfb8      	it	lt
 8008432:	460b      	movlt	r3, r1
        tmp = MIN(tmp, activation_max);
 8008434:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8008436:	428b      	cmp	r3, r1
 8008438:	bfa8      	it	ge
 800843a:	460b      	movge	r3, r1
        *dst++ = (int16_t)tmp;
 800843c:	9902      	ldr	r1, [sp, #8]
 800843e:	f821 3c04 	strh.w	r3, [r1, #-4]
    const int64_t new_val = val * reduced_multiplier;
 8008442:	9b08      	ldr	r3, [sp, #32]
 8008444:	fb03 f104 	mul.w	r1, r3, r4
 8008448:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800844a:	fb03 1105 	mla	r1, r3, r5, r1
 800844e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008450:	fba4 3603 	umull	r3, r6, r4, r3
 8008454:	4431      	add	r1, r6
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 8008456:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008458:	f1b7 0020 	subs.w	r0, r7, #32
 800845c:	fa01 f606 	lsl.w	r6, r1, r6
 8008460:	fa23 f307 	lsr.w	r3, r3, r7
 8008464:	bf58      	it	pl
 8008466:	fa41 f000 	asrpl.w	r0, r1, r0
 800846a:	ea43 0306 	orr.w	r3, r3, r6
 800846e:	bf58      	it	pl
 8008470:	4303      	orrpl	r3, r0

        tmp = arm_nn_requantize_s64(acc_64_1, dst_multiplier, dst_shift);
        tmp = MAX(tmp, activation_min);
 8008472:	9922      	ldr	r1, [sp, #136]	; 0x88
    result = (result + 1) >> 1;               // Last shift position and insert round
 8008474:	3301      	adds	r3, #1
 8008476:	105b      	asrs	r3, r3, #1
 8008478:	428b      	cmp	r3, r1
 800847a:	bfb8      	it	lt
 800847c:	460b      	movlt	r3, r1
        tmp = MIN(tmp, activation_max);
 800847e:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8008480:	428b      	cmp	r3, r1
 8008482:	bfa8      	it	ge
 8008484:	460b      	movge	r3, r1
        *dst++ = (int16_t)tmp;
 8008486:	9902      	ldr	r1, [sp, #8]
 8008488:	f821 3c02 	strh.w	r3, [r1, #-2]
    for (int32_t i = 0; i < row_loop_cnt; i++)
 800848c:	3104      	adds	r1, #4
 800848e:	9102      	str	r1, [sp, #8]
 8008490:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8008494:	9b06      	ldr	r3, [sp, #24]
 8008496:	4401      	add	r1, r0
 8008498:	9103      	str	r1, [sp, #12]
 800849a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800849c:	3301      	adds	r3, #1
 800849e:	4299      	cmp	r1, r3
 80084a0:	9306      	str	r3, [sp, #24]
 80084a2:	f73f af3f 	bgt.w	8008324 <arm_nn_vec_mat_mult_t_s16+0x7c>
        rhs += 2 * rhs_cols;
 80084a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084a8:	4604      	mov	r4, r0
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	9811      	ldr	r0, [sp, #68]	; 0x44
        *dst++ = (int16_t)tmp;
 80084ae:	ea4f 0381 	mov.w	r3, r1, lsl #2
        rhs += 2 * rhs_cols;
 80084b2:	bfd8      	it	le
 80084b4:	2101      	movle	r1, #1
 80084b6:	fb04 0101 	mla	r1, r4, r1, r0
 80084ba:	9111      	str	r1, [sp, #68]	; 0x44
        *dst++ = (int16_t)tmp;
 80084bc:	9912      	ldr	r1, [sp, #72]	; 0x48
 80084be:	bfd8      	it	le
 80084c0:	2304      	movle	r3, #4
 80084c2:	4419      	add	r1, r3
 80084c4:	9112      	str	r1, [sp, #72]	; 0x48
    }

    if (rhs_rows & 0x1)
 80084c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084c8:	07db      	lsls	r3, r3, #31
 80084ca:	d564      	bpl.n	8008596 <arm_nn_vec_mat_mult_t_s16+0x2ee>
    {
        int64_t acc_64_0 = 0;
        int32_t acc_0 = 0;
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 80084cc:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80084ce:	2e00      	cmp	r6, #0
 80084d0:	bfb8      	it	lt
 80084d2:	3603      	addlt	r6, #3

        const int16_t *lhs_vec = lhs;
        const int8_t *rhs_0 = rhs;

        for (int i = col_loop_cnt; i != 0; i--)
 80084d4:	10b6      	asrs	r6, r6, #2
 80084d6:	d069      	beq.n	80085ac <arm_nn_vec_mat_mult_t_s16+0x304>
        const int16_t *lhs_vec = lhs;
 80084d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
        for (int i = col_loop_cnt; i != 0; i--)
 80084da:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80084dc:	4630      	mov	r0, r6
        int32_t acc_0 = 0;
 80084de:	2400      	movs	r4, #0
    memcpy(&val, *in_s8, 4);
 80084e0:	f857 3b04 	ldr.w	r3, [r7], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80084e4:	fa2f f593 	sxtb16	r5, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80084e8:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80084ec:	f8d1 e000 	ldr.w	lr, [r1]
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 80084f0:	eac5 4c23 	pkhtb	ip, r5, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 80084f4:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 80084f8:	fb23 430e 	smlad	r3, r3, lr, r4
    memcpy(&val, *in_q15, 4);
 80084fc:	684c      	ldr	r4, [r1, #4]
    *in_q15 += 2;
 80084fe:	3108      	adds	r1, #8
 8008500:	fb2c 3404 	smlad	r4, ip, r4, r3
        for (int i = col_loop_cnt; i != 0; i--)
 8008504:	3801      	subs	r0, #1
 8008506:	d1eb      	bne.n	80084e0 <arm_nn_vec_mat_mult_t_s16+0x238>
 8008508:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800850a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800850e:	930b      	str	r3, [sp, #44]	; 0x2c
    *in_s8 += 4;
 8008510:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008512:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008516:	9311      	str	r3, [sp, #68]	; 0x44

            vec = arm_nn_read_q15x2_ia(&lhs_vec);
            acc_0 = SMLAD(ker_1, vec, acc_0);
        }

        acc_64_0 += acc_0;
 8008518:	4620      	mov	r0, r4
 800851a:	00b3      	lsls	r3, r6, #2
 800851c:	17e1      	asrs	r1, r4, #31

        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 800851e:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8008520:	429c      	cmp	r4, r3
 8008522:	dd0b      	ble.n	800853c <arm_nn_vec_mat_mult_t_s16+0x294>
 8008524:	1ae3      	subs	r3, r4, r3
 8008526:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8008528:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800852a:	4423      	add	r3, r4
        {
            const int32_t lhs_temp = (*lhs_vec);
            lhs_vec++;
            acc_64_0 += lhs_temp * (*rhs_0);
 800852c:	f914 6b01 	ldrsb.w	r6, [r4], #1
            const int32_t lhs_temp = (*lhs_vec);
 8008530:	f935 7b02 	ldrsh.w	r7, [r5], #2
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 8008534:	429c      	cmp	r4, r3
            acc_64_0 += lhs_temp * (*rhs_0);
 8008536:	fbc7 0186 	smlalbb	r0, r1, r7, r6
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 800853a:	d1f7      	bne.n	800852c <arm_nn_vec_mat_mult_t_s16+0x284>
            rhs_0++;
        }

        if (bias)
 800853c:	b132      	cbz	r2, 800854c <arm_nn_vec_mat_mult_t_s16+0x2a4>
        {
            acc_64_0 += *bias++;
 800853e:	e9d2 3200 	ldrd	r3, r2, [r2]
 8008542:	18c3      	adds	r3, r0, r3
 8008544:	eb42 0201 	adc.w	r2, r2, r1
 8008548:	4618      	mov	r0, r3
 800854a:	4611      	mov	r1, r2
    const int64_t new_val = val * reduced_multiplier;
 800854c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800854e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008550:	17db      	asrs	r3, r3, #31
 8008552:	fb02 f201 	mul.w	r2, r2, r1
 8008556:	fb03 2200 	mla	r2, r3, r0, r2
 800855a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800855c:	fba3 3000 	umull	r3, r0, r3, r0
 8008560:	4410      	add	r0, r2
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 8008562:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008564:	f1c2 010e 	rsb	r1, r2, #14
 8008568:	3212      	adds	r2, #18
 800856a:	40cb      	lsrs	r3, r1
 800856c:	fa00 f202 	lsl.w	r2, r0, r2
 8008570:	3920      	subs	r1, #32
 8008572:	ea43 0302 	orr.w	r3, r3, r2
 8008576:	bf5c      	itt	pl
 8008578:	fa40 f101 	asrpl.w	r1, r0, r1
 800857c:	430b      	orrpl	r3, r1
        }
        int32_t tmp;
        tmp = arm_nn_requantize_s64(acc_64_0, dst_multiplier, dst_shift);
        tmp = MAX(tmp, activation_min);
 800857e:	9a22      	ldr	r2, [sp, #136]	; 0x88
    result = (result + 1) >> 1;               // Last shift position and insert round
 8008580:	3301      	adds	r3, #1
 8008582:	105b      	asrs	r3, r3, #1
 8008584:	4293      	cmp	r3, r2
 8008586:	bfb8      	it	lt
 8008588:	4613      	movlt	r3, r2
        tmp = MIN(tmp, activation_max);
 800858a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800858c:	4293      	cmp	r3, r2
 800858e:	bfa8      	it	ge
 8008590:	4613      	movge	r3, r2
        *dst++ = (int16_t)tmp;
 8008592:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008594:	8013      	strh	r3, [r2, #0]
        rhs += rhs_cols;
    }
#endif     // ARM_MATH_DSP

    return ARM_CMSIS_NN_SUCCESS;
}
 8008596:	2000      	movs	r0, #0
 8008598:	b015      	add	sp, #84	; 0x54
 800859a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (int j = col_loop_cnt; j != 0; j--)
 800859e:	2400      	movs	r4, #0
 80085a0:	2500      	movs	r5, #0
 80085a2:	e9cd 4500 	strd	r4, r5, [sp]
        const int16_t *lhs_vec = lhs;
 80085a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80085aa:	e6f9      	b.n	80083a0 <arm_nn_vec_mat_mult_t_s16+0xf8>
 80085ac:	4633      	mov	r3, r6
        for (int i = col_loop_cnt; i != 0; i--)
 80085ae:	2000      	movs	r0, #0
 80085b0:	2100      	movs	r1, #0
 80085b2:	e7b4      	b.n	800851e <arm_nn_vec_mat_mult_t_s16+0x276>

080085b4 <arm_nn_vec_mat_mult_t_s8>:
                                             const int32_t rhs_cols,
                                             const int32_t rhs_rows,
                                             const int32_t activation_min,
                                             const int32_t activation_max,
                                             const int32_t address_offset)
{
 80085b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b8:	b097      	sub	sp, #92	; 0x5c
 80085ba:	9314      	str	r3, [sp, #80]	; 0x50
    }

#elif defined(ARM_MATH_DSP)
    const int32_t row_loop_cnt = rhs_rows / 2;
    const int16_t lhs_offset_s16 = (int16_t)lhs_offset;
    const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 80085bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
{
 80085be:	9006      	str	r0, [sp, #24]
    const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 80085c0:	b21b      	sxth	r3, r3
 80085c2:	eac3 4b03 	pkhbt	fp, r3, r3, lsl #16
    const int32_t row_loop_cnt = rhs_rows / 2;
 80085c6:	9b25      	ldr	r3, [sp, #148]	; 0x94
{
 80085c8:	910d      	str	r1, [sp, #52]	; 0x34
    const int32_t row_loop_cnt = rhs_rows / 2;
 80085ca:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80085ce:	105b      	asrs	r3, r3, #1
 80085d0:	9309      	str	r3, [sp, #36]	; 0x24

    for (int32_t i = 0; i < row_loop_cnt; i++)
 80085d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
{
 80085d4:	9203      	str	r2, [sp, #12]
    for (int32_t i = 0; i < row_loop_cnt; i++)
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	f340 8217 	ble.w	8008a0a <arm_nn_vec_mat_mult_t_s8+0x456>
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80085dc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
        {
            acc_0 = *bias++;
            acc_1 = *bias++;
        }

        const int32_t col_loop_cnt = rhs_cols / 4;
 80085de:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80085e0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80085e2:	4252      	negs	r2, r2
 80085e4:	4611      	mov	r1, r2
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	9212      	str	r2, [sp, #72]	; 0x48
    const int32_t remainder_mask = (1 << exponent) - 1;
 80085ea:	f04f 0201 	mov.w	r2, #1
 80085ee:	bfb8      	it	lt
 80085f0:	3303      	addlt	r3, #3
 80085f2:	408a      	lsls	r2, r1
 80085f4:	1e51      	subs	r1, r2, #1

            acc_1 = SMLAD(ker_1, vec_1, acc_1);
            acc_1 = SMLAD(ker_0, vec_0, acc_1);
        }

        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 80085f6:	f023 0203 	bic.w	r2, r3, #3
        const int32_t col_loop_cnt = rhs_cols / 4;
 80085fa:	109b      	asrs	r3, r3, #2
 80085fc:	9113      	str	r1, [sp, #76]	; 0x4c
 80085fe:	930b      	str	r3, [sp, #44]	; 0x2c
    int32_t threshold = remainder_mask >> 1;
 8008600:	104b      	asrs	r3, r1, #1
    for (int32_t i = 0; i < row_loop_cnt; i++)
 8008602:	2100      	movs	r1, #0
 8008604:	9105      	str	r1, [sp, #20]
        rhs += 2 * rhs_cols;
 8008606:	9924      	ldr	r1, [sp, #144]	; 0x90
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 8008608:	920c      	str	r2, [sp, #48]	; 0x30
        rhs += 2 * rhs_cols;
 800860a:	0049      	lsls	r1, r1, #1
 800860c:	9102      	str	r1, [sp, #8]
        acc_0 = MIN(acc_0, activation_max);
        acc_1 = MAX(acc_1, activation_min);
        acc_1 = MIN(acc_1, activation_max);
        *dst = (int8_t)acc_0;
        *(dst + address_offset) = (int8_t)acc_1;
        dst += 2 * address_offset;
 800860e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8008610:	9311      	str	r3, [sp, #68]	; 0x44
 8008612:	0049      	lsls	r1, r1, #1
 8008614:	910a      	str	r1, [sp, #40]	; 0x28
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8008616:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8008618:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800861c:	9108      	str	r1, [sp, #32]
 800861e:	18a1      	adds	r1, r4, r2
 8008620:	9101      	str	r1, [sp, #4]
    *in_s8 += 4;
 8008622:	9906      	ldr	r1, [sp, #24]
 8008624:	4411      	add	r1, r2
 8008626:	910f      	str	r1, [sp, #60]	; 0x3c
 8008628:	9914      	ldr	r1, [sp, #80]	; 0x50
 800862a:	9104      	str	r1, [sp, #16]
 800862c:	9924      	ldr	r1, [sp, #144]	; 0x90
 800862e:	1a8a      	subs	r2, r1, r2
        if (bias)
 8008630:	9903      	ldr	r1, [sp, #12]
 8008632:	9210      	str	r2, [sp, #64]	; 0x40
        threshold++;
 8008634:	3301      	adds	r3, #1
 8008636:	9315      	str	r3, [sp, #84]	; 0x54
 8008638:	2900      	cmp	r1, #0
 800863a:	f000 819c 	beq.w	8008976 <arm_nn_vec_mat_mult_t_s8+0x3c2>
            acc_1 = *bias++;
 800863e:	684a      	ldr	r2, [r1, #4]
            acc_0 = *bias++;
 8008640:	f851 3b08 	ldr.w	r3, [r1], #8
            acc_1 = *bias++;
 8008644:	9103      	str	r1, [sp, #12]
        const int8_t *rhs_1 = rhs + rhs_cols;
 8008646:	9924      	ldr	r1, [sp, #144]	; 0x90
 8008648:	1867      	adds	r7, r4, r1
        rhs += 2 * rhs_cols;
 800864a:	9902      	ldr	r1, [sp, #8]
 800864c:	1861      	adds	r1, r4, r1
 800864e:	9107      	str	r1, [sp, #28]
        for (int j = col_loop_cnt; j != 0; j--)
 8008650:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008652:	2900      	cmp	r1, #0
 8008654:	f000 8351 	beq.w	8008cfa <arm_nn_vec_mat_mult_t_s8+0x746>
 8008658:	4689      	mov	r9, r1
 800865a:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
 800865e:	f011 0103 	ands.w	r1, r1, #3
        const int8_t *lhs_vec = lhs;
 8008662:	f8dd a018 	ldr.w	sl, [sp, #24]
 8008666:	d057      	beq.n	8008718 <arm_nn_vec_mat_mult_t_s8+0x164>
 8008668:	2901      	cmp	r1, #1
 800866a:	d038      	beq.n	80086de <arm_nn_vec_mat_mult_t_s8+0x12a>
 800866c:	2902      	cmp	r1, #2
 800866e:	d01a      	beq.n	80086a6 <arm_nn_vec_mat_mult_t_s8+0xf2>
    memcpy(&val, *in_s8, 4);
 8008670:	f85a 1b04 	ldr.w	r1, [sl], #4
__STATIC_FORCEINLINE uint32_t SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
{
    uint32_t result;
    if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
    {
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008674:	fa2b f691 	sxtab16	r6, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8008678:	fa2b f181 	sxtab16	r1, fp, r1
 800867c:	f854 0b04 	ldr.w	r0, [r4], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008680:	fa2f f590 	sxtb16	r5, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008684:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008688:	fb25 3306 	smlad	r3, r5, r6, r3
 800868c:	fb20 3301 	smlad	r3, r0, r1, r3
 8008690:	f857 0b04 	ldr.w	r0, [r7], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008694:	fa2f f590 	sxtb16	r5, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008698:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 800869c:	fb25 2206 	smlad	r2, r5, r6, r2
 80086a0:	fb20 2201 	smlad	r2, r0, r1, r2
        for (int j = col_loop_cnt; j != 0; j--)
 80086a4:	46e1      	mov	r9, ip
 80086a6:	f85a 1b04 	ldr.w	r1, [sl], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80086aa:	fa2b f691 	sxtab16	r6, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80086ae:	fa2b f181 	sxtab16	r1, fp, r1
 80086b2:	f854 0b04 	ldr.w	r0, [r4], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80086b6:	fa2f f590 	sxtb16	r5, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80086ba:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80086be:	fb25 3306 	smlad	r3, r5, r6, r3
 80086c2:	fb20 3301 	smlad	r3, r0, r1, r3
 80086c6:	f857 0b04 	ldr.w	r0, [r7], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80086ca:	fa2f f590 	sxtb16	r5, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80086ce:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80086d2:	fb25 2206 	smlad	r2, r5, r6, r2
 80086d6:	fb20 2201 	smlad	r2, r0, r1, r2
 80086da:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80086de:	f85a 1b04 	ldr.w	r1, [sl], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80086e2:	fa2b f691 	sxtab16	r6, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80086e6:	f854 0b04 	ldr.w	r0, [r4], #4
 80086ea:	fa2b f181 	sxtab16	r1, fp, r1
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80086ee:	fa2f f590 	sxtb16	r5, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80086f2:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80086f6:	fb25 3306 	smlad	r3, r5, r6, r3
 80086fa:	fb20 3301 	smlad	r3, r0, r1, r3
 80086fe:	f857 0b04 	ldr.w	r0, [r7], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008702:	fa2f f590 	sxtb16	r5, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008706:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 800870a:	fb25 2206 	smlad	r2, r5, r6, r2
 800870e:	fb20 2201 	smlad	r2, r0, r1, r2
 8008712:	f1b9 0901 	subs.w	r9, r9, #1
 8008716:	d06f      	beq.n	80087f8 <arm_nn_vec_mat_mult_t_s8+0x244>
 8008718:	46d6      	mov	lr, sl
 800871a:	f85e 1b04 	ldr.w	r1, [lr], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 800871e:	fa2b f591 	sxtab16	r5, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8008722:	46a4      	mov	ip, r4
 8008724:	fa2b f181 	sxtab16	r1, fp, r1
 8008728:	f85c 0b04 	ldr.w	r0, [ip], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 800872c:	fa2f f890 	sxtb16	r8, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008730:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008734:	fb28 3305 	smlad	r3, r8, r5, r3
 8008738:	fb20 3301 	smlad	r3, r0, r1, r3
 800873c:	463e      	mov	r6, r7
 800873e:	f856 0b04 	ldr.w	r0, [r6], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008742:	fa2f f890 	sxtb16	r8, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008746:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 800874a:	fb28 2205 	smlad	r2, r8, r5, r2
 800874e:	fb20 2201 	smlad	r2, r0, r1, r2
 8008752:	f8da 1004 	ldr.w	r1, [sl, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008756:	fa2b f591 	sxtab16	r5, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 800875a:	6860      	ldr	r0, [r4, #4]
 800875c:	fa2b f181 	sxtab16	r1, fp, r1
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008760:	fa2f f890 	sxtb16	r8, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008764:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008768:	fb28 3305 	smlad	r3, r8, r5, r3
 800876c:	fb20 3301 	smlad	r3, r0, r1, r3
 8008770:	6878      	ldr	r0, [r7, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008772:	fa2f f890 	sxtb16	r8, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008776:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 800877a:	fb28 2205 	smlad	r2, r8, r5, r2
 800877e:	fb20 2201 	smlad	r2, r0, r1, r2
 8008782:	f8de 1004 	ldr.w	r1, [lr, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008786:	fa2b f591 	sxtab16	r5, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 800878a:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800878e:	fa2b f181 	sxtab16	r1, fp, r1
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008792:	fa2f f890 	sxtb16	r8, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008796:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 800879a:	fb28 3305 	smlad	r3, r8, r5, r3
 800879e:	fb20 3301 	smlad	r3, r0, r1, r3
 80087a2:	6870      	ldr	r0, [r6, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80087a4:	fa2f f890 	sxtb16	r8, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80087a8:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80087ac:	fb28 2205 	smlad	r2, r8, r5, r2
 80087b0:	fb20 2201 	smlad	r2, r0, r1, r2
 80087b4:	f8de 1008 	ldr.w	r1, [lr, #8]
    *in_s8 += 4;
 80087b8:	f10e 0a0c 	add.w	sl, lr, #12
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80087bc:	fa2b f591 	sxtab16	r5, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80087c0:	f8dc 0008 	ldr.w	r0, [ip, #8]
 80087c4:	fa2b f181 	sxtab16	r1, fp, r1
 80087c8:	f10c 040c 	add.w	r4, ip, #12
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80087cc:	fa2f f890 	sxtb16	r8, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80087d0:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80087d4:	fb28 3305 	smlad	r3, r8, r5, r3
 80087d8:	fb20 3301 	smlad	r3, r0, r1, r3
    memcpy(&val, *in_s8, 4);
 80087dc:	68b0      	ldr	r0, [r6, #8]
    *in_s8 += 4;
 80087de:	f106 070c 	add.w	r7, r6, #12
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80087e2:	fa2f f890 	sxtb16	r8, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80087e6:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80087ea:	fb28 2205 	smlad	r2, r8, r5, r2
 80087ee:	fb20 2201 	smlad	r2, r0, r1, r2
 80087f2:	f1b9 0904 	subs.w	r9, r9, #4
 80087f6:	d18f      	bne.n	8008718 <arm_nn_vec_mat_mult_t_s8+0x164>
 80087f8:	9801      	ldr	r0, [sp, #4]
 80087fa:	9924      	ldr	r1, [sp, #144]	; 0x90
 80087fc:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 8008800:	4604      	mov	r4, r0
 8008802:	180f      	adds	r7, r1, r0
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 8008804:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008806:	4281      	cmp	r1, r0
 8008808:	dd70      	ble.n	80088ec <arm_nn_vec_mat_mult_t_s8+0x338>
 800880a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800880c:	eb0c 0a01 	add.w	sl, ip, r1
 8008810:	f011 0103 	ands.w	r1, r1, #3
 8008814:	d029      	beq.n	800886a <arm_nn_vec_mat_mult_t_s8+0x2b6>
 8008816:	2901      	cmp	r1, #1
 8008818:	d019      	beq.n	800884e <arm_nn_vec_mat_mult_t_s8+0x29a>
 800881a:	2902      	cmp	r1, #2
 800881c:	d00b      	beq.n	8008836 <arm_nn_vec_mat_mult_t_s8+0x282>
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 800881e:	9820      	ldr	r0, [sp, #128]	; 0x80
 8008820:	f91c 1b01 	ldrsb.w	r1, [ip], #1
 8008824:	4401      	add	r1, r0
            acc_0 += lhs_temp * (*rhs_0);
 8008826:	f914 0b01 	ldrsb.w	r0, [r4], #1
 800882a:	fb01 3300 	mla	r3, r1, r0, r3
            acc_1 += lhs_temp * (*rhs_1);
 800882e:	f917 0b01 	ldrsb.w	r0, [r7], #1
 8008832:	fb01 2200 	mla	r2, r1, r0, r2
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008836:	9820      	ldr	r0, [sp, #128]	; 0x80
 8008838:	f91c 1b01 	ldrsb.w	r1, [ip], #1
 800883c:	4401      	add	r1, r0
            acc_0 += lhs_temp * (*rhs_0);
 800883e:	f914 0b01 	ldrsb.w	r0, [r4], #1
 8008842:	fb01 3300 	mla	r3, r1, r0, r3
            acc_1 += lhs_temp * (*rhs_1);
 8008846:	f917 0b01 	ldrsb.w	r0, [r7], #1
 800884a:	fb01 2200 	mla	r2, r1, r0, r2
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 800884e:	f91c 1b01 	ldrsb.w	r1, [ip], #1
 8008852:	9820      	ldr	r0, [sp, #128]	; 0x80
 8008854:	4401      	add	r1, r0
            acc_0 += lhs_temp * (*rhs_0);
 8008856:	f914 0b01 	ldrsb.w	r0, [r4], #1
 800885a:	fb01 3300 	mla	r3, r1, r0, r3
            acc_1 += lhs_temp * (*rhs_1);
 800885e:	f917 0b01 	ldrsb.w	r0, [r7], #1
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 8008862:	45d4      	cmp	ip, sl
            acc_1 += lhs_temp * (*rhs_1);
 8008864:	fb01 2200 	mla	r2, r1, r0, r2
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 8008868:	d040      	beq.n	80088ec <arm_nn_vec_mat_mult_t_s8+0x338>
 800886a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800886e:	f8dd b080 	ldr.w	fp, [sp, #128]	; 0x80
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008872:	46e1      	mov	r9, ip
            acc_0 += lhs_temp * (*rhs_0);
 8008874:	46a0      	mov	r8, r4
            acc_1 += lhs_temp * (*rhs_1);
 8008876:	46be      	mov	lr, r7
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008878:	f919 6b01 	ldrsb.w	r6, [r9], #1
            acc_0 += lhs_temp * (*rhs_0);
 800887c:	f918 5b01 	ldrsb.w	r5, [r8], #1
            acc_1 += lhs_temp * (*rhs_1);
 8008880:	f91e 0b01 	ldrsb.w	r0, [lr], #1
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008884:	eb06 010b 	add.w	r1, r6, fp
 8008888:	f99c 6001 	ldrsb.w	r6, [ip, #1]
            acc_0 += lhs_temp * (*rhs_0);
 800888c:	fb01 3305 	mla	r3, r1, r5, r3
            acc_1 += lhs_temp * (*rhs_1);
 8008890:	fb01 2200 	mla	r2, r1, r0, r2
            acc_0 += lhs_temp * (*rhs_0);
 8008894:	f994 5001 	ldrsb.w	r5, [r4, #1]
            acc_1 += lhs_temp * (*rhs_1);
 8008898:	f997 0001 	ldrsb.w	r0, [r7, #1]
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 800889c:	eb06 010b 	add.w	r1, r6, fp
 80088a0:	f999 6001 	ldrsb.w	r6, [r9, #1]
            acc_0 += lhs_temp * (*rhs_0);
 80088a4:	fb01 3305 	mla	r3, r1, r5, r3
            acc_1 += lhs_temp * (*rhs_1);
 80088a8:	fb01 2200 	mla	r2, r1, r0, r2
            acc_0 += lhs_temp * (*rhs_0);
 80088ac:	f998 5001 	ldrsb.w	r5, [r8, #1]
            acc_1 += lhs_temp * (*rhs_1);
 80088b0:	f99e 0001 	ldrsb.w	r0, [lr, #1]
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80088b4:	eb06 010b 	add.w	r1, r6, fp
 80088b8:	f999 6002 	ldrsb.w	r6, [r9, #2]
            acc_0 += lhs_temp * (*rhs_0);
 80088bc:	fb01 3305 	mla	r3, r1, r5, r3
            acc_1 += lhs_temp * (*rhs_1);
 80088c0:	fb01 2200 	mla	r2, r1, r0, r2
            acc_0 += lhs_temp * (*rhs_0);
 80088c4:	f998 5002 	ldrsb.w	r5, [r8, #2]
            acc_1 += lhs_temp * (*rhs_1);
 80088c8:	f99e 0002 	ldrsb.w	r0, [lr, #2]
            lhs_vec++;
 80088cc:	f109 0c03 	add.w	ip, r9, #3
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80088d0:	eb06 010b 	add.w	r1, r6, fp
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 80088d4:	45d4      	cmp	ip, sl
            acc_0 += lhs_temp * (*rhs_0);
 80088d6:	fb01 3305 	mla	r3, r1, r5, r3
            rhs_0++;
 80088da:	f108 0403 	add.w	r4, r8, #3
            acc_1 += lhs_temp * (*rhs_1);
 80088de:	fb01 2200 	mla	r2, r1, r0, r2
            rhs_1++;
 80088e2:	f10e 0703 	add.w	r7, lr, #3
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 80088e6:	d1c4      	bne.n	8008872 <arm_nn_vec_mat_mult_t_s8+0x2be>
 80088e8:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80088ec:	9c08      	ldr	r4, [sp, #32]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80088ee:	9d22      	ldr	r5, [sp, #136]	; 0x88
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80088f0:	40a3      	lsls	r3, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80088f2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80088f6:	2000      	movs	r0, #0
 80088f8:	fbc3 1005 	smlal	r1, r0, r3, r5
    result = (int32_t)(mult.long_long >> 31);
 80088fc:	0fcb      	lsrs	r3, r1, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80088fe:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8008900:	2900      	cmp	r1, #0
    result = (int32_t)(mult.long_long >> 31);
 8008902:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8008906:	dd39      	ble.n	800897c <arm_nn_vec_mat_mult_t_s8+0x3c8>
 8008908:	40a2      	lsls	r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 800890a:	9c22      	ldr	r4, [sp, #136]	; 0x88
 800890c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008910:	2000      	movs	r0, #0
 8008912:	fbc4 1002 	smlal	r1, r0, r4, r2
    if (result < 0)
 8008916:	2b00      	cmp	r3, #0
    result = (int32_t)(mult.long_long >> 31);
 8008918:	ea4f 72d1 	mov.w	r2, r1, lsr #31
    if (result < 0)
 800891c:	db51      	blt.n	80089c2 <arm_nn_vec_mat_mult_t_s8+0x40e>
 800891e:	ea52 0240 	orrs.w	r2, r2, r0, lsl #1
 8008922:	d44a      	bmi.n	80089ba <arm_nn_vec_mat_mult_t_s8+0x406>
        acc_0 += dst_offset;
 8008924:	9921      	ldr	r1, [sp, #132]	; 0x84
 8008926:	440b      	add	r3, r1
        acc_1 += dst_offset;
 8008928:	440a      	add	r2, r1
        acc_0 = MAX(acc_0, activation_min);
 800892a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800892c:	428b      	cmp	r3, r1
 800892e:	bfb8      	it	lt
 8008930:	460b      	movlt	r3, r1
        acc_1 = MAX(acc_1, activation_min);
 8008932:	428a      	cmp	r2, r1
 8008934:	bfb8      	it	lt
 8008936:	460a      	movlt	r2, r1
        acc_0 = MIN(acc_0, activation_max);
 8008938:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800893a:	428b      	cmp	r3, r1
 800893c:	bfa8      	it	ge
 800893e:	460b      	movge	r3, r1
        *dst = (int8_t)acc_0;
 8008940:	9904      	ldr	r1, [sp, #16]
 8008942:	700b      	strb	r3, [r1, #0]
        acc_1 = MIN(acc_1, activation_max);
 8008944:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008946:	429a      	cmp	r2, r3
 8008948:	bfa8      	it	ge
 800894a:	461a      	movge	r2, r3
        *(dst + address_offset) = (int8_t)acc_1;
 800894c:	460b      	mov	r3, r1
 800894e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8008950:	545a      	strb	r2, [r3, r1]
        dst += 2 * address_offset;
 8008952:	990a      	ldr	r1, [sp, #40]	; 0x28
    for (int32_t i = 0; i < row_loop_cnt; i++)
 8008954:	9a05      	ldr	r2, [sp, #20]
        dst += 2 * address_offset;
 8008956:	440b      	add	r3, r1
 8008958:	9304      	str	r3, [sp, #16]
    for (int32_t i = 0; i < row_loop_cnt; i++)
 800895a:	e9dd 3101 	ldrd	r3, r1, [sp, #4]
 800895e:	440b      	add	r3, r1
 8008960:	9301      	str	r3, [sp, #4]
 8008962:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008964:	3201      	adds	r2, #1
 8008966:	4293      	cmp	r3, r2
 8008968:	9205      	str	r2, [sp, #20]
 800896a:	dd40      	ble.n	80089ee <arm_nn_vec_mat_mult_t_s8+0x43a>
        if (bias)
 800896c:	9903      	ldr	r1, [sp, #12]
        rhs += 2 * rhs_cols;
 800896e:	9c07      	ldr	r4, [sp, #28]
        if (bias)
 8008970:	2900      	cmp	r1, #0
 8008972:	f47f ae64 	bne.w	800863e <arm_nn_vec_mat_mult_t_s8+0x8a>
 8008976:	460b      	mov	r3, r1
        int32_t acc_1 = 0;
 8008978:	460a      	mov	r2, r1
 800897a:	e664      	b.n	8008646 <arm_nn_vec_mat_mult_t_s8+0x92>
    int32_t remainder = remainder_mask & dividend;
 800897c:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    if (result < 0)
 800897e:	9e12      	ldr	r6, [sp, #72]	; 0x48
    int32_t remainder = remainder_mask & dividend;
 8008980:	ea03 0105 	and.w	r1, r3, r5
    if (result < 0)
 8008984:	4133      	asrs	r3, r6
 8008986:	d421      	bmi.n	80089cc <arm_nn_vec_mat_mult_t_s8+0x418>
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8008988:	9f22      	ldr	r7, [sp, #136]	; 0x88
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800898a:	fa02 f404 	lsl.w	r4, r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 800898e:	2000      	movs	r0, #0
 8008990:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008994:	fbc7 2004 	smlal	r2, r0, r7, r4
    result = (int32_t)(mult.long_long >> 31);
 8008998:	0fd2      	lsrs	r2, r2, #31
 800899a:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    int32_t threshold = remainder_mask >> 1;
 800899e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    int32_t remainder = remainder_mask & dividend;
 80089a0:	ea05 0002 	and.w	r0, r5, r2
    result = dividend >> exponent;
 80089a4:	4132      	asrs	r2, r6
    if (remainder > threshold)
 80089a6:	42a1      	cmp	r1, r4
        result++;
 80089a8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80089aa:	bfc8      	it	gt
 80089ac:	3301      	addgt	r3, #1
    if (result < 0)
 80089ae:	2a00      	cmp	r2, #0
 80089b0:	db05      	blt.n	80089be <arm_nn_vec_mat_mult_t_s8+0x40a>
    if (remainder > threshold)
 80089b2:	4288      	cmp	r0, r1
        result++;
 80089b4:	bfc8      	it	gt
 80089b6:	3201      	addgt	r2, #1
 80089b8:	e7b4      	b.n	8008924 <arm_nn_vec_mat_mult_t_s8+0x370>
    if (result < 0)
 80089ba:	2000      	movs	r0, #0
    int32_t threshold = remainder_mask >> 1;
 80089bc:	4601      	mov	r1, r0
        threshold++;
 80089be:	3101      	adds	r1, #1
 80089c0:	e7f7      	b.n	80089b2 <arm_nn_vec_mat_mult_t_s8+0x3fe>
    result = (int32_t)(mult.long_long >> 31);
 80089c2:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 80089c6:	2000      	movs	r0, #0
    int32_t threshold = remainder_mask >> 1;
 80089c8:	4601      	mov	r1, r0
 80089ca:	e7f0      	b.n	80089ae <arm_nn_vec_mat_mult_t_s8+0x3fa>
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80089cc:	9d22      	ldr	r5, [sp, #136]	; 0x88
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80089ce:	fa02 f004 	lsl.w	r0, r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80089d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80089d6:	2400      	movs	r4, #0
 80089d8:	fbc5 2400 	smlal	r2, r4, r5, r0
    result = (int32_t)(mult.long_long >> 31);
 80089dc:	0fd2      	lsrs	r2, r2, #31
    int32_t remainder = remainder_mask & dividend;
 80089de:	9813      	ldr	r0, [sp, #76]	; 0x4c
    result = dividend >> exponent;
 80089e0:	9d12      	ldr	r5, [sp, #72]	; 0x48
    result = (int32_t)(mult.long_long >> 31);
 80089e2:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    int32_t remainder = remainder_mask & dividend;
 80089e6:	4010      	ands	r0, r2
        threshold++;
 80089e8:	9c15      	ldr	r4, [sp, #84]	; 0x54
    result = dividend >> exponent;
 80089ea:	412a      	asrs	r2, r5
        threshold++;
 80089ec:	e7db      	b.n	80089a6 <arm_nn_vec_mat_mult_t_s8+0x3f2>
 80089ee:	9b25      	ldr	r3, [sp, #148]	; 0x94
        rhs += 2 * rhs_cols;
 80089f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089f2:	2b01      	cmp	r3, #1
 80089f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089f6:	bfd8      	it	le
 80089f8:	2301      	movle	r3, #1
 80089fa:	fb03 2201 	mla	r2, r3, r1, r2
 80089fe:	920d      	str	r2, [sp, #52]	; 0x34
        dst += 2 * address_offset;
 8008a00:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a02:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008a04:	fb03 2301 	mla	r3, r3, r1, r2
 8008a08:	9314      	str	r3, [sp, #80]	; 0x50
    }

    if (rhs_rows & 0x1)
 8008a0a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8008a0c:	07db      	lsls	r3, r3, #31
 8008a0e:	f140 8170 	bpl.w	8008cf2 <arm_nn_vec_mat_mult_t_s8+0x73e>
    {
        int32_t acc_0 = 0;
        if (bias)
 8008a12:	9b03      	ldr	r3, [sp, #12]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f000 8174 	beq.w	8008d02 <arm_nn_vec_mat_mult_t_s8+0x74e>
        {
            acc_0 = *bias++;
 8008a1a:	681a      	ldr	r2, [r3, #0]
        }
        const int32_t col_loop_cnt = rhs_cols / 4;
 8008a1c:	f8dd 8090 	ldr.w	r8, [sp, #144]	; 0x90
 8008a20:	4643      	mov	r3, r8
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	bfb8      	it	lt
 8008a26:	f108 0803 	addlt.w	r8, r8, #3

        const int8_t *lhs_vec = lhs;
        const int8_t *rhs_0 = rhs;

        for (int i = col_loop_cnt; i != 0; i--)
 8008a2a:	ea5f 08a8 	movs.w	r8, r8, asr #2
 8008a2e:	d07f      	beq.n	8008b30 <arm_nn_vec_mat_mult_t_s8+0x57c>
 8008a30:	f018 0303 	ands.w	r3, r8, #3
 8008a34:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
        const int8_t *lhs_vec = lhs;
 8008a38:	f8dd e018 	ldr.w	lr, [sp, #24]
        for (int i = col_loop_cnt; i != 0; i--)
 8008a3c:	4647      	mov	r7, r8
 8008a3e:	f108 35ff 	add.w	r5, r8, #4294967295	; 0xffffffff
 8008a42:	d027      	beq.n	8008a94 <arm_nn_vec_mat_mult_t_s8+0x4e0>
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d013      	beq.n	8008a70 <arm_nn_vec_mat_mult_t_s8+0x4bc>
 8008a48:	2b02      	cmp	r3, #2
 8008a4a:	f040 815c 	bne.w	8008d06 <arm_nn_vec_mat_mult_t_s8+0x752>
    memcpy(&val, *in_s8, 4);
 8008a4e:	f85e 1b04 	ldr.w	r1, [lr], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008a52:	fa2b f491 	sxtab16	r4, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8008a56:	fa2b f181 	sxtab16	r1, fp, r1
 8008a5a:	f85c 3b04 	ldr.w	r3, [ip], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008a5e:	fa2f f093 	sxtb16	r0, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008a62:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008a66:	fb20 2204 	smlad	r2, r0, r4, r2
 8008a6a:	fb23 2201 	smlad	r2, r3, r1, r2
 8008a6e:	3f01      	subs	r7, #1
 8008a70:	f85e 1b04 	ldr.w	r1, [lr], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008a74:	fa2b f491 	sxtab16	r4, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8008a78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008a7c:	fa2b f181 	sxtab16	r1, fp, r1
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008a80:	fa2f f093 	sxtb16	r0, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008a84:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008a88:	fb20 2204 	smlad	r2, r0, r4, r2
 8008a8c:	fb23 2201 	smlad	r2, r3, r1, r2
 8008a90:	3f01      	subs	r7, #1
 8008a92:	d043      	beq.n	8008b1c <arm_nn_vec_mat_mult_t_s8+0x568>
 8008a94:	4675      	mov	r5, lr
 8008a96:	f855 1b04 	ldr.w	r1, [r5], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008a9a:	fa2b f691 	sxtab16	r6, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8008a9e:	4664      	mov	r4, ip
 8008aa0:	fa2b f181 	sxtab16	r1, fp, r1
 8008aa4:	f854 3b04 	ldr.w	r3, [r4], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008aa8:	fa2f f093 	sxtb16	r0, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008aac:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008ab0:	fb20 2206 	smlad	r2, r0, r6, r2
 8008ab4:	fb23 2201 	smlad	r2, r3, r1, r2
 8008ab8:	f8de 1004 	ldr.w	r1, [lr, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008abc:	fa2b f691 	sxtab16	r6, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8008ac0:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008ac4:	fa2b f181 	sxtab16	r1, fp, r1
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008ac8:	fa2f f093 	sxtb16	r0, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008acc:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008ad0:	fb20 2206 	smlad	r2, r0, r6, r2
 8008ad4:	fb23 2201 	smlad	r2, r3, r1, r2
 8008ad8:	6869      	ldr	r1, [r5, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008ada:	fa2b f691 	sxtab16	r6, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8008ade:	6863      	ldr	r3, [r4, #4]
 8008ae0:	fa2b f181 	sxtab16	r1, fp, r1
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008ae4:	fa2f f093 	sxtb16	r0, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008ae8:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008aec:	fb20 2206 	smlad	r2, r0, r6, r2
 8008af0:	fb23 2201 	smlad	r2, r3, r1, r2
 8008af4:	68a9      	ldr	r1, [r5, #8]
    *in_s8 += 4;
 8008af6:	f105 0e0c 	add.w	lr, r5, #12
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008afa:	fa2b f691 	sxtab16	r6, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8008afe:	68a3      	ldr	r3, [r4, #8]
 8008b00:	fa2b f181 	sxtab16	r1, fp, r1
 8008b04:	f104 0c0c 	add.w	ip, r4, #12
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008b08:	fa2f f093 	sxtb16	r0, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008b0c:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008b10:	fb20 2206 	smlad	r2, r0, r6, r2
 8008b14:	fb23 2201 	smlad	r2, r3, r1, r2
 8008b18:	3f04      	subs	r7, #4
 8008b1a:	d1bb      	bne.n	8008a94 <arm_nn_vec_mat_mult_t_s8+0x4e0>
 8008b1c:	9b06      	ldr	r3, [sp, #24]
 8008b1e:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8008b22:	9306      	str	r3, [sp, #24]
 8008b24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b26:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8008b2a:	930d      	str	r3, [sp, #52]	; 0x34
 8008b2c:	ea4f 0888 	mov.w	r8, r8, lsl #2

            acc_0 = SMLAD(ker_1, vec_1, acc_0);
            acc_0 = SMLAD(ker_0, vec_0, acc_0);
        }

        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 8008b30:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008b32:	4543      	cmp	r3, r8
 8008b34:	f340 80b1 	ble.w	8008c9a <arm_nn_vec_mat_mult_t_s8+0x6e6>
 8008b38:	4259      	negs	r1, r3
 8008b3a:	f001 0103 	and.w	r1, r1, #3
 8008b3e:	f003 0303 	and.w	r3, r3, #3
 8008b42:	bf58      	it	pl
 8008b44:	424b      	negpl	r3, r1
 8008b46:	9906      	ldr	r1, [sp, #24]
 8008b48:	18ce      	adds	r6, r1, r3
 8008b4a:	f013 0307 	ands.w	r3, r3, #7
 8008b4e:	f000 80ec 	beq.w	8008d2a <arm_nn_vec_mat_mult_t_s8+0x776>
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d050      	beq.n	8008bf8 <arm_nn_vec_mat_mult_t_s8+0x644>
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	d042      	beq.n	8008be0 <arm_nn_vec_mat_mult_t_s8+0x62c>
 8008b5a:	2b03      	cmp	r3, #3
 8008b5c:	d034      	beq.n	8008bc8 <arm_nn_vec_mat_mult_t_s8+0x614>
 8008b5e:	2b04      	cmp	r3, #4
 8008b60:	d026      	beq.n	8008bb0 <arm_nn_vec_mat_mult_t_s8+0x5fc>
 8008b62:	2b05      	cmp	r3, #5
 8008b64:	d018      	beq.n	8008b98 <arm_nn_vec_mat_mult_t_s8+0x5e4>
 8008b66:	2b06      	cmp	r3, #6
 8008b68:	d00a      	beq.n	8008b80 <arm_nn_vec_mat_mult_t_s8+0x5cc>
        {
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008b6a:	f911 3b01 	ldrsb.w	r3, [r1], #1
            lhs_vec++;
            acc_0 += lhs_temp * (*rhs_0);
 8008b6e:	980d      	ldr	r0, [sp, #52]	; 0x34
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008b70:	9106      	str	r1, [sp, #24]
 8008b72:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008b74:	440b      	add	r3, r1
            acc_0 += lhs_temp * (*rhs_0);
 8008b76:	f910 1b01 	ldrsb.w	r1, [r0], #1
 8008b7a:	900d      	str	r0, [sp, #52]	; 0x34
 8008b7c:	fb03 2201 	mla	r2, r3, r1, r2
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008b80:	9906      	ldr	r1, [sp, #24]
            acc_0 += lhs_temp * (*rhs_0);
 8008b82:	980d      	ldr	r0, [sp, #52]	; 0x34
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008b84:	f911 3b01 	ldrsb.w	r3, [r1], #1
 8008b88:	9106      	str	r1, [sp, #24]
 8008b8a:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008b8c:	440b      	add	r3, r1
            acc_0 += lhs_temp * (*rhs_0);
 8008b8e:	f910 1b01 	ldrsb.w	r1, [r0], #1
 8008b92:	900d      	str	r0, [sp, #52]	; 0x34
 8008b94:	fb03 2201 	mla	r2, r3, r1, r2
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008b98:	9906      	ldr	r1, [sp, #24]
            acc_0 += lhs_temp * (*rhs_0);
 8008b9a:	980d      	ldr	r0, [sp, #52]	; 0x34
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008b9c:	f911 3b01 	ldrsb.w	r3, [r1], #1
 8008ba0:	9106      	str	r1, [sp, #24]
 8008ba2:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008ba4:	440b      	add	r3, r1
            acc_0 += lhs_temp * (*rhs_0);
 8008ba6:	f910 1b01 	ldrsb.w	r1, [r0], #1
 8008baa:	900d      	str	r0, [sp, #52]	; 0x34
 8008bac:	fb03 2201 	mla	r2, r3, r1, r2
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008bb0:	9906      	ldr	r1, [sp, #24]
            acc_0 += lhs_temp * (*rhs_0);
 8008bb2:	980d      	ldr	r0, [sp, #52]	; 0x34
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008bb4:	f911 3b01 	ldrsb.w	r3, [r1], #1
 8008bb8:	9106      	str	r1, [sp, #24]
 8008bba:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008bbc:	440b      	add	r3, r1
            acc_0 += lhs_temp * (*rhs_0);
 8008bbe:	f910 1b01 	ldrsb.w	r1, [r0], #1
 8008bc2:	900d      	str	r0, [sp, #52]	; 0x34
 8008bc4:	fb03 2201 	mla	r2, r3, r1, r2
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008bc8:	9906      	ldr	r1, [sp, #24]
            acc_0 += lhs_temp * (*rhs_0);
 8008bca:	980d      	ldr	r0, [sp, #52]	; 0x34
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008bcc:	f911 3b01 	ldrsb.w	r3, [r1], #1
 8008bd0:	9106      	str	r1, [sp, #24]
 8008bd2:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008bd4:	440b      	add	r3, r1
            acc_0 += lhs_temp * (*rhs_0);
 8008bd6:	f910 1b01 	ldrsb.w	r1, [r0], #1
 8008bda:	900d      	str	r0, [sp, #52]	; 0x34
 8008bdc:	fb03 2201 	mla	r2, r3, r1, r2
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008be0:	9906      	ldr	r1, [sp, #24]
            acc_0 += lhs_temp * (*rhs_0);
 8008be2:	980d      	ldr	r0, [sp, #52]	; 0x34
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008be4:	f911 3b01 	ldrsb.w	r3, [r1], #1
 8008be8:	9106      	str	r1, [sp, #24]
 8008bea:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008bec:	440b      	add	r3, r1
            acc_0 += lhs_temp * (*rhs_0);
 8008bee:	f910 1b01 	ldrsb.w	r1, [r0], #1
 8008bf2:	900d      	str	r0, [sp, #52]	; 0x34
 8008bf4:	fb03 2201 	mla	r2, r3, r1, r2
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008bf8:	9806      	ldr	r0, [sp, #24]
 8008bfa:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008bfc:	f910 3b01 	ldrsb.w	r3, [r0], #1
            acc_0 += lhs_temp * (*rhs_0);
 8008c00:	9c0d      	ldr	r4, [sp, #52]	; 0x34
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c02:	9006      	str	r0, [sp, #24]
 8008c04:	440b      	add	r3, r1
            acc_0 += lhs_temp * (*rhs_0);
 8008c06:	f914 1b01 	ldrsb.w	r1, [r4], #1
 8008c0a:	940d      	str	r4, [sp, #52]	; 0x34
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 8008c0c:	42b0      	cmp	r0, r6
            acc_0 += lhs_temp * (*rhs_0);
 8008c0e:	fb03 2201 	mla	r2, r3, r1, r2
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 8008c12:	d042      	beq.n	8008c9a <arm_nn_vec_mat_mult_t_s8+0x6e6>
 8008c14:	9f20      	ldr	r7, [sp, #128]	; 0x80
 8008c16:	4684      	mov	ip, r0
 8008c18:	46a6      	mov	lr, r4
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c1a:	4665      	mov	r5, ip
            acc_0 += lhs_temp * (*rhs_0);
 8008c1c:	4674      	mov	r4, lr
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c1e:	f915 0b01 	ldrsb.w	r0, [r5], #1
            acc_0 += lhs_temp * (*rhs_0);
 8008c22:	f914 3b01 	ldrsb.w	r3, [r4], #1
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c26:	19c1      	adds	r1, r0, r7
 8008c28:	f99c 0001 	ldrsb.w	r0, [ip, #1]
            acc_0 += lhs_temp * (*rhs_0);
 8008c2c:	fb01 2203 	mla	r2, r1, r3, r2
 8008c30:	f99e 3001 	ldrsb.w	r3, [lr, #1]
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c34:	19c1      	adds	r1, r0, r7
 8008c36:	f995 0001 	ldrsb.w	r0, [r5, #1]
            acc_0 += lhs_temp * (*rhs_0);
 8008c3a:	fb01 2203 	mla	r2, r1, r3, r2
 8008c3e:	f994 3001 	ldrsb.w	r3, [r4, #1]
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c42:	19c1      	adds	r1, r0, r7
 8008c44:	f995 0002 	ldrsb.w	r0, [r5, #2]
            acc_0 += lhs_temp * (*rhs_0);
 8008c48:	fb01 2203 	mla	r2, r1, r3, r2
 8008c4c:	f994 3002 	ldrsb.w	r3, [r4, #2]
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c50:	19c1      	adds	r1, r0, r7
 8008c52:	f995 0003 	ldrsb.w	r0, [r5, #3]
            acc_0 += lhs_temp * (*rhs_0);
 8008c56:	fb01 2203 	mla	r2, r1, r3, r2
 8008c5a:	f994 3003 	ldrsb.w	r3, [r4, #3]
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c5e:	19c1      	adds	r1, r0, r7
 8008c60:	f995 0004 	ldrsb.w	r0, [r5, #4]
            acc_0 += lhs_temp * (*rhs_0);
 8008c64:	fb01 2203 	mla	r2, r1, r3, r2
 8008c68:	f994 3004 	ldrsb.w	r3, [r4, #4]
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c6c:	19c1      	adds	r1, r0, r7
 8008c6e:	f995 0005 	ldrsb.w	r0, [r5, #5]
            acc_0 += lhs_temp * (*rhs_0);
 8008c72:	fb01 2203 	mla	r2, r1, r3, r2
 8008c76:	f994 3005 	ldrsb.w	r3, [r4, #5]
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c7a:	19c1      	adds	r1, r0, r7
 8008c7c:	f995 0006 	ldrsb.w	r0, [r5, #6]
            acc_0 += lhs_temp * (*rhs_0);
 8008c80:	fb01 2203 	mla	r2, r1, r3, r2
            lhs_vec++;
 8008c84:	f105 0c07 	add.w	ip, r5, #7
            acc_0 += lhs_temp * (*rhs_0);
 8008c88:	f994 3006 	ldrsb.w	r3, [r4, #6]
            const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8008c8c:	19c1      	adds	r1, r0, r7
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 8008c8e:	45b4      	cmp	ip, r6
            acc_0 += lhs_temp * (*rhs_0);
 8008c90:	fb01 2203 	mla	r2, r1, r3, r2
            rhs_0++;
 8008c94:	f104 0e07 	add.w	lr, r4, #7
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 8008c98:	d1bf      	bne.n	8008c1a <arm_nn_vec_mat_mult_t_s8+0x666>
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8008c9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8008c9c:	9c22      	ldr	r4, [sp, #136]	; 0x88
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8008c9e:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
 8008ca2:	fa02 f101 	lsl.w	r1, r2, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008cac:	fbc1 2304 	smlal	r2, r3, r1, r4
 8008cb0:	4618      	mov	r0, r3
    result = (int32_t)(mult.long_long >> 31);
 8008cb2:	0fd3      	lsrs	r3, r2, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8008cb4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008cb6:	2a00      	cmp	r2, #0
    result = (int32_t)(mult.long_long >> 31);
 8008cb8:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8008cbc:	dc0d      	bgt.n	8008cda <arm_nn_vec_mat_mult_t_s8+0x726>
 8008cbe:	4251      	negs	r1, r2
    const int32_t remainder_mask = (1 << exponent) - 1;
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	408a      	lsls	r2, r1
 8008cc4:	3a01      	subs	r2, #1
    int32_t remainder = remainder_mask & dividend;
 8008cc6:	ea03 0002 	and.w	r0, r3, r2
    if (result < 0)
 8008cca:	410b      	asrs	r3, r1
    int32_t threshold = remainder_mask >> 1;
 8008ccc:	ea4f 0262 	mov.w	r2, r2, asr #1
        threshold++;
 8008cd0:	bf48      	it	mi
 8008cd2:	3201      	addmi	r2, #1
    if (remainder > threshold)
 8008cd4:	4290      	cmp	r0, r2
        result++;
 8008cd6:	bfc8      	it	gt
 8008cd8:	3301      	addgt	r3, #1
        }

        acc_0 = arm_nn_requantize(acc_0, dst_multiplier, dst_shift);

        // Add offset
        acc_0 += dst_offset;
 8008cda:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008cdc:	4413      	add	r3, r2
        // Clamp the result
        acc_0 = MAX(acc_0, activation_min);
 8008cde:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	bfb8      	it	lt
 8008ce4:	4613      	movlt	r3, r2
        acc_0 = MIN(acc_0, activation_max);
 8008ce6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	bfa8      	it	ge
 8008cec:	4613      	movge	r3, r2
        *dst = (int8_t)acc_0;
 8008cee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008cf0:	7013      	strb	r3, [r2, #0]
        dst += address_offset;
        rhs += rhs_cols;
    }
#endif
    return ARM_CMSIS_NN_SUCCESS;
}
 8008cf2:	2000      	movs	r0, #0
 8008cf4:	b017      	add	sp, #92	; 0x5c
 8008cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        const int8_t *lhs_vec = lhs;
 8008cfa:	f8dd c018 	ldr.w	ip, [sp, #24]
 8008cfe:	9924      	ldr	r1, [sp, #144]	; 0x90
 8008d00:	e580      	b.n	8008804 <arm_nn_vec_mat_mult_t_s8+0x250>
 8008d02:	461a      	mov	r2, r3
 8008d04:	e68a      	b.n	8008a1c <arm_nn_vec_mat_mult_t_s8+0x468>
    memcpy(&val, *in_s8, 4);
 8008d06:	f85e 1b04 	ldr.w	r1, [lr], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8008d0a:	fa2b f491 	sxtab16	r4, fp, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8008d0e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008d12:	fa2b f181 	sxtab16	r1, fp, r1
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8008d16:	fa2f f093 	sxtb16	r0, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8008d1a:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8008d1e:	fb20 2204 	smlad	r2, r0, r4, r2
 8008d22:	fb23 2201 	smlad	r2, r3, r1, r2
        for (int i = col_loop_cnt; i != 0; i--)
 8008d26:	462f      	mov	r7, r5
 8008d28:	e691      	b.n	8008a4e <arm_nn_vec_mat_mult_t_s8+0x49a>
 8008d2a:	f8dd e034 	ldr.w	lr, [sp, #52]	; 0x34
 8008d2e:	9f20      	ldr	r7, [sp, #128]	; 0x80
 8008d30:	468c      	mov	ip, r1
 8008d32:	e772      	b.n	8008c1a <arm_nn_vec_mat_mult_t_s8+0x666>

08008d34 <write_callback>:
  bool res = true;
  uint8_t *pr = (uint8_t *)buf;

  UNUSED(stream);

  while (count) {
 8008d34:	2a00      	cmp	r2, #0
 8008d36:	d03c      	beq.n	8008db2 <write_callback+0x7e>
{
 8008d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    for (; o_packet.pw < _PACKET_PAYLOAD_IN_SIZE && count; o_packet.pw++) {
 8008d3c:	4f1e      	ldr	r7, [pc, #120]	; (8008db8 <write_callback+0x84>)
 8008d3e:	f897 8000 	ldrb.w	r8, [r7]
 8008d42:	4689      	mov	r9, r1
 8008d44:	4616      	mov	r6, r2
  bool res = true;
 8008d46:	2001      	movs	r0, #1
      pr++;
      count--;
    }
    if (o_packet.pw == _PACKET_PAYLOAD_IN_SIZE) {
      res = write_packet();
      o_packet.pw = 0;
 8008d48:	2500      	movs	r5, #0
    for (; o_packet.pw < _PACKET_PAYLOAD_IN_SIZE && count; o_packet.pw++) {
 8008d4a:	f1b8 0f1f 	cmp.w	r8, #31
 8008d4e:	bf88      	it	hi
 8008d50:	4643      	movhi	r3, r8
 8008d52:	d81d      	bhi.n	8008d90 <write_callback+0x5c>
 8008d54:	f108 0e01 	add.w	lr, r8, #1
 8008d58:	fa5f fe8e 	uxtb.w	lr, lr
 8008d5c:	f1c8 031f 	rsb	r3, r8, #31
 8008d60:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8008d64:	1e72      	subs	r2, r6, #1
 8008d66:	b2db      	uxtb	r3, r3
 8008d68:	46cc      	mov	ip, r9
 8008d6a:	44be      	add	lr, r7
 8008d6c:	1ad2      	subs	r2, r2, r3
 8008d6e:	4634      	mov	r4, r6
 8008d70:	e000      	b.n	8008d74 <write_callback+0x40>
 8008d72:	b194      	cbz	r4, 8008d9a <write_callback+0x66>
      count--;
 8008d74:	3c01      	subs	r4, #1
    for (; o_packet.pw < _PACKET_PAYLOAD_IN_SIZE && count; o_packet.pw++) {
 8008d76:	eba8 0304 	sub.w	r3, r8, r4
      o_packet.payload[o_packet.pw] = *pr;
 8008d7a:	f81c 1b01 	ldrb.w	r1, [ip], #1
 8008d7e:	f80e 1f01 	strb.w	r1, [lr, #1]!
    for (; o_packet.pw < _PACKET_PAYLOAD_IN_SIZE && count; o_packet.pw++) {
 8008d82:	4433      	add	r3, r6
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	4294      	cmp	r4, r2
      pr++;
 8008d88:	46e1      	mov	r9, ip
    for (; o_packet.pw < _PACKET_PAYLOAD_IN_SIZE && count; o_packet.pw++) {
 8008d8a:	703b      	strb	r3, [r7, #0]
 8008d8c:	d1f1      	bne.n	8008d72 <write_callback+0x3e>
 8008d8e:	4626      	mov	r6, r4
    if (o_packet.pw == _PACKET_PAYLOAD_IN_SIZE) {
 8008d90:	2b20      	cmp	r3, #32
 8008d92:	d004      	beq.n	8008d9e <write_callback+0x6a>
  while (count) {
 8008d94:	4698      	mov	r8, r3
 8008d96:	2e00      	cmp	r6, #0
 8008d98:	d1d7      	bne.n	8008d4a <write_callback+0x16>
    }
  }
  return res;
}
 8008d9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  return ioRawWriteBuffer((uint8_t *)&o_packet, _PACKET_PAYLOAD_IN_SIZE + 1);
 8008d9e:	2121      	movs	r1, #33	; 0x21
 8008da0:	4638      	mov	r0, r7
 8008da2:	f000 fb67 	bl	8009474 <ioRawWriteBuffer>
      o_packet.pw = 0;
 8008da6:	f04f 0800 	mov.w	r8, #0
 8008daa:	703d      	strb	r5, [r7, #0]
  while (count) {
 8008dac:	2e00      	cmp	r6, #0
 8008dae:	d1cc      	bne.n	8008d4a <write_callback+0x16>
 8008db0:	e7f3      	b.n	8008d9a <write_callback+0x66>
  bool res = true;
 8008db2:	2001      	movs	r0, #1
}
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop
 8008db8:	200008c4 	.word	0x200008c4

08008dbc <read_callback>:
  i_packet.pr = 0xFF;
  i_ridx = 0;
}

static bool read_callback(pb_istream_t *stream, uint8_t *buf, size_t count)
{
 8008dbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008dc0:	b085      	sub	sp, #20
 8008dc2:	9201      	str	r2, [sp, #4]
  bool res = true;
  uint8_t *pw = (uint8_t *)buf;

  UNUSED(stream);

  if (count == 0)
 8008dc4:	b312      	cbz	r2, 8008e0c <read_callback+0x50>
    return true;

  if (i_packet.pr == 0xFF)
 8008dc6:	4f24      	ldr	r7, [pc, #144]	; (8008e58 <read_callback+0x9c>)
 8008dc8:	783b      	ldrb	r3, [r7, #0]
 8008dca:	2bff      	cmp	r3, #255	; 0xff
 8008dcc:	4689      	mov	r9, r1
 8008dce:	4614      	mov	r4, r2
 8008dd0:	d034      	beq.n	8008e3c <read_callback+0x80>
 8008dd2:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8008e5c <read_callback+0xa0>
  bool res = ioRawReadBuffer((uint8_t *)&i_packet,
 8008dd6:	4e20      	ldr	r6, [pc, #128]	; (8008e58 <read_callback+0x9c>)
      pw++;
      count--;
      i_ridx++;
    }
    if (count && i_packet.pr == 0) {
      uint8_t sync = 0xAA;
 8008dd8:	25aa      	movs	r5, #170	; 0xaa
    for (; i_packet.pr > 0 && count; i_packet.pr--) {
 8008dda:	b1fb      	cbz	r3, 8008e1c <read_callback+0x60>
 8008ddc:	f8d8 0000 	ldr.w	r0, [r8]
 8008de0:	4649      	mov	r1, r9
 8008de2:	1c42      	adds	r2, r0, #1
 8008de4:	443a      	add	r2, r7
 8008de6:	1a40      	subs	r0, r0, r1
 8008de8:	e000      	b.n	8008dec <read_callback+0x30>
 8008dea:	b19c      	cbz	r4, 8008e14 <read_callback+0x58>
      *pw = i_packet.payload[i_ridx];
 8008dec:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008df0:	f801 3b01 	strb.w	r3, [r1], #1
    for (; i_packet.pr > 0 && count; i_packet.pr--) {
 8008df4:	783b      	ldrb	r3, [r7, #0]
 8008df6:	3b01      	subs	r3, #1
 8008df8:	b2db      	uxtb	r3, r3
      count--;
 8008dfa:	3c01      	subs	r4, #1
      i_ridx++;
 8008dfc:	eb01 0c00 	add.w	ip, r1, r0
    for (; i_packet.pr > 0 && count; i_packet.pr--) {
 8008e00:	703b      	strb	r3, [r7, #0]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1f1      	bne.n	8008dea <read_callback+0x2e>
 8008e06:	f8c8 c000 	str.w	ip, [r8]
    if (count && i_packet.pr == 0) {
 8008e0a:	b934      	cbnz	r4, 8008e1a <read_callback+0x5e>
      pw++;
 8008e0c:	2001      	movs	r0, #1
      read_packet();
    }
  }

  return res;
}
 8008e0e:	b005      	add	sp, #20
 8008e10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e14:	f8c8 c000 	str.w	ip, [r8]
 8008e18:	e7f8      	b.n	8008e0c <read_callback+0x50>
      pw++;
 8008e1a:	4689      	mov	r9, r1
      ioRawWriteBuffer(&sync, 1);
 8008e1c:	2101      	movs	r1, #1
 8008e1e:	f10d 000f 	add.w	r0, sp, #15
      uint8_t sync = 0xAA;
 8008e22:	f88d 500f 	strb.w	r5, [sp, #15]
      ioRawWriteBuffer(&sync, 1);
 8008e26:	f000 fb25 	bl	8009474 <ioRawWriteBuffer>
  bool res = ioRawReadBuffer((uint8_t *)&i_packet,
 8008e2a:	2121      	movs	r1, #33	; 0x21
 8008e2c:	4630      	mov	r0, r6
 8008e2e:	f000 fb31 	bl	8009494 <ioRawReadBuffer>
  i_ridx = 0;
 8008e32:	2300      	movs	r3, #0
 8008e34:	f8c8 3000 	str.w	r3, [r8]
    for (; i_packet.pr > 0 && count; i_packet.pr--) {
 8008e38:	783b      	ldrb	r3, [r7, #0]
 8008e3a:	e7ce      	b.n	8008dda <read_callback+0x1e>
  bool res = ioRawReadBuffer((uint8_t *)&i_packet,
 8008e3c:	2121      	movs	r1, #33	; 0x21
 8008e3e:	4638      	mov	r0, r7
 8008e40:	f000 fb28 	bl	8009494 <ioRawReadBuffer>
  i_ridx = 0;
 8008e44:	f8df 8014 	ldr.w	r8, [pc, #20]	; 8008e5c <read_callback+0xa0>
  bool res = ioRawReadBuffer((uint8_t *)&i_packet,
 8008e48:	9001      	str	r0, [sp, #4]
  i_ridx = 0;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	f8c8 3000 	str.w	r3, [r8]
  if (res == false)
 8008e50:	2800      	cmp	r0, #0
 8008e52:	d0dc      	beq.n	8008e0e <read_callback+0x52>
    for (; i_packet.pr > 0 && count; i_packet.pr--) {
 8008e54:	783b      	ldrb	r3, [r7, #0]
 8008e56:	e7be      	b.n	8008dd6 <read_callback+0x1a>
 8008e58:	2000089c 	.word	0x2000089c
 8008e5c:	200008c0 	.word	0x200008c0

08008e60 <pb_io_flush_ostream>:
{
 8008e60:	b510      	push	{r4, lr}
  o_packet.pw |= (1 << 7); /* Indicate last packet */
 8008e62:	4c06      	ldr	r4, [pc, #24]	; (8008e7c <pb_io_flush_ostream+0x1c>)
 8008e64:	7823      	ldrb	r3, [r4, #0]
  return ioRawWriteBuffer((uint8_t *)&o_packet, _PACKET_PAYLOAD_IN_SIZE + 1);
 8008e66:	2121      	movs	r1, #33	; 0x21
  o_packet.pw |= (1 << 7); /* Indicate last packet */
 8008e68:	f063 037f 	orn	r3, r3, #127	; 0x7f
  return ioRawWriteBuffer((uint8_t *)&o_packet, _PACKET_PAYLOAD_IN_SIZE + 1);
 8008e6c:	4620      	mov	r0, r4
  o_packet.pw |= (1 << 7); /* Indicate last packet */
 8008e6e:	7023      	strb	r3, [r4, #0]
  return ioRawWriteBuffer((uint8_t *)&o_packet, _PACKET_PAYLOAD_IN_SIZE + 1);
 8008e70:	f000 fb00 	bl	8009474 <ioRawWriteBuffer>
  o_packet.pw = 0;
 8008e74:	2300      	movs	r3, #0
 8008e76:	7023      	strb	r3, [r4, #0]
}
 8008e78:	bd10      	pop	{r4, pc}
 8008e7a:	bf00      	nop
 8008e7c:	200008c4 	.word	0x200008c4

08008e80 <pb_io_flush_istream>:
  i_packet.pr = 0xFF;
 8008e80:	4903      	ldr	r1, [pc, #12]	; (8008e90 <pb_io_flush_istream+0x10>)
  i_ridx = 0;
 8008e82:	4b04      	ldr	r3, [pc, #16]	; (8008e94 <pb_io_flush_istream+0x14>)
  i_packet.pr = 0xFF;
 8008e84:	20ff      	movs	r0, #255	; 0xff
  i_ridx = 0;
 8008e86:	2200      	movs	r2, #0
  i_packet.pr = 0xFF;
 8008e88:	7008      	strb	r0, [r1, #0]
  i_ridx = 0;
 8008e8a:	601a      	str	r2, [r3, #0]
}
 8008e8c:	4770      	bx	lr
 8008e8e:	bf00      	nop
 8008e90:	2000089c 	.word	0x2000089c
 8008e94:	200008c0 	.word	0x200008c0

08008e98 <pb_io_ostream>:

pb_ostream_t pb_io_ostream(int fd)
{
  pb_ostream_t stream = {&write_callback, (void*)(intptr_t)fd, SIZE_MAX, 0};
 8008e98:	2200      	movs	r2, #0
 8008e9a:	60c2      	str	r2, [r0, #12]
  return stream;
 8008e9c:	6041      	str	r1, [r0, #4]
  pb_ostream_t stream = {&write_callback, (void*)(intptr_t)fd, SIZE_MAX, 0};
 8008e9e:	6102      	str	r2, [r0, #16]
  return stream;
 8008ea0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008ea4:	4a01      	ldr	r2, [pc, #4]	; (8008eac <pb_io_ostream+0x14>)
 8008ea6:	6002      	str	r2, [r0, #0]
 8008ea8:	6081      	str	r1, [r0, #8]
}
 8008eaa:	4770      	bx	lr
 8008eac:	08008d35 	.word	0x08008d35

08008eb0 <pb_io_istream>:

pb_istream_t pb_io_istream(int fd)
{
 8008eb0:	b410      	push	{r4}
  pb_istream_t stream = {&read_callback, (void*)(intptr_t)fd, SIZE_MAX};
  return stream;
 8008eb2:	4c05      	ldr	r4, [pc, #20]	; (8008ec8 <pb_io_istream+0x18>)
  pb_istream_t stream = {&read_callback, (void*)(intptr_t)fd, SIZE_MAX};
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	60c2      	str	r2, [r0, #12]
  return stream;
 8008eb8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008ebc:	e9c0 4100 	strd	r4, r1, [r0]
 8008ec0:	6082      	str	r2, [r0, #8]
}
 8008ec2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ec6:	4770      	bx	lr
 8008ec8:	08008dbd 	.word	0x08008dbd

08008ecc <pb_io_stream_init>:

int pb_io_stream_init(void)
{
 8008ecc:	b508      	push	{r3, lr}
  ioRawDisableLLWrite();
 8008ece:	f000 faf1 	bl	80094b4 <ioRawDisableLLWrite>
  return 0;
}
 8008ed2:	2000      	movs	r0, #0
 8008ed4:	bd08      	pop	{r3, pc}
 8008ed6:	bf00      	nop

08008ed8 <encode_uint32>:
/*
 * Callback function to encode array of uint32
 */
bool encode_uint32(pb_ostream_t *stream, const pb_field_t *field,
                   void * const *arg)
{
 8008ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  struct _encode_uint32* array = (struct _encode_uint32 *)*arg;
 8008edc:	6815      	ldr	r5, [r2, #0]
  int offset = (array->offset == 0)?4:array->offset;
 8008ede:	68ab      	ldr	r3, [r5, #8]
{
 8008ee0:	4604      	mov	r4, r0
 8008ee2:	4688      	mov	r8, r1
  int offset = (array->offset == 0)?4:array->offset;
 8008ee4:	b9eb      	cbnz	r3, 8008f22 <encode_uint32+0x4a>
  for (int i = 0; i < array->size; i++)
 8008ee6:	682b      	ldr	r3, [r5, #0]
 8008ee8:	f04f 0904 	mov.w	r9, #4
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d034      	beq.n	8008f5a <encode_uint32+0x82>
 8008ef0:	2600      	movs	r6, #0
 8008ef2:	4637      	mov	r7, r6
 8008ef4:	e009      	b.n	8008f0a <encode_uint32+0x32>
      return false;
    uint32_t c_val = 0;
    if (offset == 2)
      c_val = *(uint16_t*)((uint8_t *)array->data + i * offset);
    else
      c_val = *(uint32_t*)((uint8_t *)array->data + i * offset);
 8008ef6:	686b      	ldr	r3, [r5, #4]
    if (!pb_encode_varint(stream, (intptr_t)(c_val)))
 8008ef8:	599a      	ldr	r2, [r3, r6]
 8008efa:	17d3      	asrs	r3, r2, #31
  for (int i = 0; i < array->size; i++)
 8008efc:	444e      	add	r6, r9
    if (!pb_encode_varint(stream, (intptr_t)(c_val)))
 8008efe:	f003 fc6b 	bl	800c7d8 <pb_encode_varint>
 8008f02:	b158      	cbz	r0, 8008f1c <encode_uint32+0x44>
  for (int i = 0; i < array->size; i++)
 8008f04:	682b      	ldr	r3, [r5, #0]
 8008f06:	429f      	cmp	r7, r3
 8008f08:	d227      	bcs.n	8008f5a <encode_uint32+0x82>
    if (!pb_encode_tag_for_field(stream, field))
 8008f0a:	4641      	mov	r1, r8
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	f003 fdcd 	bl	800caac <pb_encode_tag_for_field>
 8008f12:	4603      	mov	r3, r0
  for (int i = 0; i < array->size; i++)
 8008f14:	3701      	adds	r7, #1
    if (!pb_encode_varint(stream, (intptr_t)(c_val)))
 8008f16:	4620      	mov	r0, r4
    if (!pb_encode_tag_for_field(stream, field))
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d1ec      	bne.n	8008ef6 <encode_uint32+0x1e>
      return false;
 8008f1c:	2000      	movs	r0, #0
      return false;
  }
  return true;
}
 8008f1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  for (int i = 0; i < array->size; i++)
 8008f22:	682a      	ldr	r2, [r5, #0]
 8008f24:	4699      	mov	r9, r3
 8008f26:	b1c2      	cbz	r2, 8008f5a <encode_uint32+0x82>
 8008f28:	2b02      	cmp	r3, #2
 8008f2a:	d1e1      	bne.n	8008ef0 <encode_uint32+0x18>
 8008f2c:	2600      	movs	r6, #0
 8008f2e:	e00a      	b.n	8008f46 <encode_uint32+0x6e>
      c_val = *(uint16_t*)((uint8_t *)array->data + i * offset);
 8008f30:	686a      	ldr	r2, [r5, #4]
    if (!pb_encode_varint(stream, (intptr_t)(c_val)))
 8008f32:	f832 2016 	ldrh.w	r2, [r2, r6, lsl #1]
  for (int i = 0; i < array->size; i++)
 8008f36:	3601      	adds	r6, #1
    if (!pb_encode_varint(stream, (intptr_t)(c_val)))
 8008f38:	f003 fc4e 	bl	800c7d8 <pb_encode_varint>
 8008f3c:	2800      	cmp	r0, #0
 8008f3e:	d0ed      	beq.n	8008f1c <encode_uint32+0x44>
  for (int i = 0; i < array->size; i++)
 8008f40:	682b      	ldr	r3, [r5, #0]
 8008f42:	42b3      	cmp	r3, r6
 8008f44:	d909      	bls.n	8008f5a <encode_uint32+0x82>
    if (!pb_encode_tag_for_field(stream, field))
 8008f46:	4641      	mov	r1, r8
 8008f48:	4620      	mov	r0, r4
 8008f4a:	f003 fdaf 	bl	800caac <pb_encode_tag_for_field>
 8008f4e:	4602      	mov	r2, r0
    if (!pb_encode_varint(stream, (intptr_t)(c_val)))
 8008f50:	2300      	movs	r3, #0
 8008f52:	4620      	mov	r0, r4
    if (!pb_encode_tag_for_field(stream, field))
 8008f54:	2a00      	cmp	r2, #0
 8008f56:	d1eb      	bne.n	8008f30 <encode_uint32+0x58>
 8008f58:	e7e0      	b.n	8008f1c <encode_uint32+0x44>
  return true;
 8008f5a:	2001      	movs	r0, #1
}
 8008f5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008f60 <encode_data_cb>:
/*
 * Local callback function to encode datas field from aiDataMsg msg
 */
bool encode_data_cb(pb_ostream_t *stream, const pb_field_t *field,
    void * const *arg)
{
 8008f60:	b570      	push	{r4, r5, r6, lr}
  aiPbData *data = (aiPbData *)*arg;
 8008f62:	6815      	ldr	r5, [r2, #0]
{
 8008f64:	4604      	mov	r4, r0

  pb_byte_t *pr = (pb_byte_t *)data->addr;
 8008f66:	68ae      	ldr	r6, [r5, #8]

  if (!pb_encode_tag_for_field(stream, field))
 8008f68:	f003 fda0 	bl	800caac <pb_encode_tag_for_field>
 8008f6c:	b900      	cbnz	r0, 8008f70 <encode_data_cb+0x10>

  if (!pb_encode_string(stream, pr, data->size))
    return false;

  return true;
}
 8008f6e:	bd70      	pop	{r4, r5, r6, pc}
  if (!pb_encode_string(stream, pr, data->size))
 8008f70:	686a      	ldr	r2, [r5, #4]
 8008f72:	4631      	mov	r1, r6
 8008f74:	4620      	mov	r0, r4
}
 8008f76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if (!pb_encode_string(stream, pr, data->size))
 8008f7a:	f004 b801 	b.w	800cf80 <pb_encode_string>
 8008f7e:	bf00      	nop

08008f80 <decode_data_cb>:
{
 8008f80:	b5f0      	push	{r4, r5, r6, r7, lr}
  while (stream->bytes_left) {
 8008f82:	6883      	ldr	r3, [r0, #8]
  aiPbData *data = (aiPbData *)*arg;
 8008f84:	6815      	ldr	r5, [r2, #0]
  data->nb_read = 0;
 8008f86:	2100      	movs	r1, #0
  int maxr = data->size;
 8008f88:	686f      	ldr	r7, [r5, #4]
  uint8_t *pw = (uint8_t *)data->addr;
 8008f8a:	68ae      	ldr	r6, [r5, #8]
  data->nb_read = 0;
 8008f8c:	60e9      	str	r1, [r5, #12]
{
 8008f8e:	b083      	sub	sp, #12
  while (stream->bytes_left) {
 8008f90:	b1bb      	cbz	r3, 8008fc2 <decode_data_cb+0x42>
 8008f92:	4604      	mov	r4, r0
 8008f94:	e00c      	b.n	8008fb0 <decode_data_cb+0x30>
    if ((pw) && (maxr > 0)) /* additional data are skipped */
 8008f96:	b136      	cbz	r6, 8008fa6 <decode_data_cb+0x26>
 8008f98:	2f00      	cmp	r7, #0
 8008f9a:	dd04      	ble.n	8008fa6 <decode_data_cb+0x26>
      *pw = *(uint8_t *)&number;
 8008f9c:	f89d 3000 	ldrb.w	r3, [sp]
 8008fa0:	f806 3b01 	strb.w	r3, [r6], #1
      maxr--;
 8008fa4:	3f01      	subs	r7, #1
    data->nb_read += itsize;
 8008fa6:	68eb      	ldr	r3, [r5, #12]
  while (stream->bytes_left) {
 8008fa8:	68a2      	ldr	r2, [r4, #8]
    data->nb_read += itsize;
 8008faa:	3301      	adds	r3, #1
 8008fac:	60eb      	str	r3, [r5, #12]
  while (stream->bytes_left) {
 8008fae:	b142      	cbz	r2, 8008fc2 <decode_data_cb+0x42>
    if (!pb_read(stream, (pb_byte_t *)&number, itsize))
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	4669      	mov	r1, sp
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	f002 f937 	bl	800b228 <pb_read>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	d1eb      	bne.n	8008f96 <decode_data_cb+0x16>
}
 8008fbe:	b003      	add	sp, #12
 8008fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return true;
 8008fc2:	2001      	movs	r0, #1
}
 8008fc4:	b003      	add	sp, #12
 8008fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008fc8 <aiPbMgrInit>:
{
 8008fc8:	b570      	push	{r4, r5, r6, lr}
  memset(&pbContextMgr, 0, sizeof(struct pbContextMgr));
 8008fca:	4c1c      	ldr	r4, [pc, #112]	; (800903c <aiPbMgrInit+0x74>)
{
 8008fcc:	b08a      	sub	sp, #40	; 0x28
  memset(&pbContextMgr, 0, sizeof(struct pbContextMgr));
 8008fce:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8008fd2:	2100      	movs	r1, #0
  pbContextMgr.input = pb_io_istream(0);
 8008fd4:	ad06      	add	r5, sp, #24
{
 8008fd6:	4606      	mov	r6, r0
  memset(&pbContextMgr, 0, sizeof(struct pbContextMgr));
 8008fd8:	4620      	mov	r0, r4
 8008fda:	f004 fc67 	bl	800d8ac <memset>
  pb_io_stream_init();
 8008fde:	f7ff ff75 	bl	8008ecc <pb_io_stream_init>
  pbContextMgr.input = pb_io_istream(0);
 8008fe2:	2100      	movs	r1, #0
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	f7ff ff63 	bl	8008eb0 <pb_io_istream>
 8008fea:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008fee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  pbContextMgr.output = pb_io_ostream(0);
 8008ff2:	2100      	movs	r1, #0
 8008ff4:	4668      	mov	r0, sp
 8008ff6:	f7ff ff4f 	bl	8008e98 <pb_io_ostream>
  pbContextMgr.n_func = 0;
 8008ffa:	2300      	movs	r3, #0
  pbContextMgr.output = pb_io_ostream(0);
 8008ffc:	46ec      	mov	ip, sp
  pbContextMgr.funcs = NULL;
 8008ffe:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
  pbContextMgr.output = pb_io_ostream(0);
 8009002:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009006:	f104 0e10 	add.w	lr, r4, #16
 800900a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800900e:	f8dc 3000 	ldr.w	r3, [ip]
 8009012:	f8ce 3000 	str.w	r3, [lr]
  if (funcs) {
 8009016:	b15e      	cbz	r6, 8009030 <aiPbMgrInit+0x68>
    while (cfunc->process) {
 8009018:	6873      	ldr	r3, [r6, #4]
 800901a:	b143      	cbz	r3, 800902e <aiPbMgrInit+0x66>
 800901c:	4632      	mov	r2, r6
 800901e:	2301      	movs	r3, #1
 8009020:	6911      	ldr	r1, [r2, #16]
 8009022:	461d      	mov	r5, r3
      cfunc++;
 8009024:	320c      	adds	r2, #12
    while (cfunc->process) {
 8009026:	3301      	adds	r3, #1
 8009028:	2900      	cmp	r1, #0
 800902a:	d1f9      	bne.n	8009020 <aiPbMgrInit+0x58>
 800902c:	62a5      	str	r5, [r4, #40]	; 0x28
    pbContextMgr.funcs = funcs;
 800902e:	6266      	str	r6, [r4, #36]	; 0x24
  pbContextMgr.state = PB_MGR_READY;
 8009030:	2301      	movs	r3, #1
 8009032:	f884 3198 	strb.w	r3, [r4, #408]	; 0x198
}
 8009036:	b00a      	add	sp, #40	; 0x28
 8009038:	bd70      	pop	{r4, r5, r6, pc}
 800903a:	bf00      	nop
 800903c:	200008e8 	.word	0x200008e8

08009040 <aiPbMgrWaitAndProcess>:
{
 8009040:	b570      	push	{r4, r5, r6, lr}
  if (pb_decode_delimited(&pbContextMgr.input, reqMsg_fields, &(pbContextMgr.req))) {
 8009042:	4d24      	ldr	r5, [pc, #144]	; (80090d4 <aiPbMgrWaitAndProcess+0x94>)
  pb_io_flush_istream();
 8009044:	f7ff ff1c 	bl	8008e80 <pb_io_flush_istream>
  if (pb_decode_delimited(&pbContextMgr.input, reqMsg_fields, &(pbContextMgr.req))) {
 8009048:	4923      	ldr	r1, [pc, #140]	; (80090d8 <aiPbMgrWaitAndProcess+0x98>)
 800904a:	f105 022c 	add.w	r2, r5, #44	; 0x2c
 800904e:	4628      	mov	r0, r5
 8009050:	f002 feee 	bl	800be30 <pb_decode_delimited>
 8009054:	b918      	cbnz	r0, 800905e <aiPbMgrWaitAndProcess+0x1e>
  pb_io_flush_istream();
 8009056:	f7ff ff13 	bl	8008e80 <pb_io_flush_istream>
}
 800905a:	2000      	movs	r0, #0
 800905c:	bd70      	pop	{r4, r5, r6, pc}
    pb_io_flush_istream();
 800905e:	f7ff ff0f 	bl	8008e80 <pb_io_flush_istream>
    for (idx = 0; idx < pbContextMgr.n_func; idx++) {
 8009062:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    pbContextMgr.state = PB_MGR_ON_GOING;
 8009064:	2302      	movs	r3, #2
 8009066:	f885 3198 	strb.w	r3, [r5, #408]	; 0x198
    for (idx = 0; idx < pbContextMgr.n_func; idx++) {
 800906a:	b1e1      	cbz	r1, 80090a6 <aiPbMgrWaitAndProcess+0x66>
      if (cfunc->cmd == pbContextMgr.req.cmd) {
 800906c:	f895 0030 	ldrb.w	r0, [r5, #48]	; 0x30
 8009070:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    for (idx = 0; idx < pbContextMgr.n_func; idx++) {
 8009072:	2400      	movs	r4, #0
 8009074:	e004      	b.n	8009080 <aiPbMgrWaitAndProcess+0x40>
 8009076:	3401      	adds	r4, #1
 8009078:	428c      	cmp	r4, r1
 800907a:	f103 030c 	add.w	r3, r3, #12
 800907e:	d012      	beq.n	80090a6 <aiPbMgrWaitAndProcess+0x66>
      if (cfunc->cmd == pbContextMgr.req.cmd) {
 8009080:	781a      	ldrb	r2, [r3, #0]
 8009082:	4282      	cmp	r2, r0
 8009084:	d1f7      	bne.n	8009076 <aiPbMgrWaitAndProcess+0x36>
        cfunc->process(&(pbContextMgr.req), &(pbContextMgr.resp), cfunc->param);
 8009086:	4915      	ldr	r1, [pc, #84]	; (80090dc <aiPbMgrWaitAndProcess+0x9c>)
 8009088:	e9d3 6201 	ldrd	r6, r2, [r3, #4]
 800908c:	f1a1 0054 	sub.w	r0, r1, #84	; 0x54
 8009090:	47b0      	blx	r6
    if (idx == pbContextMgr.n_func) {
 8009092:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8009094:	429c      	cmp	r4, r3
 8009096:	d006      	beq.n	80090a6 <aiPbMgrWaitAndProcess+0x66>
    pbContextMgr.state = PB_MGR_READY;
 8009098:	2301      	movs	r3, #1
 800909a:	f885 3198 	strb.w	r3, [r5, #408]	; 0x198
  pb_io_flush_istream();
 800909e:	f7ff feef 	bl	8008e80 <pb_io_flush_istream>
}
 80090a2:	2000      	movs	r0, #0
 80090a4:	bd70      	pop	{r4, r5, r6, pc}
void aiPbMgrSendResp(const reqMsg *req, respMsg *resp,
    EnumState state)
{
  resp->reqid = req->reqid;
  resp->state = state;
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 80090a6:	4a0d      	ldr	r2, [pc, #52]	; (80090dc <aiPbMgrWaitAndProcess+0x9c>)
  resp->reqid = req->reqid;
 80090a8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 80090aa:	490d      	ldr	r1, [pc, #52]	; (80090e0 <aiPbMgrWaitAndProcess+0xa0>)
  resp->reqid = req->reqid;
 80090ac:	f8c5 0080 	str.w	r0, [r5, #128]	; 0x80

void aiPbMgrSendAck(const reqMsg *req, respMsg *resp,
    EnumState state, uint32_t param, EnumError error)
{
  resp->which_payload = respMsg_ack_tag;
  resp->payload.ack.param = param;
 80090b0:	2304      	movs	r3, #4
  resp->which_payload = respMsg_ack_tag;
 80090b2:	240c      	movs	r4, #12
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 80090b4:	f1a2 0070 	sub.w	r0, r2, #112	; 0x70
  resp->payload.ack.param = param;
 80090b8:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
  resp->payload.ack.error = error;
 80090bc:	f885 308c 	strb.w	r3, [r5, #140]	; 0x8c
  resp->state = state;
 80090c0:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
  resp->which_payload = respMsg_ack_tag;
 80090c4:	f8a5 4086 	strh.w	r4, [r5, #134]	; 0x86
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 80090c8:	f003 feba 	bl	800ce40 <pb_encode>
  pb_io_flush_ostream();
 80090cc:	f7ff fec8 	bl	8008e60 <pb_io_flush_ostream>
  aiPbMgrSendResp(req, resp, state);
}
 80090d0:	e7e2      	b.n	8009098 <aiPbMgrWaitAndProcess+0x58>
 80090d2:	bf00      	nop
 80090d4:	200008e8 	.word	0x200008e8
 80090d8:	08056b64 	.word	0x08056b64
 80090dc:	20000968 	.word	0x20000968
 80090e0:	08056bc0 	.word	0x08056bc0

080090e4 <aiPbTensorFormat>:
  switch (data_fmt_type) {
 80090e4:	2803      	cmp	r0, #3
 80090e6:	d815      	bhi.n	8009114 <aiPbTensorFormat+0x30>
 80090e8:	e8df f000 	tbb	[pc, r0]
 80090ec:	04061202 	.word	0x04061202
 80090f0:	2040      	movs	r0, #64	; 0x40
 80090f2:	4770      	bx	lr
      fmt = _AI_PB_BUFFER_FMT_SET(EnumDataFmtType_DATA_FMT_TYPE_BOOL, 0, 0, 8, 0);
 80090f4:	4808      	ldr	r0, [pc, #32]	; (8009118 <aiPbTensorFormat+0x34>)
      break;
 80090f6:	4770      	bx	lr
      fmt = _AI_PB_BUFFER_FMT_SET(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, sign_bit, 0, bits, fbits);
 80090f8:	3340      	adds	r3, #64	; 0x40
 80090fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090fe:	01d2      	lsls	r2, r2, #7
 8009100:	ea43 50c1 	orr.w	r0, r3, r1, lsl #23
 8009104:	f402 527e 	and.w	r2, r2, #16256	; 0x3f80
 8009108:	4310      	orrs	r0, r2
 800910a:	f440 2080 	orr.w	r0, r0, #262144	; 0x40000
      break;
 800910e:	4770      	bx	lr
      fmt = _AI_PB_BUFFER_FMT_SET(EnumDataFmtType_DATA_FMT_TYPE_FLOAT, 1, 1, 32, 0);
 8009110:	4802      	ldr	r0, [pc, #8]	; (800911c <aiPbTensorFormat+0x38>)
      break;
 8009112:	4770      	bx	lr
  uint32_t fmt = 0;
 8009114:	2000      	movs	r0, #0
}
 8009116:	4770      	bx	lr
 8009118:	00060440 	.word	0x00060440
 800911c:	01821040 	.word	0x01821040

08009120 <aiPbStrCopy>:
{
 8009120:	b5f0      	push	{r4, r5, r6, r7, lr}
  const char undef[] = "UNDEFINED";
 8009122:	4f11      	ldr	r7, [pc, #68]	; (8009168 <aiPbStrCopy+0x48>)
{
 8009124:	4615      	mov	r5, r2
 8009126:	4606      	mov	r6, r0
 8009128:	460c      	mov	r4, r1
  const char undef[] = "UNDEFINED";
 800912a:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
{
 800912e:	b085      	sub	sp, #20
  const char undef[] = "UNDEFINED";
 8009130:	ab01      	add	r3, sp, #4
 8009132:	c303      	stmia	r3!, {r0, r1}
  size_t l = strlen(src);
 8009134:	4630      	mov	r0, r6
  const char undef[] = "UNDEFINED";
 8009136:	801a      	strh	r2, [r3, #0]
  size_t l = strlen(src);
 8009138:	f7f7 f86c 	bl	8000214 <strlen>
  if (l > max)
 800913c:	42a8      	cmp	r0, r5
    l = max-1;
 800913e:	bf88      	it	hi
 8009140:	f105 30ff 	addhi.w	r0, r5, #4294967295	; 0xffffffff
  if (!dst)
 8009144:	b174      	cbz	r4, 8009164 <aiPbStrCopy+0x44>
  if (src && l)
 8009146:	b138      	cbz	r0, 8009158 <aiPbStrCopy+0x38>
    memcpy(dst, src, l+1);
 8009148:	1c42      	adds	r2, r0, #1
 800914a:	4631      	mov	r1, r6
 800914c:	4620      	mov	r0, r4
}
 800914e:	b005      	add	sp, #20
 8009150:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    memcpy(dst, src, l+1);
 8009154:	f004 bb9c 	b.w	800d890 <memcpy>
    memcpy(dst, undef, strlen(undef)+1);
 8009158:	ab01      	add	r3, sp, #4
 800915a:	cb03      	ldmia	r3!, {r0, r1}
 800915c:	881b      	ldrh	r3, [r3, #0]
 800915e:	6020      	str	r0, [r4, #0]
 8009160:	6061      	str	r1, [r4, #4]
 8009162:	8123      	strh	r3, [r4, #8]
}
 8009164:	b005      	add	sp, #20
 8009166:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009168:	08012c38 	.word	0x08012c38

0800916c <encode_tensor_desc>:
{
 800916c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct _encode_tensor_desc* tensors = (struct _encode_tensor_desc *)*arg;
 8009170:	6815      	ldr	r5, [r2, #0]
  for (size_t i = 0; i < tensors->size; i++)
 8009172:	686b      	ldr	r3, [r5, #4]
{
 8009174:	b09c      	sub	sp, #112	; 0x70
  for (size_t i = 0; i < tensors->size; i++)
 8009176:	b35b      	cbz	r3, 80091d0 <encode_tensor_desc+0x64>
 8009178:	f8df 905c 	ldr.w	r9, [pc, #92]	; 80091d8 <encode_tensor_desc+0x6c>
    if (!pb_encode_submessage(stream, aiTensorDescMsg_fields, &msg))
 800917c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80091dc <encode_tensor_desc+0x70>
 8009180:	4606      	mov	r6, r0
 8009182:	468a      	mov	sl, r1
  for (size_t i = 0; i < tensors->size; i++)
 8009184:	2400      	movs	r4, #0
 8009186:	e005      	b.n	8009194 <encode_tensor_desc+0x28>
    if (!pb_encode_submessage(stream, aiTensorDescMsg_fields, &msg))
 8009188:	f003 ff8e 	bl	800d0a8 <pb_encode_submessage>
 800918c:	b1e0      	cbz	r0, 80091c8 <encode_tensor_desc+0x5c>
  for (size_t i = 0; i < tensors->size; i++)
 800918e:	686b      	ldr	r3, [r5, #4]
 8009190:	42a3      	cmp	r3, r4
 8009192:	d91d      	bls.n	80091d0 <encode_tensor_desc+0x64>
    aiTensorDescMsg msg = aiTensorDescMsg_init_zero;
 8009194:	2264      	movs	r2, #100	; 0x64
 8009196:	2100      	movs	r1, #0
 8009198:	a803      	add	r0, sp, #12
 800919a:	f004 fb87 	bl	800d8ac <memset>
    tensors->cb(i, tensors->data, &msg, &array_u32);
 800919e:	466b      	mov	r3, sp
 80091a0:	aa03      	add	r2, sp, #12
 80091a2:	4620      	mov	r0, r4
 80091a4:	68a9      	ldr	r1, [r5, #8]
 80091a6:	682f      	ldr	r7, [r5, #0]
 80091a8:	47b8      	blx	r7
    if (!pb_encode_tag_for_field(stream, field))
 80091aa:	4651      	mov	r1, sl
 80091ac:	4630      	mov	r0, r6
    msg.dims.funcs.encode = encode_uint32;
 80091ae:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
    msg.dims.arg = &array_u32;
 80091b2:	f8cd d05c 	str.w	sp, [sp, #92]	; 0x5c
    if (!pb_encode_tag_for_field(stream, field))
 80091b6:	f003 fc79 	bl	800caac <pb_encode_tag_for_field>
 80091ba:	4603      	mov	r3, r0
  for (size_t i = 0; i < tensors->size; i++)
 80091bc:	3401      	adds	r4, #1
    if (!pb_encode_submessage(stream, aiTensorDescMsg_fields, &msg))
 80091be:	aa03      	add	r2, sp, #12
 80091c0:	4641      	mov	r1, r8
 80091c2:	4630      	mov	r0, r6
    if (!pb_encode_tag_for_field(stream, field))
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d1df      	bne.n	8009188 <encode_tensor_desc+0x1c>
      return false;
 80091c8:	2000      	movs	r0, #0
}
 80091ca:	b01c      	add	sp, #112	; 0x70
 80091cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return true;
 80091d0:	2001      	movs	r0, #1
}
 80091d2:	b01c      	add	sp, #112	; 0x70
 80091d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091d8:	08008ed9 	.word	0x08008ed9
 80091dc:	08056a54 	.word	0x08056a54

080091e0 <aiPbMgrSendResp>:
{
 80091e0:	b508      	push	{r3, lr}
 80091e2:	460b      	mov	r3, r1
  resp->reqid = req->reqid;
 80091e4:	6800      	ldr	r0, [r0, #0]
 80091e6:	6018      	str	r0, [r3, #0]
  resp->state = state;
 80091e8:	711a      	strb	r2, [r3, #4]
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 80091ea:	4904      	ldr	r1, [pc, #16]	; (80091fc <aiPbMgrSendResp+0x1c>)
 80091ec:	4804      	ldr	r0, [pc, #16]	; (8009200 <aiPbMgrSendResp+0x20>)
 80091ee:	461a      	mov	r2, r3
 80091f0:	f003 fe26 	bl	800ce40 <pb_encode>
}
 80091f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  pb_io_flush_ostream();
 80091f8:	f7ff be32 	b.w	8008e60 <pb_io_flush_ostream>
 80091fc:	08056bc0 	.word	0x08056bc0
 8009200:	200008f8 	.word	0x200008f8

08009204 <aiPbMgrSendAck>:
{
 8009204:	b508      	push	{r3, lr}
 8009206:	468c      	mov	ip, r1
  resp->reqid = req->reqid;
 8009208:	6801      	ldr	r1, [r0, #0]
 800920a:	f8cc 1000 	str.w	r1, [ip]
{
 800920e:	f89d 0008 	ldrb.w	r0, [sp, #8]
  resp->payload.ack.param = param;
 8009212:	f8cc 3008 	str.w	r3, [ip, #8]
  resp->which_payload = respMsg_ack_tag;
 8009216:	210c      	movs	r1, #12
 8009218:	f8ac 1006 	strh.w	r1, [ip, #6]
  resp->payload.ack.error = error;
 800921c:	f88c 000c 	strb.w	r0, [ip, #12]
  resp->state = state;
 8009220:	f88c 2004 	strb.w	r2, [ip, #4]
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 8009224:	4904      	ldr	r1, [pc, #16]	; (8009238 <aiPbMgrSendAck+0x34>)
 8009226:	4805      	ldr	r0, [pc, #20]	; (800923c <aiPbMgrSendAck+0x38>)
 8009228:	4662      	mov	r2, ip
 800922a:	f003 fe09 	bl	800ce40 <pb_encode>
}
 800922e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  pb_io_flush_ostream();
 8009232:	f7ff be15 	b.w	8008e60 <pb_io_flush_ostream>
 8009236:	bf00      	nop
 8009238:	08056bc0 	.word	0x08056bc0
 800923c:	200008f8 	.word	0x200008f8

08009240 <aiPbMgrWaitAck>:

bool aiPbMgrWaitAck(void)
{
 8009240:	b500      	push	{lr}
 8009242:	b085      	sub	sp, #20
  bool res;
  ackMsg ack = ackMsg_init_default;
 8009244:	2300      	movs	r3, #0
  res = pb_decode_delimited(&pbContextMgr.input, ackMsg_fields, &ack);
 8009246:	4907      	ldr	r1, [pc, #28]	; (8009264 <aiPbMgrWaitAck+0x24>)
 8009248:	4807      	ldr	r0, [pc, #28]	; (8009268 <aiPbMgrWaitAck+0x28>)
  ackMsg ack = ackMsg_init_default;
 800924a:	9302      	str	r3, [sp, #8]
  res = pb_decode_delimited(&pbContextMgr.input, ackMsg_fields, &ack);
 800924c:	aa02      	add	r2, sp, #8
  ackMsg ack = ackMsg_init_default;
 800924e:	f88d 300c 	strb.w	r3, [sp, #12]
  res = pb_decode_delimited(&pbContextMgr.input, ackMsg_fields, &ack);
 8009252:	f002 fded 	bl	800be30 <pb_decode_delimited>
 8009256:	9001      	str	r0, [sp, #4]
  pb_io_flush_istream();
 8009258:	f7ff fe12 	bl	8008e80 <pb_io_flush_istream>
  return res;
}
 800925c:	9801      	ldr	r0, [sp, #4]
 800925e:	b005      	add	sp, #20
 8009260:	f85d fb04 	ldr.w	pc, [sp], #4
 8009264:	08056860 	.word	0x08056860
 8009268:	200008e8 	.word	0x200008e8

0800926c <aiPbMgrSendLogV2>:
  pb_io_flush_istream();
  return res;
}

bool aiPbMgrSendLogV2(EnumState state, uint32_t lvl, const char *str)
{
 800926c:	b5f0      	push	{r4, r5, r6, r7, lr}
  bool res;
  ackMsg ack = ackMsg_init_default;

  if (pbContextMgr.state != PB_MGR_ON_GOING)
 800926e:	4c1d      	ldr	r4, [pc, #116]	; (80092e4 <aiPbMgrSendLogV2+0x78>)
{
 8009270:	4615      	mov	r5, r2
  if (pbContextMgr.state != PB_MGR_ON_GOING)
 8009272:	f894 2198 	ldrb.w	r2, [r4, #408]	; 0x198
{
 8009276:	b085      	sub	sp, #20
  ackMsg ack = ackMsg_init_default;
 8009278:	2300      	movs	r3, #0
  if (pbContextMgr.state != PB_MGR_ON_GOING)
 800927a:	2a02      	cmp	r2, #2
  ackMsg ack = ackMsg_init_default;
 800927c:	9302      	str	r3, [sp, #8]
 800927e:	f88d 300c 	strb.w	r3, [sp, #12]
  if (pbContextMgr.state != PB_MGR_ON_GOING)
 8009282:	d002      	beq.n	800928a <aiPbMgrSendLogV2+0x1e>
    return false;
 8009284:	4618      	mov	r0, r3
  aiPbMgrSendResp(&(pbContextMgr.req), &(pbContextMgr.resp), state);

  res = pb_decode_delimited(&pbContextMgr.input, ackMsg_fields, &ack);
  pb_io_flush_istream();
  return res;
}
 8009286:	b005      	add	sp, #20
 8009288:	bdf0      	pop	{r4, r5, r6, r7, pc}
  size_t len = strlen(str);
 800928a:	4607      	mov	r7, r0
 800928c:	4628      	mov	r0, r5
 800928e:	460e      	mov	r6, r1
 8009290:	f7f6 ffc0 	bl	8000214 <strlen>
  memcpy(&pbContextMgr.resp.payload.log.str[0], str, len+1);
 8009294:	287f      	cmp	r0, #127	; 0x7f
 8009296:	bf28      	it	cs
 8009298:	207f      	movcs	r0, #127	; 0x7f
 800929a:	1c42      	adds	r2, r0, #1
 800929c:	4629      	mov	r1, r5
  pbContextMgr.resp.which_payload = respMsg_log_tag;
 800929e:	230d      	movs	r3, #13
  memcpy(&pbContextMgr.resp.payload.log.str[0], str, len+1);
 80092a0:	f104 008c 	add.w	r0, r4, #140	; 0x8c
  pbContextMgr.resp.which_payload = respMsg_log_tag;
 80092a4:	f8a4 3086 	strh.w	r3, [r4, #134]	; 0x86
  pbContextMgr.resp.payload.log.level = lvl;
 80092a8:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
  memcpy(&pbContextMgr.resp.payload.log.str[0], str, len+1);
 80092ac:	f004 faf0 	bl	800d890 <memcpy>
  resp->reqid = req->reqid;
 80092b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 80092b2:	490d      	ldr	r1, [pc, #52]	; (80092e8 <aiPbMgrSendLogV2+0x7c>)
  resp->reqid = req->reqid;
 80092b4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 80092b8:	f104 0280 	add.w	r2, r4, #128	; 0x80
 80092bc:	f104 0010 	add.w	r0, r4, #16
  resp->state = state;
 80092c0:	f884 7084 	strb.w	r7, [r4, #132]	; 0x84
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 80092c4:	f003 fdbc 	bl	800ce40 <pb_encode>
  pb_io_flush_ostream();
 80092c8:	f7ff fdca 	bl	8008e60 <pb_io_flush_ostream>
  res = pb_decode_delimited(&pbContextMgr.input, ackMsg_fields, &ack);
 80092cc:	4907      	ldr	r1, [pc, #28]	; (80092ec <aiPbMgrSendLogV2+0x80>)
 80092ce:	aa02      	add	r2, sp, #8
 80092d0:	4620      	mov	r0, r4
 80092d2:	f002 fdad 	bl	800be30 <pb_decode_delimited>
 80092d6:	9001      	str	r0, [sp, #4]
  pb_io_flush_istream();
 80092d8:	f7ff fdd2 	bl	8008e80 <pb_io_flush_istream>
  return res;
 80092dc:	9801      	ldr	r0, [sp, #4]
}
 80092de:	b005      	add	sp, #20
 80092e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092e2:	bf00      	nop
 80092e4:	200008e8 	.word	0x200008e8
 80092e8:	08056bc0 	.word	0x08056bc0
 80092ec:	08056860 	.word	0x08056860

080092f0 <aiPbMgrReceiveData>:

bool aiPbMgrReceiveData(aiPbData *data)
{
 80092f0:	b510      	push	{r4, lr}
  aiDataMsg msg;

  msg.datas.funcs.decode = &decode_data_cb;
 80092f2:	4b09      	ldr	r3, [pc, #36]	; (8009318 <aiPbMgrReceiveData+0x28>)
  msg.datas.arg = (void *)data;

  /* Waiting and decoding aiDataMsg message */
  pb_decode_delimited(&pbContextMgr.input, aiDataMsg_fields, &msg);
 80092f4:	4909      	ldr	r1, [pc, #36]	; (800931c <aiPbMgrReceiveData+0x2c>)
{
 80092f6:	b086      	sub	sp, #24
 80092f8:	4604      	mov	r4, r0
  pb_decode_delimited(&pbContextMgr.input, aiDataMsg_fields, &msg);
 80092fa:	aa01      	add	r2, sp, #4
 80092fc:	4808      	ldr	r0, [pc, #32]	; (8009320 <aiPbMgrReceiveData+0x30>)
  msg.datas.arg = (void *)data;
 80092fe:	e9cd 3404 	strd	r3, r4, [sp, #16]
  pb_decode_delimited(&pbContextMgr.input, aiDataMsg_fields, &msg);
 8009302:	f002 fd95 	bl	800be30 <pb_decode_delimited>
  pb_io_flush_istream();
 8009306:	f7ff fdbb 	bl	8008e80 <pb_io_flush_istream>

  data->type = msg.type;
 800930a:	9a01      	ldr	r2, [sp, #4]
  data->addr = msg.addr;
 800930c:	9b03      	ldr	r3, [sp, #12]
  data->type = msg.type;
 800930e:	6022      	str	r2, [r4, #0]

  return true;
}
 8009310:	2001      	movs	r0, #1
  data->addr = msg.addr;
 8009312:	60a3      	str	r3, [r4, #8]
}
 8009314:	b006      	add	sp, #24
 8009316:	bd10      	pop	{r4, pc}
 8009318:	08008f81 	.word	0x08008f81
 800931c:	08056894 	.word	0x08056894
 8009320:	200008e8 	.word	0x200008e8

08009324 <aiPbMgrSendOperator>:


bool aiPbMgrSendOperator(const reqMsg *req, respMsg *resp,
    EnumState state, const char *name, const uint32_t type, const uint32_t id,
    aiOpPerf *perf)
{
 8009324:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009328:	b085      	sub	sp, #20
 800932a:	4617      	mov	r7, r2
  struct _encode_uint32 array;
  resp->which_payload = respMsg_op_tag;
 800932c:	2210      	movs	r2, #16
{
 800932e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  resp->which_payload = respMsg_op_tag;
 8009330:	80ca      	strh	r2, [r1, #6]
{
 8009332:	460c      	mov	r4, r1
 8009334:	4680      	mov	r8, r0
  if (name)
 8009336:	461d      	mov	r5, r3
 8009338:	2b00      	cmp	r3, #0
 800933a:	d03f      	beq.n	80093bc <aiPbMgrSendOperator+0x98>
  const char undef[] = "UNDEFINED";
 800933c:	4a25      	ldr	r2, [pc, #148]	; (80093d4 <aiPbMgrSendOperator+0xb0>)
    aiPbStrCopy(name, &resp->payload.op.name[0], sizeof(resp->payload.op.name));
 800933e:	f101 0908 	add.w	r9, r1, #8
  const char undef[] = "UNDEFINED";
 8009342:	ca07      	ldmia	r2, {r0, r1, r2}
 8009344:	ab01      	add	r3, sp, #4
 8009346:	c303      	stmia	r3!, {r0, r1}
  size_t l = strlen(src);
 8009348:	4628      	mov	r0, r5
  const char undef[] = "UNDEFINED";
 800934a:	801a      	strh	r2, [r3, #0]
  size_t l = strlen(src);
 800934c:	f7f6 ff62 	bl	8000214 <strlen>
  if (l > max)
 8009350:	2840      	cmp	r0, #64	; 0x40
 8009352:	d82d      	bhi.n	80093b0 <aiPbMgrSendOperator+0x8c>
  if (src && l)
 8009354:	2800      	cmp	r0, #0
 8009356:	d13a      	bne.n	80093ce <aiPbMgrSendOperator+0xaa>
    memcpy(dst, undef, strlen(undef)+1);
 8009358:	ab01      	add	r3, sp, #4
 800935a:	cb03      	ldmia	r3!, {r0, r1}
 800935c:	881b      	ldrh	r3, [r3, #0]
 800935e:	60a0      	str	r0, [r4, #8]
 8009360:	f8c9 1004 	str.w	r1, [r9, #4]
 8009364:	f8a9 3008 	strh.w	r3, [r9, #8]
  else
    resp->payload.op.name[0] = 0;
  resp->payload.op.type = type;
 8009368:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800936a:	64a3      	str	r3, [r4, #72]	; 0x48
  resp->payload.op.id = id;
 800936c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800936e:	64e3      	str	r3, [r4, #76]	; 0x4c

  if (perf) {
 8009370:	b336      	cbz	r6, 80093c0 <aiPbMgrSendOperator+0x9c>
    resp->payload.op.duration = perf->duration;
 8009372:	6833      	ldr	r3, [r6, #0]
 8009374:	6523      	str	r3, [r4, #80]	; 0x50
    resp->payload.op.counter_type = perf->counter_type;
 8009376:	6873      	ldr	r3, [r6, #4]
 8009378:	6563      	str	r3, [r4, #84]	; 0x54
    if (perf->counters) {
 800937a:	68f3      	ldr	r3, [r6, #12]
 800937c:	b32b      	cbz	r3, 80093ca <aiPbMgrSendOperator+0xa6>
      array.size = perf->counter_n;
 800937e:	68b2      	ldr	r2, [r6, #8]
 8009380:	9201      	str	r2, [sp, #4]
	  array.data = (void *)perf->counters;
	  array.offset = 4;
 8009382:	2104      	movs	r1, #4
	  array.data = (void *)perf->counters;
 8009384:	e9cd 3102 	strd	r3, r1, [sp, #8]
      resp->payload.op.counters.funcs.encode = encode_uint32;
 8009388:	4a13      	ldr	r2, [pc, #76]	; (80093d8 <aiPbMgrSendOperator+0xb4>)
 800938a:	65a2      	str	r2, [r4, #88]	; 0x58
      resp->payload.op.counters.arg = &array;
 800938c:	eb0d 0301 	add.w	r3, sp, r1
 8009390:	65e3      	str	r3, [r4, #92]	; 0x5c
  resp->reqid = req->reqid;
 8009392:	f8d8 3000 	ldr.w	r3, [r8]
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 8009396:	4911      	ldr	r1, [pc, #68]	; (80093dc <aiPbMgrSendOperator+0xb8>)
  resp->reqid = req->reqid;
 8009398:	6023      	str	r3, [r4, #0]
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 800939a:	4622      	mov	r2, r4
  resp->state = state;
 800939c:	7127      	strb	r7, [r4, #4]
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 800939e:	4810      	ldr	r0, [pc, #64]	; (80093e0 <aiPbMgrSendOperator+0xbc>)
 80093a0:	f003 fd4e 	bl	800ce40 <pb_encode>
  pb_io_flush_ostream();
 80093a4:	f7ff fd5c 	bl	8008e60 <pb_io_flush_ostream>

  aiPbMgrSendResp(req, resp, state);
  // aiPbMgrWaitAck();

  return true;
}
 80093a8:	2001      	movs	r0, #1
 80093aa:	b005      	add	sp, #20
 80093ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093b0:	2240      	movs	r2, #64	; 0x40
    memcpy(dst, src, l+1);
 80093b2:	4629      	mov	r1, r5
 80093b4:	4648      	mov	r0, r9
 80093b6:	f004 fa6b 	bl	800d890 <memcpy>
 80093ba:	e7d5      	b.n	8009368 <aiPbMgrSendOperator+0x44>
    resp->payload.op.name[0] = 0;
 80093bc:	7223      	strb	r3, [r4, #8]
 80093be:	e7d3      	b.n	8009368 <aiPbMgrSendOperator+0x44>
    resp->payload.op.duration = 0.0f;
 80093c0:	2300      	movs	r3, #0
    resp->payload.op.counter_type = 0;
 80093c2:	6566      	str	r6, [r4, #84]	; 0x54
    resp->payload.op.duration = 0.0f;
 80093c4:	6523      	str	r3, [r4, #80]	; 0x50
    resp->payload.op.counters.funcs.encode = NULL;
 80093c6:	65a6      	str	r6, [r4, #88]	; 0x58
 80093c8:	e7e3      	b.n	8009392 <aiPbMgrSendOperator+0x6e>
      resp->payload.op.counters.funcs.encode = NULL;
 80093ca:	65a3      	str	r3, [r4, #88]	; 0x58
 80093cc:	e7e1      	b.n	8009392 <aiPbMgrSendOperator+0x6e>
    memcpy(dst, src, l+1);
 80093ce:	1c42      	adds	r2, r0, #1
 80093d0:	e7ef      	b.n	80093b2 <aiPbMgrSendOperator+0x8e>
 80093d2:	bf00      	nop
 80093d4:	08012c38 	.word	0x08012c38
 80093d8:	08008ed9 	.word	0x08008ed9
 80093dc:	08056bc0 	.word	0x08056bc0
 80093e0:	200008f8 	.word	0x200008f8

080093e4 <aiPbCmdSync>:
#if defined(_IS_GHS_COMPILER) && _IS_GHS_COMPILER
#define _ARM_TOOLS_ID       EnumTools_AI_GHS
#endif

void aiPbCmdSync(const reqMsg *req, respMsg *resp, void *param)
{
 80093e4:	b508      	push	{r3, lr}
 80093e6:	4613      	mov	r3, r2
 80093e8:	460a      	mov	r2, r1
  resp->reqid = req->reqid;
 80093ea:	6800      	ldr	r0, [r0, #0]
 80093ec:	6010      	str	r0, [r2, #0]
  resp->which_payload = respMsg_sync_tag;
 80093ee:	200a      	movs	r0, #10

#if defined(AI_PB_TEST) && (AI_PB_TEST == 1)
  resp->payload.sync.capability |= EnumCapability_CAP_SELF_TEST;
#endif

  resp->payload.sync.rtid = (uint32_t)param >> 16;
 80093f0:	0c19      	lsrs	r1, r3, #16
  resp->which_payload = respMsg_sync_tag;
 80093f2:	80d0      	strh	r0, [r2, #6]
  resp->payload.sync.version =
 80093f4:	f44f 7040 	mov.w	r0, #768	; 0x300
  resp->payload.sync.capability |= ((uint32_t)param & 0xFFFF);
 80093f8:	b29b      	uxth	r3, r3

  resp->payload.sync.rtid |= (_ARM_TOOLS_ID << 8);
 80093fa:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  resp->payload.sync.version =
 80093fe:	6090      	str	r0, [r2, #8]
  resp->state = state;
 8009400:	2000      	movs	r0, #0
  resp->payload.sync.rtid |= (_ARM_TOOLS_ID << 8);
 8009402:	e9c2 3103 	strd	r3, r1, [r2, #12]
  resp->state = state;
 8009406:	7110      	strb	r0, [r2, #4]
  pb_encode(&pbContextMgr.output, respMsg_fields, resp);
 8009408:	4903      	ldr	r1, [pc, #12]	; (8009418 <aiPbCmdSync+0x34>)
 800940a:	4804      	ldr	r0, [pc, #16]	; (800941c <aiPbCmdSync+0x38>)
 800940c:	f003 fd18 	bl	800ce40 <pb_encode>

  aiPbMgrSendResp(req, resp, EnumState_S_IDLE);
}
 8009410:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  pb_io_flush_ostream();
 8009414:	f7ff bd24 	b.w	8008e60 <pb_io_flush_ostream>
 8009418:	08056bc0 	.word	0x08056bc0
 800941c:	200008f8 	.word	0x200008f8

08009420 <_put_c_buffer_cb>:
};

static void _put_c_buffer_cb(void *user, const char c)
{
  struct _buffer *buffer = (struct _buffer *)user;
  if (buffer->pos < (buffer->size - 1)) {
 8009420:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 8009424:	3b01      	subs	r3, #1
 8009426:	429a      	cmp	r2, r3
 8009428:	d209      	bcs.n	800943e <_put_c_buffer_cb+0x1e>
    buffer->buffer[buffer->pos] = c;
 800942a:	6803      	ldr	r3, [r0, #0]
 800942c:	5499      	strb	r1, [r3, r2]
    buffer->pos++;
 800942e:	6883      	ldr	r3, [r0, #8]
    buffer->buffer[buffer->pos] = 0;
 8009430:	6802      	ldr	r2, [r0, #0]
    buffer->pos++;
 8009432:	3301      	adds	r3, #1
    buffer->buffer[buffer->pos] = 0;
 8009434:	f04f 0c00 	mov.w	ip, #0
    buffer->pos++;
 8009438:	6083      	str	r3, [r0, #8]
    buffer->buffer[buffer->pos] = 0;
 800943a:	f802 c003 	strb.w	ip, [r2, r3]
  }
}
 800943e:	4770      	bx	lr

08009440 <_put_c_driver>:
{
 8009440:	b500      	push	{lr}
  if (_ioWriteAllowed)
 8009442:	4b0a      	ldr	r3, [pc, #40]	; (800946c <_put_c_driver+0x2c>)
{
 8009444:	b083      	sub	sp, #12
  if (_ioWriteAllowed)
 8009446:	781b      	ldrb	r3, [r3, #0]
{
 8009448:	f88d 1007 	strb.w	r1, [sp, #7]
  if (_ioWriteAllowed)
 800944c:	b913      	cbnz	r3, 8009454 <_put_c_driver+0x14>
}
 800944e:	b003      	add	sp, #12
 8009450:	f85d fb04 	ldr.w	pc, [sp], #4

__STATIC_INLINE bool port_io_write(uint8_t *buff, int count)
{
  HAL_StatusTypeDef status;

  status = HAL_UART_Transmit(&UartHandle, buff, count, HAL_MAX_DELAY);
 8009454:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009458:	2201      	movs	r2, #1
 800945a:	f10d 0107 	add.w	r1, sp, #7
 800945e:	4804      	ldr	r0, [pc, #16]	; (8009470 <_put_c_driver+0x30>)
 8009460:	f7fa f940 	bl	80036e4 <HAL_UART_Transmit>
 8009464:	b003      	add	sp, #12
 8009466:	f85d fb04 	ldr.w	pc, [sp], #4
 800946a:	bf00      	nop
 800946c:	2000000c 	.word	0x2000000c
 8009470:	20000260 	.word	0x20000260

08009474 <ioRawWriteBuffer>:
{
 8009474:	4684      	mov	ip, r0
 8009476:	b508      	push	{r3, lr}
 8009478:	b28a      	uxth	r2, r1
 800947a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800947e:	4661      	mov	r1, ip
 8009480:	4803      	ldr	r0, [pc, #12]	; (8009490 <ioRawWriteBuffer+0x1c>)
 8009482:	f7fa f92f 	bl	80036e4 <HAL_UART_Transmit>
}
 8009486:	fab0 f080 	clz	r0, r0
 800948a:	0940      	lsrs	r0, r0, #5
 800948c:	bd08      	pop	{r3, pc}
 800948e:	bf00      	nop
 8009490:	20000260 	.word	0x20000260

08009494 <ioRawReadBuffer>:
{
 8009494:	4684      	mov	ip, r0
 8009496:	b508      	push	{r3, lr}

__STATIC_INLINE bool port_io_read(uint8_t *buff, int count)
{
  HAL_StatusTypeDef status;

  status = HAL_UART_Receive(&UartHandle, buff, count, HAL_MAX_DELAY);
 8009498:	b28a      	uxth	r2, r1
 800949a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800949e:	4661      	mov	r1, ip
 80094a0:	4803      	ldr	r0, [pc, #12]	; (80094b0 <ioRawReadBuffer+0x1c>)
 80094a2:	f7f9 fde3 	bl	800306c <HAL_UART_Receive>
}
 80094a6:	fab0 f080 	clz	r0, r0
 80094aa:	0940      	lsrs	r0, r0, #5
 80094ac:	bd08      	pop	{r3, pc}
 80094ae:	bf00      	nop
 80094b0:	20000260 	.word	0x20000260

080094b4 <ioRawDisableLLWrite>:
  _ioWriteAllowed = false;
 80094b4:	4b01      	ldr	r3, [pc, #4]	; (80094bc <ioRawDisableLLWrite+0x8>)
 80094b6:	2200      	movs	r2, #0
 80094b8:	701a      	strb	r2, [r3, #0]
}
 80094ba:	4770      	bx	lr
 80094bc:	2000000c 	.word	0x2000000c

080094c0 <_write>:
{
 80094c0:	b510      	push	{r4, lr}
  if ((count < 0) && (fd != STDOUT_FILENO) && (fd != STDERR_FILENO)) {
 80094c2:	1e14      	subs	r4, r2, #0
 80094c4:	db0e      	blt.n	80094e4 <_write+0x24>
  if (_ioWriteAllowed)
 80094c6:	4b0c      	ldr	r3, [pc, #48]	; (80094f8 <_write+0x38>)
 80094c8:	781b      	ldrb	r3, [r3, #0]
 80094ca:	b90b      	cbnz	r3, 80094d0 <_write+0x10>
    return -1;
 80094cc:	4620      	mov	r0, r4
}
 80094ce:	bd10      	pop	{r4, pc}
  status = HAL_UART_Transmit(&UartHandle, buff, count, HAL_MAX_DELAY);
 80094d0:	480a      	ldr	r0, [pc, #40]	; (80094fc <_write+0x3c>)
 80094d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80094d6:	b2a2      	uxth	r2, r4
 80094d8:	f7fa f904 	bl	80036e4 <HAL_UART_Transmit>
  return (status ? count : 0);
 80094dc:	2800      	cmp	r0, #0
 80094de:	d0f5      	beq.n	80094cc <_write+0xc>
 80094e0:	2000      	movs	r0, #0
}
 80094e2:	bd10      	pop	{r4, pc}
  if ((count < 0) && (fd != STDOUT_FILENO) && (fd != STDERR_FILENO)) {
 80094e4:	3801      	subs	r0, #1
 80094e6:	2801      	cmp	r0, #1
 80094e8:	d9ed      	bls.n	80094c6 <_write+0x6>
    errno = EBADF;
 80094ea:	f004 f985 	bl	800d7f8 <__errno>
 80094ee:	2309      	movs	r3, #9
 80094f0:	6003      	str	r3, [r0, #0]
    return -1;
 80094f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 80094f6:	bd10      	pop	{r4, pc}
 80094f8:	2000000c 	.word	0x2000000c
 80094fc:	20000260 	.word	0x20000260

08009500 <lc_print>:
{
 8009500:	b40f      	push	{r0, r1, r2, r3}
 8009502:	b500      	push	{lr}
 8009504:	b083      	sub	sp, #12
 8009506:	ab04      	add	r3, sp, #16
  vlc_print(&_put_c_driver, NULL, fmt, ap);
 8009508:	2100      	movs	r1, #0
{
 800950a:	f853 2b04 	ldr.w	r2, [r3], #4
  vlc_print(&_put_c_driver, NULL, fmt, ap);
 800950e:	4804      	ldr	r0, [pc, #16]	; (8009520 <lc_print+0x20>)
  va_start(ap, fmt);
 8009510:	9301      	str	r3, [sp, #4]
  vlc_print(&_put_c_driver, NULL, fmt, ap);
 8009512:	f001 f90d 	bl	800a730 <vlc_print>
}
 8009516:	b003      	add	sp, #12
 8009518:	f85d eb04 	ldr.w	lr, [sp], #4
 800951c:	b004      	add	sp, #16
 800951e:	4770      	bx	lr
 8009520:	08009441 	.word	0x08009441

08009524 <lc_vsnprint>:

size_t lc_vsnprint(char *buff, size_t size, const char* fmt, va_list vlist)
{
 8009524:	b530      	push	{r4, r5, lr}
 8009526:	4604      	mov	r4, r0
 8009528:	b085      	sub	sp, #20
  struct _buffer buffer = {buff, size, 0};
 800952a:	e9cd 4101 	strd	r4, r1, [sp, #4]
 800952e:	2500      	movs	r5, #0
  vlc_print(&_put_c_buffer_cb, &buffer, fmt, vlist);
 8009530:	a901      	add	r1, sp, #4
 8009532:	4804      	ldr	r0, [pc, #16]	; (8009544 <lc_vsnprint+0x20>)
  struct _buffer buffer = {buff, size, 0};
 8009534:	9503      	str	r5, [sp, #12]
  vlc_print(&_put_c_buffer_cb, &buffer, fmt, vlist);
 8009536:	f001 f8fb 	bl	800a730 <vlc_print>
  return buffer.pos - 1;
 800953a:	9803      	ldr	r0, [sp, #12]
}
 800953c:	3801      	subs	r0, #1
 800953e:	b005      	add	sp, #20
 8009540:	bd30      	pop	{r4, r5, pc}
 8009542:	bf00      	nop
 8009544:	08009421 	.word	0x08009421

08009548 <__wrap_malloc>:

void* __real_malloc(size_t bytes);
void __real_free(void *ptr);

void* __wrap_malloc(size_t bytes)
{
 8009548:	b538      	push	{r3, r4, r5, lr}
  uint8_t *ptr;

  io_malloc.cfg |= 1 << 1;
 800954a:	4d11      	ldr	r5, [pc, #68]	; (8009590 <__wrap_malloc+0x48>)

  /* ensure alignment for magic number */
  bytes = (bytes + 3) & ~3;
 800954c:	3003      	adds	r0, #3
  io_malloc.cfg |= 1 << 1;
 800954e:	682b      	ldr	r3, [r5, #0]
  bytes = (bytes + 3) & ~3;
 8009550:	f020 0403 	bic.w	r4, r0, #3
  io_malloc.cfg |= 1 << 1;
 8009554:	f043 0302 	orr.w	r3, r3, #2

  /* add 2x32-bit for size and magic  number */
  ptr = (uint8_t*)__real_malloc(bytes + 8);
 8009558:	f104 0008 	add.w	r0, r4, #8
  io_malloc.cfg |= 1 << 1;
 800955c:	602b      	str	r3, [r5, #0]
  ptr = (uint8_t*)__real_malloc(bytes + 8);
 800955e:	f004 f987 	bl	800d870 <malloc>

  /* remember size */
  if (ptr) {
 8009562:	b1a0      	cbz	r0, 800958e <__wrap_malloc+0x46>
    *((uint32_t*)ptr) = bytes;
    *((uint32_t*)(ptr + 4 + bytes)) = MAGIC_MALLOC_NUMBER;
 8009564:	1903      	adds	r3, r0, r4
 8009566:	4a0b      	ldr	r2, [pc, #44]	; (8009594 <__wrap_malloc+0x4c>)
    *((uint32_t*)ptr) = bytes;
 8009568:	6004      	str	r4, [r0, #0]
    *((uint32_t*)(ptr + 4 + bytes)) = MAGIC_MALLOC_NUMBER;
 800956a:	605a      	str	r2, [r3, #4]
  }

  if ((ptr) && (io_malloc.cfg & 1UL)) {
 800956c:	682b      	ldr	r3, [r5, #0]
 800956e:	07db      	lsls	r3, r3, #31
 8009570:	d50c      	bpl.n	800958c <__wrap_malloc+0x44>
    io_malloc.alloc_req++;
 8009572:	68ea      	ldr	r2, [r5, #12]
    io_malloc.alloc += bytes;
 8009574:	686b      	ldr	r3, [r5, #4]
    io_malloc.alloc_req++;
 8009576:	3201      	adds	r2, #1
    io_malloc.alloc += bytes;
 8009578:	4423      	add	r3, r4
    io_malloc.alloc_req++;
 800957a:	60ea      	str	r2, [r5, #12]
    io_malloc.alloc += bytes;
 800957c:	606b      	str	r3, [r5, #4]

    io_malloc.used += bytes;

    if (io_malloc.used > io_malloc.max) {
 800957e:	e9d5 3205 	ldrd	r3, r2, [r5, #20]
    io_malloc.used += bytes;
 8009582:	4414      	add	r4, r2
    if (io_malloc.used > io_malloc.max) {
 8009584:	429c      	cmp	r4, r3
    io_malloc.used += bytes;
 8009586:	61ac      	str	r4, [r5, #24]
      io_malloc.max = io_malloc.used;
 8009588:	bf88      	it	hi
 800958a:	616c      	strhi	r4, [r5, #20]

    if (io_malloc.a_idx >= _IO_MALLOC_TRACK_MODE)
      io_malloc.a_idx = 0;
#endif
  }
  return ptr?(ptr + 4):NULL;
 800958c:	3004      	adds	r0, #4
}
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	20000a94 	.word	0x20000a94
 8009594:	efdcba98 	.word	0xefdcba98

08009598 <__wrap_free>:
void __wrap_free(void *ptr)
{
  uint8_t* p;
  uint32_t bytes;

  io_malloc.cfg |= 1 << 2;
 8009598:	4a10      	ldr	r2, [pc, #64]	; (80095dc <__wrap_free+0x44>)
 800959a:	6811      	ldr	r1, [r2, #0]
 800959c:	f041 0104 	orr.w	r1, r1, #4
 80095a0:	6011      	str	r1, [r2, #0]

  if (!ptr)
 80095a2:	b1d0      	cbz	r0, 80095da <__wrap_free+0x42>
{
 80095a4:	b470      	push	{r4, r5, r6}
 80095a6:	4603      	mov	r3, r0
    return;

  p = (uint8_t*)ptr - 4;
  bytes = *((uint32_t*)p);
 80095a8:	f850 4c04 	ldr.w	r4, [r0, #-4]

  if (*((uint32_t*)(p + 4 + bytes)) == MAGIC_MALLOC_NUMBER) {
 80095ac:	4d0c      	ldr	r5, [pc, #48]	; (80095e0 <__wrap_free+0x48>)
 80095ae:	591e      	ldr	r6, [r3, r4]
 80095b0:	42ae      	cmp	r6, r5
  p = (uint8_t*)ptr - 4;
 80095b2:	f1a0 0004 	sub.w	r0, r0, #4
  if (*((uint32_t*)(p + 4 + bytes)) == MAGIC_MALLOC_NUMBER) {
 80095b6:	d102      	bne.n	80095be <__wrap_free+0x26>
    *((uint32_t*)(p + 4 + bytes)) = 0;
 80095b8:	2100      	movs	r1, #0
 80095ba:	5119      	str	r1, [r3, r4]
  }

  if (io_malloc.cfg & 1UL) {
 80095bc:	6811      	ldr	r1, [r2, #0]
 80095be:	07cb      	lsls	r3, r1, #31
 80095c0:	d508      	bpl.n	80095d4 <__wrap_free+0x3c>
    io_malloc.free_req++;
    io_malloc.free += bytes;
 80095c2:	6893      	ldr	r3, [r2, #8]
    io_malloc.free_req++;
 80095c4:	6911      	ldr	r1, [r2, #16]
    io_malloc.free += bytes;
 80095c6:	4423      	add	r3, r4
 80095c8:	6093      	str	r3, [r2, #8]
    io_malloc.used -= bytes;
 80095ca:	6993      	ldr	r3, [r2, #24]
    io_malloc.free_req++;
 80095cc:	3101      	adds	r1, #1
    io_malloc.used -= bytes;
 80095ce:	1b1b      	subs	r3, r3, r4
    io_malloc.free_req++;
 80095d0:	6111      	str	r1, [r2, #16]
    io_malloc.used -= bytes;
 80095d2:	6193      	str	r3, [r2, #24]
    if (io_malloc.f_idx >= _IO_MALLOC_TRACK_MODE)
      io_malloc.f_idx = 0;
#endif
  }
  __real_free(p);
}
 80095d4:	bc70      	pop	{r4, r5, r6}
  __real_free(p);
 80095d6:	f004 b953 	b.w	800d880 <free>
 80095da:	4770      	bx	lr
 80095dc:	20000a94 	.word	0x20000a94
 80095e0:	efdcba98 	.word	0xefdcba98

080095e4 <dwtCyclesToTime>:

struct cyclesCount cyclesCount;

int dwtCyclesToTime(uint64_t clks, struct dwtTime *t)
{
  if (!t)
 80095e4:	2a00      	cmp	r2, #0
 80095e6:	d056      	beq.n	8009696 <dwtCyclesToTime+0xb2>
{
 80095e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095ec:	4605      	mov	r5, r0
 80095ee:	4688      	mov	r8, r1
 80095f0:	4616      	mov	r6, r2
    return -1;
  uint32_t fcpu = port_hal_get_cpu_freq();
 80095f2:	f7f9 f9d1 	bl	8002998 <HAL_RCC_GetHCLKFreq>
  uint64_t s  = clks / fcpu;
 80095f6:	2300      	movs	r3, #0
  uint32_t fcpu = port_hal_get_cpu_freq();
 80095f8:	4681      	mov	r9, r0
  uint64_t s  = clks / fcpu;
 80095fa:	4602      	mov	r2, r0
 80095fc:	4641      	mov	r1, r8
 80095fe:	4628      	mov	r0, r5
 8009600:	f7f7 fc58 	bl	8000eb4 <__aeabi_uldivmod>
  uint64_t ms = (clks * 1000) / fcpu;
 8009604:	016c      	lsls	r4, r5, #5
 8009606:	ea4f 1148 	mov.w	r1, r8, lsl #5
 800960a:	1b64      	subs	r4, r4, r5
 800960c:	ea41 61d5 	orr.w	r1, r1, r5, lsr #27
 8009610:	eb61 0a08 	sbc.w	sl, r1, r8
  uint64_t s  = clks / fcpu;
 8009614:	4607      	mov	r7, r0
  uint64_t ms = (clks * 1000) / fcpu;
 8009616:	ea4f 018a 	mov.w	r1, sl, lsl #2
 800961a:	00a0      	lsls	r0, r4, #2
 800961c:	1940      	adds	r0, r0, r5
 800961e:	ea41 7194 	orr.w	r1, r1, r4, lsr #30
 8009622:	eb48 0101 	adc.w	r1, r8, r1
 8009626:	00c9      	lsls	r1, r1, #3
 8009628:	464a      	mov	r2, r9
 800962a:	ea41 7150 	orr.w	r1, r1, r0, lsr #29
 800962e:	2300      	movs	r3, #0
 8009630:	00c0      	lsls	r0, r0, #3
 8009632:	f7f7 fc3f 	bl	8000eb4 <__aeabi_uldivmod>
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 8009636:	ea4f 214a 	mov.w	r1, sl, lsl #9
 800963a:	ea41 51d4 	orr.w	r1, r1, r4, lsr #23
 800963e:	0264      	lsls	r4, r4, #9
 8009640:	1964      	adds	r4, r4, r5
 8009642:	eb48 0101 	adc.w	r1, r8, r1
  uint64_t ms = (clks * 1000) / fcpu;
 8009646:	4603      	mov	r3, r0
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 8009648:	018a      	lsls	r2, r1, #6
 800964a:	01a0      	lsls	r0, r4, #6
 800964c:	ea42 6294 	orr.w	r2, r2, r4, lsr #26
 8009650:	1b00      	subs	r0, r0, r4
  ms -= (s * 1000);
 8009652:	ebc7 1447 	rsb	r4, r7, r7, lsl #5
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 8009656:	eb62 0101 	sbc.w	r1, r2, r1
 800965a:	1940      	adds	r0, r0, r5
  ms -= (s * 1000);
 800965c:	eb07 0584 	add.w	r5, r7, r4, lsl #2
 8009660:	eba3 05c5 	sub.w	r5, r3, r5, lsl #3
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 8009664:	eb48 0101 	adc.w	r1, r8, r1
 8009668:	464a      	mov	r2, r9
 800966a:	2300      	movs	r3, #0
 800966c:	f7f7 fc22 	bl	8000eb4 <__aeabi_uldivmod>
  us -= (ms * 1000 + s * 1000000);
 8009670:	eb07 2344 	add.w	r3, r7, r4, lsl #9
 8009674:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8009678:	19db      	adds	r3, r3, r7
 800967a:	1ac3      	subs	r3, r0, r3
 800967c:	ebc5 1045 	rsb	r0, r5, r5, lsl #5
 8009680:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8009684:	eba3 03c0 	sub.w	r3, r3, r0, lsl #3
  t->fcpu = fcpu;
  t->s = s;
 8009688:	e9c6 9700 	strd	r9, r7, [r6]
  t->ms = ms;
  t->us = us;
 800968c:	e9c6 5302 	strd	r5, r3, [r6, #8]
  return 0;
 8009690:	2000      	movs	r0, #0
}
 8009692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return -1;
 8009696:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800969a:	4770      	bx	lr

0800969c <dwtCyclesToFloatMs>:

float dwtCyclesToFloatMs(uint64_t clks)
{
 800969c:	b510      	push	{r4, lr}
 800969e:	ed2d 8b02 	vpush	{d8}
 80096a2:	b082      	sub	sp, #8
 80096a4:	4604      	mov	r4, r0
 80096a6:	9101      	str	r1, [sp, #4]
  float res;
  float fcpu = (float)port_hal_get_cpu_freq();
 80096a8:	f7f9 f976 	bl	8002998 <HAL_RCC_GetHCLKFreq>
  res = ((float)clks * (float)1000.0) / fcpu;
 80096ac:	9901      	ldr	r1, [sp, #4]
  float fcpu = (float)port_hal_get_cpu_freq();
 80096ae:	4603      	mov	r3, r0
  res = ((float)clks * (float)1000.0) / fcpu;
 80096b0:	4620      	mov	r0, r4
  float fcpu = (float)port_hal_get_cpu_freq();
 80096b2:	ee08 3a10 	vmov	s16, r3
  res = ((float)clks * (float)1000.0) / fcpu;
 80096b6:	f7f7 fbb7 	bl	8000e28 <__aeabi_ul2f>
 80096ba:	ed9f 0a07 	vldr	s0, [pc, #28]	; 80096d8 <dwtCyclesToFloatMs+0x3c>
 80096be:	ee07 0a90 	vmov	s15, r0
  float fcpu = (float)port_hal_get_cpu_freq();
 80096c2:	eeb8 8a48 	vcvt.f32.u32	s16, s16
  res = ((float)clks * (float)1000.0) / fcpu;
 80096c6:	ee27 0a80 	vmul.f32	s0, s15, s0
  return res;
}
 80096ca:	ee80 0a08 	vdiv.f32	s0, s0, s16
 80096ce:	b002      	add	sp, #8
 80096d0:	ecbd 8b02 	vpop	{d8}
 80096d4:	bd10      	pop	{r4, pc}
 80096d6:	bf00      	nop
 80096d8:	447a0000 	.word	0x447a0000

080096dc <getSysConf>:
#endif


void getSysConf(struct mcu_conf *conf)
{
  if (!conf)
 80096dc:	b350      	cbz	r0, 8009734 <getSysConf+0x58>
{
 80096de:	b510      	push	{r4, lr}
 80096e0:	b082      	sub	sp, #8
 80096e2:	4604      	mov	r4, r0
    return;

  conf->sclk = port_hal_get_cpu_freq();
 80096e4:	f7f9 f958 	bl	8002998 <HAL_RCC_GetHCLKFreq>
 80096e8:	6020      	str	r0, [r4, #0]
  conf->hclk = port_hal_get_sys_freq();
 80096ea:	f7f9 f955 	bl	8002998 <HAL_RCC_GetHCLKFreq>

#if defined(STM32L4) || defined(STM32F4)

  mconf |= MCONF_L4_F4;

  __I uint32_t acr = FLASH->ACR ;
 80096ee:	4b12      	ldr	r3, [pc, #72]	; (8009738 <getSysConf+0x5c>)
  conf->hclk = port_hal_get_sys_freq();
 80096f0:	6060      	str	r0, [r4, #4]
  __I uint32_t acr = FLASH->ACR ;
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	9301      	str	r3, [sp, #4]

  mconf |= ((acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos);
 80096f6:	9b01      	ldr	r3, [sp, #4]

  if ((acr & FLASH_ACR_PRFTEN_Msk) >> FLASH_ACR_PRFTEN_Pos)
 80096f8:	9a01      	ldr	r2, [sp, #4]
 80096fa:	05d0      	lsls	r0, r2, #23
    mconf |= MCONF_ART_DCACHE;
  if ((acr & FLASH_ACR_ICEN_Msk) >> FLASH_ACR_ICEN_Pos)
 80096fc:	9a01      	ldr	r2, [sp, #4]
  mconf |= ((acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos);
 80096fe:	f003 030f 	and.w	r3, r3, #15
    mconf |= MCONF_ART_DCACHE;
 8009702:	bf4c      	ite	mi
 8009704:	f043 2301 	orrmi.w	r3, r3, #16777472	; 0x1000100
  mconf |= ((acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos);
 8009708:	f043 7380 	orrpl.w	r3, r3, #16777216	; 0x1000000
  if ((acr & FLASH_ACR_ICEN_Msk) >> FLASH_ACR_ICEN_Pos)
 800970c:	0591      	lsls	r1, r2, #22
    mconf |= MCONF_ART_ICACHE;
  if ((acr & FLASH_ACR_DCEN_Msk) >> FLASH_ACR_DCEN_Pos)
 800970e:	9a01      	ldr	r2, [sp, #4]
    mconf |= MCONF_ART_ICACHE;
 8009710:	bf48      	it	mi
 8009712:	f443 7300 	orrmi.w	r3, r3, #512	; 0x200
  if ((acr & FLASH_ACR_DCEN_Msk) >> FLASH_ACR_DCEN_Pos)
 8009716:	0552      	lsls	r2, r2, #21
    mconf |= MCONF_ART_PREFETCH;
 8009718:	bf48      	it	mi
 800971a:	f443 6380 	orrmi.w	r3, r3, #1024	; 0x400
#if defined(STM32N6)
  mconf |= MCONF_N6;
#endif

#if (__FPU_PRESENT == 1) && __FPU_USED
  mconf |= MCONF_FPU;  /* FPU present and used */
 800971e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  conf->conf = getFlashCacheConf();
 8009722:	60a3      	str	r3, [r4, #8]
  conf->devid = port_hal_get_dev_id();
 8009724:	f7f8 f91e 	bl	8001964 <HAL_GetDEVID>
 8009728:	60e0      	str	r0, [r4, #12]
  conf->revid = port_hal_get_rev_id();
 800972a:	f7f8 f915 	bl	8001958 <HAL_GetREVID>
 800972e:	6120      	str	r0, [r4, #16]
}
 8009730:	b002      	add	sp, #8
 8009732:	bd10      	pop	{r4, pc}
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop
 8009738:	40022000 	.word	0x40022000

0800973c <systemSettingLog>:

  return mconf;
}

void systemSettingLog(void)
{
 800973c:	b570      	push	{r4, r5, r6, lr}
  LC_PRINT("Compiled with GHS-ARM Compiler %d\r\n", __GHS_VERSION_NUMBER);
#elif defined(_IS_HTC_COMPILER) && _IS_HTC_COMPILER
  LC_PRINT("Compiled with HIGHTEC Clang %d.%d.%d\r\n", __clang_major__, __clang_minor__,
      __clang_patchlevel__);
#elif defined(_IS_GCC_COMPILER) && _IS_GCC_COMPILER
  LC_PRINT("Compiled with GCC %d.%d.%d\r\n", __GNUC__, __GNUC_MINOR__,
 800973e:	2203      	movs	r2, #3
{
 8009740:	b086      	sub	sp, #24
  LC_PRINT("Compiled with GCC %d.%d.%d\r\n", __GNUC__, __GNUC_MINOR__,
 8009742:	210a      	movs	r1, #10
 8009744:	2301      	movs	r3, #1
 8009746:	4847      	ldr	r0, [pc, #284]	; (8009864 <systemSettingLog+0x128>)
 8009748:	f7ff feda 	bl	8009500 <lc_print>
  conf->sclk = port_hal_get_cpu_freq();
 800974c:	f7f9 f924 	bl	8002998 <HAL_RCC_GetHCLKFreq>
 8009750:	4605      	mov	r5, r0
  conf->hclk = port_hal_get_sys_freq();
 8009752:	f7f9 f921 	bl	8002998 <HAL_RCC_GetHCLKFreq>
  __I uint32_t acr = FLASH->ACR ;
 8009756:	4b44      	ldr	r3, [pc, #272]	; (8009868 <systemSettingLog+0x12c>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	9305      	str	r3, [sp, #20]
  mconf |= ((acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos);
 800975c:	9b05      	ldr	r3, [sp, #20]
  if ((acr & FLASH_ACR_PRFTEN_Msk) >> FLASH_ACR_PRFTEN_Pos)
 800975e:	9b05      	ldr	r3, [sp, #20]
  if ((acr & FLASH_ACR_ICEN_Msk) >> FLASH_ACR_ICEN_Pos)
 8009760:	9b05      	ldr	r3, [sp, #20]
  if ((acr & FLASH_ACR_DCEN_Msk) >> FLASH_ACR_DCEN_Pos)
 8009762:	9b05      	ldr	r3, [sp, #20]
  conf->hclk = port_hal_get_sys_freq();
 8009764:	4604      	mov	r4, r0
  conf->devid = port_hal_get_dev_id();
 8009766:	f7f8 f8fd 	bl	8001964 <HAL_GetDEVID>
 800976a:	4606      	mov	r6, r0
  conf->revid = port_hal_get_rev_id();
 800976c:	f7f8 f8f4 	bl	8001958 <HAL_GetREVID>
 8009770:	4603      	mov	r3, r0


  /* Display Device configuration */
  getSysConf(&sys_conf);

  LC_PRINT(DEVICE_FAMILY " device configuration...\r\n");
 8009772:	483e      	ldr	r0, [pc, #248]	; (800986c <systemSettingLog+0x130>)
  conf->revid = port_hal_get_rev_id();
 8009774:	9303      	str	r3, [sp, #12]
  LC_PRINT(DEVICE_FAMILY " device configuration...\r\n");
 8009776:	f7ff fec3 	bl	8009500 <lc_print>

  LC_PRINT(" Device       : DevID:0x%04x (%s) RevID:0x%04x\r\n",
 800977a:	fa1f fc86 	uxth.w	ip, r6
  switch (dev_id) {
 800977e:	f240 4271 	movw	r2, #1137	; 0x471
 8009782:	4594      	cmp	ip, r2
 8009784:	9b03      	ldr	r3, [sp, #12]
 8009786:	d813      	bhi.n	80097b0 <systemSettingLog+0x74>
 8009788:	f5bc 6f8c 	cmp.w	ip, #1120	; 0x460
 800978c:	d951      	bls.n	8009832 <systemSettingLog+0xf6>
 800978e:	f46f 628c 	mvn.w	r2, #1120	; 0x460
 8009792:	4494      	add	ip, r2
 8009794:	f1bc 0f10 	cmp.w	ip, #16
 8009798:	d80a      	bhi.n	80097b0 <systemSettingLog+0x74>
 800979a:	e8df f00c 	tbb	[pc, ip]
 800979e:	615f      	.short	0x615f
 80097a0:	09095b09 	.word	0x09095b09
 80097a4:	09090909 	.word	0x09090909
 80097a8:	09090909 	.word	0x09090909
 80097ac:	5d09      	.short	0x5d09
 80097ae:	59          	.byte	0x59
 80097af:	00          	.byte	0x00
  default:    str = "UNKNOWN";
 80097b0:	4a2f      	ldr	r2, [pc, #188]	; (8009870 <systemSettingLog+0x134>)
  LC_PRINT(" Device       : DevID:0x%04x (%s) RevID:0x%04x\r\n",
 80097b2:	4830      	ldr	r0, [pc, #192]	; (8009874 <systemSettingLog+0x138>)
 80097b4:	4631      	mov	r1, r6
 80097b6:	f7ff fea3 	bl	8009500 <lc_print>
      devIdToStr(sys_conf.devid),
      (int)sys_conf.revid
  );

#if (__FPU_PRESENT == 1)
  LC_PRINT(" Core Arch.   : M%d - %s %s\r\n", __CORTEX_M, "FPU ", ((__FPU_USED) ? "used" : "not used!"));
 80097ba:	4b2f      	ldr	r3, [pc, #188]	; (8009878 <systemSettingLog+0x13c>)
#else
  LC_PRINT(" Core Arch.   : M%d - %s\r\n", __CORTEX_M, "no FPU");
#endif

  LC_PRINT(" HAL version  : 0x%08x\r\n", (int)port_hal_get_hal_version());
  LC_PRINT(" SYSCLK clock : %u MHz\r\n", (int)sys_conf.sclk/1000000);
 80097bc:	4e2f      	ldr	r6, [pc, #188]	; (800987c <systemSettingLog+0x140>)
  LC_PRINT(" Core Arch.   : M%d - %s %s\r\n", __CORTEX_M, "FPU ", ((__FPU_USED) ? "used" : "not used!"));
 80097be:	f103 0208 	add.w	r2, r3, #8
 80097c2:	f103 0010 	add.w	r0, r3, #16
 80097c6:	2104      	movs	r1, #4
 80097c8:	f7ff fe9a 	bl	8009500 <lc_print>
  LC_PRINT(" HAL version  : 0x%08x\r\n", (int)port_hal_get_hal_version());
 80097cc:	f7f8 f8c0 	bl	8001950 <HAL_GetHalVersion>
 80097d0:	4601      	mov	r1, r0
 80097d2:	482b      	ldr	r0, [pc, #172]	; (8009880 <systemSettingLog+0x144>)
 80097d4:	f7ff fe94 	bl	8009500 <lc_print>
  LC_PRINT(" SYSCLK clock : %u MHz\r\n", (int)sys_conf.sclk/1000000);
 80097d8:	fb86 3105 	smull	r3, r1, r6, r5
 80097dc:	17ed      	asrs	r5, r5, #31
 80097de:	ebc5 41a1 	rsb	r1, r5, r1, asr #18
 80097e2:	4828      	ldr	r0, [pc, #160]	; (8009884 <systemSettingLog+0x148>)
 80097e4:	f7ff fe8c 	bl	8009500 <lc_print>
  LC_PRINT(" HCLK clock   : %u MHz\r\n", (int)sys_conf.hclk/1000000);
 80097e8:	fb86 3104 	smull	r3, r1, r6, r4
 80097ec:	17e4      	asrs	r4, r4, #31
 80097ee:	ebc4 41a1 	rsb	r1, r4, r1, asr #18
 80097f2:	4825      	ldr	r0, [pc, #148]	; (8009888 <systemSettingLog+0x14c>)
 80097f4:	f7ff fe84 	bl	8009500 <lc_print>
      bitToStr(ccr & SCB_CCR_DC_Msk));
#endif
#endif

#if defined(STM32F4) || defined(STM32L4)
  uint32_t acr = FLASH->ACR;
 80097f8:	4b1b      	ldr	r3, [pc, #108]	; (8009868 <systemSettingLog+0x12c>)
    return "False";
 80097fa:	4824      	ldr	r0, [pc, #144]	; (800988c <systemSettingLog+0x150>)
  uint32_t acr = FLASH->ACR;
 80097fc:	6819      	ldr	r1, [r3, #0]
    return "False";
 80097fe:	f100 0408 	add.w	r4, r0, #8
 8009802:	f411 7f80 	tst.w	r1, #256	; 0x100
 8009806:	bf14      	ite	ne
 8009808:	4602      	movne	r2, r0
 800980a:	4622      	moveq	r2, r4
 800980c:	f411 7f00 	tst.w	r1, #512	; 0x200
 8009810:	bf14      	ite	ne
 8009812:	4603      	movne	r3, r0
 8009814:	4623      	moveq	r3, r4
 8009816:	f411 6f80 	tst.w	r1, #1024	; 0x400
 800981a:	bf18      	it	ne
 800981c:	4604      	movne	r4, r0
  LC_PRINT(" FLASH conf.  : ACR=0x%08x - Prefetch=%s $I/$D=(%s,%s) latency=%d\r\n",
 800981e:	9400      	str	r4, [sp, #0]
 8009820:	f001 040f 	and.w	r4, r1, #15
 8009824:	9401      	str	r4, [sp, #4]
 8009826:	f500 7084 	add.w	r0, r0, #264	; 0x108
 800982a:	f7ff fe69 	bl	8009500 <lc_print>
  LC_PRINT(" CACHE conf.  : $I/$D=(%s,%s)\r\n",
      bitToStr(ccr & SCB_CCR_IC_Msk),
      bitToStr(ccr & SCB_CCR_DC_Msk));
#endif

}
 800982e:	b006      	add	sp, #24
 8009830:	bd70      	pop	{r4, r5, r6, pc}
  switch (dev_id) {
 8009832:	f240 4215 	movw	r2, #1045	; 0x415
 8009836:	4594      	cmp	ip, r2
 8009838:	d008      	beq.n	800984c <systemSettingLog+0x110>
  case 0x435: str = "STM32L43xxx"; break;  /* Little_Orca_256K */
 800983a:	4a0d      	ldr	r2, [pc, #52]	; (8009870 <systemSettingLog+0x134>)
  switch (dev_id) {
 800983c:	f240 4035 	movw	r0, #1077	; 0x435
  case 0x435: str = "STM32L43xxx"; break;  /* Little_Orca_256K */
 8009840:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 8009844:	4584      	cmp	ip, r0
 8009846:	bf08      	it	eq
 8009848:	460a      	moveq	r2, r1
 800984a:	e7b2      	b.n	80097b2 <systemSettingLog+0x76>
  case 0x415: str = "STM32L4x6xx"; break;  /* Orca_1M */
 800984c:	4a10      	ldr	r2, [pc, #64]	; (8009890 <systemSettingLog+0x154>)
 800984e:	e7b0      	b.n	80097b2 <systemSettingLog+0x76>
  case 0x471: str = "STM32L4P/Q"; break;   /* Orca_plus_1MB */
 8009850:	4a10      	ldr	r2, [pc, #64]	; (8009894 <systemSettingLog+0x158>)
 8009852:	e7ae      	b.n	80097b2 <systemSettingLog+0x76>
  case 0x464: str = "STM32L4x2"; break;    /* Orca_128K */
 8009854:	4a10      	ldr	r2, [pc, #64]	; (8009898 <systemSettingLog+0x15c>)
 8009856:	e7ac      	b.n	80097b2 <systemSettingLog+0x76>
  case 0x470: str = "STM32L4R/S"; break;   /* Orca_plus_2MB */
 8009858:	4a10      	ldr	r2, [pc, #64]	; (800989c <systemSettingLog+0x160>)
 800985a:	e7aa      	b.n	80097b2 <systemSettingLog+0x76>
  case 0x461: str = "STM32L49xxx"; break;  /* BigOrca_1M */
 800985c:	4a10      	ldr	r2, [pc, #64]	; (80098a0 <systemSettingLog+0x164>)
 800985e:	e7a8      	b.n	80097b2 <systemSettingLog+0x76>
  switch (dev_id) {
 8009860:	4a10      	ldr	r2, [pc, #64]	; (80098a4 <systemSettingLog+0x168>)
 8009862:	e7a6      	b.n	80097b2 <systemSettingLog+0x76>
 8009864:	0801054c 	.word	0x0801054c
 8009868:	40022000 	.word	0x40022000
 800986c:	0801056c 	.word	0x0801056c
 8009870:	080104e0 	.word	0x080104e0
 8009874:	0801058c 	.word	0x0801058c
 8009878:	080105c0 	.word	0x080105c0
 800987c:	431bde83 	.word	0x431bde83
 8009880:	080105f0 	.word	0x080105f0
 8009884:	0801060c 	.word	0x0801060c
 8009888:	08010628 	.word	0x08010628
 800988c:	0801053c 	.word	0x0801053c
 8009890:	08010500 	.word	0x08010500
 8009894:	08010518 	.word	0x08010518
 8009898:	080104f4 	.word	0x080104f4
 800989c:	08010524 	.word	0x08010524
 80098a0:	080104e8 	.word	0x080104e8
 80098a4:	08010530 	.word	0x08010530

080098a8 <_mon_alloc_reset>:

#include <stdlib.h>

#pragma GCC push_options
#pragma GCC optimize ("O0")
static inline void _mon_alloc_reset(void) {
 80098a8:	b580      	push	{r7, lr}
 80098aa:	af00      	add	r7, sp, #0
    memset((void *)&io_malloc, 0, sizeof(struct io_malloc));
 80098ac:	221c      	movs	r2, #28
 80098ae:	2100      	movs	r1, #0
 80098b0:	4805      	ldr	r0, [pc, #20]	; (80098c8 <_mon_alloc_reset+0x20>)
 80098b2:	f003 fffb 	bl	800d8ac <memset>
    /* force a call of wrap functions */\
    free(malloc(10));
 80098b6:	200a      	movs	r0, #10
 80098b8:	f7ff fe46 	bl	8009548 <__wrap_malloc>
 80098bc:	4603      	mov	r3, r0
 80098be:	4618      	mov	r0, r3
 80098c0:	f7ff fe6a 	bl	8009598 <__wrap_free>
}
 80098c4:	bf00      	nop
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	20000a94 	.word	0x20000a94

080098cc <aiPbCmdSysInfo>:
 * Specific test APP commands
 * -----------------------------------------------------------------------------
 */

void aiPbCmdSysInfo(const reqMsg *req, respMsg *resp, void *param)
{
 80098cc:	b530      	push	{r4, r5, lr}
 80098ce:	b087      	sub	sp, #28
 80098d0:	4605      	mov	r5, r0
  UNUSED(param);
  struct mcu_conf conf;

  getSysConf(&conf);
 80098d2:	a801      	add	r0, sp, #4
{
 80098d4:	460c      	mov	r4, r1
  getSysConf(&conf);
 80098d6:	f7ff ff01 	bl	80096dc <getSysConf>

  resp->which_payload = respMsg_sinfo_tag;
 80098da:	e9dd 1201 	ldrd	r1, r2, [sp, #4]

  resp->payload.sinfo.devid = conf.devid;
 80098de:	e9dd 3003 	ldrd	r3, r0, [sp, #12]
  resp->which_payload = respMsg_sinfo_tag;
 80098e2:	f04f 0c0b 	mov.w	ip, #11
  resp->payload.sinfo.devid = conf.devid;
 80098e6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80098ea:	e9c4 2304 	strd	r2, r3, [r4, #16]
  resp->which_payload = respMsg_sinfo_tag;
 80098ee:	f8a4 c006 	strh.w	ip, [r4, #6]
  resp->payload.sinfo.sclock = conf.sclk;
  resp->payload.sinfo.hclock = conf.hclk;
  resp->payload.sinfo.cache = conf.conf;

  aiPbMgrSendResp(req, resp, EnumState_S_IDLE);
 80098f2:	2200      	movs	r2, #0
 80098f4:	4621      	mov	r1, r4
 80098f6:	4628      	mov	r0, r5
 80098f8:	f7ff fc72 	bl	80091e0 <aiPbMgrSendResp>
}
 80098fc:	b007      	add	sp, #28
 80098fe:	bd30      	pop	{r4, r5, pc}

08009900 <aiPbCmdNNInfo>:


void aiPbCmdNNInfo(const reqMsg *req, respMsg *resp, void *param)
{
 8009900:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  UNUSED(param);

  if (net_exec_ctx[0].hdl && req->param == 0)
 8009904:	4d4c      	ldr	r5, [pc, #304]	; (8009a38 <aiPbCmdNNInfo+0x138>)
 8009906:	686b      	ldr	r3, [r5, #4]
{
 8009908:	b09c      	sub	sp, #112	; 0x70
 800990a:	4606      	mov	r6, r0
 800990c:	460c      	mov	r4, r1
  if (net_exec_ctx[0].hdl && req->param == 0)
 800990e:	b173      	cbz	r3, 800992e <aiPbCmdNNInfo+0x2e>
 8009910:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8009914:	f1b8 0f00 	cmp.w	r8, #0
 8009918:	d016      	beq.n	8009948 <aiPbCmdNNInfo+0x48>
    send_model_info(req, resp, EnumState_S_IDLE, &net_exec_ctx[0]);
  else {
    if (req->param > 0)
      aiPbMgrSendAck(req, resp, EnumState_S_ERROR,
 800991a:	2304      	movs	r3, #4
 800991c:	9300      	str	r3, [sp, #0]
 800991e:	461a      	mov	r2, r3
 8009920:	4621      	mov	r1, r4
 8009922:	4630      	mov	r0, r6
 8009924:	f7ff fc6e 	bl	8009204 <aiPbMgrSendAck>
                EnumError_E_INVALID_PARAM, EnumError_E_INVALID_PARAM);
    else
      aiPbMgrSendAck(req, resp, EnumState_S_ERROR,
          net_exec_ctx[0].error, EnumError_E_GENERIC);
  }
}
 8009928:	b01c      	add	sp, #112	; 0x70
 800992a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    if (req->param > 0)
 800992e:	6883      	ldr	r3, [r0, #8]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d1f2      	bne.n	800991a <aiPbCmdNNInfo+0x1a>
      aiPbMgrSendAck(req, resp, EnumState_S_ERROR,
 8009934:	220a      	movs	r2, #10
 8009936:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 800993a:	9200      	str	r2, [sp, #0]
 800993c:	2204      	movs	r2, #4
 800993e:	f7ff fc61 	bl	8009204 <aiPbMgrSendAck>
}
 8009942:	b01c      	add	sp, #112	; 0x70
 8009944:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  tflm_c_rt_version(&ver);
 8009948:	a803      	add	r0, sp, #12
 800994a:	f003 fd9d 	bl	800d488 <tflm_c_rt_version>
  resp->which_payload = respMsg_minfo_tag;
 800994e:	2316      	movs	r3, #22
 8009950:	80e3      	strh	r3, [r4, #6]
  aiPbStrCopy(_model_name, &resp->payload.minfo.name[0],
 8009952:	f104 0108 	add.w	r1, r4, #8
  resp->payload.minfo.rtid = _AI_RUNTIME_ID;
 8009956:	f04f 0902 	mov.w	r9, #2
  aiPbStrCopy(_model_name, &resp->payload.minfo.name[0],
 800995a:	4838      	ldr	r0, [pc, #224]	; (8009a3c <aiPbCmdNNInfo+0x13c>)
 800995c:	2240      	movs	r2, #64	; 0x40
 800995e:	f7ff fbdf 	bl	8009120 <aiPbStrCopy>
  aiPbStrCopy(_null, &resp->payload.minfo.signature[0],
 8009962:	f104 014c 	add.w	r1, r4, #76	; 0x4c
 8009966:	4836      	ldr	r0, [pc, #216]	; (8009a40 <aiPbCmdNNInfo+0x140>)
  resp->payload.minfo.rtid = _AI_RUNTIME_ID;
 8009968:	f8c4 9048 	str.w	r9, [r4, #72]	; 0x48
  aiPbStrCopy(_null, &resp->payload.minfo.signature[0],
 800996c:	2240      	movs	r2, #64	; 0x40
 800996e:	f7ff fbd7 	bl	8009120 <aiPbStrCopy>
  aiPbStrCopy(_compile_date_time, &resp->payload.minfo.compile_datetime[0],
 8009972:	f104 018c 	add.w	r1, r4, #140	; 0x8c
 8009976:	4833      	ldr	r0, [pc, #204]	; (8009a44 <aiPbCmdNNInfo+0x144>)
 8009978:	2240      	movs	r2, #64	; 0x40
 800997a:	f7ff fbd1 	bl	8009120 <aiPbStrCopy>
  return version->major << 24 | version->minor << 16 | version->patch << 8 | version->schema;
 800997e:	9b03      	ldr	r3, [sp, #12]
  resp->payload.minfo.n_nodes = (uint32_t)tflm_c_operators_size(ctx->hdl);
 8009980:	6868      	ldr	r0, [r5, #4]
 8009982:	ba1b      	rev	r3, r3
  resp->payload.minfo.tool_version = _version_to_uint32(&ver);
 8009984:	e9c4 3333 	strd	r3, r3, [r4, #204]	; 0xcc
  resp->payload.minfo.n_macc = (uint64_t)1;
 8009988:	2201      	movs	r2, #1
 800998a:	2300      	movs	r3, #0
 800998c:	e9c4 2336 	strd	r2, r3, [r4, #216]	; 0xd8
  resp->payload.minfo.n_nodes = (uint32_t)tflm_c_operators_size(ctx->hdl);
 8009990:	f003 fdf0 	bl	800d574 <tflm_c_operators_size>
      &_encode_to_tensor_desc_cb, ctx->n_inputs, &tensor_desc_ins};
 8009994:	68a9      	ldr	r1, [r5, #8]
  struct _encode_tensor_desc tensor_ins = {
 8009996:	9108      	str	r1, [sp, #32]
  resp->payload.minfo.n_inputs = ctx->n_inputs;
 8009998:	f8c4 10e4 	str.w	r1, [r4, #228]	; 0xe4
  struct _data_tensor_desc tensor_desc_outs = {ctx, ctx->outputs, flags};
 800999c:	6969      	ldr	r1, [r5, #20]
 800999e:	910b      	str	r1, [sp, #44]	; 0x2c
  struct _encode_tensor_desc tensor_ins = {
 80099a0:	a904      	add	r1, sp, #16
 80099a2:	9109      	str	r1, [sp, #36]	; 0x24
  resp->payload.minfo.inputs.arg = (void *)&tensor_ins;
 80099a4:	a907      	add	r1, sp, #28
      &_encode_to_tensor_desc_cb, ctx->n_outputs, &tensor_desc_outs};
 80099a6:	68ea      	ldr	r2, [r5, #12]
  struct _data_tensor_desc tensor_desc_ins = {ctx, ctx->inputs, flags};
 80099a8:	692b      	ldr	r3, [r5, #16]
  resp->payload.minfo.inputs.arg = (void *)&tensor_ins;
 80099aa:	f8c4 10ec 	str.w	r1, [r4, #236]	; 0xec
  struct _encode_tensor_desc tensor_outs = {
 80099ae:	a90a      	add	r1, sp, #40	; 0x28
 80099b0:	920e      	str	r2, [sp, #56]	; 0x38
  resp->payload.minfo.n_outputs = ctx->n_outputs;
 80099b2:	f8c4 20f0 	str.w	r2, [r4, #240]	; 0xf0
  struct _encode_tensor_desc tensor_outs = {
 80099b6:	910f      	str	r1, [sp, #60]	; 0x3c
  resp->payload.minfo.outputs.arg = (void *)&tensor_outs;
 80099b8:	aa0d      	add	r2, sp, #52	; 0x34
  struct _encode_tensor_desc tensor_acts = {
 80099ba:	a910      	add	r1, sp, #64	; 0x40
  resp->payload.minfo.inputs.funcs.encode = encode_tensor_desc;
 80099bc:	f8df c08c 	ldr.w	ip, [pc, #140]	; 8009a4c <aiPbCmdNNInfo+0x14c>
  resp->payload.minfo.n_nodes = (uint32_t)tflm_c_operators_size(ctx->hdl);
 80099c0:	f8c4 00e0 	str.w	r0, [r4, #224]	; 0xe0
  struct _data_tensor_desc tensor_desc_ins = {ctx, ctx->inputs, flags};
 80099c4:	e9cd 5304 	strd	r5, r3, [sp, #16]
  struct _data_tensor_desc tensor_desc_acts = {ctx, &ctx->arena, flags};
 80099c8:	f04f 0e08 	mov.w	lr, #8
  struct _data_tensor_desc tensor_desc_ins = {ctx, ctx->inputs, flags};
 80099cc:	2301      	movs	r3, #1
  resp->payload.minfo.outputs.arg = (void *)&tensor_outs;
 80099ce:	f8c4 20f8 	str.w	r2, [r4, #248]	; 0xf8
  aiPbMgrSendResp(req, resp, state);
 80099d2:	4630      	mov	r0, r6
  struct _data_tensor_desc tensor_desc_acts = {ctx, &ctx->arena, flags};
 80099d4:	f105 0218 	add.w	r2, r5, #24
  struct _encode_tensor_desc tensor_ins = {
 80099d8:	4e1b      	ldr	r6, [pc, #108]	; (8009a48 <aiPbCmdNNInfo+0x148>)
  struct _encode_tensor_desc tensor_acts = {
 80099da:	9115      	str	r1, [sp, #84]	; 0x54
  resp->payload.minfo.activations.arg = (void *)&tensor_acts;
 80099dc:	a913      	add	r1, sp, #76	; 0x4c
  struct _data_tensor_desc tensor_desc_acts = {ctx, &ctx->arena, flags};
 80099de:	e9cd 5210 	strd	r5, r2, [sp, #64]	; 0x40
  struct _data_tensor_desc tensor_desc_ins = {ctx, ctx->inputs, flags};
 80099e2:	9306      	str	r3, [sp, #24]
  struct _data_tensor_desc tensor_desc_outs = {ctx, ctx->outputs, flags};
 80099e4:	950a      	str	r5, [sp, #40]	; 0x28
  struct _data_tensor_desc tensor_desc_acts = {ctx, &ctx->arena, flags};
 80099e6:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  struct _encode_tensor_desc tensor_acts = {
 80099ea:	9314      	str	r3, [sp, #80]	; 0x50
  resp->payload.minfo.n_activations = 1;
 80099ec:	f8c4 30fc 	str.w	r3, [r4, #252]	; 0xfc
  resp->payload.minfo.inputs.funcs.encode = encode_tensor_desc;
 80099f0:	f8c4 c0e8 	str.w	ip, [r4, #232]	; 0xe8
  resp->payload.minfo.outputs.funcs.encode = encode_tensor_desc;
 80099f4:	f8c4 c0f4 	str.w	ip, [r4, #244]	; 0xf4
  resp->payload.minfo.activations.funcs.encode = encode_tensor_desc;
 80099f8:	f8c4 c100 	str.w	ip, [r4, #256]	; 0x100
  resp->payload.minfo.activations.arg = (void *)&tensor_acts;
 80099fc:	f8c4 1104 	str.w	r1, [r4, #260]	; 0x104
  struct _data_tensor_desc tensor_desc_outs = {ctx, ctx->outputs, flags};
 8009a00:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  struct _encode_tensor_desc tensor_ins = {
 8009a04:	9607      	str	r6, [sp, #28]
  struct _encode_tensor_desc tensor_outs = {
 8009a06:	960d      	str	r6, [sp, #52]	; 0x34
  struct _encode_tensor_desc tensor_acts = {
 8009a08:	9613      	str	r6, [sp, #76]	; 0x4c
  struct _data_tensor_desc tensor_desc_w = {ctx, &ctx->tflite, flags};
 8009a0a:	9516      	str	r5, [sp, #88]	; 0x58
 8009a0c:	3564      	adds	r5, #100	; 0x64
 8009a0e:	9517      	str	r5, [sp, #92]	; 0x5c
  struct _encode_tensor_desc tensor_w = {
 8009a10:	a916      	add	r1, sp, #88	; 0x58
  resp->payload.minfo.params.arg = (void *)&tensor_w;
 8009a12:	ad19      	add	r5, sp, #100	; 0x64
  struct _encode_tensor_desc tensor_w = {
 8009a14:	911b      	str	r1, [sp, #108]	; 0x6c
  aiPbMgrSendResp(req, resp, state);
 8009a16:	4642      	mov	r2, r8
  resp->payload.minfo.params.funcs.encode = encode_tensor_desc;
 8009a18:	f8c4 c10c 	str.w	ip, [r4, #268]	; 0x10c
  resp->payload.minfo.params.arg = (void *)&tensor_w;
 8009a1c:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  resp->payload.minfo.n_params = 1;
 8009a20:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
  aiPbMgrSendResp(req, resp, state);
 8009a24:	4621      	mov	r1, r4
  struct _encode_tensor_desc tensor_w = {
 8009a26:	e9cd 6319 	strd	r6, r3, [sp, #100]	; 0x64
  struct _data_tensor_desc tensor_desc_w = {ctx, &ctx->tflite, flags};
 8009a2a:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  aiPbMgrSendResp(req, resp, state);
 8009a2e:	f7ff fbd7 	bl	80091e0 <aiPbMgrSendResp>
}
 8009a32:	b01c      	add	sp, #112	; 0x70
 8009a34:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8009a38:	20000b00 	.word	0x20000b00
 8009a3c:	08010688 	.word	0x08010688
 8009a40:	08010690 	.word	0x08010690
 8009a44:	08010698 	.word	0x08010698
 8009a48:	08009a51 	.word	0x08009a51
 8009a4c:	0800916d 	.word	0x0800916d

08009a50 <_encode_to_tensor_desc_cb>:
{
 8009a50:	e92d 4178 	stmdb	sp!, {r3, r4, r5, r6, r8, lr}
  struct tflm_c_tensor_info *info = &desc->info[index];
 8009a54:	f8d1 c004 	ldr.w	ip, [r1, #4]
  _fill_tensor_desc(msg, array_u32, info, desc->flags);
 8009a58:	f8d1 8008 	ldr.w	r8, [r1, #8]
  struct tflm_c_tensor_info *info = &desc->info[index];
 8009a5c:	244c      	movs	r4, #76	; 0x4c
 8009a5e:	fb04 f000 	mul.w	r0, r4, r0
 8009a62:	eb0c 0500 	add.w	r5, ip, r0
{
 8009a66:	461e      	mov	r6, r3
  array_u32->size = info->shape.size;
 8009a68:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8009a6a:	6019      	str	r1, [r3, #0]
  array_u32->data = (void *)info->shape.data;
 8009a6c:	f105 0334 	add.w	r3, r5, #52	; 0x34
 8009a70:	6073      	str	r3, [r6, #4]
  array_u32->offset = 4;
 8009a72:	2304      	movs	r3, #4
 8009a74:	60b3      	str	r3, [r6, #8]
  msg->name[0] = 0;
 8009a76:	2300      	movs	r3, #0
 8009a78:	7013      	strb	r3, [r2, #0]
  switch (tflm_type) {
 8009a7a:	f81c 3000 	ldrb.w	r3, [ip, r0]
 8009a7e:	3b01      	subs	r3, #1
{
 8009a80:	4614      	mov	r4, r2
  switch (tflm_type) {
 8009a82:	2b0f      	cmp	r3, #15
 8009a84:	d809      	bhi.n	8009a9a <_encode_to_tensor_desc_cb+0x4a>
 8009a86:	e8df f003 	tbb	[pc, r3]
 8009a8a:	645b      	.short	0x645b
 8009a8c:	7008086d 	.word	0x7008086d
 8009a90:	08790808 	.word	0x08790808
 8009a94:	08080808 	.word	0x08080808
 8009a98:	5208      	.short	0x5208
 8009a9a:	460a      	mov	r2, r1
 8009a9c:	2000      	movs	r0, #0
  msg->size = 1;
 8009a9e:	2301      	movs	r3, #1
  msg->format = set_ai_buffer_format(info->type);
 8009aa0:	6420      	str	r0, [r4, #64]	; 0x40
  msg->flags = flags;
 8009aa2:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
  msg->size = 1;
 8009aa6:	6463      	str	r3, [r4, #68]	; 0x44
  for (int i=0; i<info->shape.size; i++)
 8009aa8:	b35a      	cbz	r2, 8009b02 <_encode_to_tensor_desc_cb+0xb2>
 8009aaa:	2a01      	cmp	r2, #1
    msg->size *= info->shape.data[i];
 8009aac:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  for (int i=0; i<info->shape.size; i++)
 8009aae:	d027      	beq.n	8009b00 <_encode_to_tensor_desc_cb+0xb0>
    msg->size *= info->shape.data[i];
 8009ab0:	6ba8      	ldr	r0, [r5, #56]	; 0x38
  for (int i=0; i<info->shape.size; i++)
 8009ab2:	2a02      	cmp	r2, #2
    msg->size *= info->shape.data[i];
 8009ab4:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009ab8:	d022      	beq.n	8009b00 <_encode_to_tensor_desc_cb+0xb0>
    msg->size *= info->shape.data[i];
 8009aba:	6be8      	ldr	r0, [r5, #60]	; 0x3c
  for (int i=0; i<info->shape.size; i++)
 8009abc:	2a03      	cmp	r2, #3
    msg->size *= info->shape.data[i];
 8009abe:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009ac2:	d01d      	beq.n	8009b00 <_encode_to_tensor_desc_cb+0xb0>
    msg->size *= info->shape.data[i];
 8009ac4:	6c28      	ldr	r0, [r5, #64]	; 0x40
  for (int i=0; i<info->shape.size; i++)
 8009ac6:	2a04      	cmp	r2, #4
    msg->size *= info->shape.data[i];
 8009ac8:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009acc:	d018      	beq.n	8009b00 <_encode_to_tensor_desc_cb+0xb0>
    msg->size *= info->shape.data[i];
 8009ace:	6c68      	ldr	r0, [r5, #68]	; 0x44
  for (int i=0; i<info->shape.size; i++)
 8009ad0:	2a05      	cmp	r2, #5
    msg->size *= info->shape.data[i];
 8009ad2:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009ad6:	d013      	beq.n	8009b00 <_encode_to_tensor_desc_cb+0xb0>
    msg->size *= info->shape.data[i];
 8009ad8:	6ca8      	ldr	r0, [r5, #72]	; 0x48
  for (int i=0; i<info->shape.size; i++)
 8009ada:	2a06      	cmp	r2, #6
    msg->size *= info->shape.data[i];
 8009adc:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009ae0:	d00e      	beq.n	8009b00 <_encode_to_tensor_desc_cb+0xb0>
    msg->size *= info->shape.data[i];
 8009ae2:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
  for (int i=0; i<info->shape.size; i++)
 8009ae4:	2a07      	cmp	r2, #7
    msg->size *= info->shape.data[i];
 8009ae6:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009aea:	d009      	beq.n	8009b00 <_encode_to_tensor_desc_cb+0xb0>
 8009aec:	f105 0650 	add.w	r6, r5, #80	; 0x50
 8009af0:	2007      	movs	r0, #7
    msg->size *= info->shape.data[i];
 8009af2:	f856 cb04 	ldr.w	ip, [r6], #4
  for (int i=0; i<info->shape.size; i++)
 8009af6:	3001      	adds	r0, #1
 8009af8:	4290      	cmp	r0, r2
    msg->size *= info->shape.data[i];
 8009afa:	fb0c f303 	mul.w	r3, ip, r3
  for (int i=0; i<info->shape.size; i++)
 8009afe:	d1f8      	bne.n	8009af2 <_encode_to_tensor_desc_cb+0xa2>
 8009b00:	6463      	str	r3, [r4, #68]	; 0x44
  if (info->scale) {
 8009b02:	edd5 7a09 	vldr	s15, [r5, #36]	; 0x24
  msg->addr = (uint32_t)info->data;
 8009b06:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  if (info->scale) {
 8009b08:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    msg->scale = 0.0;
 8009b10:	bf0c      	ite	eq
 8009b12:	eddf 7a1c 	vldreq	s15, [pc, #112]	; 8009b84 <_encode_to_tensor_desc_cb+0x134>
    msg->zeropoint = info->zero_point;
 8009b16:	6aaa      	ldrne	r2, [r5, #40]	; 0x28
 8009b18:	edc4 7a15 	vstr	s15, [r4, #84]	; 0x54
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 8009b1c:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
    msg->zeropoint = 0;
 8009b20:	bf08      	it	eq
 8009b22:	2200      	moveq	r2, #0
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 8009b24:	64a1      	str	r1, [r4, #72]	; 0x48
  msg->addr = (uint32_t)info->data;
 8009b26:	65a2      	str	r2, [r4, #88]	; 0x58
 8009b28:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8009b2a:	e8bd 8178 	ldmia.w	sp!, {r3, r4, r5, r6, r8, pc}
    case kTfLiteUInt32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, false, 32, 0);
 8009b2e:	2300      	movs	r3, #0
 8009b30:	2220      	movs	r2, #32
 8009b32:	4619      	mov	r1, r3
 8009b34:	2002      	movs	r0, #2
 8009b36:	f7ff fad5 	bl	80090e4 <aiPbTensorFormat>
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 8009b3a:	6831      	ldr	r1, [r6, #0]
  for (int i=0; i<info->shape.size; i++)
 8009b3c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    case kTfLiteUInt32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, false, 32, 0);
 8009b3e:	e7ae      	b.n	8009a9e <_encode_to_tensor_desc_cb+0x4e>
    case kTfLiteFloat32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_FLOAT, true, 32, 0);
 8009b40:	2101      	movs	r1, #1
 8009b42:	2220      	movs	r2, #32
 8009b44:	4608      	mov	r0, r1
 8009b46:	2300      	movs	r3, #0
 8009b48:	f7ff facc 	bl	80090e4 <aiPbTensorFormat>
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 8009b4c:	6831      	ldr	r1, [r6, #0]
  for (int i=0; i<info->shape.size; i++)
 8009b4e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    case kTfLiteFloat32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_FLOAT, true, 32, 0);
 8009b50:	e7a5      	b.n	8009a9e <_encode_to_tensor_desc_cb+0x4e>
    case kTfLiteInt32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, true, 32, 0);
 8009b52:	2300      	movs	r3, #0
 8009b54:	2220      	movs	r2, #32
 8009b56:	2101      	movs	r1, #1
 8009b58:	2002      	movs	r0, #2
 8009b5a:	f7ff fac3 	bl	80090e4 <aiPbTensorFormat>
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 8009b5e:	6831      	ldr	r1, [r6, #0]
  for (int i=0; i<info->shape.size; i++)
 8009b60:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    case kTfLiteInt32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, true, 32, 0);
 8009b62:	e79c      	b.n	8009a9e <_encode_to_tensor_desc_cb+0x4e>
    case kTfLiteUInt8: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, false, 8, 0);
 8009b64:	2300      	movs	r3, #0
 8009b66:	2208      	movs	r2, #8
 8009b68:	e7e3      	b.n	8009b32 <_encode_to_tensor_desc_cb+0xe2>
    case kTfLiteBool: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_BOOL, false, 1, 0);
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	4619      	mov	r1, r3
 8009b70:	2003      	movs	r0, #3
 8009b72:	f7ff fab7 	bl	80090e4 <aiPbTensorFormat>
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 8009b76:	6831      	ldr	r1, [r6, #0]
  for (int i=0; i<info->shape.size; i++)
 8009b78:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    case kTfLiteBool: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_BOOL, false, 1, 0);
 8009b7a:	e790      	b.n	8009a9e <_encode_to_tensor_desc_cb+0x4e>
    case kTfLiteInt8: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, true, 8, 0);
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	2208      	movs	r2, #8
 8009b80:	e7e9      	b.n	8009b56 <_encode_to_tensor_desc_cb+0x106>
 8009b82:	bf00      	nop
 8009b84:	00000000 	.word	0x00000000

08009b88 <_print_debug>:
  if (!debug)
 8009b88:	b900      	cbnz	r0, 8009b8c <_print_debug+0x4>
 8009b8a:	4770      	bx	lr
{
 8009b8c:	b40e      	push	{r1, r2, r3}
 8009b8e:	b510      	push	{r4, lr}
  s = LC_VSNPRINT(_print_buffer, _PRINT_BUFFER_SIZE, fmt, ap);
 8009b90:	4c10      	ldr	r4, [pc, #64]	; (8009bd4 <_print_debug+0x4c>)
{
 8009b92:	b083      	sub	sp, #12
  va_start(ap, fmt);
 8009b94:	ab06      	add	r3, sp, #24
  s = LC_VSNPRINT(_print_buffer, _PRINT_BUFFER_SIZE, fmt, ap);
 8009b96:	9a05      	ldr	r2, [sp, #20]
  va_start(ap, fmt);
 8009b98:	9301      	str	r3, [sp, #4]
  s = LC_VSNPRINT(_print_buffer, _PRINT_BUFFER_SIZE, fmt, ap);
 8009b9a:	2150      	movs	r1, #80	; 0x50
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	f7ff fcc1 	bl	8009524 <lc_vsnprint>
  while (s && s >= 0) {
 8009ba2:	b168      	cbz	r0, 8009bc0 <_print_debug+0x38>
 8009ba4:	4420      	add	r0, r4
      _print_buffer[s] = 0;
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	e003      	b.n	8009bb2 <_print_debug+0x2a>
    if ((_print_buffer[s] == '\n') || (_print_buffer[s] == '\r'))
 8009baa:	2b0d      	cmp	r3, #13
 8009bac:	d005      	beq.n	8009bba <_print_debug+0x32>
  while (s && s >= 0) {
 8009bae:	42a0      	cmp	r0, r4
 8009bb0:	d006      	beq.n	8009bc0 <_print_debug+0x38>
    if ((_print_buffer[s] == '\n') || (_print_buffer[s] == '\r'))
 8009bb2:	f810 3901 	ldrb.w	r3, [r0], #-1
 8009bb6:	2b0a      	cmp	r3, #10
 8009bb8:	d1f7      	bne.n	8009baa <_print_debug+0x22>
  while (s && s >= 0) {
 8009bba:	42a0      	cmp	r0, r4
      _print_buffer[s] = 0;
 8009bbc:	7042      	strb	r2, [r0, #1]
  while (s && s >= 0) {
 8009bbe:	d1f8      	bne.n	8009bb2 <_print_debug+0x2a>
  aiPbMgrSendLogV2(EnumState_S_WAITING, 1, &_print_buffer[0]);
 8009bc0:	2101      	movs	r1, #1
 8009bc2:	4a04      	ldr	r2, [pc, #16]	; (8009bd4 <_print_debug+0x4c>)
 8009bc4:	4608      	mov	r0, r1
 8009bc6:	f7ff fb51 	bl	800926c <aiPbMgrSendLogV2>
}
 8009bca:	b003      	add	sp, #12
 8009bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bd0:	b003      	add	sp, #12
 8009bd2:	4770      	bx	lr
 8009bd4:	20000ab0 	.word	0x20000ab0

08009bd8 <aiPbCmdNNRun>:

void aiPbCmdNNRun(const reqMsg *req, respMsg *resp, void *param)
{
 8009bd8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  UNUSED(param);

  struct tflm_context *ctx = &net_exec_ctx[0];

  /* 0 - Check if requested c-name model is available -------------- */
  if ((ctx->hdl == 0) ||
 8009bdc:	4aac      	ldr	r2, [pc, #688]	; (8009e90 <aiPbCmdNNRun+0x2b8>)
{
 8009bde:	ed2d 8b04 	vpush	{d8-d9}
  if ((ctx->hdl == 0) ||
 8009be2:	6853      	ldr	r3, [r2, #4]
{
 8009be4:	b096      	sub	sp, #88	; 0x58
 8009be6:	4683      	mov	fp, r0
 8009be8:	460c      	mov	r4, r1
  if ((ctx->hdl == 0) ||
 8009bea:	b15b      	cbz	r3, 8009c04 <aiPbCmdNNRun+0x2c>
      (strncmp(ctx->name, req->name, strlen(ctx->name)) != 0)) {
 8009bec:	6815      	ldr	r5, [r2, #0]
 8009bee:	4628      	mov	r0, r5
 8009bf0:	f7f6 fb10 	bl	8000214 <strlen>
 8009bf4:	f10b 010c 	add.w	r1, fp, #12
 8009bf8:	4602      	mov	r2, r0
 8009bfa:	4628      	mov	r0, r5
 8009bfc:	f004 fde4 	bl	800e7c8 <strncmp>
  if ((ctx->hdl == 0) ||
 8009c00:	4605      	mov	r5, r0
 8009c02:	b158      	cbz	r0, 8009c1c <aiPbCmdNNRun+0x44>
    aiPbMgrSendAck(req, resp, EnumState_S_ERROR,
 8009c04:	2304      	movs	r3, #4
  cyclesCounterStart();
  tflm_res = tflm_c_invoke(ctx->hdl);
  tend = cyclesCounterEnd();

  if (tflm_res != kTfLiteOk) {
    aiPbMgrSendAck(req, resp, EnumState_S_ERROR,
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	2204      	movs	r2, #4
 8009c0a:	4621      	mov	r1, r4
 8009c0c:	4658      	mov	r0, fp
 8009c0e:	f7ff faf9 	bl	8009204 <aiPbMgrSendAck>
      state = EnumState_S_DONE;
      flags |= EnumTensorFlag_TENSOR_FLAG_LAST;
    }
    send_ai_io_tensor(req, resp, state, &ctx->outputs[i], flags);
  }
}
 8009c12:	b016      	add	sp, #88	; 0x58
 8009c14:	ecbd 8b04 	vpop	{d8-d9}
 8009c18:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
  ctx->debug = req->param & EnumRunParam_P_RUN_CONF_DEBUG?true:false;
 8009c1c:	f8db 3008 	ldr.w	r3, [fp, #8]
 8009c20:	4e9b      	ldr	r6, [pc, #620]	; (8009e90 <aiPbCmdNNRun+0x2b8>)
  PB_LC_PRINT(ctx->debug, "RUN: Waiting data.. opt=0x%x, param=0x%x\r\n", req->opt, req->param);
 8009c22:	f8db 204c 	ldr.w	r2, [fp, #76]	; 0x4c
 8009c26:	499b      	ldr	r1, [pc, #620]	; (8009e94 <aiPbCmdNNRun+0x2bc>)
  ctx->debug = req->param & EnumRunParam_P_RUN_CONF_DEBUG?true:false;
 8009c28:	f3c3 2000 	ubfx	r0, r3, #8, #1
 8009c2c:	f886 00b4 	strb.w	r0, [r6, #180]	; 0xb4
  bool first_only = req->param & EnumRunParam_P_RUN_CONF_SAME_VALUE?true:false;
 8009c30:	f3c3 2640 	ubfx	r6, r3, #9, #1
 8009c34:	9604      	str	r6, [sp, #16]
  bool direct_write = req->param & EnumRunParam_P_RUN_CONF_DIRECT_WRITE?true:false;
 8009c36:	f3c3 2680 	ubfx	r6, r3, #10, #1
 8009c3a:	9605      	str	r6, [sp, #20]
  aiPbMgrSendAck(req, resp, EnumState_S_WAITING, ctx->inputs[0].bytes,
 8009c3c:	4e94      	ldr	r6, [pc, #592]	; (8009e90 <aiPbCmdNNRun+0x2b8>)
  PB_LC_PRINT(ctx->debug, "RUN: Waiting data.. opt=0x%x, param=0x%x\r\n", req->opt, req->param);
 8009c3e:	f7ff ffa3 	bl	8009b88 <_print_debug>
  aiPbMgrSendAck(req, resp, EnumState_S_WAITING, ctx->inputs[0].bytes,
 8009c42:	6933      	ldr	r3, [r6, #16]
 8009c44:	2201      	movs	r2, #1
 8009c46:	6a1b      	ldr	r3, [r3, #32]
 8009c48:	9500      	str	r5, [sp, #0]
 8009c4a:	4621      	mov	r1, r4
 8009c4c:	4658      	mov	r0, fp
 8009c4e:	f7ff fad9 	bl	8009204 <aiPbMgrSendAck>
  for (int i = 0; i < ctx->n_inputs; i++) {
 8009c52:	68b6      	ldr	r6, [r6, #8]
 8009c54:	2e00      	cmp	r6, #0
 8009c56:	d07d      	beq.n	8009d54 <aiPbCmdNNRun+0x17c>
 8009c58:	ab12      	add	r3, sp, #72	; 0x48
 8009c5a:	ee08 3a90 	vmov	s17, r3
 8009c5e:	46a9      	mov	r9, r5
  aiPbData data = { 0, _get_buffer_size(buffer), (uintptr_t)buffer->data, 0};
 8009c60:	2300      	movs	r3, #0
 8009c62:	9312      	str	r3, [sp, #72]	; 0x48
    res = receive_ai_data(req, resp, state, &ctx->inputs[i], first_only, direct_write);
 8009c64:	4b8a      	ldr	r3, [pc, #552]	; (8009e90 <aiPbCmdNNRun+0x2b8>)
 8009c66:	691b      	ldr	r3, [r3, #16]
 8009c68:	eb03 0809 	add.w	r8, r3, r9
    if ((i + 1) == ctx->n_inputs)
 8009c6c:	3501      	adds	r5, #1
  aiPbData data = { 0, _get_buffer_size(buffer), (uintptr_t)buffer->data, 0};
 8009c6e:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8009c72:	9213      	str	r2, [sp, #76]	; 0x4c
 8009c74:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
 8009c78:	9214      	str	r2, [sp, #80]	; 0x50
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	9215      	str	r2, [sp, #84]	; 0x54
  if ((first_only) || (direct_write))
 8009c7e:	9a04      	ldr	r2, [sp, #16]
      state = EnumState_S_PROCESSING;
 8009c80:	42b5      	cmp	r5, r6
 8009c82:	bf14      	ite	ne
 8009c84:	2601      	movne	r6, #1
 8009c86:	2602      	moveq	r6, #2
  if ((first_only) || (direct_write))
 8009c88:	2a00      	cmp	r2, #0
 8009c8a:	f040 810b 	bne.w	8009ea4 <aiPbCmdNNRun+0x2cc>
 8009c8e:	9b05      	ldr	r3, [sp, #20]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	f000 8135 	beq.w	8009f00 <aiPbCmdNNRun+0x328>
  switch (info->type) {
 8009c96:	f898 3000 	ldrb.w	r3, [r8]
 8009c9a:	3b01      	subs	r3, #1
 8009c9c:	2b0f      	cmp	r3, #15
 8009c9e:	d811      	bhi.n	8009cc4 <aiPbCmdNNRun+0xec>
 8009ca0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009ca4:	00f200f2 	.word	0x00f200f2
 8009ca8:	001000ef 	.word	0x001000ef
 8009cac:	00ef0010 	.word	0x00ef0010
 8009cb0:	00100010 	.word	0x00100010
 8009cb4:	001000ef 	.word	0x001000ef
 8009cb8:	00100010 	.word	0x00100010
 8009cbc:	00100010 	.word	0x00100010
 8009cc0:	00f20010 	.word	0x00f20010
 8009cc4:	2300      	movs	r3, #0
    data.size = _get_element_size(buffer);
 8009cc6:	9313      	str	r3, [sp, #76]	; 0x4c
  if (direct_write)
 8009cc8:	9b05      	ldr	r3, [sp, #20]
 8009cca:	b10b      	cbz	r3, 8009cd0 <aiPbCmdNNRun+0xf8>
    data.addr = (uintptr_t)&temp;
 8009ccc:	ab0e      	add	r3, sp, #56	; 0x38
 8009cce:	9314      	str	r3, [sp, #80]	; 0x50
  aiPbMgrReceiveData(&data);
 8009cd0:	ee18 0a90 	vmov	r0, s17
 8009cd4:	f7ff fb0c 	bl	80092f0 <aiPbMgrReceiveData>
  if (data.nb_read != data.size) {
 8009cd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009cda:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	f040 8119 	bne.w	8009f14 <aiPbCmdNNRun+0x33c>
  if ((first_only) && (!direct_write))/* broadcast the value */
 8009ce2:	9b04      	ldr	r3, [sp, #16]
 8009ce4:	b333      	cbz	r3, 8009d34 <aiPbCmdNNRun+0x15c>
 8009ce6:	9b05      	ldr	r3, [sp, #20]
 8009ce8:	bb23      	cbnz	r3, 8009d34 <aiPbCmdNNRun+0x15c>
      const uintptr_t r_ptr = (uintptr_t)buffer->data;
 8009cea:	f8d8 102c 	ldr.w	r1, [r8, #44]	; 0x2c
      for (size_t pos = 1; pos < _get_buffer_size(buffer) / el_s; pos++)
 8009cee:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8009cf2:	fbb3 f3f2 	udiv	r3, r3, r2
 8009cf6:	2b01      	cmp	r3, #1
      uintptr_t w_ptr = r_ptr + el_s;
 8009cf8:	eb01 0a02 	add.w	sl, r1, r2
      for (size_t pos = 1; pos < _get_buffer_size(buffer) / el_s; pos++)
 8009cfc:	d91a      	bls.n	8009d34 <aiPbCmdNNRun+0x15c>
 8009cfe:	2301      	movs	r3, #1
 8009d00:	ee08 ba10 	vmov	s16, fp
 8009d04:	9506      	str	r5, [sp, #24]
 8009d06:	46c3      	mov	fp, r8
 8009d08:	9407      	str	r4, [sp, #28]
 8009d0a:	460d      	mov	r5, r1
 8009d0c:	4690      	mov	r8, r2
 8009d0e:	461c      	mov	r4, r3
        memcpy((void *)w_ptr, (void *)r_ptr, el_s);
 8009d10:	4650      	mov	r0, sl
      for (size_t pos = 1; pos < _get_buffer_size(buffer) / el_s; pos++)
 8009d12:	3401      	adds	r4, #1
        memcpy((void *)w_ptr, (void *)r_ptr, el_s);
 8009d14:	4642      	mov	r2, r8
 8009d16:	4629      	mov	r1, r5
 8009d18:	f003 fdba 	bl	800d890 <memcpy>
      for (size_t pos = 1; pos < _get_buffer_size(buffer) / el_s; pos++)
 8009d1c:	f8db 3020 	ldr.w	r3, [fp, #32]
 8009d20:	fbb3 f3f8 	udiv	r3, r3, r8
 8009d24:	429c      	cmp	r4, r3
        w_ptr += el_s;
 8009d26:	44c2      	add	sl, r8
      for (size_t pos = 1; pos < _get_buffer_size(buffer) / el_s; pos++)
 8009d28:	d3f2      	bcc.n	8009d10 <aiPbCmdNNRun+0x138>
    aiPbMgrSendAck(req, resp, state, data.size, EnumError_E_NONE);
 8009d2a:	9d06      	ldr	r5, [sp, #24]
 8009d2c:	9c07      	ldr	r4, [sp, #28]
 8009d2e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009d30:	ee18 ba10 	vmov	fp, s16
 8009d34:	2100      	movs	r1, #0
 8009d36:	4613      	mov	r3, r2
 8009d38:	9100      	str	r1, [sp, #0]
 8009d3a:	4632      	mov	r2, r6
 8009d3c:	4621      	mov	r1, r4
 8009d3e:	4658      	mov	r0, fp
 8009d40:	f7ff fa60 	bl	8009204 <aiPbMgrSendAck>
      aiPbMgrWaitAck();
 8009d44:	f7ff fa7c 	bl	8009240 <aiPbMgrWaitAck>
  for (int i = 0; i < ctx->n_inputs; i++) {
 8009d48:	4b51      	ldr	r3, [pc, #324]	; (8009e90 <aiPbCmdNNRun+0x2b8>)
 8009d4a:	689e      	ldr	r6, [r3, #8]
 8009d4c:	42ae      	cmp	r6, r5
 8009d4e:	f109 094c 	add.w	r9, r9, #76	; 0x4c
 8009d52:	d885      	bhi.n	8009c60 <aiPbCmdNNRun+0x88>
#else
#if USE_CORE_CLOCK_ONLY == 1
  port_dwt_reset();
  cyclesCount.dwt_start = port_dwt_get_cycles();
#else
  cyclesCount.tick_start = port_hal_get_tick();
 8009d54:	f7f7 fde4 	bl	8001920 <HAL_GetTick>
 8009d58:	f8df 9144 	ldr.w	r9, [pc, #324]	; 8009ea0 <aiPbCmdNNRun+0x2c8>
  port_dwt_reset();
 8009d5c:	4e4e      	ldr	r6, [pc, #312]	; (8009e98 <aiPbCmdNNRun+0x2c0>)
 8009d5e:	2500      	movs	r5, #0
 8009d60:	6075      	str	r5, [r6, #4]
  cyclesCount.tick_start = port_hal_get_tick();
 8009d62:	f8c9 0008 	str.w	r0, [r9, #8]
  cyclesCount.dwt_start = port_dwt_get_cycles();
 8009d66:	6873      	ldr	r3, [r6, #4]
 8009d68:	f8c9 3004 	str.w	r3, [r9, #4]
  tflm_res = tflm_c_invoke(ctx->hdl);
 8009d6c:	4b48      	ldr	r3, [pc, #288]	; (8009e90 <aiPbCmdNNRun+0x2b8>)
 8009d6e:	6858      	ldr	r0, [r3, #4]
 8009d70:	f003 fb6c 	bl	800d44c <tflm_c_invoke>
#if USE_CORE_CLOCK_ONLY == 1
  return (uint64_t)(port_dwt_get_cycles() - cyclesCount.dwt_start);
#else
  uint64_t dwt_e;
  uint64_t tick_e;
  dwt_e = port_dwt_get_cycles() - cyclesCount.dwt_start;
 8009d74:	6872      	ldr	r2, [r6, #4]
 8009d76:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009d7a:	4606      	mov	r6, r0
 8009d7c:	eba2 0803 	sub.w	r8, r2, r3
  tick_e = port_hal_get_tick() - cyclesCount.tick_start;
 8009d80:	f7f7 fdce 	bl	8001920 <HAL_GetTick>
 8009d84:	f8d9 3008 	ldr.w	r3, [r9, #8]
  if (tick_e > cyclesCount.dwt_max) {
 8009d88:	f8d9 2000 	ldr.w	r2, [r9]
  tick_e = port_hal_get_tick() - cyclesCount.tick_start;
 8009d8c:	1ac0      	subs	r0, r0, r3
  if (tick_e > cyclesCount.dwt_max) {
 8009d8e:	4290      	cmp	r0, r2
 8009d90:	d913      	bls.n	8009dba <aiPbCmdNNRun+0x1e2>
    /* overflow detected */
    dwt_e = ((tick_e/cyclesCount.dwt_max) * (uint64_t)UINT32_MAX + (uint64_t)dwt_e);
 8009d92:	462b      	mov	r3, r5
 8009d94:	4629      	mov	r1, r5
 8009d96:	f7f7 f88d 	bl	8000eb4 <__aeabi_uldivmod>
 8009d9a:	07cd      	lsls	r5, r1, #31
 8009d9c:	07c2      	lsls	r2, r0, #31
 8009d9e:	1a13      	subs	r3, r2, r0
 8009da0:	ea45 0550 	orr.w	r5, r5, r0, lsr #1
 8009da4:	eb65 0501 	sbc.w	r5, r5, r1
 8009da8:	18db      	adds	r3, r3, r3
 8009daa:	416d      	adcs	r5, r5
 8009dac:	181b      	adds	r3, r3, r0
 8009dae:	eb41 0505 	adc.w	r5, r1, r5
 8009db2:	eb13 0808 	adds.w	r8, r3, r8
 8009db6:	f145 0500 	adc.w	r5, r5, #0
  tend = cyclesCounterEnd();
 8009dba:	e9cd 8508 	strd	r8, r5, [sp, #32]
  if (tflm_res != kTfLiteOk) {
 8009dbe:	2e00      	cmp	r6, #0
 8009dc0:	f040 8150 	bne.w	800a064 <aiPbCmdNNRun+0x48c>
  aiOpPerf perf = {dwtCyclesToFloatMs(tend), 0,  2, (uint32_t *)&tend};
 8009dc4:	4629      	mov	r1, r5
 8009dc6:	4640      	mov	r0, r8
 8009dc8:	f7ff fc68 	bl	800969c <dwtCyclesToFloatMs>
  aiPbMgrSendOperator(req, resp, EnumState_S_PROCESSING, ctx->name, 0, 0, &perf);
 8009dcc:	e9cd 6600 	strd	r6, r6, [sp]
 8009dd0:	4d2f      	ldr	r5, [pc, #188]	; (8009e90 <aiPbCmdNNRun+0x2b8>)
  aiOpPerf perf = {dwtCyclesToFloatMs(tend), 0,  2, (uint32_t *)&tend};
 8009dd2:	ed8d 0a0e 	vstr	s0, [sp, #56]	; 0x38
  aiPbMgrSendOperator(req, resp, EnumState_S_PROCESSING, ctx->name, 0, 0, &perf);
 8009dd6:	ab0e      	add	r3, sp, #56	; 0x38
 8009dd8:	9302      	str	r3, [sp, #8]
  aiOpPerf perf = {dwtCyclesToFloatMs(tend), 0,  2, (uint32_t *)&tend};
 8009dda:	a908      	add	r1, sp, #32
  aiPbMgrSendOperator(req, resp, EnumState_S_PROCESSING, ctx->name, 0, 0, &perf);
 8009ddc:	682b      	ldr	r3, [r5, #0]
  aiOpPerf perf = {dwtCyclesToFloatMs(tend), 0,  2, (uint32_t *)&tend};
 8009dde:	9111      	str	r1, [sp, #68]	; 0x44
 8009de0:	2202      	movs	r2, #2
  aiPbMgrSendOperator(req, resp, EnumState_S_PROCESSING, ctx->name, 0, 0, &perf);
 8009de2:	4621      	mov	r1, r4
 8009de4:	4658      	mov	r0, fp
  aiOpPerf perf = {dwtCyclesToFloatMs(tend), 0,  2, (uint32_t *)&tend};
 8009de6:	e9cd 620f 	strd	r6, r2, [sp, #60]	; 0x3c
  aiPbMgrSendOperator(req, resp, EnumState_S_PROCESSING, ctx->name, 0, 0, &perf);
 8009dea:	f7ff fa9b 	bl	8009324 <aiPbMgrSendOperator>
  for (int i = 0; i < ctx->n_outputs; i++) {
 8009dee:	68eb      	ldr	r3, [r5, #12]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f43f af0e 	beq.w	8009c12 <aiPbCmdNNRun+0x3a>
 8009df6:	aa12      	add	r2, sp, #72	; 0x48
    msg->scale = 0.0;
 8009df8:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8009e9c <aiPbCmdNNRun+0x2c4>
 8009dfc:	ee08 2a90 	vmov	s17, r2
  for (int i = 0; i < ctx->n_outputs; i++) {
 8009e00:	46b2      	mov	sl, r6
 8009e02:	46b1      	mov	r9, r6
    if (req->param & EnumRunParam_P_RUN_MODE_PERF) {
 8009e04:	f8db 2008 	ldr.w	r2, [fp, #8]
 8009e08:	f012 0808 	ands.w	r8, r2, #8
 8009e0c:	f000 80fc 	beq.w	800a008 <aiPbCmdNNRun+0x430>
 8009e10:	f44f 7800 	mov.w	r8, #512	; 0x200
 8009e14:	f240 3602 	movw	r6, #770	; 0x302
      flags |= EnumTensorFlag_TENSOR_FLAG_NO_DATA;
 8009e18:	f240 2202 	movw	r2, #514	; 0x202
    if ((i + 1) == ctx->n_outputs) {
 8009e1c:	f10a 0a01 	add.w	sl, sl, #1
 8009e20:	459a      	cmp	sl, r3
    send_ai_io_tensor(req, resp, state, &ctx->outputs[i], flags);
 8009e22:	4b1b      	ldr	r3, [pc, #108]	; (8009e90 <aiPbCmdNNRun+0x2b8>)
 8009e24:	695b      	ldr	r3, [r3, #20]
    if ((i + 1) == ctx->n_outputs) {
 8009e26:	bf18      	it	ne
 8009e28:	4616      	movne	r6, r2
    send_ai_io_tensor(req, resp, state, &ctx->outputs[i], flags);
 8009e2a:	eb03 0509 	add.w	r5, r3, r9
  resp->which_payload = respMsg_tensor_tag;
 8009e2e:	f04f 0211 	mov.w	r2, #17
 8009e32:	80e2      	strh	r2, [r4, #6]
  array_u32->data = (void *)info->shape.data;
 8009e34:	f105 0234 	add.w	r2, r5, #52	; 0x34
 8009e38:	920c      	str	r2, [sp, #48]	; 0x30
  array_u32->offset = 4;
 8009e3a:	f04f 0204 	mov.w	r2, #4
  array_u32->size = info->shape.size;
 8009e3e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  array_u32->offset = 4;
 8009e40:	920d      	str	r2, [sp, #52]	; 0x34
  msg->name[0] = 0;
 8009e42:	f04f 0200 	mov.w	r2, #0
 8009e46:	7222      	strb	r2, [r4, #8]
  array_u32->size = info->shape.size;
 8009e48:	910b      	str	r1, [sp, #44]	; 0x2c
  switch (tflm_type) {
 8009e4a:	f813 3009 	ldrb.w	r3, [r3, r9]
    if ((i + 1) == ctx->n_outputs) {
 8009e4e:	bf0c      	ite	eq
 8009e50:	2203      	moveq	r2, #3
 8009e52:	2202      	movne	r2, #2
  switch (tflm_type) {
 8009e54:	3b01      	subs	r3, #1
    if ((i + 1) == ctx->n_outputs) {
 8009e56:	ee09 2a10 	vmov	s18, r2
  switch (tflm_type) {
 8009e5a:	2b0f      	cmp	r3, #15
 8009e5c:	d866      	bhi.n	8009f2c <aiPbCmdNNRun+0x354>
 8009e5e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009e62:	00f2      	.short	0x00f2
 8009e64:	00e000e9 	.word	0x00e000e9
 8009e68:	00650065 	.word	0x00650065
 8009e6c:	006500d7 	.word	0x006500d7
 8009e70:	00fe0065 	.word	0x00fe0065
 8009e74:	00650065 	.word	0x00650065
 8009e78:	00650065 	.word	0x00650065
 8009e7c:	00650065 	.word	0x00650065
 8009e80:	00fb      	.short	0x00fb
    data.size = _get_element_size(buffer);
 8009e82:	2301      	movs	r3, #1
 8009e84:	9313      	str	r3, [sp, #76]	; 0x4c
  if (direct_write)
 8009e86:	e721      	b.n	8009ccc <aiPbCmdNNRun+0xf4>
    data.size = _get_element_size(buffer);
 8009e88:	2304      	movs	r3, #4
 8009e8a:	9313      	str	r3, [sp, #76]	; 0x4c
  if (direct_write)
 8009e8c:	e71e      	b.n	8009ccc <aiPbCmdNNRun+0xf4>
 8009e8e:	bf00      	nop
 8009e90:	20000b00 	.word	0x20000b00
 8009e94:	080106b0 	.word	0x080106b0
 8009e98:	e0001000 	.word	0xe0001000
 8009e9c:	00000000 	.word	0x00000000
 8009ea0:	20000a88 	.word	0x20000a88
  switch (info->type) {
 8009ea4:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009ea8:	3b01      	subs	r3, #1
 8009eaa:	2b0f      	cmp	r3, #15
 8009eac:	f63f af0a 	bhi.w	8009cc4 <aiPbCmdNNRun+0xec>
 8009eb0:	a201      	add	r2, pc, #4	; (adr r2, 8009eb8 <aiPbCmdNNRun+0x2e0>)
 8009eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eb6:	bf00      	nop
 8009eb8:	08009efd 	.word	0x08009efd
 8009ebc:	08009efd 	.word	0x08009efd
 8009ec0:	08009ef9 	.word	0x08009ef9
 8009ec4:	08009cc5 	.word	0x08009cc5
 8009ec8:	08009cc5 	.word	0x08009cc5
 8009ecc:	08009ef9 	.word	0x08009ef9
 8009ed0:	08009cc5 	.word	0x08009cc5
 8009ed4:	08009cc5 	.word	0x08009cc5
 8009ed8:	08009ef9 	.word	0x08009ef9
 8009edc:	08009cc5 	.word	0x08009cc5
 8009ee0:	08009cc5 	.word	0x08009cc5
 8009ee4:	08009cc5 	.word	0x08009cc5
 8009ee8:	08009cc5 	.word	0x08009cc5
 8009eec:	08009cc5 	.word	0x08009cc5
 8009ef0:	08009cc5 	.word	0x08009cc5
 8009ef4:	08009efd 	.word	0x08009efd
    case kTfLiteInt8: return 1;
 8009ef8:	2301      	movs	r3, #1
 8009efa:	e6e4      	b.n	8009cc6 <aiPbCmdNNRun+0xee>
    case kTfLiteFloat32: return 4;
 8009efc:	2304      	movs	r3, #4
 8009efe:	e6e2      	b.n	8009cc6 <aiPbCmdNNRun+0xee>
  aiPbMgrReceiveData(&data);
 8009f00:	ee18 0a90 	vmov	r0, s17
 8009f04:	f7ff f9f4 	bl	80092f0 <aiPbMgrReceiveData>
  if (data.nb_read != data.size) {
 8009f08:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009f0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	f43f af11 	beq.w	8009d34 <aiPbCmdNNRun+0x15c>
 8009f12:	4613      	mov	r3, r2
    aiPbMgrSendAck(req, resp, EnumState_S_ERROR,
 8009f14:	2201      	movs	r2, #1
 8009f16:	9200      	str	r2, [sp, #0]
 8009f18:	4621      	mov	r1, r4
 8009f1a:	2204      	movs	r2, #4
 8009f1c:	4658      	mov	r0, fp
 8009f1e:	f7ff f971 	bl	8009204 <aiPbMgrSendAck>
}
 8009f22:	b016      	add	sp, #88	; 0x58
 8009f24:	ecbd 8b04 	vpop	{d8-d9}
 8009f28:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
  switch (tflm_type) {
 8009f2c:	460a      	mov	r2, r1
 8009f2e:	2000      	movs	r0, #0
  msg->size = 1;
 8009f30:	2301      	movs	r3, #1
  msg->format = set_ai_buffer_format(info->type);
 8009f32:	64a0      	str	r0, [r4, #72]	; 0x48
  msg->flags = flags;
 8009f34:	66a6      	str	r6, [r4, #104]	; 0x68
  msg->size = 1;
 8009f36:	64e3      	str	r3, [r4, #76]	; 0x4c
  for (int i=0; i<info->shape.size; i++)
 8009f38:	b35a      	cbz	r2, 8009f92 <aiPbCmdNNRun+0x3ba>
 8009f3a:	2a01      	cmp	r2, #1
    msg->size *= info->shape.data[i];
 8009f3c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  for (int i=0; i<info->shape.size; i++)
 8009f3e:	d027      	beq.n	8009f90 <aiPbCmdNNRun+0x3b8>
    msg->size *= info->shape.data[i];
 8009f40:	6ba8      	ldr	r0, [r5, #56]	; 0x38
  for (int i=0; i<info->shape.size; i++)
 8009f42:	2a02      	cmp	r2, #2
    msg->size *= info->shape.data[i];
 8009f44:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009f48:	d022      	beq.n	8009f90 <aiPbCmdNNRun+0x3b8>
    msg->size *= info->shape.data[i];
 8009f4a:	6be8      	ldr	r0, [r5, #60]	; 0x3c
  for (int i=0; i<info->shape.size; i++)
 8009f4c:	2a03      	cmp	r2, #3
    msg->size *= info->shape.data[i];
 8009f4e:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009f52:	d01d      	beq.n	8009f90 <aiPbCmdNNRun+0x3b8>
    msg->size *= info->shape.data[i];
 8009f54:	6c28      	ldr	r0, [r5, #64]	; 0x40
  for (int i=0; i<info->shape.size; i++)
 8009f56:	2a04      	cmp	r2, #4
    msg->size *= info->shape.data[i];
 8009f58:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009f5c:	d018      	beq.n	8009f90 <aiPbCmdNNRun+0x3b8>
    msg->size *= info->shape.data[i];
 8009f5e:	6c68      	ldr	r0, [r5, #68]	; 0x44
  for (int i=0; i<info->shape.size; i++)
 8009f60:	2a05      	cmp	r2, #5
    msg->size *= info->shape.data[i];
 8009f62:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009f66:	d013      	beq.n	8009f90 <aiPbCmdNNRun+0x3b8>
    msg->size *= info->shape.data[i];
 8009f68:	6ca8      	ldr	r0, [r5, #72]	; 0x48
  for (int i=0; i<info->shape.size; i++)
 8009f6a:	2a06      	cmp	r2, #6
    msg->size *= info->shape.data[i];
 8009f6c:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009f70:	d00e      	beq.n	8009f90 <aiPbCmdNNRun+0x3b8>
    msg->size *= info->shape.data[i];
 8009f72:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
  for (int i=0; i<info->shape.size; i++)
 8009f74:	2a07      	cmp	r2, #7
    msg->size *= info->shape.data[i];
 8009f76:	fb00 f303 	mul.w	r3, r0, r3
  for (int i=0; i<info->shape.size; i++)
 8009f7a:	d009      	beq.n	8009f90 <aiPbCmdNNRun+0x3b8>
 8009f7c:	f105 0650 	add.w	r6, r5, #80	; 0x50
 8009f80:	2007      	movs	r0, #7
    msg->size *= info->shape.data[i];
 8009f82:	f856 cb04 	ldr.w	ip, [r6], #4
  for (int i=0; i<info->shape.size; i++)
 8009f86:	3001      	adds	r0, #1
 8009f88:	4290      	cmp	r0, r2
    msg->size *= info->shape.data[i];
 8009f8a:	fb0c f303 	mul.w	r3, ip, r3
  for (int i=0; i<info->shape.size; i++)
 8009f8e:	d1f8      	bne.n	8009f82 <aiPbCmdNNRun+0x3aa>
 8009f90:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (info->scale) {
 8009f92:	edd5 7a09 	vldr	s15, [r5, #36]	; 0x24
  resp->payload.tensor.desc.dims.funcs.encode = encode_uint32;
 8009f96:	4a40      	ldr	r2, [pc, #256]	; (800a098 <aiPbCmdNNRun+0x4c0>)
  if (info->scale) {
 8009f98:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    msg->zeropoint = info->zero_point;
 8009fa0:	bf14      	ite	ne
 8009fa2:	6aab      	ldrne	r3, [r5, #40]	; 0x28
    msg->zeropoint = 0;
 8009fa4:	2300      	moveq	r3, #0
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 8009fa6:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
    msg->scale = 0.0;
 8009faa:	bf08      	it	eq
 8009fac:	eef0 7a48 	vmoveq.f32	s15, s16
 8009fb0:	6623      	str	r3, [r4, #96]	; 0x60
  msg->addr = (uint32_t)info->data;
 8009fb2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  resp->payload.tensor.desc.dims.funcs.encode = encode_uint32;
 8009fb4:	6562      	str	r2, [r4, #84]	; 0x54
  resp->payload.tensor.desc.dims.arg = &array_u32;
 8009fb6:	aa0b      	add	r2, sp, #44	; 0x2c
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 8009fb8:	6521      	str	r1, [r4, #80]	; 0x50
    msg->zeropoint = info->zero_point;
 8009fba:	edc4 7a17 	vstr	s15, [r4, #92]	; 0x5c
  msg->addr = (uint32_t)info->data;
 8009fbe:	6663      	str	r3, [r4, #100]	; 0x64
  resp->payload.tensor.desc.dims.arg = &array_u32;
 8009fc0:	65a2      	str	r2, [r4, #88]	; 0x58
  resp->payload.tensor.data.addr = (uint32_t)buffer->data;
 8009fc2:	6763      	str	r3, [r4, #116]	; 0x74
  if (flags & EnumTensorFlag_TENSOR_FLAG_NO_DATA) {
 8009fc4:	f1b8 0f00 	cmp.w	r8, #0
 8009fc8:	d14e      	bne.n	800a068 <aiPbCmdNNRun+0x490>
  return info->bytes;
 8009fca:	6a2a      	ldr	r2, [r5, #32]
  struct aiPbData data = { 0, resp->payload.tensor.data.size, resp->payload.tensor.data.addr, 0};
 8009fcc:	9314      	str	r3, [sp, #80]	; 0x50
  resp->payload.tensor.data.datas.funcs.encode = &encode_data_cb;
 8009fce:	4b33      	ldr	r3, [pc, #204]	; (800a09c <aiPbCmdNNRun+0x4c4>)
 8009fd0:	6722      	str	r2, [r4, #112]	; 0x70
  struct aiPbData data = { 0, resp->payload.tensor.data.size, resp->payload.tensor.data.addr, 0};
 8009fd2:	9213      	str	r2, [sp, #76]	; 0x4c
  resp->payload.tensor.data.datas.funcs.encode = &encode_data_cb;
 8009fd4:	67a3      	str	r3, [r4, #120]	; 0x78
  aiPbMgrSendResp(req, resp, state);
 8009fd6:	ee19 2a10 	vmov	r2, s18
  resp->payload.tensor.data.datas.arg = (void *)&data;
 8009fda:	edc4 8a1f 	vstr	s17, [r4, #124]	; 0x7c
  aiPbMgrSendResp(req, resp, state);
 8009fde:	4621      	mov	r1, r4
 8009fe0:	4658      	mov	r0, fp
  struct aiPbData data = { 0, resp->payload.tensor.data.size, resp->payload.tensor.data.addr, 0};
 8009fe2:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8009fe6:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  aiPbMgrSendResp(req, resp, state);
 8009fea:	f7ff f8f9 	bl	80091e0 <aiPbMgrSendResp>
  for (int i = 0; i < ctx->n_outputs; i++) {
 8009fee:	4b2c      	ldr	r3, [pc, #176]	; (800a0a0 <aiPbCmdNNRun+0x4c8>)
 8009ff0:	68db      	ldr	r3, [r3, #12]
 8009ff2:	459a      	cmp	sl, r3
 8009ff4:	f109 094c 	add.w	r9, r9, #76	; 0x4c
 8009ff8:	f4bf ae0b 	bcs.w	8009c12 <aiPbCmdNNRun+0x3a>
    if (req->param & EnumRunParam_P_RUN_MODE_PERF) {
 8009ffc:	f8db 2008 	ldr.w	r2, [fp, #8]
 800a000:	f012 0808 	ands.w	r8, r2, #8
 800a004:	f47f af04 	bne.w	8009e10 <aiPbCmdNNRun+0x238>
 800a008:	f44f 7681 	mov.w	r6, #258	; 0x102
    uint32_t flags =  EnumTensorFlag_TENSOR_FLAG_OUTPUT;
 800a00c:	2202      	movs	r2, #2
 800a00e:	e705      	b.n	8009e1c <aiPbCmdNNRun+0x244>
    case kTfLiteBool: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_BOOL, false, 1, 0);
 800a010:	2300      	movs	r3, #0
 800a012:	2201      	movs	r2, #1
 800a014:	4619      	mov	r1, r3
 800a016:	2003      	movs	r0, #3
 800a018:	f7ff f864 	bl	80090e4 <aiPbTensorFormat>
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 800a01c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  for (int i=0; i<info->shape.size; i++)
 800a01e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    case kTfLiteBool: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_BOOL, false, 1, 0);
 800a020:	e786      	b.n	8009f30 <aiPbCmdNNRun+0x358>
    case kTfLiteUInt8: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, false, 8, 0);
 800a022:	2300      	movs	r3, #0
 800a024:	2208      	movs	r2, #8
    case kTfLiteUInt32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, false, 32, 0);
 800a026:	4619      	mov	r1, r3
 800a028:	2002      	movs	r0, #2
 800a02a:	f7ff f85b 	bl	80090e4 <aiPbTensorFormat>
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 800a02e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  for (int i=0; i<info->shape.size; i++)
 800a030:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    case kTfLiteUInt32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, false, 32, 0);
 800a032:	e77d      	b.n	8009f30 <aiPbCmdNNRun+0x358>
    case kTfLiteInt32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, true, 32, 0);
 800a034:	2300      	movs	r3, #0
 800a036:	2220      	movs	r2, #32
 800a038:	2101      	movs	r1, #1
 800a03a:	2002      	movs	r0, #2
 800a03c:	f7ff f852 	bl	80090e4 <aiPbTensorFormat>
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 800a040:	990b      	ldr	r1, [sp, #44]	; 0x2c
  for (int i=0; i<info->shape.size; i++)
 800a042:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    case kTfLiteInt32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, true, 32, 0);
 800a044:	e774      	b.n	8009f30 <aiPbCmdNNRun+0x358>
    case kTfLiteFloat32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_FLOAT, true, 32, 0);
 800a046:	2101      	movs	r1, #1
 800a048:	2220      	movs	r2, #32
 800a04a:	4608      	mov	r0, r1
 800a04c:	2300      	movs	r3, #0
 800a04e:	f7ff f849 	bl	80090e4 <aiPbTensorFormat>
  msg->n_dims = EnumShapeFmt_F_SHAPE_FMT_BHWC << 24 | array_u32->size;
 800a052:	990b      	ldr	r1, [sp, #44]	; 0x2c
  for (int i=0; i<info->shape.size; i++)
 800a054:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    case kTfLiteFloat32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_FLOAT, true, 32, 0);
 800a056:	e76b      	b.n	8009f30 <aiPbCmdNNRun+0x358>
    case kTfLiteUInt32: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, false, 32, 0);
 800a058:	2300      	movs	r3, #0
 800a05a:	2220      	movs	r2, #32
 800a05c:	e7e3      	b.n	800a026 <aiPbCmdNNRun+0x44e>
    case kTfLiteInt8: return aiPbTensorFormat(EnumDataFmtType_DATA_FMT_TYPE_INTEGER, true, 8, 0);
 800a05e:	2300      	movs	r3, #0
 800a060:	2208      	movs	r2, #8
 800a062:	e7e9      	b.n	800a038 <aiPbCmdNNRun+0x460>
    aiPbMgrSendAck(req, resp, EnumState_S_ERROR,
 800a064:	230a      	movs	r3, #10
 800a066:	e5ce      	b.n	8009c06 <aiPbCmdNNRun+0x2e>
  struct aiPbData data = { 0, resp->payload.tensor.data.size, resp->payload.tensor.data.addr, 0};
 800a068:	9314      	str	r3, [sp, #80]	; 0x50
  resp->payload.tensor.data.datas.funcs.encode = &encode_data_cb;
 800a06a:	4b0c      	ldr	r3, [pc, #48]	; (800a09c <aiPbCmdNNRun+0x4c4>)
 800a06c:	67a3      	str	r3, [r4, #120]	; 0x78
 800a06e:	2300      	movs	r3, #0
 800a070:	6723      	str	r3, [r4, #112]	; 0x70
  aiPbMgrSendResp(req, resp, state);
 800a072:	ee19 2a10 	vmov	r2, s18
  resp->payload.tensor.data.datas.arg = (void *)&data;
 800a076:	edc4 8a1f 	vstr	s17, [r4, #124]	; 0x7c
  aiPbMgrSendResp(req, resp, state);
 800a07a:	4621      	mov	r1, r4
 800a07c:	4658      	mov	r0, fp
  struct aiPbData data = { 0, resp->payload.tensor.data.size, resp->payload.tensor.data.addr, 0};
 800a07e:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
 800a082:	9315      	str	r3, [sp, #84]	; 0x54
  aiPbMgrSendResp(req, resp, state);
 800a084:	f7ff f8ac 	bl	80091e0 <aiPbMgrSendResp>
  for (int i = 0; i < ctx->n_outputs; i++) {
 800a088:	4b05      	ldr	r3, [pc, #20]	; (800a0a0 <aiPbCmdNNRun+0x4c8>)
 800a08a:	68db      	ldr	r3, [r3, #12]
 800a08c:	4553      	cmp	r3, sl
 800a08e:	f109 094c 	add.w	r9, r9, #76	; 0x4c
 800a092:	f63f aeb7 	bhi.w	8009e04 <aiPbCmdNNRun+0x22c>
 800a096:	e5bc      	b.n	8009c12 <aiPbCmdNNRun+0x3a>
 800a098:	08008ed9 	.word	0x08008ed9
 800a09c:	08008f61 	.word	0x08008f61
 800a0a0:	20000b00 	.word	0x20000b00

0800a0a4 <tflm_io_write>:
{
 800a0a4:	b538      	push	{r3, r4, r5, lr}
  if (_allow_uart) {
 800a0a6:	4b0f      	ldr	r3, [pc, #60]	; (800a0e4 <tflm_io_write+0x40>)
 800a0a8:	781b      	ldrb	r3, [r3, #0]
{
 800a0aa:	4605      	mov	r5, r0
 800a0ac:	460c      	mov	r4, r1
  if (_allow_uart) {
 800a0ae:	b92b      	cbnz	r3, 800a0bc <tflm_io_write+0x18>
    if (buff && pr[0] != '\r') {
 800a0b0:	b110      	cbz	r0, 800a0b8 <tflm_io_write+0x14>
 800a0b2:	7802      	ldrb	r2, [r0, #0]
 800a0b4:	2a0d      	cmp	r2, #13
 800a0b6:	d10c      	bne.n	800a0d2 <tflm_io_write+0x2e>
    return count;
 800a0b8:	4620      	mov	r0, r4
}
 800a0ba:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_UART_Transmit(&UartHandle, (uint8_t *)buff, count, HAL_MAX_DELAY);
 800a0bc:	460a      	mov	r2, r1
 800a0be:	480a      	ldr	r0, [pc, #40]	; (800a0e8 <tflm_io_write+0x44>)
 800a0c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a0c4:	4629      	mov	r1, r5
 800a0c6:	f7f9 fb0d 	bl	80036e4 <HAL_UART_Transmit>
  return (status == HAL_OK ? count : 0);
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	d0f4      	beq.n	800a0b8 <tflm_io_write+0x14>
 800a0ce:	2000      	movs	r0, #0
}
 800a0d0:	bd38      	pop	{r3, r4, r5, pc}
      pr[count] = 0;
 800a0d2:	5443      	strb	r3, [r0, r1]
      aiPbMgrSendLogV2(EnumState_S_ERROR, 0, pr);
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	4619      	mov	r1, r3
 800a0d8:	2004      	movs	r0, #4
 800a0da:	f7ff f8c7 	bl	800926c <aiPbMgrSendLogV2>
    return count;
 800a0de:	4620      	mov	r0, r4
 800a0e0:	e7eb      	b.n	800a0ba <tflm_io_write+0x16>
 800a0e2:	bf00      	nop
 800a0e4:	2000000d 	.word	0x2000000d
 800a0e8:	20000260 	.word	0x20000260

0800a0ec <log_tensor>:
{
 800a0ec:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 800a0f0:	b084      	sub	sp, #16
 800a0f2:	4605      	mov	r5, r0
  LC_PRINT(" - %d:%s:%d:(", idx,
 800a0f4:	7800      	ldrb	r0, [r0, #0]
{
 800a0f6:	9103      	str	r1, [sp, #12]
  LC_PRINT(" - %d:%s:%d:(", idx,
 800a0f8:	f003 f9c4 	bl	800d484 <tflm_c_TfLiteTypeGetName>
 800a0fc:	6a2b      	ldr	r3, [r5, #32]
 800a0fe:	9903      	ldr	r1, [sp, #12]
 800a100:	4602      	mov	r2, r0
 800a102:	4824      	ldr	r0, [pc, #144]	; (800a194 <log_tensor+0xa8>)
 800a104:	f7ff f9fc 	bl	8009500 <lc_print>
  for (size_t i=0; i<t_info->shape.size; i++) {
 800a108:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800a10a:	b1cb      	cbz	r3, 800a140 <log_tensor+0x54>
    LC_PRINT("%d", t_info->shape.data[i]);
 800a10c:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a1a0 <log_tensor+0xb4>
 800a110:	f105 0834 	add.w	r8, r5, #52	; 0x34
  for (size_t i=0; i<t_info->shape.size; i++) {
 800a114:	2400      	movs	r4, #0
      LC_PRINT("x");
 800a116:	f109 0a08 	add.w	sl, r9, #8
      LC_PRINT(")");
 800a11a:	f109 0b04 	add.w	fp, r9, #4
    LC_PRINT("%d", t_info->shape.data[i]);
 800a11e:	4648      	mov	r0, r9
 800a120:	f858 1b04 	ldr.w	r1, [r8], #4
 800a124:	f7ff f9ec 	bl	8009500 <lc_print>
    if (i==(t_info->shape.size-1))
 800a128:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 800a12a:	1e73      	subs	r3, r6, #1
 800a12c:	42a3      	cmp	r3, r4
      LC_PRINT("x");
 800a12e:	4650      	mov	r0, sl
  for (size_t i=0; i<t_info->shape.size; i++) {
 800a130:	f104 0401 	add.w	r4, r4, #1
    if (i==(t_info->shape.size-1))
 800a134:	d019      	beq.n	800a16a <log_tensor+0x7e>
      LC_PRINT("x");
 800a136:	f7ff f9e3 	bl	8009500 <lc_print>
  for (size_t i=0; i<t_info->shape.size; i++) {
 800a13a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800a13c:	42a3      	cmp	r3, r4
 800a13e:	d8ee      	bhi.n	800a11e <log_tensor+0x32>
  if (t_info->scale)
 800a140:	edd5 7a09 	vldr	s15, [r5, #36]	; 0x24
 800a144:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a14c:	d01b      	beq.n	800a186 <log_tensor+0x9a>
    LC_PRINT(":s=%f:zp=%d\r\n", (double)t_info->scale, t_info->zero_point);
 800a14e:	ee17 0a90 	vmov	r0, s15
 800a152:	f7f6 fa21 	bl	8000598 <__aeabi_f2d>
 800a156:	460b      	mov	r3, r1
 800a158:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800a15a:	9100      	str	r1, [sp, #0]
 800a15c:	4602      	mov	r2, r0
 800a15e:	480e      	ldr	r0, [pc, #56]	; (800a198 <log_tensor+0xac>)
 800a160:	f7ff f9ce 	bl	8009500 <lc_print>
}
 800a164:	b004      	add	sp, #16
 800a166:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
      LC_PRINT(")");
 800a16a:	4658      	mov	r0, fp
 800a16c:	f7ff f9c8 	bl	8009500 <lc_print>
  for (size_t i=0; i<t_info->shape.size; i++) {
 800a170:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800a172:	429e      	cmp	r6, r3
 800a174:	4634      	mov	r4, r6
 800a176:	d3d2      	bcc.n	800a11e <log_tensor+0x32>
  if (t_info->scale)
 800a178:	edd5 7a09 	vldr	s15, [r5, #36]	; 0x24
 800a17c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a184:	d1e3      	bne.n	800a14e <log_tensor+0x62>
    LC_PRINT("\r\n");
 800a186:	4805      	ldr	r0, [pc, #20]	; (800a19c <log_tensor+0xb0>)
}
 800a188:	b004      	add	sp, #16
 800a18a:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
    LC_PRINT("\r\n");
 800a18e:	f7ff b9b7 	b.w	8009500 <lc_print>
 800a192:	bf00      	nop
 800a194:	080106dc 	.word	0x080106dc
 800a198:	080106f8 	.word	0x080106f8
 800a19c:	08010708 	.word	0x08010708
 800a1a0:	080106ec 	.word	0x080106ec

0800a1a4 <aiValidationInit>:
 * Exported/Public functions
 * -----------------------------------------------------------------------------
 */

int aiValidationInit(void)
{
 800a1a4:	b570      	push	{r4, r5, r6, lr}
  LC_PRINT("\r\n#\r\n");
 800a1a6:	4c21      	ldr	r4, [pc, #132]	; (800a22c <aiValidationInit+0x88>)
  port_dwt_reset();
 800a1a8:	4e21      	ldr	r6, [pc, #132]	; (800a230 <aiValidationInit+0x8c>)
{
 800a1aa:	b084      	sub	sp, #16
  LC_PRINT("\r\n#\r\n");
 800a1ac:	f104 0084 	add.w	r0, r4, #132	; 0x84
 800a1b0:	f7ff f9a6 	bl	8009500 <lc_print>
  LC_PRINT("# %s %d.%d\r\n", _APP_NAME_ , _APP_VERSION_MAJOR_, _APP_VERSION_MINOR_);
 800a1b4:	f104 018c 	add.w	r1, r4, #140	; 0x8c
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	2204      	movs	r2, #4
 800a1bc:	f104 00a0 	add.w	r0, r4, #160	; 0xa0
 800a1c0:	f7ff f99e 	bl	8009500 <lc_print>
 800a1c4:	2500      	movs	r5, #0
  LC_PRINT("#\r\n");
 800a1c6:	f104 00b0 	add.w	r0, r4, #176	; 0xb0
 800a1ca:	f7ff f999 	bl	8009500 <lc_print>

  systemSettingLog();
 800a1ce:	f7ff fab5 	bl	800973c <systemSettingLog>
  port_dwt_init();
 800a1d2:	f000 f9a7 	bl	800a524 <port_dwt_init_imp>
  port_hal_delay(100);
 800a1d6:	2064      	movs	r0, #100	; 0x64
  port_dwt_reset();
 800a1d8:	6075      	str	r5, [r6, #4]
  port_hal_delay(100);
 800a1da:	f7f7 fba7 	bl	800192c <HAL_Delay>
  st = port_dwt_get_cycles();
 800a1de:	6870      	ldr	r0, [r6, #4]
  dwtCyclesToTime(st/100, &t);
 800a1e0:	4b14      	ldr	r3, [pc, #80]	; (800a234 <aiValidationInit+0x90>)
 800a1e2:	fba3 3000 	umull	r3, r0, r3, r0
 800a1e6:	466a      	mov	r2, sp
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	0940      	lsrs	r0, r0, #5
 800a1ec:	f7ff f9fa 	bl	80095e4 <dwtCyclesToTime>
  LC_PRINT(" Timestamp    : SysTick + DWT (delay(1)=%d.%03d ms)\r\n",
 800a1f0:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a1f4:	2164      	movs	r1, #100	; 0x64
 800a1f6:	fb01 3102 	mla	r1, r1, r2, r3
 800a1fa:	f104 00b4 	add.w	r0, r4, #180	; 0xb4
 800a1fe:	9a03      	ldr	r2, [sp, #12]
 800a200:	f7ff f97e 	bl	8009500 <lc_print>
  dwtCyclesToTime(UINT32_MAX, &t);
 800a204:	466a      	mov	r2, sp
 800a206:	2100      	movs	r1, #0
 800a208:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a20c:	f7ff f9ea 	bl	80095e4 <dwtCyclesToTime>
  cyclesCount.dwt_max = t.s * 1000 + t.ms;
 800a210:	e9dd 1301 	ldrd	r1, r3, [sp, #4]
 800a214:	4a08      	ldr	r2, [pc, #32]	; (800a238 <aiValidationInit+0x94>)
 800a216:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a21a:	fb00 3301 	mla	r3, r0, r1, r3
 800a21e:	6013      	str	r3, [r2, #0]
  port_dwt_init();
 800a220:	f000 f980 	bl	800a524 <port_dwt_init_imp>

  cyclesCounterInit();

  return 0;
}
 800a224:	4628      	mov	r0, r5
 800a226:	b004      	add	sp, #16
 800a228:	bd70      	pop	{r4, r5, r6, pc}
 800a22a:	bf00      	nop
 800a22c:	08010688 	.word	0x08010688
 800a230:	e0001000 	.word	0xe0001000
 800a234:	51eb851f 	.word	0x51eb851f
 800a238:	20000a88 	.word	0x20000a88

0800a23c <aiValidationProcess>:

int aiValidationProcess(void)
{
 800a23c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  LC_PRINT("\r\nInstancing the network (TFLM)..\r\n");
 800a240:	f8df a28c 	ldr.w	sl, [pc, #652]	; 800a4d0 <aiValidationProcess+0x294>
  net_exec_ctx[0].hdl = 0;
 800a244:	4c9d      	ldr	r4, [pc, #628]	; (800a4bc <aiValidationProcess+0x280>)
  MON_ALLOC_ENABLE();
 800a246:	f8df 82d8 	ldr.w	r8, [pc, #728]	; 800a520 <aiValidationProcess+0x2e4>
{
 800a24a:	b084      	sub	sp, #16
  LC_PRINT("\r\nInstancing the network (TFLM)..\r\n");
 800a24c:	f10a 00ec 	add.w	r0, sl, #236	; 0xec
  net_exec_ctx[0].hdl = 0;
 800a250:	f04f 0b00 	mov.w	fp, #0
 800a254:	f8c4 b004 	str.w	fp, [r4, #4]
  LC_PRINT("\r\nInstancing the network (TFLM)..\r\n");
 800a258:	f7ff f952 	bl	8009500 <lc_print>
  uaddr = (uaddr + (16 - 1)) & (uint32_t)(-16);  // Round up to 16-byte boundary
 800a25c:	4b98      	ldr	r3, [pc, #608]	; (800a4c0 <aiValidationProcess+0x284>)
 800a25e:	f023 090f 	bic.w	r9, r3, #15
  MON_ALLOC_RESET();
 800a262:	f7ff fb21 	bl	80098a8 <_mon_alloc_reset>
  MON_ALLOC_ENABLE();
 800a266:	f8d8 3000 	ldr.w	r3, [r8]
  res = tflm_c_create(g_tflm_network_model_data, (uint8_t*)uaddr,
 800a26a:	4896      	ldr	r0, [pc, #600]	; (800a4c4 <aiValidationProcess+0x288>)
  MON_ALLOC_ENABLE();
 800a26c:	f043 0301 	orr.w	r3, r3, #1
 800a270:	f8c8 3000 	str.w	r3, [r8]
  res = tflm_c_create(g_tflm_network_model_data, (uint8_t*)uaddr,
 800a274:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a278:	1d23      	adds	r3, r4, #4
 800a27a:	4649      	mov	r1, r9
 800a27c:	f003 f816 	bl	800d2ac <tflm_c_create>
  MON_ALLOC_DISABLE();
 800a280:	f8d8 3000 	ldr.w	r3, [r8]
 800a284:	f023 0301 	bic.w	r3, r3, #1
 800a288:	f8c8 3000 	str.w	r3, [r8]
  if (res != kTfLiteOk) {
 800a28c:	2800      	cmp	r0, #0
 800a28e:	f040 80fd 	bne.w	800a48c <aiValidationProcess+0x250>
  ctx->name = _model_name;
 800a292:	4606      	mov	r6, r0
  if (!ctx || !ctx->hdl)
 800a294:	6860      	ldr	r0, [r4, #4]
  ctx->name = _model_name;
 800a296:	f8c4 a000 	str.w	sl, [r4]
  if (!ctx || !ctx->hdl)
 800a29a:	2800      	cmp	r0, #0
 800a29c:	f040 8095 	bne.w	800a3ca <aiValidationProcess+0x18e>
  ctx->tflite.bytes = (size_t)g_tflm_network_model_data_len;
 800a2a0:	4b89      	ldr	r3, [pc, #548]	; (800a4c8 <aiValidationProcess+0x28c>)
 800a2a2:	681d      	ldr	r5, [r3, #0]
  tflm_c_rt_version(&ver);
 800a2a4:	a803      	add	r0, sp, #12
 800a2a6:	f003 f8ef 	bl	800d488 <tflm_c_rt_version>
  LC_PRINT(" TFLM version       : %d.%d.%d\r\n", (int)ver.major, (int)ver.minor, (int)ver.patch);
 800a2aa:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800a2ae:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800a2b2:	f89d 100c 	ldrb.w	r1, [sp, #12]
 800a2b6:	4885      	ldr	r0, [pc, #532]	; (800a4cc <aiValidationProcess+0x290>)
 800a2b8:	f7ff f922 	bl	8009500 <lc_print>
  LC_PRINT(" Network name       : %s\r\n", _model_name);
 800a2bc:	4984      	ldr	r1, [pc, #528]	; (800a4d0 <aiValidationProcess+0x294>)
 800a2be:	f501 70a6 	add.w	r0, r1, #332	; 0x14c
 800a2c2:	f7ff f91d 	bl	8009500 <lc_print>
  LC_PRINT(" TFLite file        : 0x%08x (%d bytes)\r\n", (int)g_tflm_network_model_data, (int)g_tflm_network_model_data_len);
 800a2c6:	462a      	mov	r2, r5
 800a2c8:	4882      	ldr	r0, [pc, #520]	; (800a4d4 <aiValidationProcess+0x298>)
 800a2ca:	497e      	ldr	r1, [pc, #504]	; (800a4c4 <aiValidationProcess+0x288>)
 800a2cc:	f7ff f918 	bl	8009500 <lc_print>
  LC_PRINT(" Arena location     : 0x%08x\r\n", (int)uaddr);
 800a2d0:	4649      	mov	r1, r9
 800a2d2:	4881      	ldr	r0, [pc, #516]	; (800a4d8 <aiValidationProcess+0x29c>)
 800a2d4:	f7ff f914 	bl	8009500 <lc_print>
  LC_PRINT(" Opcode size        : %d\r\n", (int)tflm_c_operator_codes_size(ctx->hdl));
 800a2d8:	6860      	ldr	r0, [r4, #4]
 800a2da:	f003 f8c2 	bl	800d462 <tflm_c_operator_codes_size>
 800a2de:	4601      	mov	r1, r0
 800a2e0:	487e      	ldr	r0, [pc, #504]	; (800a4dc <aiValidationProcess+0x2a0>)
 800a2e2:	f7ff f90d 	bl	8009500 <lc_print>
  LC_PRINT(" Operator size      : %d\r\n", (int)tflm_c_operators_size(ctx->hdl));
 800a2e6:	6860      	ldr	r0, [r4, #4]
 800a2e8:	f003 f944 	bl	800d574 <tflm_c_operators_size>
 800a2ec:	4601      	mov	r1, r0
 800a2ee:	487c      	ldr	r0, [pc, #496]	; (800a4e0 <aiValidationProcess+0x2a4>)
 800a2f0:	f7ff f906 	bl	8009500 <lc_print>
  LC_PRINT(" Tensor size        : %d\r\n", (int)tflm_c_tensors_size(ctx->hdl));
 800a2f4:	6860      	ldr	r0, [r4, #4]
 800a2f6:	f003 f94f 	bl	800d598 <tflm_c_tensors_size>
 800a2fa:	4601      	mov	r1, r0
 800a2fc:	4879      	ldr	r0, [pc, #484]	; (800a4e4 <aiValidationProcess+0x2a8>)
 800a2fe:	f7ff f8ff 	bl	8009500 <lc_print>
  LC_PRINT(" Allocated size     : %d / %d\r\n", (int)tflm_c_arena_used_bytes(ctx->hdl),
 800a302:	6860      	ldr	r0, [r4, #4]
 800a304:	f003 f8ba 	bl	800d47c <tflm_c_arena_used_bytes>
 800a308:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a30c:	4601      	mov	r1, r0
 800a30e:	4876      	ldr	r0, [pc, #472]	; (800a4e8 <aiValidationProcess+0x2ac>)
 800a310:	f7ff f8f6 	bl	8009500 <lc_print>
  LC_PRINT(" Inputs size        : %d\r\n", (int)tflm_c_inputs_size(ctx->hdl));
 800a314:	6860      	ldr	r0, [r4, #4]
 800a316:	f003 f963 	bl	800d5e0 <tflm_c_inputs_size>
 800a31a:	4601      	mov	r1, r0
 800a31c:	4873      	ldr	r0, [pc, #460]	; (800a4ec <aiValidationProcess+0x2b0>)
 800a31e:	f7ff f8ef 	bl	8009500 <lc_print>
  for (int i=0; i<ctx->n_inputs; i++) {
 800a322:	68a3      	ldr	r3, [r4, #8]
 800a324:	b163      	cbz	r3, 800a340 <aiValidationProcess+0x104>
 800a326:	2600      	movs	r6, #0
 800a328:	4635      	mov	r5, r6
    log_tensor(&ctx->inputs[i], i);
 800a32a:	6920      	ldr	r0, [r4, #16]
 800a32c:	4629      	mov	r1, r5
 800a32e:	4430      	add	r0, r6
 800a330:	f7ff fedc 	bl	800a0ec <log_tensor>
  for (int i=0; i<ctx->n_inputs; i++) {
 800a334:	68a3      	ldr	r3, [r4, #8]
 800a336:	3501      	adds	r5, #1
 800a338:	42ab      	cmp	r3, r5
 800a33a:	f106 064c 	add.w	r6, r6, #76	; 0x4c
 800a33e:	d8f4      	bhi.n	800a32a <aiValidationProcess+0xee>
  LC_PRINT(" Outputs size       : %d\r\n", (int)tflm_c_outputs_size(ctx->hdl));
 800a340:	6860      	ldr	r0, [r4, #4]
 800a342:	f003 f93b 	bl	800d5bc <tflm_c_outputs_size>
 800a346:	4601      	mov	r1, r0
 800a348:	4869      	ldr	r0, [pc, #420]	; (800a4f0 <aiValidationProcess+0x2b4>)
 800a34a:	f7ff f8d9 	bl	8009500 <lc_print>
  for (int i=0; i<ctx->n_outputs; i++) {
 800a34e:	68e3      	ldr	r3, [r4, #12]
 800a350:	b163      	cbz	r3, 800a36c <aiValidationProcess+0x130>
 800a352:	2600      	movs	r6, #0
 800a354:	4635      	mov	r5, r6
    log_tensor(&ctx->outputs[i], i);
 800a356:	6960      	ldr	r0, [r4, #20]
 800a358:	4629      	mov	r1, r5
 800a35a:	4430      	add	r0, r6
 800a35c:	f7ff fec6 	bl	800a0ec <log_tensor>
  for (int i=0; i<ctx->n_outputs; i++) {
 800a360:	68e3      	ldr	r3, [r4, #12]
 800a362:	3501      	adds	r5, #1
 800a364:	42ab      	cmp	r3, r5
 800a366:	f106 064c 	add.w	r6, r6, #76	; 0x4c
 800a36a:	d8f4      	bhi.n	800a356 <aiValidationProcess+0x11a>
  LC_PRINT(" Used heap          : %d bytes (max=%d bytes) (for c-wrapper %s)\r\n",
 800a36c:	4b61      	ldr	r3, [pc, #388]	; (800a4f4 <aiValidationProcess+0x2b8>)
 800a36e:	f8d8 2014 	ldr.w	r2, [r8, #20]
 800a372:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800a376:	1d18      	adds	r0, r3, #4
 800a378:	f7ff f8c2 	bl	8009500 <lc_print>
  if (r) {
    LC_PRINT("\r\nE:  aiInit() r=%d\r\n", r);
    port_hal_delay(2000);
    return r;
  } else {
    LC_PRINT("\r\n");
 800a37c:	485e      	ldr	r0, [pc, #376]	; (800a4f8 <aiValidationProcess+0x2bc>)
 800a37e:	f7ff f8bf 	bl	8009500 <lc_print>
    LC_PRINT("-------------------------------------------\r\n");
 800a382:	485e      	ldr	r0, [pc, #376]	; (800a4fc <aiValidationProcess+0x2c0>)
 800a384:	f7ff f8bc 	bl	8009500 <lc_print>
    LC_PRINT("| READY to receive a CMD from the HOST... |\r\n");
 800a388:	485d      	ldr	r0, [pc, #372]	; (800a500 <aiValidationProcess+0x2c4>)
 800a38a:	f7ff f8b9 	bl	8009500 <lc_print>
    LC_PRINT("-------------------------------------------\r\n");
 800a38e:	485b      	ldr	r0, [pc, #364]	; (800a4fc <aiValidationProcess+0x2c0>)
 800a390:	f7ff f8b6 	bl	8009500 <lc_print>
    LC_PRINT("\r\n");
 800a394:	4858      	ldr	r0, [pc, #352]	; (800a4f8 <aiValidationProcess+0x2bc>)
 800a396:	f7ff f8b3 	bl	8009500 <lc_print>
    LC_PRINT("# Note: At this point, default ASCII-base terminal should be closed\r\n");
 800a39a:	485a      	ldr	r0, [pc, #360]	; (800a504 <aiValidationProcess+0x2c8>)
 800a39c:	f7ff f8b0 	bl	8009500 <lc_print>
    LC_PRINT("# and a stm32com-base interface should be used\r\n");
 800a3a0:	4859      	ldr	r0, [pc, #356]	; (800a508 <aiValidationProcess+0x2cc>)
 800a3a2:	f7ff f8ad 	bl	8009500 <lc_print>
    LC_PRINT("# (i.e. Python ai_runner module). Protocol version = %d.%d\r\n",
 800a3a6:	4859      	ldr	r0, [pc, #356]	; (800a50c <aiValidationProcess+0x2d0>)
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	2103      	movs	r1, #3
 800a3ac:	f7ff f8a8 	bl	8009500 <lc_print>
        EnumVersion_P_VERSION_MAJOR,
        EnumVersion_P_VERSION_MINOR);
  }

  _allow_uart = false;
 800a3b0:	4b57      	ldr	r3, [pc, #348]	; (800a510 <aiValidationProcess+0x2d4>)
  aiPbMgrInit(pbCmdFuncTab);
 800a3b2:	4858      	ldr	r0, [pc, #352]	; (800a514 <aiValidationProcess+0x2d8>)
  _allow_uart = false;
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	701a      	strb	r2, [r3, #0]
  aiPbMgrInit(pbCmdFuncTab);
 800a3b8:	f7fe fe06 	bl	8008fc8 <aiPbMgrInit>

  do {
    r = aiPbMgrWaitAndProcess();
 800a3bc:	f7fe fe40 	bl	8009040 <aiPbMgrWaitAndProcess>
  } while (r==0);
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	d0fb      	beq.n	800a3bc <aiValidationProcess+0x180>

  return r;
}
 800a3c4:	b004      	add	sp, #16
 800a3c6:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
  ctx->n_inputs = tflm_c_inputs_size(ctx->hdl);
 800a3ca:	f003 f909 	bl	800d5e0 <tflm_c_inputs_size>
 800a3ce:	4603      	mov	r3, r0
  ctx->n_outputs = tflm_c_outputs_size(ctx->hdl);
 800a3d0:	6860      	ldr	r0, [r4, #4]
  ctx->n_inputs = tflm_c_inputs_size(ctx->hdl);
 800a3d2:	60a3      	str	r3, [r4, #8]
  ctx->n_outputs = tflm_c_outputs_size(ctx->hdl);
 800a3d4:	f003 f8f2 	bl	800d5bc <tflm_c_outputs_size>
  ctx->inputs = malloc(ctx->n_inputs * sizeof(struct tflm_c_tensor_info));
 800a3d8:	f8d4 a008 	ldr.w	sl, [r4, #8]
  ctx->n_outputs = tflm_c_outputs_size(ctx->hdl);
 800a3dc:	60e0      	str	r0, [r4, #12]
  ctx->inputs = malloc(ctx->n_inputs * sizeof(struct tflm_c_tensor_info));
 800a3de:	234c      	movs	r3, #76	; 0x4c
  ctx->n_outputs = tflm_c_outputs_size(ctx->hdl);
 800a3e0:	4605      	mov	r5, r0
  ctx->inputs = malloc(ctx->n_inputs * sizeof(struct tflm_c_tensor_info));
 800a3e2:	fb03 f00a 	mul.w	r0, r3, sl
 800a3e6:	f7ff f8af 	bl	8009548 <__wrap_malloc>
  ctx->n_outputs = tflm_c_outputs_size(ctx->hdl);
 800a3ea:	46ab      	mov	fp, r5
  ctx->inputs = malloc(ctx->n_inputs * sizeof(struct tflm_c_tensor_info));
 800a3ec:	6120      	str	r0, [r4, #16]
  if (!ctx->inputs)
 800a3ee:	234c      	movs	r3, #76	; 0x4c
 800a3f0:	2800      	cmp	r0, #0
 800a3f2:	f43f af55 	beq.w	800a2a0 <aiValidationProcess+0x64>
  ctx->outputs = malloc(ctx->n_outputs * sizeof(struct tflm_c_tensor_info));
 800a3f6:	9001      	str	r0, [sp, #4]
 800a3f8:	fb03 f005 	mul.w	r0, r3, r5
 800a3fc:	f7ff f8a4 	bl	8009548 <__wrap_malloc>
  if (!ctx->outputs) {
 800a400:	9a01      	ldr	r2, [sp, #4]
  ctx->outputs = malloc(ctx->n_outputs * sizeof(struct tflm_c_tensor_info));
 800a402:	6160      	str	r0, [r4, #20]
  if (!ctx->outputs) {
 800a404:	2800      	cmp	r0, #0
 800a406:	d054      	beq.n	800a4b2 <aiValidationProcess+0x276>
  for (int idx=0; idx<ctx->n_inputs; idx++) {
 800a408:	4635      	mov	r5, r6
 800a40a:	f1ba 0f00 	cmp.w	sl, #0
 800a40e:	d101      	bne.n	800a414 <aiValidationProcess+0x1d8>
 800a410:	e00d      	b.n	800a42e <aiValidationProcess+0x1f2>
    tflm_c_input(ctx->hdl, idx, &ctx->inputs[idx]);
 800a412:	6922      	ldr	r2, [r4, #16]
 800a414:	6860      	ldr	r0, [r4, #4]
 800a416:	4432      	add	r2, r6
 800a418:	4629      	mov	r1, r5
 800a41a:	f002 fff7 	bl	800d40c <tflm_c_input>
  for (int idx=0; idx<ctx->n_inputs; idx++) {
 800a41e:	68a3      	ldr	r3, [r4, #8]
 800a420:	3501      	adds	r5, #1
 800a422:	42ab      	cmp	r3, r5
 800a424:	f106 064c 	add.w	r6, r6, #76	; 0x4c
 800a428:	d8f3      	bhi.n	800a412 <aiValidationProcess+0x1d6>
  for (int idx=0; idx<ctx->n_outputs; idx++) {
 800a42a:	f8d4 b00c 	ldr.w	fp, [r4, #12]
 800a42e:	f1bb 0f00 	cmp.w	fp, #0
 800a432:	d00d      	beq.n	800a450 <aiValidationProcess+0x214>
 800a434:	2600      	movs	r6, #0
 800a436:	4635      	mov	r5, r6
    tflm_c_output(ctx->hdl, idx, &ctx->outputs[idx]);
 800a438:	6962      	ldr	r2, [r4, #20]
 800a43a:	6860      	ldr	r0, [r4, #4]
 800a43c:	4629      	mov	r1, r5
 800a43e:	4432      	add	r2, r6
 800a440:	f002 fff4 	bl	800d42c <tflm_c_output>
  for (int idx=0; idx<ctx->n_outputs; idx++) {
 800a444:	68e3      	ldr	r3, [r4, #12]
 800a446:	3501      	adds	r5, #1
 800a448:	42ab      	cmp	r3, r5
 800a44a:	f106 064c 	add.w	r6, r6, #76	; 0x4c
 800a44e:	d8f3      	bhi.n	800a438 <aiValidationProcess+0x1fc>
  memset(&ctx->arena, 0, sizeof(struct tflm_c_tensor_info));
 800a450:	224c      	movs	r2, #76	; 0x4c
 800a452:	2100      	movs	r1, #0
 800a454:	4830      	ldr	r0, [pc, #192]	; (800a518 <aiValidationProcess+0x2dc>)
 800a456:	f003 fa29 	bl	800d8ac <memset>
  memset(&ctx->tflite, 0, sizeof(struct tflm_c_tensor_info));
 800a45a:	224c      	movs	r2, #76	; 0x4c
 800a45c:	2100      	movs	r1, #0
 800a45e:	482f      	ldr	r0, [pc, #188]	; (800a51c <aiValidationProcess+0x2e0>)
 800a460:	f003 fa24 	bl	800d8ac <memset>
  ctx->arena.bytes = (size_t)tflm_c_arena_used_bytes(ctx->hdl);
 800a464:	6860      	ldr	r0, [r4, #4]
 800a466:	f003 f809 	bl	800d47c <tflm_c_arena_used_bytes>
  ctx->arena.type = kTfLiteUInt8;
 800a46a:	2203      	movs	r2, #3
 800a46c:	7622      	strb	r2, [r4, #24]
  ctx->tflite.type = kTfLiteUInt8;
 800a46e:	f884 2064 	strb.w	r2, [r4, #100]	; 0x64
  ctx->tflite.bytes = (size_t)g_tflm_network_model_data_len;
 800a472:	4a15      	ldr	r2, [pc, #84]	; (800a4c8 <aiValidationProcess+0x28c>)
  ctx->arena.bytes = (size_t)tflm_c_arena_used_bytes(ctx->hdl);
 800a474:	63a0      	str	r0, [r4, #56]	; 0x38
  ctx->tflite.bytes = (size_t)g_tflm_network_model_data_len;
 800a476:	6815      	ldr	r5, [r2, #0]
 800a478:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  ctx->arena.shape.size = 1;
 800a47c:	2301      	movs	r3, #1
  ctx->arena.shape.data[0] = ctx->arena.bytes;
 800a47e:	e9c4 3012 	strd	r3, r0, [r4, #72]	; 0x48
  ctx->tflite.shape.size = 1;
 800a482:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  ctx->tflite.shape.data[0] = ctx->tflite.bytes;
 800a486:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
 800a48a:	e70b      	b.n	800a2a4 <aiValidationProcess+0x68>
    ctx->error = -1;
 800a48c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    LC_PRINT("\r\nE:  aiInit() r=%d\r\n", r);
 800a490:	4629      	mov	r1, r5
 800a492:	f50a 7088 	add.w	r0, sl, #272	; 0x110
    ctx->hdl = 0;
 800a496:	f8c4 b004 	str.w	fp, [r4, #4]
    ctx->error = -1;
 800a49a:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
    LC_PRINT("\r\nE:  aiInit() r=%d\r\n", r);
 800a49e:	f7ff f82f 	bl	8009500 <lc_print>
    port_hal_delay(2000);
 800a4a2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a4a6:	f7f7 fa41 	bl	800192c <HAL_Delay>
    return -1;
 800a4aa:	4628      	mov	r0, r5
}
 800a4ac:	b004      	add	sp, #16
 800a4ae:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
    free(ctx->inputs);
 800a4b2:	4610      	mov	r0, r2
 800a4b4:	f7ff f870 	bl	8009598 <__wrap_free>
 800a4b8:	e6f2      	b.n	800a2a0 <aiValidationProcess+0x64>
 800a4ba:	bf00      	nop
 800a4bc:	20000b00 	.word	0x20000b00
 800a4c0:	20000bcf 	.word	0x20000bcf
 800a4c4:	08012c4c 	.word	0x08012c4c
 800a4c8:	0805663c 	.word	0x0805663c
 800a4cc:	080107b0 	.word	0x080107b0
 800a4d0:	08010688 	.word	0x08010688
 800a4d4:	080107f0 	.word	0x080107f0
 800a4d8:	0801081c 	.word	0x0801081c
 800a4dc:	0801083c 	.word	0x0801083c
 800a4e0:	08010858 	.word	0x08010858
 800a4e4:	08010874 	.word	0x08010874
 800a4e8:	08010890 	.word	0x08010890
 800a4ec:	080108b0 	.word	0x080108b0
 800a4f0:	080108cc 	.word	0x080108cc
 800a4f4:	080108e8 	.word	0x080108e8
 800a4f8:	08010708 	.word	0x08010708
 800a4fc:	08010930 	.word	0x08010930
 800a500:	08010960 	.word	0x08010960
 800a504:	08010990 	.word	0x08010990
 800a508:	080109d8 	.word	0x080109d8
 800a50c:	08010a0c 	.word	0x08010a0c
 800a510:	2000000d 	.word	0x2000000d
 800a514:	20000010 	.word	0x20000010
 800a518:	20000b18 	.word	0x20000b18
 800a51c:	20000b64 	.word	0x20000b64
 800a520:	20000a94 	.word	0x20000a94

0800a524 <port_dwt_init_imp>:

#if defined(HAS_DWT_CTRL) && HAS_DWT_CTRL == 1

void port_dwt_init_imp()
{
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800a524:	4907      	ldr	r1, [pc, #28]	; (800a544 <port_dwt_init_imp+0x20>)
#ifdef STM32F7
  DWT->LAR = 0xC5ACCE55;
#endif
  DWT->CYCCNT = 0;
 800a526:	4b08      	ldr	r3, [pc, #32]	; (800a548 <port_dwt_init_imp+0x24>)
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800a528:	f8d1 20fc 	ldr.w	r2, [r1, #252]	; 0xfc
  DWT->CYCCNT = 0;
 800a52c:	2000      	movs	r0, #0
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800a52e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800a532:	f8c1 20fc 	str.w	r2, [r1, #252]	; 0xfc
  DWT->CYCCNT = 0;
 800a536:	6058      	str	r0, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800a538:	681a      	ldr	r2, [r3, #0]
 800a53a:	f042 0201 	orr.w	r2, r2, #1
 800a53e:	601a      	str	r2, [r3, #0]
}
 800a540:	4770      	bx	lr
 800a542:	bf00      	nop
 800a544:	e000ed00 	.word	0xe000ed00
 800a548:	e0001000 	.word	0xe0001000

0800a54c <MX_X_CUBE_AI_Init>:
/* USER CODE END includes */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 800a54c:	b508      	push	{r3, lr}
    MX_UARTx_Init();
 800a54e:	f7f6 ffb5 	bl	80014bc <MX_LPUART1_UART_Init>
    aiValidationInit();
    /* USER CODE BEGIN 5 */
    /* USER CODE END 5 */
}
 800a552:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    aiValidationInit();
 800a556:	f7ff be25 	b.w	800a1a4 <aiValidationInit>
 800a55a:	bf00      	nop

0800a55c <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
    aiValidationProcess();
 800a55c:	f7ff be6e 	b.w	800a23c <aiValidationProcess>

0800a560 <DebugLog>:
#include <stdint.h>

extern "C" int tflm_io_write(const void *buff, uint16_t count);

extern "C" void DebugLog(const char* s)
{
 800a560:	b510      	push	{r4, lr}
  if (!s)
 800a562:	4604      	mov	r4, r0
 800a564:	b140      	cbz	r0, 800a578 <DebugLog+0x18>
    return;
    
  size_t sl = strlen(s);
 800a566:	f7f5 fe55 	bl	8000214 <strlen>
  if (sl)
 800a56a:	b128      	cbz	r0, 800a578 <DebugLog+0x18>
	  tflm_io_write(s, (uint16_t)sl);
 800a56c:	b281      	uxth	r1, r0
 800a56e:	4620      	mov	r0, r4
}
 800a570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  tflm_io_write(s, (uint16_t)sl);
 800a574:	f7ff bd96 	b.w	800a0a4 <tflm_io_write>
}
 800a578:	bd10      	pop	{r4, pc}
	...

0800a57c <_write_number>:

  return count;
}

static int _write_number(uint64_t number, struct specifier *specifier)
{
 800a57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sign_neg = 0;
  char chr;

  buf[idx--] = 0;

  if (specifier->flags & FLAG_IS_SIGNED) {
 800a580:	f8d2 a008 	ldr.w	sl, [r2, #8]
{
 800a584:	b093      	sub	sp, #76	; 0x4c
  buf[idx--] = 0;
 800a586:	2300      	movs	r3, #0
  if (specifier->flags & FLAG_IS_SIGNED) {
 800a588:	f01a 0f04 	tst.w	sl, #4
{
 800a58c:	4615      	mov	r5, r2
  buf[idx--] = 0;
 800a58e:	f88d 3047 	strb.w	r3, [sp, #71]	; 0x47
  if (specifier->flags & FLAG_IS_SIGNED) {
 800a592:	d002      	beq.n	800a59a <_write_number+0x1e>
    if ((int64_t)number < 0) {
 800a594:	2900      	cmp	r1, #0
 800a596:	f2c0 80b2 	blt.w	800a6fe <_write_number+0x182>
  char sign_neg = 0;
 800a59a:	2300      	movs	r3, #0
  if ((sign_neg) && (!(specifier->flags & FLAG_ZERO_EXTEND))) {
    buf[idx--] = sign_neg;
    count++;
  }

  while ((count < specifier->width) && (!(specifier->flags & FLAG_NEG_PAD))) {
 800a59c:	f8d5 b000 	ldr.w	fp, [r5]
  char sign_neg = 0;
 800a5a0:	9301      	str	r3, [sp, #4]
 800a5a2:	f01a 0f08 	tst.w	sl, #8
 800a5a6:	bf14      	ite	ne
 800a5a8:	f04f 0e41 	movne.w	lr, #65	; 0x41
 800a5ac:	f04f 0e61 	moveq.w	lr, #97	; 0x61
 800a5b0:	f01a 0410 	ands.w	r4, sl, #16
 800a5b4:	d179      	bne.n	800a6aa <_write_number+0x12e>
 800a5b6:	f10d 0947 	add.w	r9, sp, #71	; 0x47
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 800a5ba:	263e      	movs	r6, #62	; 0x3e
      t = number / 10;
 800a5bc:	220a      	movs	r2, #10
 800a5be:	2300      	movs	r3, #0
 800a5c0:	4607      	mov	r7, r0
 800a5c2:	4688      	mov	r8, r1
 800a5c4:	f7f6 fc76 	bl	8000eb4 <__aeabi_uldivmod>
      chr = (number - t * 10) + '0';
 800a5c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a5cc:	eb00 0280 	add.w	r2, r0, r0, lsl #2
  } while (number);
 800a5d0:	2f0a      	cmp	r7, #10
      chr = (number - t * 10) + '0';
 800a5d2:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
  } while (number);
 800a5d6:	f178 0700 	sbcs.w	r7, r8, #0
    buf[idx--] = chr;
 800a5da:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a5de:	4622      	mov	r2, r4
 800a5e0:	4633      	mov	r3, r6
    count++;
 800a5e2:	f104 0401 	add.w	r4, r4, #1
    buf[idx--] = chr;
 800a5e6:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
  } while (number);
 800a5ea:	d2e7      	bcs.n	800a5bc <_write_number+0x40>
  if ((sign_neg) && (!(specifier->flags & FLAG_ZERO_EXTEND))) {
 800a5ec:	9801      	ldr	r0, [sp, #4]
 800a5ee:	b1a0      	cbz	r0, 800a61a <_write_number+0x9e>
 800a5f0:	f01a 0101 	ands.w	r1, sl, #1
 800a5f4:	d107      	bne.n	800a606 <_write_number+0x8a>
    buf[idx--] = sign_neg;
 800a5f6:	f106 0448 	add.w	r4, r6, #72	; 0x48
 800a5fa:	eb0d 0604 	add.w	r6, sp, r4
    count++;
 800a5fe:	1c94      	adds	r4, r2, #2
    buf[idx--] = sign_neg;
 800a600:	f806 0c40 	strb.w	r0, [r6, #-64]
 800a604:	1e9e      	subs	r6, r3, #2
  while ((count < specifier->width) && (!(specifier->flags & FLAG_NEG_PAD))) {
 800a606:	45a3      	cmp	fp, r4
 800a608:	bfd8      	it	le
 800a60a:	af02      	addle	r7, sp, #8
 800a60c:	dd2f      	ble.n	800a66e <_write_number+0xf2>
 800a60e:	f01a 0f02 	tst.w	sl, #2
 800a612:	d00b      	beq.n	800a62c <_write_number+0xb0>
 800a614:	4633      	mov	r3, r6
 800a616:	af02      	add	r7, sp, #8
 800a618:	e081      	b.n	800a71e <_write_number+0x1a2>
 800a61a:	45a3      	cmp	fp, r4
 800a61c:	bfd8      	it	le
 800a61e:	af02      	addle	r7, sp, #8
 800a620:	dd28      	ble.n	800a674 <_write_number+0xf8>
 800a622:	f01a 0f02 	tst.w	sl, #2
 800a626:	d176      	bne.n	800a716 <_write_number+0x19a>
 800a628:	f00a 0101 	and.w	r1, sl, #1
 800a62c:	45a3      	cmp	fp, r4
 800a62e:	f1cb 0801 	rsb	r8, fp, #1
 800a632:	44a0      	add	r8, r4
 800a634:	bfd8      	it	le
 800a636:	f04f 0800 	movle.w	r8, #0
 800a63a:	ebab 0204 	sub.w	r2, fp, r4
 800a63e:	eb08 0006 	add.w	r0, r8, r6
 800a642:	bfd8      	it	le
 800a644:	2201      	movle	r2, #1
 800a646:	af02      	add	r7, sp, #8
 800a648:	2900      	cmp	r1, #0
 800a64a:	bf14      	ite	ne
 800a64c:	2130      	movne	r1, #48	; 0x30
 800a64e:	2120      	moveq	r1, #32
 800a650:	4438      	add	r0, r7
 800a652:	f003 f92b 	bl	800d8ac <memset>
 800a656:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800a65a:	1b1b      	subs	r3, r3, r4
 800a65c:	45a3      	cmp	fp, r4
 800a65e:	bfd8      	it	le
 800a660:	2300      	movle	r3, #0
 800a662:	3401      	adds	r4, #1
    if (specifier->flags & FLAG_ZERO_EXTEND)
      buf[idx--] = '0';
    else
      buf[idx--] = ' ';
    count++;
 800a664:	441c      	add	r4, r3
  }

  if ((sign_neg) && (count < (specifier->width + 1))) {
 800a666:	9b01      	ldr	r3, [sp, #4]
 800a668:	3e01      	subs	r6, #1
      buf[idx--] = ' ';
 800a66a:	4446      	add	r6, r8
  if ((sign_neg) && (count < (specifier->width + 1))) {
 800a66c:	b10b      	cbz	r3, 800a672 <_write_number+0xf6>
 800a66e:	45a3      	cmp	fp, r4
 800a670:	da54      	bge.n	800a71c <_write_number+0x1a0>
    buf[idx--] = sign_neg;
    count++;
  }

  idx++;
 800a672:	1c73      	adds	r3, r6, #1


  for(int i = 0; i < count; i++) {
 800a674:	18fe      	adds	r6, r7, r3
 800a676:	1937      	adds	r7, r6, r4
    specifier->putc_fct(specifier->user, (buf + idx)[i]);
 800a678:	f816 1b01 	ldrb.w	r1, [r6], #1
 800a67c:	e9d5 3003 	ldrd	r3, r0, [r5, #12]
 800a680:	4798      	blx	r3
  for(int i = 0; i < count; i++) {
 800a682:	42be      	cmp	r6, r7
 800a684:	d1f8      	bne.n	800a678 <_write_number+0xfc>
  }

  if (specifier->flags & FLAG_NEG_PAD) {
 800a686:	68ab      	ldr	r3, [r5, #8]
 800a688:	079b      	lsls	r3, r3, #30
 800a68a:	d50a      	bpl.n	800a6a2 <_write_number+0x126>
    while (count < specifier->width) {
 800a68c:	682b      	ldr	r3, [r5, #0]
 800a68e:	42a3      	cmp	r3, r4
 800a690:	dd07      	ble.n	800a6a2 <_write_number+0x126>
      _WRITE_C(' ');
 800a692:	e9d5 3003 	ldrd	r3, r0, [r5, #12]
 800a696:	2120      	movs	r1, #32
 800a698:	4798      	blx	r3
    while (count < specifier->width) {
 800a69a:	682b      	ldr	r3, [r5, #0]
      _WRITE_C(' ');
 800a69c:	3401      	adds	r4, #1
    while (count < specifier->width) {
 800a69e:	42a3      	cmp	r3, r4
 800a6a0:	dcf7      	bgt.n	800a692 <_write_number+0x116>
    }
  }

  return count;
}
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	b013      	add	sp, #76	; 0x4c
 800a6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 800a6aa:	f1ae 0e0a 	sub.w	lr, lr, #10
 800a6ae:	f10d 0747 	add.w	r7, sp, #71	; 0x47
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	233e      	movs	r3, #62	; 0x3e
 800a6b6:	e00a      	b.n	800a6ce <_write_number+0x152>
  } while (number);
 800a6b8:	ea50 0c01 	orrs.w	ip, r0, r1
    buf[idx--] = chr;
 800a6bc:	f807 8d01 	strb.w	r8, [r7, #-1]!
 800a6c0:	f103 36ff 	add.w	r6, r3, #4294967295	; 0xffffffff
    count++;
 800a6c4:	f102 0401 	add.w	r4, r2, #1
  } while (number);
 800a6c8:	d090      	beq.n	800a5ec <_write_number+0x70>
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 800a6ca:	4622      	mov	r2, r4
 800a6cc:	4633      	mov	r3, r6
      chr = number & 0x0F;
 800a6ce:	f000 040f 	and.w	r4, r0, #15
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 800a6d2:	2c09      	cmp	r4, #9
      t = number >> 4;
 800a6d4:	ea4f 1010 	mov.w	r0, r0, lsr #4
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 800a6d8:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 800a6dc:	eb04 080e 	add.w	r8, r4, lr
      t = number >> 4;
 800a6e0:	ea40 7001 	orr.w	r0, r0, r1, lsl #28
    buf[idx--] = chr;
 800a6e4:	f103 36ff 	add.w	r6, r3, #4294967295	; 0xffffffff
      t = number >> 4;
 800a6e8:	ea4f 1111 	mov.w	r1, r1, lsr #4
    count++;
 800a6ec:	f102 0401 	add.w	r4, r2, #1
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 800a6f0:	d8e2      	bhi.n	800a6b8 <_write_number+0x13c>
    buf[idx--] = chr;
 800a6f2:	f807 cd01 	strb.w	ip, [r7, #-1]!
  } while (number);
 800a6f6:	ea50 0c01 	orrs.w	ip, r0, r1
 800a6fa:	d1e6      	bne.n	800a6ca <_write_number+0x14e>
 800a6fc:	e776      	b.n	800a5ec <_write_number+0x70>
      specifier->width -= 1;
 800a6fe:	6813      	ldr	r3, [r2, #0]
      number = -number;
 800a700:	4240      	negs	r0, r0
      specifier->width -= 1;
 800a702:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
      sign_neg = '-';
 800a706:	f04f 032d 	mov.w	r3, #45	; 0x2d
      number = -number;
 800a70a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
      specifier->width -= 1;
 800a70e:	f8c2 b000 	str.w	fp, [r2]
      sign_neg = '-';
 800a712:	9301      	str	r3, [sp, #4]
 800a714:	e745      	b.n	800a5a2 <_write_number+0x26>
  idx++;
 800a716:	1c73      	adds	r3, r6, #1
 800a718:	af02      	add	r7, sp, #8
 800a71a:	e7ab      	b.n	800a674 <_write_number+0xf8>
 800a71c:	4633      	mov	r3, r6
    buf[idx--] = sign_neg;
 800a71e:	f106 0248 	add.w	r2, r6, #72	; 0x48
 800a722:	eb0d 0602 	add.w	r6, sp, r2
 800a726:	9a01      	ldr	r2, [sp, #4]
 800a728:	f806 2c40 	strb.w	r2, [r6, #-64]
    count++;
 800a72c:	3401      	adds	r4, #1
 800a72e:	e7a1      	b.n	800a674 <_write_number+0xf8>

0800a730 <vlc_print>:
{
  return *(*fmtP)++;
}

int vlc_print(void (*putc_fct)(void*, const char), void *user, const char* fmt, va_list vl)
{
 800a730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a734:	ed2d 8b04 	vpush	{d8-d9}
  return *(*fmtP)++;
 800a738:	4614      	mov	r4, r2
{
 800a73a:	b0a1      	sub	sp, #132	; 0x84
  return *(*fmtP)++;
 800a73c:	f814 5b01 	ldrb.w	r5, [r4], #1
{
 800a740:	9301      	str	r3, [sp, #4]
  char c, t;
  int count = 0;
 800a742:	46ab      	mov	fp, r5
  bool error = false;

  while (((c = _getChar(&fmt)) != 0) && (!error))
 800a744:	2d00      	cmp	r5, #0
 800a746:	d054      	beq.n	800a7f2 <vlc_print+0xc2>
 800a748:	468a      	mov	sl, r1
    else if (c == '%')
    {
      bool done = false;
      bool has_precision = false;
      bool long_type = false;
      struct specifier specifier = { 0, 0, 0, putc_fct, user };
 800a74a:	ed9f 8bb5 	vldr	d8, [pc, #724]	; 800aa20 <vlc_print+0x2f0>
 800a74e:	4681      	mov	r9, r0
  int count = 0;
 800a750:	f04f 0b00 	mov.w	fp, #0
 800a754:	4629      	mov	r1, r5
 800a756:	e007      	b.n	800a768 <vlc_print+0x38>
        error = false;
      }
    }
    else
    {
      putc_fct(user, c);
 800a758:	4650      	mov	r0, sl
 800a75a:	47c8      	blx	r9
  return *(*fmtP)++;
 800a75c:	f814 1b01 	ldrb.w	r1, [r4], #1
      count++;
 800a760:	f10b 0b01 	add.w	fp, fp, #1
  while (((c = _getChar(&fmt)) != 0) && (!error))
 800a764:	2900      	cmp	r1, #0
 800a766:	d044      	beq.n	800a7f2 <vlc_print+0xc2>
    if (c == '\n')
 800a768:	290a      	cmp	r1, #10
 800a76a:	d0f5      	beq.n	800a758 <vlc_print+0x28>
    else if (c == '%')
 800a76c:	2925      	cmp	r1, #37	; 0x25
 800a76e:	d1f3      	bne.n	800a758 <vlc_print+0x28>
  return *(*fmtP)++;
 800a770:	f814 3b01 	ldrb.w	r3, [r4], #1
      struct specifier specifier = { 0, 0, 0, putc_fct, user };
 800a774:	2000      	movs	r0, #0
 800a776:	ed8d 8b0a 	vstr	d8, [sp, #40]	; 0x28
 800a77a:	e9cd 9a0d 	strd	r9, sl, [sp, #52]	; 0x34
 800a77e:	900c      	str	r0, [sp, #48]	; 0x30
        if (!c)
 800a780:	b32b      	cbz	r3, 800a7ce <vlc_print+0x9e>
 800a782:	4602      	mov	r2, r0
 800a784:	4601      	mov	r1, r0
 800a786:	4605      	mov	r5, r0
 800a788:	4607      	mov	r7, r0
 800a78a:	4606      	mov	r6, r0
      bool long_type = false;
 800a78c:	4686      	mov	lr, r0
      bool has_precision = false;
 800a78e:	4684      	mov	ip, r0
        else if (c == '0')
 800a790:	2b30      	cmp	r3, #48	; 0x30
 800a792:	d034      	beq.n	800a7fe <vlc_print+0xce>
        else if (c == '-')
 800a794:	2b2d      	cmp	r3, #45	; 0x2d
 800a796:	d044      	beq.n	800a822 <vlc_print+0xf2>
        else if (c == '.')
 800a798:	2b2e      	cmp	r3, #46	; 0x2e
 800a79a:	d046      	beq.n	800a82a <vlc_print+0xfa>
        else if ((c >= '1') && (c <= '9'))
 800a79c:	f1a3 0831 	sub.w	r8, r3, #49	; 0x31
 800a7a0:	f1b8 0f08 	cmp.w	r8, #8
 800a7a4:	d844      	bhi.n	800a830 <vlc_print+0x100>
          if (has_precision) {
 800a7a6:	f1bc 0f00 	cmp.w	ip, #0
 800a7aa:	f000 8104 	beq.w	800a9b6 <vlc_print+0x286>
            specifier.precision = specifier.precision * 10 + (c - '0');
 800a7ae:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800a7b2:	3b30      	subs	r3, #48	; 0x30
 800a7b4:	eb03 0545 	add.w	r5, r3, r5, lsl #1
 800a7b8:	4661      	mov	r1, ip
  return *(*fmtP)++;
 800a7ba:	f814 3b01 	ldrb.w	r3, [r4], #1
        if (!c)
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d1e6      	bne.n	800a790 <vlc_print+0x60>
 800a7c2:	b107      	cbz	r7, 800a7c6 <vlc_print+0x96>
 800a7c4:	960a      	str	r6, [sp, #40]	; 0x28
 800a7c6:	b101      	cbz	r1, 800a7ca <vlc_print+0x9a>
 800a7c8:	950b      	str	r5, [sp, #44]	; 0x2c
 800a7ca:	b100      	cbz	r0, 800a7ce <vlc_print+0x9e>
 800a7cc:	920c      	str	r2, [sp, #48]	; 0x30
        va_arg(vl, signed long);
 800a7ce:	9b01      	ldr	r3, [sp, #4]
        putc_fct(user, '<');
 800a7d0:	213c      	movs	r1, #60	; 0x3c
        va_arg(vl, signed long);
 800a7d2:	3304      	adds	r3, #4
        putc_fct(user, '<');
 800a7d4:	4650      	mov	r0, sl
        va_arg(vl, signed long);
 800a7d6:	9301      	str	r3, [sp, #4]
        putc_fct(user, '<');
 800a7d8:	47c8      	blx	r9
        putc_fct(user, '!');
 800a7da:	2121      	movs	r1, #33	; 0x21
 800a7dc:	4650      	mov	r0, sl
 800a7de:	47c8      	blx	r9
        putc_fct(user, '>');
 800a7e0:	213e      	movs	r1, #62	; 0x3e
 800a7e2:	4650      	mov	r0, sl
        count += 3;
 800a7e4:	f10b 0b03 	add.w	fp, fp, #3
        putc_fct(user, '>');
 800a7e8:	47c8      	blx	r9
  return *(*fmtP)++;
 800a7ea:	f814 1b01 	ldrb.w	r1, [r4], #1
  while (((c = _getChar(&fmt)) != 0) && (!error))
 800a7ee:	2900      	cmp	r1, #0
 800a7f0:	d1ba      	bne.n	800a768 <vlc_print+0x38>
    }
  }
  return count;
}
 800a7f2:	4658      	mov	r0, fp
 800a7f4:	b021      	add	sp, #132	; 0x84
 800a7f6:	ecbd 8b04 	vpop	{d8-d9}
 800a7fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (!specifier.width && !specifier.precision) {
 800a7fe:	ea55 0306 	orrs.w	r3, r5, r6
 800a802:	d105      	bne.n	800a810 <vlc_print+0xe0>
            specifier.flags |= FLAG_ZERO_EXTEND;
 800a804:	461d      	mov	r5, r3
 800a806:	f042 0201 	orr.w	r2, r2, #1
 800a80a:	461e      	mov	r6, r3
 800a80c:	2001      	movs	r0, #1
 800a80e:	e7d4      	b.n	800a7ba <vlc_print+0x8a>
          } else if (has_precision) {
 800a810:	f1bc 0f00 	cmp.w	ip, #0
 800a814:	f000 80ca 	beq.w	800a9ac <vlc_print+0x27c>
            specifier.precision = specifier.precision * 10 + (c - '0');
 800a818:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800a81c:	006d      	lsls	r5, r5, #1
 800a81e:	4661      	mov	r1, ip
 800a820:	e7cb      	b.n	800a7ba <vlc_print+0x8a>
          specifier.flags |= FLAG_NEG_PAD;
 800a822:	f042 0202 	orr.w	r2, r2, #2
 800a826:	2001      	movs	r0, #1
 800a828:	e7c7      	b.n	800a7ba <vlc_print+0x8a>
          has_precision = true;
 800a82a:	f04f 0c01 	mov.w	ip, #1
 800a82e:	e7c4      	b.n	800a7ba <vlc_print+0x8a>
        else if (c == 'l')
 800a830:	2b6c      	cmp	r3, #108	; 0x6c
 800a832:	f000 80dc 	beq.w	800a9ee <vlc_print+0x2be>
 800a836:	2f00      	cmp	r7, #0
 800a838:	f000 80dc 	beq.w	800a9f4 <vlc_print+0x2c4>
 800a83c:	960a      	str	r6, [sp, #40]	; 0x28
 800a83e:	2900      	cmp	r1, #0
 800a840:	f000 80c0 	beq.w	800a9c4 <vlc_print+0x294>
 800a844:	950b      	str	r5, [sp, #44]	; 0x2c
 800a846:	2800      	cmp	r0, #0
 800a848:	f000 80d9 	beq.w	800a9fe <vlc_print+0x2ce>
 800a84c:	920c      	str	r2, [sp, #48]	; 0x30
          switch(c)
 800a84e:	3b25      	subs	r3, #37	; 0x25
 800a850:	2b53      	cmp	r3, #83	; 0x53
 800a852:	d8bc      	bhi.n	800a7ce <vlc_print+0x9e>
 800a854:	a101      	add	r1, pc, #4	; (adr r1, 800a85c <vlc_print+0x12c>)
 800a856:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a85a:	bf00      	nop
 800a85c:	0800ab17 	.word	0x0800ab17
 800a860:	0800a7cf 	.word	0x0800a7cf
 800a864:	0800a7cf 	.word	0x0800a7cf
 800a868:	0800a7cf 	.word	0x0800a7cf
 800a86c:	0800a7cf 	.word	0x0800a7cf
 800a870:	0800a7cf 	.word	0x0800a7cf
 800a874:	0800a7cf 	.word	0x0800a7cf
 800a878:	0800a7cf 	.word	0x0800a7cf
 800a87c:	0800a7cf 	.word	0x0800a7cf
 800a880:	0800a7cf 	.word	0x0800a7cf
 800a884:	0800a7cf 	.word	0x0800a7cf
 800a888:	0800a7cf 	.word	0x0800a7cf
 800a88c:	0800a7cf 	.word	0x0800a7cf
 800a890:	0800a7cf 	.word	0x0800a7cf
 800a894:	0800a7cf 	.word	0x0800a7cf
 800a898:	0800a7cf 	.word	0x0800a7cf
 800a89c:	0800a7cf 	.word	0x0800a7cf
 800a8a0:	0800a7cf 	.word	0x0800a7cf
 800a8a4:	0800a7cf 	.word	0x0800a7cf
 800a8a8:	0800a7cf 	.word	0x0800a7cf
 800a8ac:	0800a7cf 	.word	0x0800a7cf
 800a8b0:	0800a7cf 	.word	0x0800a7cf
 800a8b4:	0800a7cf 	.word	0x0800a7cf
 800a8b8:	0800a7cf 	.word	0x0800a7cf
 800a8bc:	0800a7cf 	.word	0x0800a7cf
 800a8c0:	0800a7cf 	.word	0x0800a7cf
 800a8c4:	0800a7cf 	.word	0x0800a7cf
 800a8c8:	0800a7cf 	.word	0x0800a7cf
 800a8cc:	0800a7cf 	.word	0x0800a7cf
 800a8d0:	0800a7cf 	.word	0x0800a7cf
 800a8d4:	0800a7cf 	.word	0x0800a7cf
 800a8d8:	0800a7cf 	.word	0x0800a7cf
 800a8dc:	0800a7cf 	.word	0x0800a7cf
 800a8e0:	0800aa29 	.word	0x0800aa29
 800a8e4:	0800a7cf 	.word	0x0800a7cf
 800a8e8:	0800a7cf 	.word	0x0800a7cf
 800a8ec:	0800a7cf 	.word	0x0800a7cf
 800a8f0:	0800a7cf 	.word	0x0800a7cf
 800a8f4:	0800a7cf 	.word	0x0800a7cf
 800a8f8:	0800a7cf 	.word	0x0800a7cf
 800a8fc:	0800a7cf 	.word	0x0800a7cf
 800a900:	0800a7cf 	.word	0x0800a7cf
 800a904:	0800a7cf 	.word	0x0800a7cf
 800a908:	0800a7cf 	.word	0x0800a7cf
 800a90c:	0800a7cf 	.word	0x0800a7cf
 800a910:	0800a7cf 	.word	0x0800a7cf
 800a914:	0800a7cf 	.word	0x0800a7cf
 800a918:	0800a7cf 	.word	0x0800a7cf
 800a91c:	0800a7cf 	.word	0x0800a7cf
 800a920:	0800a7cf 	.word	0x0800a7cf
 800a924:	0800a7cf 	.word	0x0800a7cf
 800a928:	0800a9d1 	.word	0x0800a9d1
 800a92c:	0800a7cf 	.word	0x0800a7cf
 800a930:	0800a7cf 	.word	0x0800a7cf
 800a934:	0800a7cf 	.word	0x0800a7cf
 800a938:	0800a7cf 	.word	0x0800a7cf
 800a93c:	0800a7cf 	.word	0x0800a7cf
 800a940:	0800a7cf 	.word	0x0800a7cf
 800a944:	0800a7cf 	.word	0x0800a7cf
 800a948:	0800a7cf 	.word	0x0800a7cf
 800a94c:	0800a7cf 	.word	0x0800a7cf
 800a950:	0800a7cf 	.word	0x0800a7cf
 800a954:	0800ab03 	.word	0x0800ab03
 800a958:	0800aa03 	.word	0x0800aa03
 800a95c:	0800a7cf 	.word	0x0800a7cf
 800a960:	0800aa29 	.word	0x0800aa29
 800a964:	0800a7cf 	.word	0x0800a7cf
 800a968:	0800a7cf 	.word	0x0800a7cf
 800a96c:	0800aa03 	.word	0x0800aa03
 800a970:	0800a7cf 	.word	0x0800a7cf
 800a974:	0800a7cf 	.word	0x0800a7cf
 800a978:	0800a7cf 	.word	0x0800a7cf
 800a97c:	0800a7cf 	.word	0x0800a7cf
 800a980:	0800a7cf 	.word	0x0800a7cf
 800a984:	0800a7cf 	.word	0x0800a7cf
 800a988:	0800a9c9 	.word	0x0800a9c9
 800a98c:	0800a7cf 	.word	0x0800a7cf
 800a990:	0800a7cf 	.word	0x0800a7cf
 800a994:	0800ab23 	.word	0x0800ab23
 800a998:	0800a7cf 	.word	0x0800a7cf
 800a99c:	0800abc7 	.word	0x0800abc7
 800a9a0:	0800a7cf 	.word	0x0800a7cf
 800a9a4:	0800a7cf 	.word	0x0800a7cf
 800a9a8:	0800a9d5 	.word	0x0800a9d5
            specifier.width = specifier.width * 10 + (c - '0');
 800a9ac:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800a9b0:	0076      	lsls	r6, r6, #1
 800a9b2:	2701      	movs	r7, #1
 800a9b4:	e701      	b.n	800a7ba <vlc_print+0x8a>
            specifier.width = specifier.width * 10 + (c - '0');
 800a9b6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800a9ba:	3b30      	subs	r3, #48	; 0x30
 800a9bc:	eb03 0646 	add.w	r6, r3, r6, lsl #1
 800a9c0:	2701      	movs	r7, #1
 800a9c2:	e6fa      	b.n	800a7ba <vlc_print+0x8a>
        else if (c == 'l')
 800a9c4:	460d      	mov	r5, r1
 800a9c6:	e73e      	b.n	800a846 <vlc_print+0x116>
            specifier.width = 8;
 800a9c8:	2308      	movs	r3, #8
            specifier.flags |= FLAG_ZERO_EXTEND;
 800a9ca:	f042 0201 	orr.w	r2, r2, #1
            specifier.width = 8;
 800a9ce:	930a      	str	r3, [sp, #40]	; 0x28
            specifier.flags |= FLAG_CAPS;
 800a9d0:	f042 0208 	orr.w	r2, r2, #8
            val = va_arg(vl, unsigned int);
 800a9d4:	9b01      	ldr	r3, [sp, #4]
            specifier.flags |= FLAG_HEX;
 800a9d6:	f042 0210 	orr.w	r2, r2, #16
            count += _write_number(val, &specifier);
 800a9da:	f853 0b04 	ldr.w	r0, [r3], #4
            specifier.flags |= FLAG_HEX;
 800a9de:	920c      	str	r2, [sp, #48]	; 0x30
            count += _write_number(val, &specifier);
 800a9e0:	2100      	movs	r1, #0
 800a9e2:	aa0a      	add	r2, sp, #40	; 0x28
            val = va_arg(vl, unsigned int);
 800a9e4:	9301      	str	r3, [sp, #4]
            count += _write_number(val, &specifier);
 800a9e6:	f7ff fdc9 	bl	800a57c <_write_number>
 800a9ea:	4483      	add	fp, r0
      while (done == false) {
 800a9ec:	e6fd      	b.n	800a7ea <vlc_print+0xba>
          long_type = true;
 800a9ee:	f04f 0e01 	mov.w	lr, #1
 800a9f2:	e6e2      	b.n	800a7ba <vlc_print+0x8a>
        else if (c == 'l')
 800a9f4:	463e      	mov	r6, r7
 800a9f6:	2900      	cmp	r1, #0
 800a9f8:	f47f af24 	bne.w	800a844 <vlc_print+0x114>
 800a9fc:	e7e2      	b.n	800a9c4 <vlc_print+0x294>
 800a9fe:	4602      	mov	r2, r0
 800aa00:	e725      	b.n	800a84e <vlc_print+0x11e>
                val = va_arg(vl, signed int);
 800aa02:	9b01      	ldr	r3, [sp, #4]
            specifier.flags |= FLAG_IS_SIGNED;
 800aa04:	f042 0204 	orr.w	r2, r2, #4
 800aa08:	920c      	str	r2, [sp, #48]	; 0x30
                val = va_arg(vl, signed int);
 800aa0a:	f853 0b04 	ldr.w	r0, [r3], #4
 800aa0e:	9301      	str	r3, [sp, #4]
 800aa10:	17c1      	asrs	r1, r0, #31
            count += _write_number(val, &specifier);
 800aa12:	aa0a      	add	r2, sp, #40	; 0x28
 800aa14:	f7ff fdb2 	bl	800a57c <_write_number>
 800aa18:	4483      	add	fp, r0
      while (done == false) {
 800aa1a:	e6e6      	b.n	800a7ea <vlc_print+0xba>
 800aa1c:	f3af 8000 	nop.w
	...
            dbl = va_arg(vl, double);
 800aa28:	9b01      	ldr	r3, [sp, #4]
 800aa2a:	3307      	adds	r3, #7
 800aa2c:	f023 0307 	bic.w	r3, r3, #7
 800aa30:	ecb3 7b02 	vldmia	r3!, {d7}
 800aa34:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aa38:	9301      	str	r3, [sp, #4]
            if (specifier.precision == 0)
 800aa3a:	2d00      	cmp	r5, #0
 800aa3c:	f000 8132 	beq.w	800aca4 <vlc_print+0x574>
  if (count == specifier->precision + 1)
 800aa40:	1c6b      	adds	r3, r5, #1
 800aa42:	9309      	str	r3, [sp, #36]	; 0x24
  while (count < specifier->precision) {
 800aa44:	9506      	str	r5, [sp, #24]
  for (int i=0;i <specifier->precision; i++)
 800aa46:	ed9f 7bb6 	vldr	d7, [pc, #728]	; 800ad20 <vlc_print+0x5f0>
 800aa4a:	ec51 0b17 	vmov	r0, r1, d7
 800aa4e:	2700      	movs	r7, #0
    mul *= 10;
 800aa50:	4bb5      	ldr	r3, [pc, #724]	; (800ad28 <vlc_print+0x5f8>)
  for (int i=0;i <specifier->precision; i++)
 800aa52:	3701      	adds	r7, #1
    mul *= 10;
 800aa54:	2200      	movs	r2, #0
 800aa56:	f7f5 fdf7 	bl	8000648 <__aeabi_dmul>
  for (int i=0;i <specifier->precision; i++)
 800aa5a:	42bd      	cmp	r5, r7
 800aa5c:	dcf8      	bgt.n	800aa50 <vlc_print+0x320>
  number += (half_ / mul);
 800aa5e:	4602      	mov	r2, r0
 800aa60:	460b      	mov	r3, r1
 800aa62:	2000      	movs	r0, #0
 800aa64:	49b1      	ldr	r1, [pc, #708]	; (800ad2c <vlc_print+0x5fc>)
 800aa66:	ec43 2b19 	vmov	d9, r2, r3
 800aa6a:	f7f5 ff17 	bl	800089c <__aeabi_ddiv>
  if (is_signed)
 800aa6e:	2200      	movs	r2, #0
  number += (half_ / mul);
 800aa70:	4607      	mov	r7, r0
 800aa72:	4688      	mov	r8, r1
  if (is_signed)
 800aa74:	2300      	movs	r3, #0
 800aa76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa7a:	f7f6 f857 	bl	8000b2c <__aeabi_dcmplt>
 800aa7e:	2800      	cmp	r0, #0
 800aa80:	f040 8117 	bne.w	800acb2 <vlc_print+0x582>
 800aa84:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa88:	ed8d 7b04 	vstr	d7, [sp, #16]
  number += (half_ / mul);
 800aa8c:	463a      	mov	r2, r7
 800aa8e:	4643      	mov	r3, r8
 800aa90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa94:	f7f5 fc22 	bl	80002dc <__adddf3>
  val = (uint64_t)(number * mul);
 800aa98:	ec53 2b19 	vmov	r2, r3, d9
 800aa9c:	f7f5 fdd4 	bl	8000648 <__aeabi_dmul>
 800aaa0:	f7f6 fa38 	bl	8000f14 <__aeabi_d2ulz>
  uint32_t count = 0;
 800aaa4:	2700      	movs	r7, #0
  val = (uint64_t)(number * mul);
 800aaa6:	e9cd 4907 	strd	r4, r9, [sp, #28]
  uint32_t idx = sizeof(buf) - 1;
 800aaaa:	f04f 083f 	mov.w	r8, #63	; 0x3f
  val = (uint64_t)(number * mul);
 800aaae:	46b1      	mov	r9, r6
 800aab0:	462e      	mov	r6, r5
 800aab2:	e006      	b.n	800aac2 <vlc_print+0x392>
    count++;
 800aab4:	4617      	mov	r7, r2
    buf[idx--] = chr;
 800aab6:	4698      	mov	r8, r3
  } while (val);
 800aab8:	2c0a      	cmp	r4, #10
 800aaba:	f175 0300 	sbcs.w	r3, r5, #0
 800aabe:	f0c0 808e 	bcc.w	800abde <vlc_print+0x4ae>
    uint64_t t = val / 10;
 800aac2:	220a      	movs	r2, #10
 800aac4:	2300      	movs	r3, #0
 800aac6:	4604      	mov	r4, r0
 800aac8:	460d      	mov	r5, r1
 800aaca:	f7f6 f9f3 	bl	8000eb4 <__aeabi_uldivmod>
    chr = (val - t * 10) + '0';
 800aace:	f104 0230 	add.w	r2, r4, #48	; 0x30
 800aad2:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800aad6:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
    buf[idx--] = chr;
 800aada:	f108 0380 	add.w	r3, r8, #128	; 0x80
 800aade:	446b      	add	r3, sp
 800aae0:	f803 2c40 	strb.w	r2, [r3, #-64]
    count++;
 800aae4:	1c7a      	adds	r2, r7, #1
    if (count == specifier->precision) {
 800aae6:	4296      	cmp	r6, r2
    buf[idx--] = chr;
 800aae8:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
    if (count == specifier->precision) {
 800aaec:	d1e2      	bne.n	800aab4 <vlc_print+0x384>
      buf[idx--] = '.';
 800aaee:	3380      	adds	r3, #128	; 0x80
 800aaf0:	446b      	add	r3, sp
 800aaf2:	f04f 022e 	mov.w	r2, #46	; 0x2e
 800aaf6:	f803 2c40 	strb.w	r2, [r3, #-64]
 800aafa:	f1a8 0802 	sub.w	r8, r8, #2
      count++;
 800aafe:	3702      	adds	r7, #2
 800ab00:	e7da      	b.n	800aab8 <vlc_print+0x388>
            t = (char)va_arg(vl, signed int);
 800ab02:	9b01      	ldr	r3, [sp, #4]
 800ab04:	f853 1b04 	ldr.w	r1, [r3], #4
 800ab08:	9301      	str	r3, [sp, #4]
            putc_fct(user, t);
 800ab0a:	b2c9      	uxtb	r1, r1
 800ab0c:	4650      	mov	r0, sl
            count++;
 800ab0e:	f10b 0b01 	add.w	fp, fp, #1
            putc_fct(user, t);
 800ab12:	47c8      	blx	r9
      while (done == false) {
 800ab14:	e669      	b.n	800a7ea <vlc_print+0xba>
            putc_fct(user, c);
 800ab16:	2125      	movs	r1, #37	; 0x25
 800ab18:	4650      	mov	r0, sl
            count++;
 800ab1a:	f10b 0b01 	add.w	fp, fp, #1
            putc_fct(user, c);
 800ab1e:	47c8      	blx	r9
      while (done == false) {
 800ab20:	e663      	b.n	800a7ea <vlc_print+0xba>
            str = va_arg(vl, char*);
 800ab22:	9b01      	ldr	r3, [sp, #4]
 800ab24:	f853 8b04 	ldr.w	r8, [r3], #4
 800ab28:	9301      	str	r3, [sp, #4]
            if (!str) str = "(null)";
 800ab2a:	f1b8 0f00 	cmp.w	r8, #0
 800ab2e:	f000 80d2 	beq.w	800acd6 <vlc_print+0x5a6>
  int len = strlen(str);
 800ab32:	4640      	mov	r0, r8
 800ab34:	9206      	str	r2, [sp, #24]
 800ab36:	f7f5 fb6d 	bl	8000214 <strlen>
  if (specifier->precision) {
 800ab3a:	9a06      	ldr	r2, [sp, #24]
  int len = strlen(str);
 800ab3c:	4607      	mov	r7, r0
  if (specifier->precision) {
 800ab3e:	b115      	cbz	r5, 800ab46 <vlc_print+0x416>
    len = (len > specifier->precision)?specifier->precision:len;
 800ab40:	42af      	cmp	r7, r5
 800ab42:	bfa8      	it	ge
 800ab44:	462f      	movge	r7, r5
  if (!(specifier->flags & FLAG_NEG_PAD)) {
 800ab46:	f012 0502 	ands.w	r5, r2, #2
 800ab4a:	f040 80b9 	bne.w	800acc0 <vlc_print+0x590>
    for(int i = len; i < specifier->width; i++) {
 800ab4e:	42b7      	cmp	r7, r6
 800ab50:	f280 80dd 	bge.w	800ad0e <vlc_print+0x5de>
 800ab54:	4650      	mov	r0, sl
 800ab56:	464b      	mov	r3, r9
  int count = 0;
 800ab58:	2500      	movs	r5, #0
 800ab5a:	e001      	b.n	800ab60 <vlc_print+0x430>
      _WRITE_C(' ');
 800ab5c:	e9dd 300d 	ldrd	r3, r0, [sp, #52]	; 0x34
 800ab60:	2120      	movs	r1, #32
 800ab62:	4798      	blx	r3
 800ab64:	3501      	adds	r5, #1
    for(int i = len; i < specifier->width; i++) {
 800ab66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab68:	197a      	adds	r2, r7, r5
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	dbf6      	blt.n	800ab5c <vlc_print+0x42c>
  for (int i = 0; i < len; i++) {
 800ab6e:	b19f      	cbz	r7, 800ab98 <vlc_print+0x468>
    _WRITE_C(*str++);
 800ab70:	e9dd 300d 	ldrd	r3, r0, [sp, #52]	; 0x34
            if (!str) str = "(null)";
 800ab74:	2600      	movs	r6, #0
 800ab76:	e001      	b.n	800ab7c <vlc_print+0x44c>
    _WRITE_C(*str++);
 800ab78:	e9dd 300d 	ldrd	r3, r0, [sp, #52]	; 0x34
 800ab7c:	f818 1b01 	ldrb.w	r1, [r8], #1
  for (int i = 0; i < len; i++) {
 800ab80:	3601      	adds	r6, #1
    _WRITE_C(*str++);
 800ab82:	4798      	blx	r3
  for (int i = 0; i < len; i++) {
 800ab84:	42be      	cmp	r6, r7
 800ab86:	dbf7      	blt.n	800ab78 <vlc_print+0x448>
    _WRITE_C(*str++);
 800ab88:	2f00      	cmp	r7, #0
 800ab8a:	f107 33ff 	add.w	r3, r7, #4294967295	; 0xffffffff
 800ab8e:	f105 0501 	add.w	r5, r5, #1
 800ab92:	bfd8      	it	le
 800ab94:	2300      	movle	r3, #0
 800ab96:	441d      	add	r5, r3
  if (specifier->flags & FLAG_NEG_PAD) {
 800ab98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab9a:	079b      	lsls	r3, r3, #30
 800ab9c:	d401      	bmi.n	800aba2 <vlc_print+0x472>
            count += _write_string(str, &specifier);
 800ab9e:	44ab      	add	fp, r5
      while (done == false) {
 800aba0:	e623      	b.n	800a7ea <vlc_print+0xba>
    for(int i = len; i < specifier->width; i++) {
 800aba2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800aba4:	46a8      	mov	r8, r5
 800aba6:	42be      	cmp	r6, r7
 800aba8:	4645      	mov	r5, r8
 800abaa:	ddf8      	ble.n	800ab9e <vlc_print+0x46e>
      _WRITE_C(' ');
 800abac:	e9dd 300d 	ldrd	r3, r0, [sp, #52]	; 0x34
 800abb0:	3501      	adds	r5, #1
 800abb2:	2120      	movs	r1, #32
 800abb4:	4798      	blx	r3
    for(int i = len; i < specifier->width; i++) {
 800abb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800abb8:	19eb      	adds	r3, r5, r7
 800abba:	eba3 0308 	sub.w	r3, r3, r8
 800abbe:	429a      	cmp	r2, r3
 800abc0:	dcf4      	bgt.n	800abac <vlc_print+0x47c>
            count += _write_string(str, &specifier);
 800abc2:	44ab      	add	fp, r5
      while (done == false) {
 800abc4:	e611      	b.n	800a7ea <vlc_print+0xba>
              if (long_type)
 800abc6:	f1be 0f00 	cmp.w	lr, #0
 800abca:	d07e      	beq.n	800acca <vlc_print+0x59a>
                val = va_arg(vl, uint64_t);
 800abcc:	9b01      	ldr	r3, [sp, #4]
 800abce:	3307      	adds	r3, #7
 800abd0:	f023 0307 	bic.w	r3, r3, #7
 800abd4:	6859      	ldr	r1, [r3, #4]
 800abd6:	f853 0b08 	ldr.w	r0, [r3], #8
 800abda:	9301      	str	r3, [sp, #4]
 800abdc:	e719      	b.n	800aa12 <vlc_print+0x2e2>
  while (count < specifier->precision) {
 800abde:	9a06      	ldr	r2, [sp, #24]
 800abe0:	9c07      	ldr	r4, [sp, #28]
 800abe2:	4297      	cmp	r7, r2
 800abe4:	4635      	mov	r5, r6
 800abe6:	463b      	mov	r3, r7
 800abe8:	464e      	mov	r6, r9
 800abea:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800abee:	f080 8086 	bcs.w	800acfe <vlc_print+0x5ce>
    buf[idx--] = '0';
 800abf2:	f1c2 0001 	rsb	r0, r2, #1
 800abf6:	4438      	add	r0, r7
 800abf8:	4440      	add	r0, r8
 800abfa:	af10      	add	r7, sp, #64	; 0x40
 800abfc:	1ad2      	subs	r2, r2, r3
 800abfe:	4438      	add	r0, r7
 800ac00:	2130      	movs	r1, #48	; 0x30
 800ac02:	461f      	mov	r7, r3
 800ac04:	f002 fe52 	bl	800d8ac <memset>
 800ac08:	9a06      	ldr	r2, [sp, #24]
 800ac0a:	eb08 0307 	add.w	r3, r8, r7
 800ac0e:	eba3 0802 	sub.w	r8, r3, r2
 800ac12:	4613      	mov	r3, r2
  if (count == specifier->precision) {
 800ac14:	429d      	cmp	r5, r3
 800ac16:	d109      	bne.n	800ac2c <vlc_print+0x4fc>
    count++;
 800ac18:	3301      	adds	r3, #1
 800ac1a:	9306      	str	r3, [sp, #24]
    buf[idx--] = '.';
 800ac1c:	f108 0380 	add.w	r3, r8, #128	; 0x80
 800ac20:	446b      	add	r3, sp
 800ac22:	222e      	movs	r2, #46	; 0x2e
 800ac24:	f803 2c40 	strb.w	r2, [r3, #-64]
 800ac28:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
  if (count == specifier->precision + 1)
 800ac2c:	9b06      	ldr	r3, [sp, #24]
 800ac2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d109      	bne.n	800ac48 <vlc_print+0x518>
    count++;
 800ac34:	3301      	adds	r3, #1
 800ac36:	9306      	str	r3, [sp, #24]
    buf[idx--] = '0';
 800ac38:	f108 0380 	add.w	r3, r8, #128	; 0x80
 800ac3c:	446b      	add	r3, sp
 800ac3e:	2230      	movs	r2, #48	; 0x30
 800ac40:	f803 2c40 	strb.w	r2, [r3, #-64]
 800ac44:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
  if (is_signed) {
 800ac48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	2300      	movs	r3, #0
 800ac50:	f7f5 ff6c 	bl	8000b2c <__aeabi_dcmplt>
 800ac54:	b150      	cbz	r0, 800ac6c <vlc_print+0x53c>
    count++;
 800ac56:	9b06      	ldr	r3, [sp, #24]
 800ac58:	3301      	adds	r3, #1
 800ac5a:	9306      	str	r3, [sp, #24]
    buf[idx--] = '-';
 800ac5c:	f108 0380 	add.w	r3, r8, #128	; 0x80
 800ac60:	446b      	add	r3, sp
 800ac62:	222d      	movs	r2, #45	; 0x2d
 800ac64:	f803 2c40 	strb.w	r2, [r3, #-64]
 800ac68:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
  while (count < specifier->width) {
 800ac6c:	9b06      	ldr	r3, [sp, #24]
 800ac6e:	42b3      	cmp	r3, r6
 800ac70:	d23e      	bcs.n	800acf0 <vlc_print+0x5c0>
    buf[idx--] = ' ';
 800ac72:	f1c6 0501 	rsb	r5, r6, #1
 800ac76:	441d      	add	r5, r3
 800ac78:	4445      	add	r5, r8
 800ac7a:	af10      	add	r7, sp, #64	; 0x40
 800ac7c:	1af2      	subs	r2, r6, r3
 800ac7e:	2120      	movs	r1, #32
 800ac80:	1978      	adds	r0, r7, r5
 800ac82:	f002 fe13 	bl	800d8ac <memset>
  for(int i = 0; i < count; i++) {
 800ac86:	19ab      	adds	r3, r5, r6
 800ac88:	4650      	mov	r0, sl
 800ac8a:	443d      	add	r5, r7
 800ac8c:	441f      	add	r7, r3
 800ac8e:	464b      	mov	r3, r9
 800ac90:	e001      	b.n	800ac96 <vlc_print+0x566>
    specifier->putc_fct(specifier->user, (buf + idx)[i]);
 800ac92:	e9dd 300d 	ldrd	r3, r0, [sp, #52]	; 0x34
 800ac96:	f815 1b01 	ldrb.w	r1, [r5], #1
 800ac9a:	4798      	blx	r3
  for(int i = 0; i < count; i++) {
 800ac9c:	42bd      	cmp	r5, r7
 800ac9e:	d1f8      	bne.n	800ac92 <vlc_print+0x562>
            count += _write_double(dbl, &specifier);
 800aca0:	44b3      	add	fp, r6
      while (done == false) {
 800aca2:	e5a2      	b.n	800a7ea <vlc_print+0xba>
              specifier.precision = 6;
 800aca4:	2306      	movs	r3, #6
 800aca6:	2207      	movs	r2, #7
 800aca8:	930b      	str	r3, [sp, #44]	; 0x2c
 800acaa:	9306      	str	r3, [sp, #24]
 800acac:	9209      	str	r2, [sp, #36]	; 0x24
  for (int i=0;i <specifier->precision; i++)
 800acae:	461d      	mov	r5, r3
 800acb0:	e6c9      	b.n	800aa46 <vlc_print+0x316>
    number = -number;
 800acb2:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800acb6:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 800acba:	9104      	str	r1, [sp, #16]
 800acbc:	9305      	str	r3, [sp, #20]
 800acbe:	e6e5      	b.n	800aa8c <vlc_print+0x35c>
  for (int i = 0; i < len; i++) {
 800acc0:	b35f      	cbz	r7, 800ad1a <vlc_print+0x5ea>
 800acc2:	4650      	mov	r0, sl
 800acc4:	464b      	mov	r3, r9
  int count = 0;
 800acc6:	2500      	movs	r5, #0
 800acc8:	e754      	b.n	800ab74 <vlc_print+0x444>
                val = va_arg(vl, unsigned int);
 800acca:	9b01      	ldr	r3, [sp, #4]
 800accc:	f853 0b04 	ldr.w	r0, [r3], #4
 800acd0:	9301      	str	r3, [sp, #4]
 800acd2:	4671      	mov	r1, lr
 800acd4:	e69d      	b.n	800aa12 <vlc_print+0x2e2>
  if (specifier->precision) {
 800acd6:	b93d      	cbnz	r5, 800ace8 <vlc_print+0x5b8>
  if (!(specifier->flags & FLAG_NEG_PAD)) {
 800acd8:	0792      	lsls	r2, r2, #30
 800acda:	d412      	bmi.n	800ad02 <vlc_print+0x5d2>
    for(int i = len; i < specifier->width; i++) {
 800acdc:	2e06      	cmp	r6, #6
 800acde:	dd10      	ble.n	800ad02 <vlc_print+0x5d2>
            if (!str) str = "(null)";
 800ace0:	f8df 804c 	ldr.w	r8, [pc, #76]	; 800ad30 <vlc_print+0x600>
    for(int i = len; i < specifier->width; i++) {
 800ace4:	2706      	movs	r7, #6
 800ace6:	e735      	b.n	800ab54 <vlc_print+0x424>
            if (!str) str = "(null)";
 800ace8:	f8df 8044 	ldr.w	r8, [pc, #68]	; 800ad30 <vlc_print+0x600>
  if (specifier->precision) {
 800acec:	2706      	movs	r7, #6
 800acee:	e727      	b.n	800ab40 <vlc_print+0x410>
  idx++;
 800acf0:	f108 0501 	add.w	r5, r8, #1
  for(int i = 0; i < count; i++) {
 800acf4:	461e      	mov	r6, r3
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d0d2      	beq.n	800aca0 <vlc_print+0x570>
 800acfa:	af10      	add	r7, sp, #64	; 0x40
 800acfc:	e7c3      	b.n	800ac86 <vlc_print+0x556>
  while (count < specifier->precision) {
 800acfe:	9706      	str	r7, [sp, #24]
 800ad00:	e788      	b.n	800ac14 <vlc_print+0x4e4>
            if (!str) str = "(null)";
 800ad02:	f8df 802c 	ldr.w	r8, [pc, #44]	; 800ad30 <vlc_print+0x600>
    for(int i = len; i < specifier->width; i++) {
 800ad06:	4650      	mov	r0, sl
 800ad08:	464b      	mov	r3, r9
 800ad0a:	2706      	movs	r7, #6
 800ad0c:	e732      	b.n	800ab74 <vlc_print+0x444>
  for (int i = 0; i < len; i++) {
 800ad0e:	2f00      	cmp	r7, #0
 800ad10:	f43f af45 	beq.w	800ab9e <vlc_print+0x46e>
 800ad14:	4650      	mov	r0, sl
 800ad16:	464b      	mov	r3, r9
 800ad18:	e72c      	b.n	800ab74 <vlc_print+0x444>
  int count = 0;
 800ad1a:	46b8      	mov	r8, r7
 800ad1c:	e743      	b.n	800aba6 <vlc_print+0x476>
 800ad1e:	bf00      	nop
 800ad20:	00000000 	.word	0x00000000
 800ad24:	3ff00000 	.word	0x3ff00000
 800ad28:	40240000 	.word	0x40240000
 800ad2c:	3fe00000 	.word	0x3fe00000
 800ad30:	08012c44 	.word	0x08012c44

0800ad34 <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_field_t *fields, void *dest_struct)
{
    iter->start = fields;
    iter->pos = fields;
    iter->required_field_index = 0;
 800ad34:	2300      	movs	r3, #0
    iter->dest_struct = dest_struct;
 800ad36:	e9c0 3202 	strd	r3, r2, [r0, #8]
    iter->pos = fields;
 800ad3a:	e9c0 1100 	strd	r1, r1, [r0]
    iter->pData = (char*)dest_struct + iter->pos->data_offset;
 800ad3e:	f8b1 3003 	ldrh.w	r3, [r1, #3]
 800ad42:	441a      	add	r2, r3
 800ad44:	6102      	str	r2, [r0, #16]
    iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 800ad46:	f9b1 c005 	ldrsh.w	ip, [r1, #5]
    
    return (iter->pos->tag != 0);
 800ad4a:	880b      	ldrh	r3, [r1, #0]
    iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 800ad4c:	4462      	add	r2, ip
 800ad4e:	6142      	str	r2, [r0, #20]
}
 800ad50:	1e18      	subs	r0, r3, #0
 800ad52:	bf18      	it	ne
 800ad54:	2001      	movne	r0, #1
 800ad56:	4770      	bx	lr

0800ad58 <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
    const pb_field_t *prev_field = iter->pos;
 800ad58:	6842      	ldr	r2, [r0, #4]
{
 800ad5a:	4603      	mov	r3, r0

    if (prev_field->tag == 0)
 800ad5c:	8810      	ldrh	r0, [r2, #0]
 800ad5e:	b360      	cbz	r0, 800adba <pb_field_iter_next+0x62>
        return false;
    }
    
    iter->pos++;
    
    if (iter->pos->tag == 0)
 800ad60:	f8b2 000f 	ldrh.w	r0, [r2, #15]
    iter->pos++;
 800ad64:	f102 010f 	add.w	r1, r2, #15
 800ad68:	6059      	str	r1, [r3, #4]
    if (iter->pos->tag == 0)
 800ad6a:	b1c8      	cbz	r0, 800ada0 <pb_field_iter_next+0x48>
{
 800ad6c:	b500      	push	{lr}
    else
    {
        /* Increment the pointers based on previous field size */
        size_t prev_size = prev_field->data_size;
    
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_ONEOF &&
 800ad6e:	7890      	ldrb	r0, [r2, #2]
        size_t prev_size = prev_field->data_size;
 800ad70:	f8b2 e007 	ldrh.w	lr, [r2, #7]
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_ONEOF &&
 800ad74:	f000 0130 	and.w	r1, r0, #48	; 0x30
 800ad78:	2930      	cmp	r1, #48	; 0x30
 800ad7a:	d11f      	bne.n	800adbc <pb_field_iter_next+0x64>
 800ad7c:	7c51      	ldrb	r1, [r2, #17]
 800ad7e:	f001 0130 	and.w	r1, r1, #48	; 0x30
 800ad82:	2930      	cmp	r1, #48	; 0x30
 800ad84:	d134      	bne.n	800adf0 <pb_field_iter_next+0x98>
            PB_HTYPE(iter->pos->type) == PB_HTYPE_ONEOF &&
            iter->pos->data_offset == PB_SIZE_MAX)
 800ad86:	f8b2 c012 	ldrh.w	ip, [r2, #18]
            PB_HTYPE(iter->pos->type) == PB_HTYPE_ONEOF &&
 800ad8a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800ad8e:	458c      	cmp	ip, r1
 800ad90:	d040      	beq.n	800ae14 <pb_field_iter_next+0xbc>
        {
            /* In static arrays, the data_size tells the size of a single entry and
             * array_size is the number of entries */
            prev_size *= prev_field->array_size;
        }
        else if (PB_ATYPE(prev_field->type) == PB_ATYPE_POINTER)
 800ad92:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
        {
            /* Pointer fields always have a constant size in the main structure.
             * The data_size only applies to the dynamically allocated area. */
            prev_size = sizeof(void*);
 800ad96:	2880      	cmp	r0, #128	; 0x80
 800ad98:	bf08      	it	eq
 800ad9a:	f04f 0e04 	moveq.w	lr, #4
 800ad9e:	e01c      	b.n	800adda <pb_field_iter_next+0x82>
        (void)pb_field_iter_begin(iter, iter->start, iter->dest_struct);
 800ada0:	6819      	ldr	r1, [r3, #0]
 800ada2:	68da      	ldr	r2, [r3, #12]
    iter->required_field_index = 0;
 800ada4:	e9c3 1001 	strd	r1, r0, [r3, #4]
    iter->pData = (char*)dest_struct + iter->pos->data_offset;
 800ada8:	f8b1 c003 	ldrh.w	ip, [r1, #3]
 800adac:	4462      	add	r2, ip
 800adae:	611a      	str	r2, [r3, #16]
    iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 800adb0:	f9b1 1005 	ldrsh.w	r1, [r1, #5]
 800adb4:	440a      	add	r2, r1
 800adb6:	615a      	str	r2, [r3, #20]
        return false;
 800adb8:	4770      	bx	lr
    
        iter->pData = (char*)iter->pData + prev_size + iter->pos->data_offset;
        iter->pSize = (char*)iter->pData + iter->pos->size_offset;
        return true;
    }
}
 800adba:	4770      	bx	lr
        else if (PB_ATYPE(prev_field->type) == PB_ATYPE_STATIC &&
 800adbc:	f000 0cf0 	and.w	ip, r0, #240	; 0xf0
 800adc0:	f1bc 0f20 	cmp.w	ip, #32
 800adc4:	d11d      	bne.n	800ae02 <pb_field_iter_next+0xaa>
            prev_size *= prev_field->array_size;
 800adc6:	f8b2 0009 	ldrh.w	r0, [r2, #9]
            iter->pos->data_offset == PB_SIZE_MAX)
 800adca:	f8b2 c012 	ldrh.w	ip, [r2, #18]
            prev_size *= prev_field->array_size;
 800adce:	fb00 fe0e 	mul.w	lr, r0, lr
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_REQUIRED)
 800add2:	b911      	cbnz	r1, 800adda <pb_field_iter_next+0x82>
            iter->required_field_index++;
 800add4:	6899      	ldr	r1, [r3, #8]
 800add6:	3101      	adds	r1, #1
 800add8:	6099      	str	r1, [r3, #8]
        iter->pData = (char*)iter->pData + prev_size + iter->pos->data_offset;
 800adda:	6919      	ldr	r1, [r3, #16]
 800addc:	44f4      	add	ip, lr
 800adde:	4461      	add	r1, ip
 800ade0:	6119      	str	r1, [r3, #16]
        iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 800ade2:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 800ade6:	4411      	add	r1, r2
        return true;
 800ade8:	2001      	movs	r0, #1
        iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 800adea:	6159      	str	r1, [r3, #20]
}
 800adec:	f85d fb04 	ldr.w	pc, [sp], #4
        else if (PB_ATYPE(prev_field->type) == PB_ATYPE_POINTER)
 800adf0:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
            prev_size = sizeof(void*);
 800adf4:	2880      	cmp	r0, #128	; 0x80
            iter->pos->data_offset == PB_SIZE_MAX)
 800adf6:	f8b2 c012 	ldrh.w	ip, [r2, #18]
            prev_size = sizeof(void*);
 800adfa:	bf08      	it	eq
 800adfc:	f04f 0e04 	moveq.w	lr, #4
 800ae00:	e7eb      	b.n	800adda <pb_field_iter_next+0x82>
        else if (PB_ATYPE(prev_field->type) == PB_ATYPE_POINTER)
 800ae02:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
            prev_size = sizeof(void*);
 800ae06:	2880      	cmp	r0, #128	; 0x80
            iter->pos->data_offset == PB_SIZE_MAX)
 800ae08:	f8b2 c012 	ldrh.w	ip, [r2, #18]
            prev_size = sizeof(void*);
 800ae0c:	bf08      	it	eq
 800ae0e:	f04f 0e04 	moveq.w	lr, #4
 800ae12:	e7de      	b.n	800add2 <pb_field_iter_next+0x7a>
            return true;
 800ae14:	2001      	movs	r0, #1
 800ae16:	e7e9      	b.n	800adec <pb_field_iter_next+0x94>

0800ae18 <pb_field_iter_find>:

bool pb_field_iter_find(pb_field_iter_t *iter, uint32_t tag)
{
 800ae18:	b5f0      	push	{r4, r5, r6, r7, lr}
    const pb_field_t *start = iter->pos;
 800ae1a:	6844      	ldr	r4, [r0, #4]
            PB_HTYPE(iter->pos->type) == PB_HTYPE_ONEOF &&
 800ae1c:	f64f 7eff 	movw	lr, #65535	; 0xffff
    const pb_field_t *start = iter->pos;
 800ae20:	4623      	mov	r3, r4
    
    do {
        if (iter->pos->tag == tag &&
 800ae22:	881a      	ldrh	r2, [r3, #0]
 800ae24:	428a      	cmp	r2, r1
 800ae26:	d106      	bne.n	800ae36 <pb_field_iter_find+0x1e>
 800ae28:	f893 c002 	ldrb.w	ip, [r3, #2]
 800ae2c:	f00c 0c0f 	and.w	ip, ip, #15
 800ae30:	f1bc 0f08 	cmp.w	ip, #8
 800ae34:	d135      	bne.n	800aea2 <pb_field_iter_find+0x8a>
    if (prev_field->tag == 0)
 800ae36:	b342      	cbz	r2, 800ae8a <pb_field_iter_find+0x72>
    if (iter->pos->tag == 0)
 800ae38:	f8b3 200f 	ldrh.w	r2, [r3, #15]
    iter->pos++;
 800ae3c:	f103 050f 	add.w	r5, r3, #15
 800ae40:	6045      	str	r5, [r0, #4]
    if (iter->pos->tag == 0)
 800ae42:	b382      	cbz	r2, 800aea6 <pb_field_iter_find+0x8e>
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_ONEOF &&
 800ae44:	f893 c002 	ldrb.w	ip, [r3, #2]
        size_t prev_size = prev_field->data_size;
 800ae48:	f8b3 7007 	ldrh.w	r7, [r3, #7]
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_ONEOF &&
 800ae4c:	f00c 0230 	and.w	r2, ip, #48	; 0x30
 800ae50:	2a30      	cmp	r2, #48	; 0x30
 800ae52:	d135      	bne.n	800aec0 <pb_field_iter_find+0xa8>
 800ae54:	7c5a      	ldrb	r2, [r3, #17]
            iter->pos->data_offset == PB_SIZE_MAX)
 800ae56:	8a5e      	ldrh	r6, [r3, #18]
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_ONEOF &&
 800ae58:	f002 0230 	and.w	r2, r2, #48	; 0x30
 800ae5c:	2a30      	cmp	r2, #48	; 0x30
 800ae5e:	d101      	bne.n	800ae64 <pb_field_iter_find+0x4c>
            PB_HTYPE(iter->pos->type) == PB_HTYPE_ONEOF &&
 800ae60:	4576      	cmp	r6, lr
 800ae62:	d044      	beq.n	800aeee <pb_field_iter_find+0xd6>
        else if (PB_ATYPE(prev_field->type) == PB_ATYPE_POINTER)
 800ae64:	f00c 0cc0 	and.w	ip, ip, #192	; 0xc0
            prev_size = sizeof(void*);
 800ae68:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
 800ae6c:	bf08      	it	eq
 800ae6e:	2704      	moveq	r7, #4
        iter->pData = (char*)iter->pData + prev_size + iter->pos->data_offset;
 800ae70:	6902      	ldr	r2, [r0, #16]
 800ae72:	443e      	add	r6, r7
 800ae74:	4432      	add	r2, r6
 800ae76:	6102      	str	r2, [r0, #16]
        iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 800ae78:	f9b3 6014 	ldrsh.w	r6, [r3, #20]
 800ae7c:	4432      	add	r2, r6
    iter->pos++;
 800ae7e:	462b      	mov	r3, r5
        iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 800ae80:	6142      	str	r2, [r0, #20]
            /* Found the wanted field */
            return true;
        }
        
        (void)pb_field_iter_next(iter);
    } while (iter->pos != start);
 800ae82:	429c      	cmp	r4, r3
 800ae84:	d1cd      	bne.n	800ae22 <pb_field_iter_find+0xa>
    
    /* Searched all the way back to start, and found nothing. */
    return false;
 800ae86:	2000      	movs	r0, #0
}
 800ae88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    } while (iter->pos != start);
 800ae8a:	429c      	cmp	r4, r3
 800ae8c:	d0fb      	beq.n	800ae86 <pb_field_iter_find+0x6e>
 800ae8e:	f893 c002 	ldrb.w	ip, [r3, #2]
        if (iter->pos->tag == tag &&
 800ae92:	881b      	ldrh	r3, [r3, #0]
 800ae94:	f00c 0c0f 	and.w	ip, ip, #15
 800ae98:	4299      	cmp	r1, r3
 800ae9a:	d1fd      	bne.n	800ae98 <pb_field_iter_find+0x80>
 800ae9c:	f1bc 0f08 	cmp.w	ip, #8
 800aea0:	d0fa      	beq.n	800ae98 <pb_field_iter_find+0x80>
            return true;
 800aea2:	2001      	movs	r0, #1
}
 800aea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        (void)pb_field_iter_begin(iter, iter->start, iter->dest_struct);
 800aea6:	6803      	ldr	r3, [r0, #0]
    iter->required_field_index = 0;
 800aea8:	e9c0 3201 	strd	r3, r2, [r0, #4]
        (void)pb_field_iter_begin(iter, iter->start, iter->dest_struct);
 800aeac:	68c2      	ldr	r2, [r0, #12]
    iter->pData = (char*)dest_struct + iter->pos->data_offset;
 800aeae:	f8b3 5003 	ldrh.w	r5, [r3, #3]
 800aeb2:	442a      	add	r2, r5
 800aeb4:	6102      	str	r2, [r0, #16]
    iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 800aeb6:	f9b3 5005 	ldrsh.w	r5, [r3, #5]
 800aeba:	442a      	add	r2, r5
 800aebc:	6142      	str	r2, [r0, #20]
        return false;
 800aebe:	e7e0      	b.n	800ae82 <pb_field_iter_find+0x6a>
        else if (PB_ATYPE(prev_field->type) == PB_ATYPE_STATIC &&
 800aec0:	f00c 06f0 	and.w	r6, ip, #240	; 0xf0
 800aec4:	2e20      	cmp	r6, #32
 800aec6:	d10a      	bne.n	800aede <pb_field_iter_find+0xc6>
            prev_size *= prev_field->array_size;
 800aec8:	f8b3 6009 	ldrh.w	r6, [r3, #9]
 800aecc:	fb06 f707 	mul.w	r7, r6, r7
            iter->pos->data_offset == PB_SIZE_MAX)
 800aed0:	8a5e      	ldrh	r6, [r3, #18]
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_REQUIRED)
 800aed2:	2a00      	cmp	r2, #0
 800aed4:	d1cc      	bne.n	800ae70 <pb_field_iter_find+0x58>
            iter->required_field_index++;
 800aed6:	6882      	ldr	r2, [r0, #8]
 800aed8:	3201      	adds	r2, #1
 800aeda:	6082      	str	r2, [r0, #8]
 800aedc:	e7c8      	b.n	800ae70 <pb_field_iter_find+0x58>
        else if (PB_ATYPE(prev_field->type) == PB_ATYPE_POINTER)
 800aede:	f00c 0cc0 	and.w	ip, ip, #192	; 0xc0
            prev_size = sizeof(void*);
 800aee2:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
            iter->pos->data_offset == PB_SIZE_MAX)
 800aee6:	8a5e      	ldrh	r6, [r3, #18]
            prev_size = sizeof(void*);
 800aee8:	bf08      	it	eq
 800aeea:	2704      	moveq	r7, #4
 800aeec:	e7f1      	b.n	800aed2 <pb_field_iter_find+0xba>
    iter->pos++;
 800aeee:	462b      	mov	r3, r5
 800aef0:	e7c7      	b.n	800ae82 <pb_field_iter_find+0x6a>
 800aef2:	bf00      	nop

0800aef4 <buf_read>:
/*******************************
 * pb_istream_t implementation *
 *******************************/

static bool checkreturn buf_read(pb_istream_t *stream, pb_byte_t *buf, size_t count)
{
 800aef4:	b510      	push	{r4, lr}
    size_t i;
    const pb_byte_t *source = (const pb_byte_t*)stream->state;
 800aef6:	6844      	ldr	r4, [r0, #4]
    stream->state = (pb_byte_t*)stream->state + count;
 800aef8:	18a3      	adds	r3, r4, r2
 800aefa:	6043      	str	r3, [r0, #4]
    
    if (buf != NULL)
 800aefc:	b329      	cbz	r1, 800af4a <buf_read+0x56>
    {
        for (i = 0; i < count; i++)
 800aefe:	b322      	cbz	r2, 800af4a <buf_read+0x56>
 800af00:	1c63      	adds	r3, r4, #1
 800af02:	1acb      	subs	r3, r1, r3
 800af04:	2b02      	cmp	r3, #2
 800af06:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 800af0a:	d920      	bls.n	800af4e <buf_read+0x5a>
 800af0c:	2807      	cmp	r0, #7
 800af0e:	d91e      	bls.n	800af4e <buf_read+0x5a>
 800af10:	f022 0e03 	bic.w	lr, r2, #3
 800af14:	4623      	mov	r3, r4
 800af16:	4608      	mov	r0, r1
 800af18:	44a6      	add	lr, r4
            buf[i] = source[i];
 800af1a:	f853 cb04 	ldr.w	ip, [r3], #4
 800af1e:	f840 cb04 	str.w	ip, [r0], #4
        for (i = 0; i < count; i++)
 800af22:	4573      	cmp	r3, lr
 800af24:	d1f9      	bne.n	800af1a <buf_read+0x26>
 800af26:	0790      	lsls	r0, r2, #30
 800af28:	f022 0303 	bic.w	r3, r2, #3
 800af2c:	d00d      	beq.n	800af4a <buf_read+0x56>
            buf[i] = source[i];
 800af2e:	5ce0      	ldrb	r0, [r4, r3]
 800af30:	54c8      	strb	r0, [r1, r3]
        for (i = 0; i < count; i++)
 800af32:	1c58      	adds	r0, r3, #1
 800af34:	4282      	cmp	r2, r0
 800af36:	d908      	bls.n	800af4a <buf_read+0x56>
 800af38:	3302      	adds	r3, #2
            buf[i] = source[i];
 800af3a:	f814 c000 	ldrb.w	ip, [r4, r0]
 800af3e:	f801 c000 	strb.w	ip, [r1, r0]
        for (i = 0; i < count; i++)
 800af42:	429a      	cmp	r2, r3
 800af44:	d901      	bls.n	800af4a <buf_read+0x56>
            buf[i] = source[i];
 800af46:	5ce2      	ldrb	r2, [r4, r3]
 800af48:	54ca      	strb	r2, [r1, r3]
    }
    
    return true;
}
 800af4a:	2001      	movs	r0, #1
 800af4c:	bd10      	pop	{r4, pc}
 800af4e:	1e63      	subs	r3, r4, #1
 800af50:	3901      	subs	r1, #1
 800af52:	4404      	add	r4, r0
            buf[i] = source[i];
 800af54:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800af58:	f801 2f01 	strb.w	r2, [r1, #1]!
        for (i = 0; i < count; i++)
 800af5c:	42a3      	cmp	r3, r4
 800af5e:	d1f9      	bne.n	800af54 <buf_read+0x60>
}
 800af60:	2001      	movs	r0, #1
 800af62:	bd10      	pop	{r4, pc}

0800af64 <pb_decode_varint32_eof>:
/********************
 * Helper functions *
 ********************/

static bool checkreturn pb_decode_varint32_eof(pb_istream_t *stream, uint32_t *dest, bool *eof)
{
 800af64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (stream->bytes_left == 0)
 800af68:	6883      	ldr	r3, [r0, #8]
{
 800af6a:	b082      	sub	sp, #8
 800af6c:	4604      	mov	r4, r0
 800af6e:	4615      	mov	r5, r2
    if (stream->bytes_left == 0)
 800af70:	2b00      	cmp	r3, #0
 800af72:	d06d      	beq.n	800b050 <pb_decode_varint32_eof+0xec>
    if (!stream->callback(stream, buf, 1))
 800af74:	6803      	ldr	r3, [r0, #0]
 800af76:	460e      	mov	r6, r1
 800af78:	2201      	movs	r2, #1
 800af7a:	f10d 0107 	add.w	r1, sp, #7
 800af7e:	4798      	blx	r3
 800af80:	4607      	mov	r7, r0
 800af82:	2800      	cmp	r0, #0
 800af84:	d047      	beq.n	800b016 <pb_decode_varint32_eof+0xb2>
    stream->bytes_left--;
 800af86:	68a3      	ldr	r3, [r4, #8]
        }

        return false;
    }
    
    if ((byte & 0x80) == 0)
 800af88:	f99d 2007 	ldrsb.w	r2, [sp, #7]
 800af8c:	f89d 8007 	ldrb.w	r8, [sp, #7]
    stream->bytes_left--;
 800af90:	3b01      	subs	r3, #1
    if ((byte & 0x80) == 0)
 800af92:	2a00      	cmp	r2, #0
    stream->bytes_left--;
 800af94:	60a3      	str	r3, [r4, #8]
    if ((byte & 0x80) == 0)
 800af96:	db05      	blt.n	800afa4 <pb_decode_varint32_eof+0x40>
            /* The last byte was at bitpos=28, so only bottom 4 bits fit. */
            PB_RETURN_ERROR(stream, "varint overflow");
        }
   }
   
   *dest = result;
 800af98:	f8c6 8000 	str.w	r8, [r6]
   return true;
 800af9c:	4638      	mov	r0, r7
}
 800af9e:	b002      	add	sp, #8
 800afa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        result = byte & 0x7F;
 800afa4:	f008 087f 	and.w	r8, r8, #127	; 0x7f
        uint_fast8_t bitpos = 7;
 800afa8:	2507      	movs	r5, #7
 800afaa:	e00e      	b.n	800afca <pb_decode_varint32_eof+0x66>
                uint8_t sign_extension = (bitpos < 63) ? 0xFF : 0x01;
 800afac:	2d3f      	cmp	r5, #63	; 0x3f
 800afae:	bf34      	ite	cc
 800afb0:	21ff      	movcc	r1, #255	; 0xff
 800afb2:	2101      	movcs	r1, #1
                if ((byte & 0x7F) != 0x00 && ((result >> 31) == 0 || byte != sign_extension))
 800afb4:	0650      	lsls	r0, r2, #25
 800afb6:	d004      	beq.n	800afc2 <pb_decode_varint32_eof+0x5e>
 800afb8:	f1b8 0f00 	cmp.w	r8, #0
 800afbc:	da23      	bge.n	800b006 <pb_decode_varint32_eof+0xa2>
 800afbe:	428a      	cmp	r2, r1
 800afc0:	d121      	bne.n	800b006 <pb_decode_varint32_eof+0xa2>
        } while (byte & 0x80);
 800afc2:	0611      	lsls	r1, r2, #24
            bitpos = (uint_fast8_t)(bitpos + 7);
 800afc4:	f105 0507 	add.w	r5, r5, #7
        } while (byte & 0x80);
 800afc8:	d518      	bpl.n	800affc <pb_decode_varint32_eof+0x98>
    if (!stream->callback(stream, buf, 1))
 800afca:	2201      	movs	r2, #1
 800afcc:	f10d 0107 	add.w	r1, sp, #7
 800afd0:	4620      	mov	r0, r4
    if (stream->bytes_left == 0)
 800afd2:	b363      	cbz	r3, 800b02e <pb_decode_varint32_eof+0xca>
    if (!stream->callback(stream, buf, 1))
 800afd4:	6823      	ldr	r3, [r4, #0]
 800afd6:	4798      	blx	r3
 800afd8:	2800      	cmp	r0, #0
 800afda:	d032      	beq.n	800b042 <pb_decode_varint32_eof+0xde>
    stream->bytes_left--;
 800afdc:	68a3      	ldr	r3, [r4, #8]
                if ((byte & 0x7F) != 0x00 && ((result >> 31) == 0 || byte != sign_extension))
 800afde:	f89d 2007 	ldrb.w	r2, [sp, #7]
    stream->bytes_left--;
 800afe2:	3b01      	subs	r3, #1
            if (bitpos >= 32)
 800afe4:	2d1f      	cmp	r5, #31
    stream->bytes_left--;
 800afe6:	60a3      	str	r3, [r4, #8]
            if (bitpos >= 32)
 800afe8:	d8e0      	bhi.n	800afac <pb_decode_varint32_eof+0x48>
                result |= (uint32_t)(byte & 0x7F) << bitpos;
 800afea:	f002 017f 	and.w	r1, r2, #127	; 0x7f
 800afee:	40a9      	lsls	r1, r5
 800aff0:	ea48 0801 	orr.w	r8, r8, r1
        } while (byte & 0x80);
 800aff4:	0611      	lsls	r1, r2, #24
            bitpos = (uint_fast8_t)(bitpos + 7);
 800aff6:	f105 0507 	add.w	r5, r5, #7
        } while (byte & 0x80);
 800affa:	d4e6      	bmi.n	800afca <pb_decode_varint32_eof+0x66>
        if (bitpos == 35 && (byte & 0x70) != 0)
 800affc:	2d23      	cmp	r5, #35	; 0x23
 800affe:	d1cb      	bne.n	800af98 <pb_decode_varint32_eof+0x34>
 800b000:	f012 0f70 	tst.w	r2, #112	; 0x70
 800b004:	d0c8      	beq.n	800af98 <pb_decode_varint32_eof+0x34>
            PB_RETURN_ERROR(stream, "varint overflow");
 800b006:	68e3      	ldr	r3, [r4, #12]
 800b008:	4a17      	ldr	r2, [pc, #92]	; (800b068 <pb_decode_varint32_eof+0x104>)
 800b00a:	2000      	movs	r0, #0
 800b00c:	4283      	cmp	r3, r0
 800b00e:	bf08      	it	eq
 800b010:	4613      	moveq	r3, r2
 800b012:	60e3      	str	r3, [r4, #12]
 800b014:	e7c3      	b.n	800af9e <pb_decode_varint32_eof+0x3a>
        PB_RETURN_ERROR(stream, "io error");
 800b016:	68e3      	ldr	r3, [r4, #12]
 800b018:	4914      	ldr	r1, [pc, #80]	; (800b06c <pb_decode_varint32_eof+0x108>)
        if (stream->bytes_left == 0)
 800b01a:	68a2      	ldr	r2, [r4, #8]
        PB_RETURN_ERROR(stream, "io error");
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	bf08      	it	eq
 800b020:	460b      	moveq	r3, r1
 800b022:	60e3      	str	r3, [r4, #12]
        if (stream->bytes_left == 0)
 800b024:	b1d2      	cbz	r2, 800b05c <pb_decode_varint32_eof+0xf8>
        return false;
 800b026:	2000      	movs	r0, #0
}
 800b028:	b002      	add	sp, #8
 800b02a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b02e:	68e2      	ldr	r2, [r4, #12]
 800b030:	490f      	ldr	r1, [pc, #60]	; (800b070 <pb_decode_varint32_eof+0x10c>)
                return false;
 800b032:	4618      	mov	r0, r3
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b034:	2a00      	cmp	r2, #0
 800b036:	bf08      	it	eq
 800b038:	460a      	moveq	r2, r1
 800b03a:	60e2      	str	r2, [r4, #12]
}
 800b03c:	b002      	add	sp, #8
 800b03e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        PB_RETURN_ERROR(stream, "io error");
 800b042:	68e3      	ldr	r3, [r4, #12]
 800b044:	4a09      	ldr	r2, [pc, #36]	; (800b06c <pb_decode_varint32_eof+0x108>)
 800b046:	2b00      	cmp	r3, #0
 800b048:	bf08      	it	eq
 800b04a:	4613      	moveq	r3, r2
 800b04c:	60e3      	str	r3, [r4, #12]
 800b04e:	e7a6      	b.n	800af9e <pb_decode_varint32_eof+0x3a>
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b050:	68c3      	ldr	r3, [r0, #12]
 800b052:	4a07      	ldr	r2, [pc, #28]	; (800b070 <pb_decode_varint32_eof+0x10c>)
 800b054:	2b00      	cmp	r3, #0
 800b056:	bf08      	it	eq
 800b058:	4613      	moveq	r3, r2
 800b05a:	60c3      	str	r3, [r0, #12]
            if (eof)
 800b05c:	2d00      	cmp	r5, #0
 800b05e:	d0e2      	beq.n	800b026 <pb_decode_varint32_eof+0xc2>
                *eof = true;
 800b060:	2301      	movs	r3, #1
 800b062:	702b      	strb	r3, [r5, #0]
 800b064:	e7df      	b.n	800b026 <pb_decode_varint32_eof+0xc2>
 800b066:	bf00      	nop
 800b068:	0805665c 	.word	0x0805665c
 800b06c:	08056650 	.word	0x08056650
 800b070:	08056640 	.word	0x08056640

0800b074 <pb_message_set_to_defaults>:
        /* Don't overwrite callback */
    }
}

static void pb_message_set_to_defaults(const pb_field_t fields[], void *dest_struct)
{
 800b074:	b570      	push	{r4, r5, r6, lr}
 800b076:	b08c      	sub	sp, #48	; 0x30
 800b078:	460a      	mov	r2, r1
    pb_field_iter_t iter;

    if (!pb_field_iter_begin(&iter, fields, dest_struct))
 800b07a:	4601      	mov	r1, r0
 800b07c:	4668      	mov	r0, sp
 800b07e:	f7ff fe59 	bl	800ad34 <pb_field_iter_begin>
 800b082:	2800      	cmp	r0, #0
 800b084:	d04a      	beq.n	800b11c <pb_message_set_to_defaults+0xa8>
        *(void**)iter->pData = NULL;
 800b086:	2600      	movs	r6, #0
 800b088:	e019      	b.n	800b0be <pb_message_set_to_defaults+0x4a>
    else if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 800b08a:	f013 00c0 	ands.w	r0, r3, #192	; 0xc0
 800b08e:	d147      	bne.n	800b120 <pb_message_set_to_defaults+0xac>
        if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && iter->pSize != iter->pData)
 800b090:	f003 0430 	and.w	r4, r3, #48	; 0x30
 800b094:	2c10      	cmp	r4, #16
 800b096:	d04f      	beq.n	800b138 <pb_message_set_to_defaults+0xc4>
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 800b098:	069c      	lsls	r4, r3, #26
 800b09a:	d44a      	bmi.n	800b132 <pb_message_set_to_defaults+0xbe>
        pb_extension_t *ext = *(pb_extension_t* const *)iter->pData;
 800b09c:	9b04      	ldr	r3, [sp, #16]
            if (PB_LTYPE(iter->pos->type) == PB_LTYPE_SUBMESSAGE)
 800b09e:	2907      	cmp	r1, #7
 800b0a0:	d051      	beq.n	800b146 <pb_message_set_to_defaults+0xd2>
            else if (iter->pos->ptr != NULL)
 800b0a2:	f8d2 100b 	ldr.w	r1, [r2, #11]
                memcpy(iter->pData, iter->pos->ptr, iter->pos->data_size);
 800b0a6:	f8b2 2007 	ldrh.w	r2, [r2, #7]
 800b0aa:	4618      	mov	r0, r3
            else if (iter->pos->ptr != NULL)
 800b0ac:	2900      	cmp	r1, #0
 800b0ae:	d050      	beq.n	800b152 <pb_message_set_to_defaults+0xde>
                memcpy(iter->pData, iter->pos->ptr, iter->pos->data_size);
 800b0b0:	f002 fbee 	bl	800d890 <memcpy>
        return; /* Empty message type */
    
    do
    {
        pb_field_set_to_default(&iter);
    } while (pb_field_iter_next(&iter));
 800b0b4:	4668      	mov	r0, sp
 800b0b6:	f7ff fe4f 	bl	800ad58 <pb_field_iter_next>
 800b0ba:	2800      	cmp	r0, #0
 800b0bc:	d02e      	beq.n	800b11c <pb_message_set_to_defaults+0xa8>
    type = iter->pos->type;
 800b0be:	9a01      	ldr	r2, [sp, #4]
 800b0c0:	7893      	ldrb	r3, [r2, #2]
    if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 800b0c2:	f003 010f 	and.w	r1, r3, #15
 800b0c6:	2908      	cmp	r1, #8
 800b0c8:	d1df      	bne.n	800b08a <pb_message_set_to_defaults+0x16>
        pb_extension_t *ext = *(pb_extension_t* const *)iter->pData;
 800b0ca:	9b04      	ldr	r3, [sp, #16]
 800b0cc:	681c      	ldr	r4, [r3, #0]
        while (ext != NULL)
 800b0ce:	2c00      	cmp	r4, #0
 800b0d0:	d0f0      	beq.n	800b0b4 <pb_message_set_to_defaults+0x40>
    (void)pb_field_iter_begin(iter, field, extension->dest);
 800b0d2:	e9d4 3200 	ldrd	r3, r2, [r4]
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
 800b0d6:	689d      	ldr	r5, [r3, #8]
            ext->found = false;
 800b0d8:	7326      	strb	r6, [r4, #12]
    (void)pb_field_iter_begin(iter, field, extension->dest);
 800b0da:	4629      	mov	r1, r5
 800b0dc:	a806      	add	r0, sp, #24
 800b0de:	f7ff fe29 	bl	800ad34 <pb_field_iter_begin>
    iter->pData = extension->dest;
 800b0e2:	6862      	ldr	r2, [r4, #4]
    iter->pSize = &extension->found;
 800b0e4:	f104 030c 	add.w	r3, r4, #12
 800b0e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800b0ec:	78ab      	ldrb	r3, [r5, #2]
 800b0ee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b0f2:	2b80      	cmp	r3, #128	; 0x80
            pb_field_set_to_default(&ext_iter);
 800b0f4:	a806      	add	r0, sp, #24
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800b0f6:	d005      	beq.n	800b104 <pb_message_set_to_defaults+0x90>
            pb_field_set_to_default(&ext_iter);
 800b0f8:	f000 f82e 	bl	800b158 <pb_field_set_to_default>
            ext = ext->next;
 800b0fc:	68a4      	ldr	r4, [r4, #8]
        while (ext != NULL)
 800b0fe:	2c00      	cmp	r4, #0
 800b100:	d1e7      	bne.n	800b0d2 <pb_message_set_to_defaults+0x5e>
 800b102:	e7d7      	b.n	800b0b4 <pb_message_set_to_defaults+0x40>
        iter->pData = &extension->dest;
 800b104:	1d23      	adds	r3, r4, #4
 800b106:	930a      	str	r3, [sp, #40]	; 0x28
            pb_field_set_to_default(&ext_iter);
 800b108:	f000 f826 	bl	800b158 <pb_field_set_to_default>
            ext = ext->next;
 800b10c:	68a4      	ldr	r4, [r4, #8]
        while (ext != NULL)
 800b10e:	2c00      	cmp	r4, #0
 800b110:	d1df      	bne.n	800b0d2 <pb_message_set_to_defaults+0x5e>
    } while (pb_field_iter_next(&iter));
 800b112:	4668      	mov	r0, sp
 800b114:	f7ff fe20 	bl	800ad58 <pb_field_iter_next>
 800b118:	2800      	cmp	r0, #0
 800b11a:	d1d0      	bne.n	800b0be <pb_message_set_to_defaults+0x4a>
}
 800b11c:	b00c      	add	sp, #48	; 0x30
 800b11e:	bd70      	pop	{r4, r5, r6, pc}
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 800b120:	2880      	cmp	r0, #128	; 0x80
 800b122:	d1c7      	bne.n	800b0b4 <pb_message_set_to_defaults+0x40>
        *(void**)iter->pData = NULL;
 800b124:	9a04      	ldr	r2, [sp, #16]
        if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 800b126:	069b      	lsls	r3, r3, #26
        *(void**)iter->pData = NULL;
 800b128:	6016      	str	r6, [r2, #0]
            *(pb_size_t*)iter->pSize = 0;
 800b12a:	bf44      	itt	mi
 800b12c:	9b05      	ldrmi	r3, [sp, #20]
 800b12e:	801e      	strhmi	r6, [r3, #0]
 800b130:	e7c0      	b.n	800b0b4 <pb_message_set_to_defaults+0x40>
            *(pb_size_t*)iter->pSize = 0;
 800b132:	9b05      	ldr	r3, [sp, #20]
 800b134:	8018      	strh	r0, [r3, #0]
        if (init_data)
 800b136:	e7bd      	b.n	800b0b4 <pb_message_set_to_defaults+0x40>
        if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && iter->pSize != iter->pData)
 800b138:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b13c:	429c      	cmp	r4, r3
 800b13e:	d0ae      	beq.n	800b09e <pb_message_set_to_defaults+0x2a>
            if (PB_LTYPE(iter->pos->type) == PB_LTYPE_SUBMESSAGE)
 800b140:	2907      	cmp	r1, #7
            *(bool*)iter->pSize = false;
 800b142:	7020      	strb	r0, [r4, #0]
            if (PB_LTYPE(iter->pos->type) == PB_LTYPE_SUBMESSAGE)
 800b144:	d1ad      	bne.n	800b0a2 <pb_message_set_to_defaults+0x2e>
                pb_message_set_to_defaults((const pb_field_t *) iter->pos->ptr, iter->pData);
 800b146:	f8d2 000b 	ldr.w	r0, [r2, #11]
 800b14a:	4619      	mov	r1, r3
 800b14c:	f7ff ff92 	bl	800b074 <pb_message_set_to_defaults>
 800b150:	e7b0      	b.n	800b0b4 <pb_message_set_to_defaults+0x40>
                memset(iter->pData, 0, iter->pos->data_size);
 800b152:	f002 fbab 	bl	800d8ac <memset>
 800b156:	e7ad      	b.n	800b0b4 <pb_message_set_to_defaults+0x40>

0800b158 <pb_field_set_to_default>:
{
 800b158:	b570      	push	{r4, r5, r6, lr}
    type = iter->pos->type;
 800b15a:	6842      	ldr	r2, [r0, #4]
 800b15c:	7893      	ldrb	r3, [r2, #2]
    if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 800b15e:	f003 010f 	and.w	r1, r3, #15
 800b162:	2908      	cmp	r1, #8
{
 800b164:	b086      	sub	sp, #24
    if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 800b166:	d022      	beq.n	800b1ae <pb_field_set_to_default+0x56>
    else if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 800b168:	f013 04c0 	ands.w	r4, r3, #192	; 0xc0
 800b16c:	d114      	bne.n	800b198 <pb_field_set_to_default+0x40>
        if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && iter->pSize != iter->pData)
 800b16e:	f003 0530 	and.w	r5, r3, #48	; 0x30
 800b172:	2d10      	cmp	r5, #16
 800b174:	d045      	beq.n	800b202 <pb_field_set_to_default+0xaa>
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 800b176:	069d      	lsls	r5, r3, #26
 800b178:	d43f      	bmi.n	800b1fa <pb_field_set_to_default+0xa2>
        pb_extension_t *ext = *(pb_extension_t* const *)iter->pData;
 800b17a:	6903      	ldr	r3, [r0, #16]
            if (PB_LTYPE(iter->pos->type) == PB_LTYPE_SUBMESSAGE)
 800b17c:	2907      	cmp	r1, #7
 800b17e:	d04b      	beq.n	800b218 <pb_field_set_to_default+0xc0>
            else if (iter->pos->ptr != NULL)
 800b180:	f8d2 100b 	ldr.w	r1, [r2, #11]
                memcpy(iter->pData, iter->pos->ptr, iter->pos->data_size);
 800b184:	f8b2 2007 	ldrh.w	r2, [r2, #7]
 800b188:	4618      	mov	r0, r3
            else if (iter->pos->ptr != NULL)
 800b18a:	2900      	cmp	r1, #0
 800b18c:	d03f      	beq.n	800b20e <pb_field_set_to_default+0xb6>
}
 800b18e:	b006      	add	sp, #24
 800b190:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                memcpy(iter->pData, iter->pos->ptr, iter->pos->data_size);
 800b194:	f002 bb7c 	b.w	800d890 <memcpy>
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 800b198:	2c80      	cmp	r4, #128	; 0x80
 800b19a:	d106      	bne.n	800b1aa <pb_field_set_to_default+0x52>
        *(void**)iter->pData = NULL;
 800b19c:	6901      	ldr	r1, [r0, #16]
 800b19e:	2200      	movs	r2, #0
 800b1a0:	600a      	str	r2, [r1, #0]
        if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 800b1a2:	069b      	lsls	r3, r3, #26
            *(pb_size_t*)iter->pSize = 0;
 800b1a4:	bf44      	itt	mi
 800b1a6:	6943      	ldrmi	r3, [r0, #20]
 800b1a8:	801a      	strhmi	r2, [r3, #0]
}
 800b1aa:	b006      	add	sp, #24
 800b1ac:	bd70      	pop	{r4, r5, r6, pc}
        pb_extension_t *ext = *(pb_extension_t* const *)iter->pData;
 800b1ae:	6903      	ldr	r3, [r0, #16]
 800b1b0:	681c      	ldr	r4, [r3, #0]
        while (ext != NULL)
 800b1b2:	2c00      	cmp	r4, #0
 800b1b4:	d0f9      	beq.n	800b1aa <pb_field_set_to_default+0x52>
            ext->found = false;
 800b1b6:	2600      	movs	r6, #0
    (void)pb_field_iter_begin(iter, field, extension->dest);
 800b1b8:	e9d4 3200 	ldrd	r3, r2, [r4]
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
 800b1bc:	689d      	ldr	r5, [r3, #8]
            ext->found = false;
 800b1be:	7326      	strb	r6, [r4, #12]
    (void)pb_field_iter_begin(iter, field, extension->dest);
 800b1c0:	4629      	mov	r1, r5
 800b1c2:	4668      	mov	r0, sp
 800b1c4:	f7ff fdb6 	bl	800ad34 <pb_field_iter_begin>
    iter->pData = extension->dest;
 800b1c8:	6862      	ldr	r2, [r4, #4]
    iter->pSize = &extension->found;
 800b1ca:	f104 030c 	add.w	r3, r4, #12
 800b1ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800b1d2:	78ab      	ldrb	r3, [r5, #2]
 800b1d4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b1d8:	2b80      	cmp	r3, #128	; 0x80
            pb_field_set_to_default(&ext_iter);
 800b1da:	4668      	mov	r0, sp
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800b1dc:	d005      	beq.n	800b1ea <pb_field_set_to_default+0x92>
            pb_field_set_to_default(&ext_iter);
 800b1de:	f7ff ffbb 	bl	800b158 <pb_field_set_to_default>
            ext = ext->next;
 800b1e2:	68a4      	ldr	r4, [r4, #8]
        while (ext != NULL)
 800b1e4:	2c00      	cmp	r4, #0
 800b1e6:	d1e7      	bne.n	800b1b8 <pb_field_set_to_default+0x60>
 800b1e8:	e7df      	b.n	800b1aa <pb_field_set_to_default+0x52>
        iter->pData = &extension->dest;
 800b1ea:	1d23      	adds	r3, r4, #4
 800b1ec:	9304      	str	r3, [sp, #16]
            pb_field_set_to_default(&ext_iter);
 800b1ee:	f7ff ffb3 	bl	800b158 <pb_field_set_to_default>
            ext = ext->next;
 800b1f2:	68a4      	ldr	r4, [r4, #8]
        while (ext != NULL)
 800b1f4:	2c00      	cmp	r4, #0
 800b1f6:	d1df      	bne.n	800b1b8 <pb_field_set_to_default+0x60>
 800b1f8:	e7d7      	b.n	800b1aa <pb_field_set_to_default+0x52>
            *(pb_size_t*)iter->pSize = 0;
 800b1fa:	6943      	ldr	r3, [r0, #20]
 800b1fc:	801c      	strh	r4, [r3, #0]
}
 800b1fe:	b006      	add	sp, #24
 800b200:	bd70      	pop	{r4, r5, r6, pc}
        if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && iter->pSize != iter->pData)
 800b202:	e9d0 3504 	ldrd	r3, r5, [r0, #16]
 800b206:	429d      	cmp	r5, r3
 800b208:	d0b8      	beq.n	800b17c <pb_field_set_to_default+0x24>
            *(bool*)iter->pSize = false;
 800b20a:	702c      	strb	r4, [r5, #0]
        if (init_data)
 800b20c:	e7b6      	b.n	800b17c <pb_field_set_to_default+0x24>
}
 800b20e:	b006      	add	sp, #24
 800b210:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                memset(iter->pData, 0, iter->pos->data_size);
 800b214:	f002 bb4a 	b.w	800d8ac <memset>
                pb_message_set_to_defaults((const pb_field_t *) iter->pos->ptr, iter->pData);
 800b218:	f8d2 000b 	ldr.w	r0, [r2, #11]
 800b21c:	4619      	mov	r1, r3
}
 800b21e:	b006      	add	sp, #24
 800b220:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                pb_message_set_to_defaults((const pb_field_t *) iter->pos->ptr, iter->pData);
 800b224:	f7ff bf26 	b.w	800b074 <pb_message_set_to_defaults>

0800b228 <pb_read>:
{
 800b228:	b530      	push	{r4, r5, lr}
 800b22a:	4604      	mov	r4, r0
 800b22c:	b085      	sub	sp, #20
 800b22e:	4615      	mov	r5, r2
	if (buf == NULL && stream->callback != buf_read)
 800b230:	b1a9      	cbz	r1, 800b25e <pb_read+0x36>
    if (stream->bytes_left < count)
 800b232:	68a3      	ldr	r3, [r4, #8]
 800b234:	42ab      	cmp	r3, r5
 800b236:	d309      	bcc.n	800b24c <pb_read+0x24>
    if (!stream->callback(stream, buf, count))
 800b238:	6823      	ldr	r3, [r4, #0]
 800b23a:	462a      	mov	r2, r5
 800b23c:	4620      	mov	r0, r4
 800b23e:	4798      	blx	r3
 800b240:	b368      	cbz	r0, 800b29e <pb_read+0x76>
    stream->bytes_left -= count;
 800b242:	68a2      	ldr	r2, [r4, #8]
 800b244:	1b52      	subs	r2, r2, r5
 800b246:	60a2      	str	r2, [r4, #8]
}
 800b248:	b005      	add	sp, #20
 800b24a:	bd30      	pop	{r4, r5, pc}
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b24c:	68e3      	ldr	r3, [r4, #12]
 800b24e:	4a1a      	ldr	r2, [pc, #104]	; (800b2b8 <pb_read+0x90>)
 800b250:	2000      	movs	r0, #0
 800b252:	4283      	cmp	r3, r0
 800b254:	bf08      	it	eq
 800b256:	4613      	moveq	r3, r2
 800b258:	60e3      	str	r3, [r4, #12]
}
 800b25a:	b005      	add	sp, #20
 800b25c:	bd30      	pop	{r4, r5, pc}
	if (buf == NULL && stream->callback != buf_read)
 800b25e:	4b17      	ldr	r3, [pc, #92]	; (800b2bc <pb_read+0x94>)
 800b260:	6802      	ldr	r2, [r0, #0]
 800b262:	429a      	cmp	r2, r3
 800b264:	d0e5      	beq.n	800b232 <pb_read+0xa>
		while (count > 16)
 800b266:	2d10      	cmp	r5, #16
    if (stream->bytes_left < count)
 800b268:	6883      	ldr	r3, [r0, #8]
		while (count > 16)
 800b26a:	d910      	bls.n	800b28e <pb_read+0x66>
    if (stream->bytes_left < count)
 800b26c:	2b0f      	cmp	r3, #15
    if (!stream->callback(stream, buf, count))
 800b26e:	f04f 0210 	mov.w	r2, #16
 800b272:	4669      	mov	r1, sp
 800b274:	4620      	mov	r0, r4
			count -= 16;
 800b276:	f1a5 0510 	sub.w	r5, r5, #16
    if (stream->bytes_left < count)
 800b27a:	d9e7      	bls.n	800b24c <pb_read+0x24>
    if (!stream->callback(stream, buf, count))
 800b27c:	6823      	ldr	r3, [r4, #0]
 800b27e:	4798      	blx	r3
 800b280:	b168      	cbz	r0, 800b29e <pb_read+0x76>
    stream->bytes_left -= count;
 800b282:	68a3      	ldr	r3, [r4, #8]
		while (count > 16)
 800b284:	2d10      	cmp	r5, #16
    stream->bytes_left -= count;
 800b286:	f1a3 0310 	sub.w	r3, r3, #16
 800b28a:	60a3      	str	r3, [r4, #8]
		while (count > 16)
 800b28c:	d8ee      	bhi.n	800b26c <pb_read+0x44>
    if (stream->bytes_left < count)
 800b28e:	42ab      	cmp	r3, r5
 800b290:	d3dc      	bcc.n	800b24c <pb_read+0x24>
    if (!stream->callback(stream, buf, count))
 800b292:	6823      	ldr	r3, [r4, #0]
 800b294:	462a      	mov	r2, r5
 800b296:	4669      	mov	r1, sp
 800b298:	4620      	mov	r0, r4
 800b29a:	4798      	blx	r3
 800b29c:	b938      	cbnz	r0, 800b2ae <pb_read+0x86>
        PB_RETURN_ERROR(stream, "io error");
 800b29e:	68e3      	ldr	r3, [r4, #12]
 800b2a0:	4a07      	ldr	r2, [pc, #28]	; (800b2c0 <pb_read+0x98>)
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	bf08      	it	eq
 800b2a6:	4613      	moveq	r3, r2
 800b2a8:	60e3      	str	r3, [r4, #12]
}
 800b2aa:	b005      	add	sp, #20
 800b2ac:	bd30      	pop	{r4, r5, pc}
    stream->bytes_left -= count;
 800b2ae:	68a3      	ldr	r3, [r4, #8]
 800b2b0:	1b5b      	subs	r3, r3, r5
 800b2b2:	60a3      	str	r3, [r4, #8]
    return true;
 800b2b4:	e7d1      	b.n	800b25a <pb_read+0x32>
 800b2b6:	bf00      	nop
 800b2b8:	08056640 	.word	0x08056640
 800b2bc:	0800aef5 	.word	0x0800aef5
 800b2c0:	08056650 	.word	0x08056650

0800b2c4 <pb_dec_fixed_length_bytes>:
        return false;
    return status;
}

static bool checkreturn pb_dec_fixed_length_bytes(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 800b2c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2c6:	b083      	sub	sp, #12
 800b2c8:	4617      	mov	r7, r2
 800b2ca:	460e      	mov	r6, r1
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	a901      	add	r1, sp, #4
{
 800b2d0:	4605      	mov	r5, r0
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b2d2:	f7ff fe47 	bl	800af64 <pb_decode_varint32_eof>
    uint32_t size;

    if (!pb_decode_varint32(stream, &size))
 800b2d6:	4604      	mov	r4, r0
 800b2d8:	b178      	cbz	r0, 800b2fa <pb_dec_fixed_length_bytes+0x36>
        return false;

    if (size > PB_SIZE_MAX)
 800b2da:	9901      	ldr	r1, [sp, #4]
 800b2dc:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b2e0:	d20e      	bcs.n	800b300 <pb_dec_fixed_length_bytes+0x3c>
        PB_RETURN_ERROR(stream, "bytes overflow");

    if (size == 0)
 800b2e2:	b301      	cbz	r1, 800b326 <pb_dec_fixed_length_bytes+0x62>
        /* As a special case, treat empty bytes string as all zeros for fixed_length_bytes. */
        memset(dest, 0, field->data_size);
        return true;
    }

    if (size != field->data_size)
 800b2e4:	f8b6 3007 	ldrh.w	r3, [r6, #7]
 800b2e8:	4299      	cmp	r1, r3
 800b2ea:	d013      	beq.n	800b314 <pb_dec_fixed_length_bytes+0x50>
        PB_RETURN_ERROR(stream, "incorrect fixed length bytes size");
 800b2ec:	68eb      	ldr	r3, [r5, #12]
 800b2ee:	4a11      	ldr	r2, [pc, #68]	; (800b334 <pb_dec_fixed_length_bytes+0x70>)
 800b2f0:	2400      	movs	r4, #0
 800b2f2:	42a3      	cmp	r3, r4
 800b2f4:	bf08      	it	eq
 800b2f6:	4613      	moveq	r3, r2
 800b2f8:	60eb      	str	r3, [r5, #12]

    return pb_read(stream, (pb_byte_t*)dest, field->data_size);
}
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	b003      	add	sp, #12
 800b2fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        PB_RETURN_ERROR(stream, "bytes overflow");
 800b300:	68eb      	ldr	r3, [r5, #12]
 800b302:	4a0d      	ldr	r2, [pc, #52]	; (800b338 <pb_dec_fixed_length_bytes+0x74>)
 800b304:	2400      	movs	r4, #0
 800b306:	42a3      	cmp	r3, r4
 800b308:	bf08      	it	eq
 800b30a:	4613      	moveq	r3, r2
}
 800b30c:	4620      	mov	r0, r4
        PB_RETURN_ERROR(stream, "bytes overflow");
 800b30e:	60eb      	str	r3, [r5, #12]
}
 800b310:	b003      	add	sp, #12
 800b312:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return pb_read(stream, (pb_byte_t*)dest, field->data_size);
 800b314:	460a      	mov	r2, r1
 800b316:	4628      	mov	r0, r5
 800b318:	4639      	mov	r1, r7
 800b31a:	f7ff ff85 	bl	800b228 <pb_read>
 800b31e:	4604      	mov	r4, r0
}
 800b320:	4620      	mov	r0, r4
 800b322:	b003      	add	sp, #12
 800b324:	bdf0      	pop	{r4, r5, r6, r7, pc}
        memset(dest, 0, field->data_size);
 800b326:	f8b6 2007 	ldrh.w	r2, [r6, #7]
 800b32a:	4638      	mov	r0, r7
 800b32c:	f002 fabe 	bl	800d8ac <memset>
        return true;
 800b330:	e7e3      	b.n	800b2fa <pb_dec_fixed_length_bytes+0x36>
 800b332:	bf00      	nop
 800b334:	0805667c 	.word	0x0805667c
 800b338:	0805666c 	.word	0x0805666c

0800b33c <pb_dec_string>:
{
 800b33c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b33e:	b083      	sub	sp, #12
 800b340:	4616      	mov	r6, r2
 800b342:	460c      	mov	r4, r1
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b344:	2200      	movs	r2, #0
 800b346:	a901      	add	r1, sp, #4
{
 800b348:	4605      	mov	r5, r0
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b34a:	f7ff fe0b 	bl	800af64 <pb_decode_varint32_eof>
    if (!pb_decode_varint32(stream, &size))
 800b34e:	b1a0      	cbz	r0, 800b37a <pb_dec_string+0x3e>
    alloc_size = size + 1;
 800b350:	9a01      	ldr	r2, [sp, #4]
 800b352:	1c51      	adds	r1, r2, #1
 800b354:	f04f 0700 	mov.w	r7, #0
 800b358:	d221      	bcs.n	800b39e <pb_dec_string+0x62>
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800b35a:	78a3      	ldrb	r3, [r4, #2]
 800b35c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b360:	2b80      	cmp	r3, #128	; 0x80
 800b362:	d014      	beq.n	800b38e <pb_dec_string+0x52>
        if (alloc_size > field->data_size)
 800b364:	f8b4 3007 	ldrh.w	r3, [r4, #7]
 800b368:	428b      	cmp	r3, r1
 800b36a:	d208      	bcs.n	800b37e <pb_dec_string+0x42>
            PB_RETURN_ERROR(stream, "string overflow");
 800b36c:	68eb      	ldr	r3, [r5, #12]
 800b36e:	4a10      	ldr	r2, [pc, #64]	; (800b3b0 <pb_dec_string+0x74>)
 800b370:	2b00      	cmp	r3, #0
 800b372:	bf08      	it	eq
 800b374:	4613      	moveq	r3, r2
 800b376:	4638      	mov	r0, r7
 800b378:	60eb      	str	r3, [r5, #12]
}
 800b37a:	b003      	add	sp, #12
 800b37c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = pb_read(stream, (pb_byte_t*)dest, size);
 800b37e:	4631      	mov	r1, r6
 800b380:	4628      	mov	r0, r5
 800b382:	f7ff ff51 	bl	800b228 <pb_read>
    *((pb_byte_t*)dest + size) = 0;
 800b386:	9b01      	ldr	r3, [sp, #4]
 800b388:	54f7      	strb	r7, [r6, r3]
}
 800b38a:	b003      	add	sp, #12
 800b38c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        PB_RETURN_ERROR(stream, "no malloc support");
 800b38e:	68eb      	ldr	r3, [r5, #12]
 800b390:	4a08      	ldr	r2, [pc, #32]	; (800b3b4 <pb_dec_string+0x78>)
 800b392:	2b00      	cmp	r3, #0
 800b394:	bf08      	it	eq
 800b396:	4613      	moveq	r3, r2
 800b398:	4638      	mov	r0, r7
 800b39a:	60eb      	str	r3, [r5, #12]
 800b39c:	e7ed      	b.n	800b37a <pb_dec_string+0x3e>
        PB_RETURN_ERROR(stream, "size too large");
 800b39e:	68eb      	ldr	r3, [r5, #12]
 800b3a0:	4a05      	ldr	r2, [pc, #20]	; (800b3b8 <pb_dec_string+0x7c>)
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	bf08      	it	eq
 800b3a6:	4613      	moveq	r3, r2
 800b3a8:	4638      	mov	r0, r7
 800b3aa:	60eb      	str	r3, [r5, #12]
 800b3ac:	e7e5      	b.n	800b37a <pb_dec_string+0x3e>
 800b3ae:	bf00      	nop
 800b3b0:	080566c4 	.word	0x080566c4
 800b3b4:	080566b0 	.word	0x080566b0
 800b3b8:	080566a0 	.word	0x080566a0

0800b3bc <pb_dec_bytes>:
{
 800b3bc:	b570      	push	{r4, r5, r6, lr}
 800b3be:	b082      	sub	sp, #8
 800b3c0:	4615      	mov	r5, r2
 800b3c2:	460e      	mov	r6, r1
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	a901      	add	r1, sp, #4
{
 800b3c8:	4604      	mov	r4, r0
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b3ca:	f7ff fdcb 	bl	800af64 <pb_decode_varint32_eof>
    if (!pb_decode_varint32(stream, &size))
 800b3ce:	b1a8      	cbz	r0, 800b3fc <pb_dec_bytes+0x40>
    if (size > PB_SIZE_MAX)
 800b3d0:	9b01      	ldr	r3, [sp, #4]
 800b3d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b3d6:	d20a      	bcs.n	800b3ee <pb_dec_bytes+0x32>
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800b3d8:	78b2      	ldrb	r2, [r6, #2]
 800b3da:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 800b3de:	2a80      	cmp	r2, #128	; 0x80
    alloc_size = PB_BYTES_ARRAY_T_ALLOCSIZE(size);
 800b3e0:	f103 0102 	add.w	r1, r3, #2
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800b3e4:	d015      	beq.n	800b412 <pb_dec_bytes+0x56>
        if (alloc_size > field->data_size)
 800b3e6:	f8b6 2007 	ldrh.w	r2, [r6, #7]
 800b3ea:	428a      	cmp	r2, r1
 800b3ec:	d208      	bcs.n	800b400 <pb_dec_bytes+0x44>
            PB_RETURN_ERROR(stream, "bytes overflow");
 800b3ee:	68e3      	ldr	r3, [r4, #12]
 800b3f0:	4a0c      	ldr	r2, [pc, #48]	; (800b424 <pb_dec_bytes+0x68>)
 800b3f2:	2000      	movs	r0, #0
 800b3f4:	4283      	cmp	r3, r0
 800b3f6:	bf08      	it	eq
 800b3f8:	4613      	moveq	r3, r2
 800b3fa:	60e3      	str	r3, [r4, #12]
}
 800b3fc:	b002      	add	sp, #8
 800b3fe:	bd70      	pop	{r4, r5, r6, pc}
    bdest->size = (pb_size_t)size;
 800b400:	4629      	mov	r1, r5
    return pb_read(stream, bdest->bytes, size);
 800b402:	461a      	mov	r2, r3
    bdest->size = (pb_size_t)size;
 800b404:	f821 3b02 	strh.w	r3, [r1], #2
    return pb_read(stream, bdest->bytes, size);
 800b408:	4620      	mov	r0, r4
 800b40a:	f7ff ff0d 	bl	800b228 <pb_read>
}
 800b40e:	b002      	add	sp, #8
 800b410:	bd70      	pop	{r4, r5, r6, pc}
        PB_RETURN_ERROR(stream, "no malloc support");
 800b412:	68e3      	ldr	r3, [r4, #12]
 800b414:	4a04      	ldr	r2, [pc, #16]	; (800b428 <pb_dec_bytes+0x6c>)
 800b416:	2000      	movs	r0, #0
 800b418:	4283      	cmp	r3, r0
 800b41a:	bf08      	it	eq
 800b41c:	4613      	moveq	r3, r2
 800b41e:	60e3      	str	r3, [r4, #12]
 800b420:	e7ec      	b.n	800b3fc <pb_dec_bytes+0x40>
 800b422:	bf00      	nop
 800b424:	0805666c 	.word	0x0805666c
 800b428:	080566b0 	.word	0x080566b0

0800b42c <pb_dec_fixed32>:
{
 800b42c:	b530      	push	{r4, r5, lr}
    if (stream->bytes_left < count)
 800b42e:	6883      	ldr	r3, [r0, #8]
 800b430:	2b03      	cmp	r3, #3
{
 800b432:	b083      	sub	sp, #12
 800b434:	4604      	mov	r4, r0
    if (stream->bytes_left < count)
 800b436:	d915      	bls.n	800b464 <pb_dec_fixed32+0x38>
    if (!stream->callback(stream, buf, count))
 800b438:	4615      	mov	r5, r2
 800b43a:	2204      	movs	r2, #4
 800b43c:	6803      	ldr	r3, [r0, #0]
 800b43e:	eb0d 0102 	add.w	r1, sp, r2
 800b442:	4798      	blx	r3
 800b444:	b130      	cbz	r0, 800b454 <pb_dec_fixed32+0x28>
    stream->bytes_left -= count;
 800b446:	68a3      	ldr	r3, [r4, #8]
    *(uint32_t*)dest = ((uint32_t)bytes[0] << 0) |
 800b448:	9a01      	ldr	r2, [sp, #4]
    stream->bytes_left -= count;
 800b44a:	3b04      	subs	r3, #4
 800b44c:	60a3      	str	r3, [r4, #8]
    *(uint32_t*)dest = ((uint32_t)bytes[0] << 0) |
 800b44e:	602a      	str	r2, [r5, #0]
}
 800b450:	b003      	add	sp, #12
 800b452:	bd30      	pop	{r4, r5, pc}
        PB_RETURN_ERROR(stream, "io error");
 800b454:	68e3      	ldr	r3, [r4, #12]
 800b456:	4a08      	ldr	r2, [pc, #32]	; (800b478 <pb_dec_fixed32+0x4c>)
 800b458:	2b00      	cmp	r3, #0
 800b45a:	bf08      	it	eq
 800b45c:	4613      	moveq	r3, r2
 800b45e:	60e3      	str	r3, [r4, #12]
}
 800b460:	b003      	add	sp, #12
 800b462:	bd30      	pop	{r4, r5, pc}
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b464:	68c3      	ldr	r3, [r0, #12]
 800b466:	4a05      	ldr	r2, [pc, #20]	; (800b47c <pb_dec_fixed32+0x50>)
        return false;
 800b468:	2000      	movs	r0, #0
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b46a:	4283      	cmp	r3, r0
 800b46c:	bf08      	it	eq
 800b46e:	4613      	moveq	r3, r2
 800b470:	60e3      	str	r3, [r4, #12]
}
 800b472:	b003      	add	sp, #12
 800b474:	bd30      	pop	{r4, r5, pc}
 800b476:	bf00      	nop
 800b478:	08056650 	.word	0x08056650
 800b47c:	08056640 	.word	0x08056640

0800b480 <pb_dec_fixed64>:
{
 800b480:	b530      	push	{r4, r5, lr}
    if (stream->bytes_left < count)
 800b482:	6883      	ldr	r3, [r0, #8]
 800b484:	2b07      	cmp	r3, #7
{
 800b486:	b083      	sub	sp, #12
 800b488:	4604      	mov	r4, r0
    if (stream->bytes_left < count)
 800b48a:	d916      	bls.n	800b4ba <pb_dec_fixed64+0x3a>
    if (!stream->callback(stream, buf, count))
 800b48c:	4615      	mov	r5, r2
 800b48e:	6803      	ldr	r3, [r0, #0]
 800b490:	2208      	movs	r2, #8
 800b492:	4669      	mov	r1, sp
 800b494:	4798      	blx	r3
 800b496:	b140      	cbz	r0, 800b4aa <pb_dec_fixed64+0x2a>
    stream->bytes_left -= count;
 800b498:	68a3      	ldr	r3, [r4, #8]
 800b49a:	3b08      	subs	r3, #8
 800b49c:	60a3      	str	r3, [r4, #8]
    *(uint64_t*)dest = ((uint64_t)bytes[0] << 0) |
 800b49e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4a2:	e9c5 2300 	strd	r2, r3, [r5]
}
 800b4a6:	b003      	add	sp, #12
 800b4a8:	bd30      	pop	{r4, r5, pc}
        PB_RETURN_ERROR(stream, "io error");
 800b4aa:	68e3      	ldr	r3, [r4, #12]
 800b4ac:	4a07      	ldr	r2, [pc, #28]	; (800b4cc <pb_dec_fixed64+0x4c>)
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	bf08      	it	eq
 800b4b2:	4613      	moveq	r3, r2
 800b4b4:	60e3      	str	r3, [r4, #12]
}
 800b4b6:	b003      	add	sp, #12
 800b4b8:	bd30      	pop	{r4, r5, pc}
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b4ba:	68c3      	ldr	r3, [r0, #12]
 800b4bc:	4a04      	ldr	r2, [pc, #16]	; (800b4d0 <pb_dec_fixed64+0x50>)
        return false;
 800b4be:	2000      	movs	r0, #0
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b4c0:	4283      	cmp	r3, r0
 800b4c2:	bf08      	it	eq
 800b4c4:	4613      	moveq	r3, r2
 800b4c6:	60e3      	str	r3, [r4, #12]
}
 800b4c8:	b003      	add	sp, #12
 800b4ca:	bd30      	pop	{r4, r5, pc}
 800b4cc:	08056650 	.word	0x08056650
 800b4d0:	08056640 	.word	0x08056640

0800b4d4 <pb_decode_varint>:
{
 800b4d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint64_t result = 0;
 800b4d8:	2600      	movs	r6, #0
    if (stream->bytes_left == 0)
 800b4da:	6887      	ldr	r7, [r0, #8]
{
 800b4dc:	b082      	sub	sp, #8
 800b4de:	4604      	mov	r4, r0
 800b4e0:	468a      	mov	sl, r1
    uint64_t result = 0;
 800b4e2:	46b0      	mov	r8, r6
    uint_fast8_t bitpos = 0;
 800b4e4:	4635      	mov	r5, r6
 800b4e6:	e01f      	b.n	800b528 <pb_decode_varint+0x54>
    if (!stream->callback(stream, buf, 1))
 800b4e8:	6823      	ldr	r3, [r4, #0]
 800b4ea:	4798      	blx	r3
        result |= (uint64_t)(byte & 0x7F) << bitpos;
 800b4ec:	f1a5 0120 	sub.w	r1, r5, #32
 800b4f0:	f1c5 0c20 	rsb	ip, r5, #32
    if (!stream->callback(stream, buf, 1))
 800b4f4:	b340      	cbz	r0, 800b548 <pb_decode_varint+0x74>
        result |= (uint64_t)(byte & 0x7F) << bitpos;
 800b4f6:	f89d 9007 	ldrb.w	r9, [sp, #7]
    stream->bytes_left--;
 800b4fa:	68a2      	ldr	r2, [r4, #8]
        result |= (uint64_t)(byte & 0x7F) << bitpos;
 800b4fc:	f009 037f 	and.w	r3, r9, #127	; 0x7f
 800b500:	fa03 f101 	lsl.w	r1, r3, r1
 800b504:	fa23 fc0c 	lsr.w	ip, r3, ip
    stream->bytes_left--;
 800b508:	1e57      	subs	r7, r2, #1
        result |= (uint64_t)(byte & 0x7F) << bitpos;
 800b50a:	40ab      	lsls	r3, r5
 800b50c:	ea41 010c 	orr.w	r1, r1, ip
    } while (byte & 0x80);
 800b510:	f019 0f80 	tst.w	r9, #128	; 0x80
    stream->bytes_left--;
 800b514:	60a7      	str	r7, [r4, #8]
        result |= (uint64_t)(byte & 0x7F) << bitpos;
 800b516:	ea46 0603 	orr.w	r6, r6, r3
 800b51a:	f105 0507 	add.w	r5, r5, #7
 800b51e:	ea41 0808 	orr.w	r8, r1, r8
    } while (byte & 0x80);
 800b522:	d022      	beq.n	800b56a <pb_decode_varint+0x96>
        if (bitpos >= 64)
 800b524:	2d46      	cmp	r5, #70	; 0x46
 800b526:	d018      	beq.n	800b55a <pb_decode_varint+0x86>
    if (!stream->callback(stream, buf, 1))
 800b528:	2201      	movs	r2, #1
 800b52a:	f10d 0107 	add.w	r1, sp, #7
 800b52e:	4620      	mov	r0, r4
    if (stream->bytes_left == 0)
 800b530:	2f00      	cmp	r7, #0
 800b532:	d1d9      	bne.n	800b4e8 <pb_decode_varint+0x14>
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b534:	68e3      	ldr	r3, [r4, #12]
 800b536:	4a0e      	ldr	r2, [pc, #56]	; (800b570 <pb_decode_varint+0x9c>)
 800b538:	2b00      	cmp	r3, #0
 800b53a:	bf08      	it	eq
 800b53c:	4613      	moveq	r3, r2
            return false;
 800b53e:	4638      	mov	r0, r7
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b540:	60e3      	str	r3, [r4, #12]
}
 800b542:	b002      	add	sp, #8
 800b544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        PB_RETURN_ERROR(stream, "io error");
 800b548:	68e3      	ldr	r3, [r4, #12]
 800b54a:	4a0a      	ldr	r2, [pc, #40]	; (800b574 <pb_decode_varint+0xa0>)
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	bf08      	it	eq
 800b550:	4613      	moveq	r3, r2
 800b552:	60e3      	str	r3, [r4, #12]
}
 800b554:	b002      	add	sp, #8
 800b556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            PB_RETURN_ERROR(stream, "varint overflow");
 800b55a:	68e3      	ldr	r3, [r4, #12]
 800b55c:	4a06      	ldr	r2, [pc, #24]	; (800b578 <pb_decode_varint+0xa4>)
 800b55e:	2000      	movs	r0, #0
 800b560:	4283      	cmp	r3, r0
 800b562:	bf08      	it	eq
 800b564:	4613      	moveq	r3, r2
 800b566:	60e3      	str	r3, [r4, #12]
 800b568:	e7eb      	b.n	800b542 <pb_decode_varint+0x6e>
    *dest = result;
 800b56a:	e9ca 6800 	strd	r6, r8, [sl]
    return true;
 800b56e:	e7e8      	b.n	800b542 <pb_decode_varint+0x6e>
 800b570:	08056640 	.word	0x08056640
 800b574:	08056650 	.word	0x08056650
 800b578:	0805665c 	.word	0x0805665c

0800b57c <pb_dec_uvarint>:
{
 800b57c:	b570      	push	{r4, r5, r6, lr}
 800b57e:	b082      	sub	sp, #8
 800b580:	460c      	mov	r4, r1
    if (!pb_decode_varint(stream, &value))
 800b582:	4669      	mov	r1, sp
{
 800b584:	4606      	mov	r6, r0
 800b586:	4615      	mov	r5, r2
    if (!pb_decode_varint(stream, &value))
 800b588:	f7ff ffa4 	bl	800b4d4 <pb_decode_varint>
 800b58c:	b1d0      	cbz	r0, 800b5c4 <pb_dec_uvarint+0x48>
    if (field->data_size == sizeof(pb_uint64_t))
 800b58e:	f8b4 3007 	ldrh.w	r3, [r4, #7]
 800b592:	2b08      	cmp	r3, #8
 800b594:	d018      	beq.n	800b5c8 <pb_dec_uvarint+0x4c>
    else if (field->data_size == sizeof(uint32_t))
 800b596:	2b04      	cmp	r3, #4
 800b598:	d022      	beq.n	800b5e0 <pb_dec_uvarint+0x64>
    else if (field->data_size == sizeof(uint_least16_t))
 800b59a:	2b02      	cmp	r3, #2
 800b59c:	d01a      	beq.n	800b5d4 <pb_dec_uvarint+0x58>
    else if (field->data_size == sizeof(uint_least8_t))
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d124      	bne.n	800b5ec <pb_dec_uvarint+0x70>
        clamped = *(uint_least8_t*)dest = (uint_least8_t)value;
 800b5a2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b5a6:	2100      	movs	r1, #0
 800b5a8:	702b      	strb	r3, [r5, #0]
 800b5aa:	f003 04ff 	and.w	r4, r3, #255	; 0xff
    if (clamped != value)
 800b5ae:	4291      	cmp	r1, r2
 800b5b0:	bf08      	it	eq
 800b5b2:	429c      	cmpeq	r4, r3
 800b5b4:	d006      	beq.n	800b5c4 <pb_dec_uvarint+0x48>
        PB_RETURN_ERROR(stream, "integer too large");
 800b5b6:	68f3      	ldr	r3, [r6, #12]
 800b5b8:	4a10      	ldr	r2, [pc, #64]	; (800b5fc <pb_dec_uvarint+0x80>)
 800b5ba:	2000      	movs	r0, #0
 800b5bc:	4283      	cmp	r3, r0
 800b5be:	bf08      	it	eq
 800b5c0:	4613      	moveq	r3, r2
 800b5c2:	60f3      	str	r3, [r6, #12]
}
 800b5c4:	b002      	add	sp, #8
 800b5c6:	bd70      	pop	{r4, r5, r6, pc}
        clamped = *(pb_uint64_t*)dest = value;
 800b5c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5cc:	e9c5 2300 	strd	r2, r3, [r5]
}
 800b5d0:	b002      	add	sp, #8
 800b5d2:	bd70      	pop	{r4, r5, r6, pc}
        clamped = *(uint_least16_t*)dest = (uint_least16_t)value;
 800b5d4:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b5d8:	2100      	movs	r1, #0
 800b5da:	802b      	strh	r3, [r5, #0]
 800b5dc:	b29c      	uxth	r4, r3
 800b5de:	e7e6      	b.n	800b5ae <pb_dec_uvarint+0x32>
        clamped = *(uint32_t*)dest = (uint32_t)value;
 800b5e0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b5e4:	2100      	movs	r1, #0
 800b5e6:	602b      	str	r3, [r5, #0]
 800b5e8:	461c      	mov	r4, r3
 800b5ea:	e7e0      	b.n	800b5ae <pb_dec_uvarint+0x32>
        PB_RETURN_ERROR(stream, "invalid data_size");
 800b5ec:	68f3      	ldr	r3, [r6, #12]
 800b5ee:	4a04      	ldr	r2, [pc, #16]	; (800b600 <pb_dec_uvarint+0x84>)
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	4283      	cmp	r3, r0
 800b5f4:	bf08      	it	eq
 800b5f6:	4613      	moveq	r3, r2
 800b5f8:	60f3      	str	r3, [r6, #12]
 800b5fa:	e7e3      	b.n	800b5c4 <pb_dec_uvarint+0x48>
 800b5fc:	080566e8 	.word	0x080566e8
 800b600:	080566d4 	.word	0x080566d4

0800b604 <pb_dec_varint>:
{
 800b604:	b570      	push	{r4, r5, r6, lr}
 800b606:	b082      	sub	sp, #8
 800b608:	460c      	mov	r4, r1
    if (!pb_decode_varint(stream, &value))
 800b60a:	4669      	mov	r1, sp
{
 800b60c:	4606      	mov	r6, r0
 800b60e:	4615      	mov	r5, r2
    if (!pb_decode_varint(stream, &value))
 800b610:	f7ff ff60 	bl	800b4d4 <pb_decode_varint>
 800b614:	b1d0      	cbz	r0, 800b64c <pb_dec_varint+0x48>
    if (field->data_size == sizeof(pb_int64_t))
 800b616:	f8b4 3007 	ldrh.w	r3, [r4, #7]
 800b61a:	2b08      	cmp	r3, #8
 800b61c:	d018      	beq.n	800b650 <pb_dec_varint+0x4c>
        svalue = (int32_t)value;
 800b61e:	9a00      	ldr	r2, [sp, #0]
    else if (field->data_size == sizeof(int32_t))
 800b620:	2b04      	cmp	r3, #4
        svalue = (int32_t)value;
 800b622:	ea4f 71e2 	mov.w	r1, r2, asr #31
    else if (field->data_size == sizeof(int32_t))
 800b626:	d01d      	beq.n	800b664 <pb_dec_varint+0x60>
    else if (field->data_size == sizeof(int_least16_t))
 800b628:	2b02      	cmp	r3, #2
 800b62a:	d017      	beq.n	800b65c <pb_dec_varint+0x58>
    else if (field->data_size == sizeof(int_least8_t))
 800b62c:	2b01      	cmp	r3, #1
 800b62e:	d11c      	bne.n	800b66a <pb_dec_varint+0x66>
        clamped = *(int_least8_t*)dest = (int_least8_t)svalue;
 800b630:	b253      	sxtb	r3, r2
 800b632:	702b      	strb	r3, [r5, #0]
 800b634:	17dc      	asrs	r4, r3, #31
    if (clamped != svalue)
 800b636:	428c      	cmp	r4, r1
 800b638:	bf08      	it	eq
 800b63a:	4293      	cmpeq	r3, r2
 800b63c:	d006      	beq.n	800b64c <pb_dec_varint+0x48>
        PB_RETURN_ERROR(stream, "integer too large");
 800b63e:	68f3      	ldr	r3, [r6, #12]
 800b640:	4a0e      	ldr	r2, [pc, #56]	; (800b67c <pb_dec_varint+0x78>)
 800b642:	2000      	movs	r0, #0
 800b644:	4283      	cmp	r3, r0
 800b646:	bf08      	it	eq
 800b648:	4613      	moveq	r3, r2
 800b64a:	60f3      	str	r3, [r6, #12]
}
 800b64c:	b002      	add	sp, #8
 800b64e:	bd70      	pop	{r4, r5, r6, pc}
        clamped = *(pb_int64_t*)dest = svalue;
 800b650:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b654:	e9c5 2300 	strd	r2, r3, [r5]
}
 800b658:	b002      	add	sp, #8
 800b65a:	bd70      	pop	{r4, r5, r6, pc}
        clamped = *(int_least16_t*)dest = (int_least16_t)svalue;
 800b65c:	b213      	sxth	r3, r2
 800b65e:	802b      	strh	r3, [r5, #0]
 800b660:	17dc      	asrs	r4, r3, #31
 800b662:	e7e8      	b.n	800b636 <pb_dec_varint+0x32>
        clamped = *(int32_t*)dest = (int32_t)svalue;
 800b664:	602a      	str	r2, [r5, #0]
}
 800b666:	b002      	add	sp, #8
 800b668:	bd70      	pop	{r4, r5, r6, pc}
        PB_RETURN_ERROR(stream, "invalid data_size");
 800b66a:	68f3      	ldr	r3, [r6, #12]
 800b66c:	4a04      	ldr	r2, [pc, #16]	; (800b680 <pb_dec_varint+0x7c>)
 800b66e:	2000      	movs	r0, #0
 800b670:	4283      	cmp	r3, r0
 800b672:	bf08      	it	eq
 800b674:	4613      	moveq	r3, r2
 800b676:	60f3      	str	r3, [r6, #12]
 800b678:	e7e8      	b.n	800b64c <pb_dec_varint+0x48>
 800b67a:	bf00      	nop
 800b67c:	080566e8 	.word	0x080566e8
 800b680:	080566d4 	.word	0x080566d4

0800b684 <pb_dec_svarint>:
{
 800b684:	b570      	push	{r4, r5, r6, lr}
 800b686:	b082      	sub	sp, #8
 800b688:	460e      	mov	r6, r1
    if (!pb_decode_varint(stream, &value))
 800b68a:	4669      	mov	r1, sp
{
 800b68c:	4605      	mov	r5, r0
 800b68e:	4614      	mov	r4, r2
    if (!pb_decode_varint(stream, &value))
 800b690:	f7ff ff20 	bl	800b4d4 <pb_decode_varint>
 800b694:	b320      	cbz	r0, 800b6e0 <pb_dec_svarint+0x5c>
    if (value & 1)
 800b696:	e9dd 3200 	ldrd	r3, r2, [sp]
    if (field->data_size == sizeof(pb_int64_t))
 800b69a:	f8b6 1007 	ldrh.w	r1, [r6, #7]
    if (value & 1)
 800b69e:	f013 0f01 	tst.w	r3, #1
        *dest = (pb_int64_t)(~(value >> 1));
 800b6a2:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800b6a6:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 800b6aa:	bf1a      	itte	ne
 800b6ac:	43db      	mvnne	r3, r3
 800b6ae:	ea6f 0252 	mvnne.w	r2, r2, lsr #1
        *dest = (pb_int64_t)(value >> 1);
 800b6b2:	0852      	lsreq	r2, r2, #1
    if (field->data_size == sizeof(pb_int64_t))
 800b6b4:	2908      	cmp	r1, #8
 800b6b6:	d015      	beq.n	800b6e4 <pb_dec_svarint+0x60>
    else if (field->data_size == sizeof(int32_t))
 800b6b8:	2904      	cmp	r1, #4
 800b6ba:	d01b      	beq.n	800b6f4 <pb_dec_svarint+0x70>
    else if (field->data_size == sizeof(int_least16_t))
 800b6bc:	2902      	cmp	r1, #2
 800b6be:	d015      	beq.n	800b6ec <pb_dec_svarint+0x68>
    else if (field->data_size == sizeof(int_least8_t))
 800b6c0:	2901      	cmp	r1, #1
 800b6c2:	d11b      	bne.n	800b6fc <pb_dec_svarint+0x78>
        clamped = *(int_least8_t*)dest = (int_least8_t)value;
 800b6c4:	b259      	sxtb	r1, r3
 800b6c6:	7021      	strb	r1, [r4, #0]
 800b6c8:	17cc      	asrs	r4, r1, #31
    if (clamped != value)
 800b6ca:	4294      	cmp	r4, r2
 800b6cc:	bf08      	it	eq
 800b6ce:	4299      	cmpeq	r1, r3
 800b6d0:	d006      	beq.n	800b6e0 <pb_dec_svarint+0x5c>
        PB_RETURN_ERROR(stream, "integer too large");
 800b6d2:	68eb      	ldr	r3, [r5, #12]
 800b6d4:	4a0d      	ldr	r2, [pc, #52]	; (800b70c <pb_dec_svarint+0x88>)
 800b6d6:	2000      	movs	r0, #0
 800b6d8:	4283      	cmp	r3, r0
 800b6da:	bf08      	it	eq
 800b6dc:	4613      	moveq	r3, r2
 800b6de:	60eb      	str	r3, [r5, #12]
}
 800b6e0:	b002      	add	sp, #8
 800b6e2:	bd70      	pop	{r4, r5, r6, pc}
        clamped = *(pb_int64_t*)dest = value;
 800b6e4:	e9c4 3200 	strd	r3, r2, [r4]
}
 800b6e8:	b002      	add	sp, #8
 800b6ea:	bd70      	pop	{r4, r5, r6, pc}
        clamped = *(int_least16_t*)dest = (int_least16_t)value;
 800b6ec:	b219      	sxth	r1, r3
 800b6ee:	8021      	strh	r1, [r4, #0]
 800b6f0:	17cc      	asrs	r4, r1, #31
 800b6f2:	e7ea      	b.n	800b6ca <pb_dec_svarint+0x46>
        clamped = *(int32_t*)dest = (int32_t)value;
 800b6f4:	6023      	str	r3, [r4, #0]
 800b6f6:	4619      	mov	r1, r3
 800b6f8:	17dc      	asrs	r4, r3, #31
 800b6fa:	e7e6      	b.n	800b6ca <pb_dec_svarint+0x46>
        PB_RETURN_ERROR(stream, "invalid data_size");
 800b6fc:	68eb      	ldr	r3, [r5, #12]
 800b6fe:	4a04      	ldr	r2, [pc, #16]	; (800b710 <pb_dec_svarint+0x8c>)
 800b700:	2000      	movs	r0, #0
 800b702:	4283      	cmp	r3, r0
 800b704:	bf08      	it	eq
 800b706:	4613      	moveq	r3, r2
 800b708:	60eb      	str	r3, [r5, #12]
 800b70a:	e7e9      	b.n	800b6e0 <pb_dec_svarint+0x5c>
 800b70c:	080566e8 	.word	0x080566e8
 800b710:	080566d4 	.word	0x080566d4

0800b714 <pb_skip_field>:
{
 800b714:	b510      	push	{r4, lr}
 800b716:	4604      	mov	r4, r0
 800b718:	b082      	sub	sp, #8
    switch (wire_type)
 800b71a:	2905      	cmp	r1, #5
 800b71c:	d833      	bhi.n	800b786 <pb_skip_field+0x72>
 800b71e:	e8df f001 	tbb	[pc, r1]
 800b722:	1618      	.short	0x1618
 800b724:	0332320b 	.word	0x0332320b
        case PB_WT_32BIT: return pb_read(stream, NULL, 4);
 800b728:	2204      	movs	r2, #4
 800b72a:	2100      	movs	r1, #0
 800b72c:	4620      	mov	r0, r4
}
 800b72e:	b002      	add	sp, #8
 800b730:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        case PB_WT_32BIT: return pb_read(stream, NULL, 4);
 800b734:	f7ff bd78 	b.w	800b228 <pb_read>
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b738:	2200      	movs	r2, #0
 800b73a:	a901      	add	r1, sp, #4
 800b73c:	f7ff fc12 	bl	800af64 <pb_decode_varint32_eof>
    if (!pb_decode_varint32(stream, &length))
 800b740:	b1f8      	cbz	r0, 800b782 <pb_skip_field+0x6e>
    return pb_read(stream, NULL, length);
 800b742:	9a01      	ldr	r2, [sp, #4]
 800b744:	2100      	movs	r1, #0
 800b746:	4620      	mov	r0, r4
 800b748:	f7ff fd6e 	bl	800b228 <pb_read>
        case PB_WT_STRING: return pb_skip_string(stream);
 800b74c:	e019      	b.n	800b782 <pb_skip_field+0x6e>
        case PB_WT_64BIT: return pb_read(stream, NULL, 8);
 800b74e:	2208      	movs	r2, #8
 800b750:	e7eb      	b.n	800b72a <pb_skip_field+0x16>
    if (stream->bytes_left < count)
 800b752:	6883      	ldr	r3, [r0, #8]
 800b754:	e009      	b.n	800b76a <pb_skip_field+0x56>
    if (!stream->callback(stream, buf, count))
 800b756:	6823      	ldr	r3, [r4, #0]
 800b758:	4798      	blx	r3
 800b75a:	b1e8      	cbz	r0, 800b798 <pb_skip_field+0x84>
    stream->bytes_left -= count;
 800b75c:	68a3      	ldr	r3, [r4, #8]
    } while (byte & 0x80);
 800b75e:	f99d 2004 	ldrsb.w	r2, [sp, #4]
    stream->bytes_left -= count;
 800b762:	3b01      	subs	r3, #1
    } while (byte & 0x80);
 800b764:	2a00      	cmp	r2, #0
    stream->bytes_left -= count;
 800b766:	60a3      	str	r3, [r4, #8]
    } while (byte & 0x80);
 800b768:	da0b      	bge.n	800b782 <pb_skip_field+0x6e>
    if (!stream->callback(stream, buf, count))
 800b76a:	2201      	movs	r2, #1
 800b76c:	a901      	add	r1, sp, #4
 800b76e:	4620      	mov	r0, r4
    if (stream->bytes_left < count)
 800b770:	2b00      	cmp	r3, #0
 800b772:	d1f0      	bne.n	800b756 <pb_skip_field+0x42>
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b774:	68e2      	ldr	r2, [r4, #12]
 800b776:	490c      	ldr	r1, [pc, #48]	; (800b7a8 <pb_skip_field+0x94>)
 800b778:	2a00      	cmp	r2, #0
 800b77a:	bf08      	it	eq
 800b77c:	460a      	moveq	r2, r1
            return false;
 800b77e:	4618      	mov	r0, r3
        PB_RETURN_ERROR(stream, "end-of-stream");
 800b780:	60e2      	str	r2, [r4, #12]
}
 800b782:	b002      	add	sp, #8
 800b784:	bd10      	pop	{r4, pc}
        default: PB_RETURN_ERROR(stream, "invalid wire_type");
 800b786:	68c3      	ldr	r3, [r0, #12]
 800b788:	4a08      	ldr	r2, [pc, #32]	; (800b7ac <pb_skip_field+0x98>)
 800b78a:	2000      	movs	r0, #0
 800b78c:	4283      	cmp	r3, r0
 800b78e:	bf08      	it	eq
 800b790:	4613      	moveq	r3, r2
 800b792:	60e3      	str	r3, [r4, #12]
}
 800b794:	b002      	add	sp, #8
 800b796:	bd10      	pop	{r4, pc}
        PB_RETURN_ERROR(stream, "io error");
 800b798:	68e3      	ldr	r3, [r4, #12]
 800b79a:	4a05      	ldr	r2, [pc, #20]	; (800b7b0 <pb_skip_field+0x9c>)
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	bf08      	it	eq
 800b7a0:	4613      	moveq	r3, r2
 800b7a2:	60e3      	str	r3, [r4, #12]
}
 800b7a4:	b002      	add	sp, #8
 800b7a6:	bd10      	pop	{r4, pc}
 800b7a8:	08056640 	.word	0x08056640
 800b7ac:	080566fc 	.word	0x080566fc
 800b7b0:	08056650 	.word	0x08056650

0800b7b4 <pb_close_string_substream>:
{
 800b7b4:	b570      	push	{r4, r5, r6, lr}
    if (substream->bytes_left) {
 800b7b6:	688d      	ldr	r5, [r1, #8]
{
 800b7b8:	b086      	sub	sp, #24
 800b7ba:	460c      	mov	r4, r1
 800b7bc:	4606      	mov	r6, r0
    if (substream->bytes_left) {
 800b7be:	b935      	cbnz	r5, 800b7ce <pb_close_string_substream+0x1a>
    stream->state = substream->state;
 800b7c0:	6862      	ldr	r2, [r4, #4]
    stream->errmsg = substream->errmsg;
 800b7c2:	68e3      	ldr	r3, [r4, #12]
 800b7c4:	60f3      	str	r3, [r6, #12]
    stream->state = substream->state;
 800b7c6:	6072      	str	r2, [r6, #4]
    return true;
 800b7c8:	2001      	movs	r0, #1
}
 800b7ca:	b006      	add	sp, #24
 800b7cc:	bd70      	pop	{r4, r5, r6, pc}
	if (buf == NULL && stream->callback != buf_read)
 800b7ce:	4b15      	ldr	r3, [pc, #84]	; (800b824 <pb_close_string_substream+0x70>)
 800b7d0:	680a      	ldr	r2, [r1, #0]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d014      	beq.n	800b800 <pb_close_string_substream+0x4c>
		while (count > 16)
 800b7d6:	2d10      	cmp	r5, #16
 800b7d8:	a902      	add	r1, sp, #8
 800b7da:	d90a      	bls.n	800b7f2 <pb_close_string_substream+0x3e>
			if (!pb_read(stream, tmp, 16))
 800b7dc:	2210      	movs	r2, #16
 800b7de:	4620      	mov	r0, r4
 800b7e0:	9101      	str	r1, [sp, #4]
			count -= 16;
 800b7e2:	3d10      	subs	r5, #16
			if (!pb_read(stream, tmp, 16))
 800b7e4:	f7ff fd20 	bl	800b228 <pb_read>
 800b7e8:	2800      	cmp	r0, #0
 800b7ea:	d0ee      	beq.n	800b7ca <pb_close_string_substream+0x16>
		while (count > 16)
 800b7ec:	2d10      	cmp	r5, #16
 800b7ee:	9901      	ldr	r1, [sp, #4]
 800b7f0:	d8f4      	bhi.n	800b7dc <pb_close_string_substream+0x28>
		return pb_read(stream, tmp, count);
 800b7f2:	462a      	mov	r2, r5
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	f7ff fd17 	bl	800b228 <pb_read>
        if (!pb_read(substream, NULL, substream->bytes_left))
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d1e0      	bne.n	800b7c0 <pb_close_string_substream+0xc>
 800b7fe:	e7e4      	b.n	800b7ca <pb_close_string_substream+0x16>
    if (!stream->callback(stream, buf, count))
 800b800:	462a      	mov	r2, r5
 800b802:	2100      	movs	r1, #0
 800b804:	4620      	mov	r0, r4
 800b806:	f7ff fb75 	bl	800aef4 <buf_read>
 800b80a:	b118      	cbz	r0, 800b814 <pb_close_string_substream+0x60>
    stream->bytes_left -= count;
 800b80c:	68a3      	ldr	r3, [r4, #8]
 800b80e:	1b5b      	subs	r3, r3, r5
 800b810:	60a3      	str	r3, [r4, #8]
    return true;
 800b812:	e7d5      	b.n	800b7c0 <pb_close_string_substream+0xc>
        PB_RETURN_ERROR(stream, "io error");
 800b814:	68e3      	ldr	r3, [r4, #12]
 800b816:	4a04      	ldr	r2, [pc, #16]	; (800b828 <pb_close_string_substream+0x74>)
 800b818:	2b00      	cmp	r3, #0
 800b81a:	bf08      	it	eq
 800b81c:	4613      	moveq	r3, r2
 800b81e:	60e3      	str	r3, [r4, #12]
 800b820:	e7d3      	b.n	800b7ca <pb_close_string_substream+0x16>
 800b822:	bf00      	nop
 800b824:	0800aef5 	.word	0x0800aef5
 800b828:	08056650 	.word	0x08056650

0800b82c <decode_field>:
{
 800b82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    switch (PB_ATYPE(iter->pos->type))
 800b830:	6857      	ldr	r7, [r2, #4]
 800b832:	78bb      	ldrb	r3, [r7, #2]
 800b834:	f003 06c0 	and.w	r6, r3, #192	; 0xc0
 800b838:	2e40      	cmp	r6, #64	; 0x40
{
 800b83a:	b089      	sub	sp, #36	; 0x24
 800b83c:	4614      	mov	r4, r2
 800b83e:	4605      	mov	r5, r0
    switch (PB_ATYPE(iter->pos->type))
 800b840:	d00d      	beq.n	800b85e <decode_field+0x32>
 800b842:	2e80      	cmp	r6, #128	; 0x80
 800b844:	d04b      	beq.n	800b8de <decode_field+0xb2>
 800b846:	b32e      	cbz	r6, 800b894 <decode_field+0x68>
            PB_RETURN_ERROR(stream, "invalid field type");
 800b848:	68eb      	ldr	r3, [r5, #12]
 800b84a:	4a9c      	ldr	r2, [pc, #624]	; (800babc <decode_field+0x290>)
 800b84c:	2700      	movs	r7, #0
 800b84e:	42bb      	cmp	r3, r7
 800b850:	bf08      	it	eq
 800b852:	4613      	moveq	r3, r2
 800b854:	60eb      	str	r3, [r5, #12]
}
 800b856:	4638      	mov	r0, r7
 800b858:	b009      	add	sp, #36	; 0x24
 800b85a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pb_callback_t *pCallback = (pb_callback_t*)iter->pData;
 800b85e:	6916      	ldr	r6, [r2, #16]
    if (pCallback == NULL || pCallback->funcs.decode == NULL)
 800b860:	2e00      	cmp	r6, #0
 800b862:	d064      	beq.n	800b92e <decode_field+0x102>
 800b864:	6833      	ldr	r3, [r6, #0]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d061      	beq.n	800b92e <decode_field+0x102>
    if (wire_type == PB_WT_STRING)
 800b86a:	2902      	cmp	r1, #2
    void **arg = &(pCallback->arg);
 800b86c:	f106 0804 	add.w	r8, r6, #4
    if (wire_type == PB_WT_STRING)
 800b870:	d063      	beq.n	800b93a <decode_field+0x10e>
    switch (wire_type)
 800b872:	2901      	cmp	r1, #1
 800b874:	f000 80ed 	beq.w	800ba52 <decode_field+0x226>
 800b878:	2905      	cmp	r1, #5
 800b87a:	f000 8101 	beq.w	800ba80 <decode_field+0x254>
 800b87e:	2900      	cmp	r1, #0
 800b880:	f000 80d0 	beq.w	800ba24 <decode_field+0x1f8>
        default: PB_RETURN_ERROR(stream, "invalid wire_type");
 800b884:	68c3      	ldr	r3, [r0, #12]
 800b886:	4a8e      	ldr	r2, [pc, #568]	; (800bac0 <decode_field+0x294>)
            return false;
 800b888:	2700      	movs	r7, #0
        default: PB_RETURN_ERROR(stream, "invalid wire_type");
 800b88a:	42bb      	cmp	r3, r7
 800b88c:	bf08      	it	eq
 800b88e:	4613      	moveq	r3, r2
 800b890:	60c3      	str	r3, [r0, #12]
 800b892:	e7e0      	b.n	800b856 <decode_field+0x2a>
    func = PB_DECODERS[PB_LTYPE(type)];
 800b894:	f003 020f 	and.w	r2, r3, #15
 800b898:	f8df c23c 	ldr.w	ip, [pc, #572]	; 800bad8 <decode_field+0x2ac>
 800b89c:	f003 0330 	and.w	r3, r3, #48	; 0x30
    switch (PB_HTYPE(type))
 800b8a0:	2b20      	cmp	r3, #32
    func = PB_DECODERS[PB_LTYPE(type)];
 800b8a2:	f85c 8022 	ldr.w	r8, [ip, r2, lsl #2]
    switch (PB_HTYPE(type))
 800b8a6:	d02c      	beq.n	800b902 <decode_field+0xd6>
 800b8a8:	d80f      	bhi.n	800b8ca <decode_field+0x9e>
 800b8aa:	b31b      	cbz	r3, 800b8f4 <decode_field+0xc8>
 800b8ac:	2b10      	cmp	r3, #16
 800b8ae:	d1cb      	bne.n	800b848 <decode_field+0x1c>
            if (iter->pSize != iter->pData)
 800b8b0:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 800b8b4:	4293      	cmp	r3, r2
                *(bool*)iter->pSize = true;
 800b8b6:	bf1c      	itt	ne
 800b8b8:	2101      	movne	r1, #1
 800b8ba:	7019      	strbne	r1, [r3, #0]
            return func(stream, iter->pos, iter->pData);
 800b8bc:	4639      	mov	r1, r7
 800b8be:	4628      	mov	r0, r5
 800b8c0:	4643      	mov	r3, r8
}
 800b8c2:	b009      	add	sp, #36	; 0x24
 800b8c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            return func(stream, iter->pos, iter->pData);
 800b8c8:	4718      	bx	r3
    switch (PB_HTYPE(type))
 800b8ca:	2b30      	cmp	r3, #48	; 0x30
 800b8cc:	d1bc      	bne.n	800b848 <decode_field+0x1c>
            *(pb_size_t*)iter->pSize = iter->pos->tag;
 800b8ce:	6963      	ldr	r3, [r4, #20]
 800b8d0:	8839      	ldrh	r1, [r7, #0]
 800b8d2:	8019      	strh	r1, [r3, #0]
            if (PB_LTYPE(type) == PB_LTYPE_SUBMESSAGE)
 800b8d4:	2a07      	cmp	r2, #7
 800b8d6:	f000 8097 	beq.w	800ba08 <decode_field+0x1dc>
            return func(stream, iter->pos, iter->pData);
 800b8da:	6922      	ldr	r2, [r4, #16]
 800b8dc:	e7ee      	b.n	800b8bc <decode_field+0x90>
    PB_RETURN_ERROR(stream, "no malloc support");
 800b8de:	68c3      	ldr	r3, [r0, #12]
 800b8e0:	4a78      	ldr	r2, [pc, #480]	; (800bac4 <decode_field+0x298>)
            return decode_pointer_field(stream, wire_type, iter);
 800b8e2:	2700      	movs	r7, #0
    PB_RETURN_ERROR(stream, "no malloc support");
 800b8e4:	42bb      	cmp	r3, r7
 800b8e6:	bf08      	it	eq
 800b8e8:	4613      	moveq	r3, r2
 800b8ea:	60c3      	str	r3, [r0, #12]
}
 800b8ec:	4638      	mov	r0, r7
 800b8ee:	b009      	add	sp, #36	; 0x24
 800b8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return func(stream, iter->pos, iter->pData);
 800b8f4:	6922      	ldr	r2, [r4, #16]
 800b8f6:	4639      	mov	r1, r7
            return func(stream, iter->pos, iter->pData);
 800b8f8:	4643      	mov	r3, r8
}
 800b8fa:	b009      	add	sp, #36	; 0x24
 800b8fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            return func(stream, iter->pos, iter->pData);
 800b900:	4718      	bx	r3
            if (wire_type == PB_WT_STRING
 800b902:	2902      	cmp	r1, #2
 800b904:	d041      	beq.n	800b98a <decode_field+0x15e>
                char *pItem = (char*)iter->pData + iter->pos->data_size * (*size);
 800b906:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 800b90a:	880b      	ldrh	r3, [r1, #0]
 800b90c:	f8b7 4007 	ldrh.w	r4, [r7, #7]
                if ((*size)++ >= iter->pos->array_size)
 800b910:	1c58      	adds	r0, r3, #1
 800b912:	8008      	strh	r0, [r1, #0]
 800b914:	f8b7 1009 	ldrh.w	r1, [r7, #9]
 800b918:	4299      	cmp	r1, r3
 800b91a:	f200 80bb 	bhi.w	800ba94 <decode_field+0x268>
                    PB_RETURN_ERROR(stream, "array overflow");
 800b91e:	68eb      	ldr	r3, [r5, #12]
 800b920:	4a69      	ldr	r2, [pc, #420]	; (800bac8 <decode_field+0x29c>)
 800b922:	2700      	movs	r7, #0
 800b924:	42bb      	cmp	r3, r7
 800b926:	bf08      	it	eq
 800b928:	4613      	moveq	r3, r2
 800b92a:	60eb      	str	r3, [r5, #12]
 800b92c:	e793      	b.n	800b856 <decode_field+0x2a>
        return pb_skip_field(stream, wire_type);
 800b92e:	4628      	mov	r0, r5
}
 800b930:	b009      	add	sp, #36	; 0x24
 800b932:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        return pb_skip_field(stream, wire_type);
 800b936:	f7ff beed 	b.w	800b714 <pb_skip_field>
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b93a:	2200      	movs	r2, #0
 800b93c:	a901      	add	r1, sp, #4
 800b93e:	f7ff fb11 	bl	800af64 <pb_decode_varint32_eof>
    if (!pb_decode_varint32(stream, &size))
 800b942:	4607      	mov	r7, r0
 800b944:	2800      	cmp	r0, #0
 800b946:	d086      	beq.n	800b856 <decode_field+0x2a>
    *substream = *stream;
 800b948:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 800b94c:	9f01      	ldr	r7, [sp, #4]
    *substream = *stream;
 800b94e:	f10d 0910 	add.w	r9, sp, #16
    if (substream->bytes_left < size)
 800b952:	42ba      	cmp	r2, r7
    *substream = *stream;
 800b954:	e889 000f 	stmia.w	r9, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 800b958:	f0c0 80a4 	bcc.w	800baa4 <decode_field+0x278>
    stream->bytes_left -= size;
 800b95c:	1bd2      	subs	r2, r2, r7
    substream->bytes_left = size;
 800b95e:	9706      	str	r7, [sp, #24]
    stream->bytes_left -= size;
 800b960:	60aa      	str	r2, [r5, #8]
    return true;
 800b962:	e003      	b.n	800b96c <decode_field+0x140>
        } while (substream.bytes_left);
 800b964:	9b06      	ldr	r3, [sp, #24]
 800b966:	2b00      	cmp	r3, #0
 800b968:	f000 8097 	beq.w	800ba9a <decode_field+0x26e>
            if (!pCallback->funcs.decode(&substream, iter->pos, arg))
 800b96c:	6833      	ldr	r3, [r6, #0]
 800b96e:	6861      	ldr	r1, [r4, #4]
 800b970:	4642      	mov	r2, r8
 800b972:	4648      	mov	r0, r9
 800b974:	4798      	blx	r3
 800b976:	4607      	mov	r7, r0
 800b978:	2800      	cmp	r0, #0
 800b97a:	d1f3      	bne.n	800b964 <decode_field+0x138>
                PB_RETURN_ERROR(stream, "callback failed");
 800b97c:	68eb      	ldr	r3, [r5, #12]
 800b97e:	4a53      	ldr	r2, [pc, #332]	; (800bacc <decode_field+0x2a0>)
 800b980:	2b00      	cmp	r3, #0
 800b982:	bf08      	it	eq
 800b984:	4613      	moveq	r3, r2
 800b986:	60eb      	str	r3, [r5, #12]
 800b988:	e765      	b.n	800b856 <decode_field+0x2a>
                && PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
 800b98a:	2a04      	cmp	r2, #4
 800b98c:	d8bb      	bhi.n	800b906 <decode_field+0xda>
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b98e:	4632      	mov	r2, r6
 800b990:	a901      	add	r1, sp, #4
                pb_size_t *size = (pb_size_t*)iter->pSize;
 800b992:	f8d4 a014 	ldr.w	sl, [r4, #20]
    return pb_decode_varint32_eof(stream, dest, NULL);
 800b996:	f7ff fae5 	bl	800af64 <pb_decode_varint32_eof>
    if (!pb_decode_varint32(stream, &size))
 800b99a:	4607      	mov	r7, r0
 800b99c:	2800      	cmp	r0, #0
 800b99e:	f43f af5a 	beq.w	800b856 <decode_field+0x2a>
    *substream = *stream;
 800b9a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 800b9a6:	f8dd c004 	ldr.w	ip, [sp, #4]
    *substream = *stream;
 800b9aa:	f10d 0910 	add.w	r9, sp, #16
    if (substream->bytes_left < size)
 800b9ae:	4562      	cmp	r2, ip
    *substream = *stream;
 800b9b0:	e889 000f 	stmia.w	r9, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 800b9b4:	d376      	bcc.n	800baa4 <decode_field+0x278>
    stream->bytes_left -= size;
 800b9b6:	eba2 020c 	sub.w	r2, r2, ip
 800b9ba:	60aa      	str	r2, [r5, #8]
    substream->bytes_left = size;
 800b9bc:	f8cd c018 	str.w	ip, [sp, #24]
                while (substream.bytes_left > 0 && *size < iter->pos->array_size)
 800b9c0:	f1bc 0f00 	cmp.w	ip, #0
 800b9c4:	d018      	beq.n	800b9f8 <decode_field+0x1cc>
 800b9c6:	f8ba 3000 	ldrh.w	r3, [sl]
 800b9ca:	6861      	ldr	r1, [r4, #4]
 800b9cc:	f8b1 2009 	ldrh.w	r2, [r1, #9]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d9a4      	bls.n	800b91e <decode_field+0xf2>
                    void *pItem = (char*)iter->pData + iter->pos->data_size * (*size);
 800b9d4:	f8b1 0007 	ldrh.w	r0, [r1, #7]
 800b9d8:	6922      	ldr	r2, [r4, #16]
                    if (!func(&substream, iter->pos, pItem))
 800b9da:	fb03 2200 	mla	r2, r3, r0, r2
 800b9de:	4648      	mov	r0, r9
 800b9e0:	47c0      	blx	r8
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	d065      	beq.n	800bab2 <decode_field+0x286>
                    (*size)++;
 800b9e6:	f8ba 3000 	ldrh.w	r3, [sl]
                while (substream.bytes_left > 0 && *size < iter->pos->array_size)
 800b9ea:	9a06      	ldr	r2, [sp, #24]
                    (*size)++;
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	f8aa 3000 	strh.w	r3, [sl]
                while (substream.bytes_left > 0 && *size < iter->pos->array_size)
 800b9f4:	2a00      	cmp	r2, #0
 800b9f6:	d1e8      	bne.n	800b9ca <decode_field+0x19e>
                if (!pb_close_string_substream(stream, &substream))
 800b9f8:	4649      	mov	r1, r9
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	f7ff feda 	bl	800b7b4 <pb_close_string_substream>
                    return false;
 800ba00:	2800      	cmp	r0, #0
 800ba02:	bf08      	it	eq
 800ba04:	2700      	moveq	r7, #0
 800ba06:	e726      	b.n	800b856 <decode_field+0x2a>
                memset(iter->pData, 0, iter->pos->data_size);
 800ba08:	f8b7 2007 	ldrh.w	r2, [r7, #7]
 800ba0c:	6920      	ldr	r0, [r4, #16]
 800ba0e:	4631      	mov	r1, r6
 800ba10:	f001 ff4c 	bl	800d8ac <memset>
                pb_message_set_to_defaults((const pb_field_t*)iter->pos->ptr, iter->pData);
 800ba14:	6863      	ldr	r3, [r4, #4]
 800ba16:	6921      	ldr	r1, [r4, #16]
 800ba18:	f8d3 000b 	ldr.w	r0, [r3, #11]
 800ba1c:	f7ff fb2a 	bl	800b074 <pb_message_set_to_defaults>
            return func(stream, iter->pos, iter->pData);
 800ba20:	6867      	ldr	r7, [r4, #4]
 800ba22:	e75a      	b.n	800b8da <decode_field+0xae>
    switch (wire_type)
 800ba24:	f10d 0a04 	add.w	sl, sp, #4
 800ba28:	46d3      	mov	fp, sl
 800ba2a:	f1ca 0901 	rsb	r9, sl, #1
                if (!pb_read(stream, buf, 1)) return false;
 800ba2e:	4659      	mov	r1, fp
 800ba30:	2201      	movs	r2, #1
 800ba32:	4628      	mov	r0, r5
 800ba34:	eb0b 0709 	add.w	r7, fp, r9
 800ba38:	f7ff fbf6 	bl	800b228 <pb_read>
 800ba3c:	b138      	cbz	r0, 800ba4e <decode_field+0x222>
            } while (*buf++ & 0x80);
 800ba3e:	f91b 3b01 	ldrsb.w	r3, [fp], #1
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	da0e      	bge.n	800ba64 <decode_field+0x238>
                if (*size > max_size) return false;
 800ba46:	f10d 030e 	add.w	r3, sp, #14
 800ba4a:	459b      	cmp	fp, r3
 800ba4c:	d1ef      	bne.n	800ba2e <decode_field+0x202>
            return false;
 800ba4e:	2700      	movs	r7, #0
 800ba50:	e701      	b.n	800b856 <decode_field+0x2a>
            return pb_read(stream, buf, 8);
 800ba52:	f10d 0a04 	add.w	sl, sp, #4
 800ba56:	2208      	movs	r2, #8
 800ba58:	4651      	mov	r1, sl
 800ba5a:	f7ff fbe5 	bl	800b228 <pb_read>
            *size = 8;
 800ba5e:	2708      	movs	r7, #8
        if (!read_raw_value(stream, wire_type, buffer, &size))
 800ba60:	2800      	cmp	r0, #0
 800ba62:	d0f4      	beq.n	800ba4e <decode_field+0x222>
        return pCallback->funcs.decode(&substream, iter->pos, arg);
 800ba64:	6861      	ldr	r1, [r4, #4]
        substream = pb_istream_from_buffer(buffer, size);
 800ba66:	4c1a      	ldr	r4, [pc, #104]	; (800bad0 <decode_field+0x2a4>)
        return pCallback->funcs.decode(&substream, iter->pos, arg);
 800ba68:	6833      	ldr	r3, [r6, #0]
        substream = pb_istream_from_buffer(buffer, size);
 800ba6a:	f8cd a014 	str.w	sl, [sp, #20]
 800ba6e:	2200      	movs	r2, #0
 800ba70:	e9cd 7206 	strd	r7, r2, [sp, #24]
        return pCallback->funcs.decode(&substream, iter->pos, arg);
 800ba74:	a804      	add	r0, sp, #16
 800ba76:	4642      	mov	r2, r8
        substream = pb_istream_from_buffer(buffer, size);
 800ba78:	9404      	str	r4, [sp, #16]
        return pCallback->funcs.decode(&substream, iter->pos, arg);
 800ba7a:	4798      	blx	r3
 800ba7c:	4607      	mov	r7, r0
 800ba7e:	e6ea      	b.n	800b856 <decode_field+0x2a>
            return pb_read(stream, buf, 4);
 800ba80:	f10d 0a04 	add.w	sl, sp, #4
 800ba84:	2204      	movs	r2, #4
 800ba86:	4651      	mov	r1, sl
 800ba88:	f7ff fbce 	bl	800b228 <pb_read>
            *size = 4;
 800ba8c:	2704      	movs	r7, #4
        if (!read_raw_value(stream, wire_type, buffer, &size))
 800ba8e:	2800      	cmp	r0, #0
 800ba90:	d1e8      	bne.n	800ba64 <decode_field+0x238>
 800ba92:	e7dc      	b.n	800ba4e <decode_field+0x222>
                return func(stream, iter->pos, pItem);
 800ba94:	fb03 2204 	mla	r2, r3, r4, r2
 800ba98:	e710      	b.n	800b8bc <decode_field+0x90>
    stream->state = substream->state;
 800ba9a:	9a05      	ldr	r2, [sp, #20]
    stream->errmsg = substream->errmsg;
 800ba9c:	9b07      	ldr	r3, [sp, #28]
    stream->state = substream->state;
 800ba9e:	606a      	str	r2, [r5, #4]
    stream->errmsg = substream->errmsg;
 800baa0:	60eb      	str	r3, [r5, #12]
    return true;
 800baa2:	e6d8      	b.n	800b856 <decode_field+0x2a>
        PB_RETURN_ERROR(stream, "parent stream too short");
 800baa4:	4a0b      	ldr	r2, [pc, #44]	; (800bad4 <decode_field+0x2a8>)
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	bf18      	it	ne
 800baaa:	461a      	movne	r2, r3
 800baac:	60ea      	str	r2, [r5, #12]
            return false;
 800baae:	2700      	movs	r7, #0
 800bab0:	e6d1      	b.n	800b856 <decode_field+0x2a>
                if (substream.bytes_left != 0)
 800bab2:	9f06      	ldr	r7, [sp, #24]
 800bab4:	2f00      	cmp	r7, #0
 800bab6:	f47f af32 	bne.w	800b91e <decode_field+0xf2>
 800baba:	e79d      	b.n	800b9f8 <decode_field+0x1cc>
 800babc:	08056738 	.word	0x08056738
 800bac0:	080566fc 	.word	0x080566fc
 800bac4:	080566b0 	.word	0x080566b0
 800bac8:	08056728 	.word	0x08056728
 800bacc:	0805674c 	.word	0x0805674c
 800bad0:	0800aef5 	.word	0x0800aef5
 800bad4:	08056710 	.word	0x08056710
 800bad8:	080567b4 	.word	0x080567b4

0800badc <pb_decode_noinit>:
{
 800badc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae0:	4605      	mov	r5, r0
 800bae2:	b093      	sub	sp, #76	; 0x4c
    uint32_t fields_seen[(PB_MAX_REQUIRED_FIELDS + 31) / 32] = {0, 0};
 800bae4:	2600      	movs	r6, #0
 800bae6:	2700      	movs	r7, #0
    pb_size_t fixed_count_size = 0;
 800bae8:	f04f 0b00 	mov.w	fp, #0
    (void)pb_field_iter_begin(&iter, fields, dest_struct);
 800baec:	a806      	add	r0, sp, #24
    uint32_t fields_seen[(PB_MAX_REQUIRED_FIELDS + 31) / 32] = {0, 0};
 800baee:	e9cd 6704 	strd	r6, r7, [sp, #16]
    pb_size_t fixed_count_size = 0;
 800baf2:	f8ad b00e 	strh.w	fp, [sp, #14]
    (void)pb_field_iter_begin(&iter, fields, dest_struct);
 800baf6:	f7ff f91d 	bl	800ad34 <pb_field_iter_begin>
    while (stream->bytes_left)
 800bafa:	68ab      	ldr	r3, [r5, #8]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d03f      	beq.n	800bb80 <pb_decode_noinit+0xa4>
    uint32_t extension_range_start = 0;
 800bb00:	46da      	mov	sl, fp
    *eof = false;
 800bb02:	46d9      	mov	r9, fp
    if (!pb_decode_varint32_eof(stream, &temp, eof))
 800bb04:	f10d 020d 	add.w	r2, sp, #13
 800bb08:	a90c      	add	r1, sp, #48	; 0x30
 800bb0a:	4628      	mov	r0, r5
    *eof = false;
 800bb0c:	f88d 900d 	strb.w	r9, [sp, #13]
    if (!pb_decode_varint32_eof(stream, &temp, eof))
 800bb10:	f7ff fa28 	bl	800af64 <pb_decode_varint32_eof>
 800bb14:	2800      	cmp	r0, #0
 800bb16:	d056      	beq.n	800bbc6 <pb_decode_noinit+0xea>
    if (temp == 0)
 800bb18:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bb1a:	b33c      	cbz	r4, 800bb6c <pb_decode_noinit+0x90>
    *tag = temp >> 3;
 800bb1c:	08e6      	lsrs	r6, r4, #3
        if (!pb_field_iter_find(&iter, tag))
 800bb1e:	4631      	mov	r1, r6
 800bb20:	a806      	add	r0, sp, #24
    *wire_type = (pb_wire_type_t)(temp & 7);
 800bb22:	f004 0407 	and.w	r4, r4, #7
        if (!pb_field_iter_find(&iter, tag))
 800bb26:	f7ff f977 	bl	800ae18 <pb_field_iter_find>
 800bb2a:	b950      	cbnz	r0, 800bb42 <pb_decode_noinit+0x66>
            if (tag >= extension_range_start)
 800bb2c:	45b2      	cmp	sl, r6
 800bb2e:	d94f      	bls.n	800bbd0 <pb_decode_noinit+0xf4>
            if (!pb_skip_field(stream, wire_type))
 800bb30:	4621      	mov	r1, r4
 800bb32:	4628      	mov	r0, r5
 800bb34:	f7ff fdee 	bl	800b714 <pb_skip_field>
 800bb38:	b9a8      	cbnz	r0, 800bb66 <pb_decode_noinit+0x8a>
                return false;
 800bb3a:	2000      	movs	r0, #0
}
 800bb3c:	b013      	add	sp, #76	; 0x4c
 800bb3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (PB_HTYPE(iter.pos->type) == PB_HTYPE_REPEATED
 800bb42:	9a07      	ldr	r2, [sp, #28]
 800bb44:	7893      	ldrb	r3, [r2, #2]
 800bb46:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bb4a:	2b20      	cmp	r3, #32
 800bb4c:	d074      	beq.n	800bc38 <pb_decode_noinit+0x15c>
        if (PB_HTYPE(iter.pos->type) == PB_HTYPE_REQUIRED
 800bb4e:	b91b      	cbnz	r3, 800bb58 <pb_decode_noinit+0x7c>
            && iter.required_field_index < PB_MAX_REQUIRED_FIELDS)
 800bb50:	9b08      	ldr	r3, [sp, #32]
 800bb52:	2b3f      	cmp	r3, #63	; 0x3f
 800bb54:	f240 808e 	bls.w	800bc74 <pb_decode_noinit+0x198>
        if (!decode_field(stream, wire_type, &iter))
 800bb58:	4621      	mov	r1, r4
 800bb5a:	aa06      	add	r2, sp, #24
 800bb5c:	4628      	mov	r0, r5
 800bb5e:	f7ff fe65 	bl	800b82c <decode_field>
 800bb62:	2800      	cmp	r0, #0
 800bb64:	d0e9      	beq.n	800bb3a <pb_decode_noinit+0x5e>
    while (stream->bytes_left)
 800bb66:	68ab      	ldr	r3, [r5, #8]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d1cb      	bne.n	800bb04 <pb_decode_noinit+0x28>
    if (fixed_count_field != NULL &&
 800bb6c:	f1bb 0f00 	cmp.w	fp, #0
 800bb70:	d006      	beq.n	800bb80 <pb_decode_noinit+0xa4>
 800bb72:	f8bb 2009 	ldrh.w	r2, [fp, #9]
 800bb76:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	f040 80bc 	bne.w	800bcf8 <pb_decode_noinit+0x21c>
            last_type = iter.pos->type;
 800bb80:	9b07      	ldr	r3, [sp, #28]
            req_field_count = iter.required_field_index;
 800bb82:	9c08      	ldr	r4, [sp, #32]
            last_type = iter.pos->type;
 800bb84:	789e      	ldrb	r6, [r3, #2]
        } while (pb_field_iter_next(&iter));
 800bb86:	a806      	add	r0, sp, #24
 800bb88:	f7ff f8e6 	bl	800ad58 <pb_field_iter_next>
 800bb8c:	2800      	cmp	r0, #0
 800bb8e:	d1f7      	bne.n	800bb80 <pb_decode_noinit+0xa4>
        if (PB_HTYPE(last_type) == PB_HTYPE_REQUIRED && iter.pos->tag != 0)
 800bb90:	f016 0f30 	tst.w	r6, #48	; 0x30
 800bb94:	d103      	bne.n	800bb9e <pb_decode_noinit+0xc2>
 800bb96:	9b07      	ldr	r3, [sp, #28]
 800bb98:	881b      	ldrh	r3, [r3, #0]
 800bb9a:	b103      	cbz	r3, 800bb9e <pb_decode_noinit+0xc2>
            req_field_count++;
 800bb9c:	3401      	adds	r4, #1
        if (req_field_count > PB_MAX_REQUIRED_FIELDS)
 800bb9e:	2c40      	cmp	r4, #64	; 0x40
 800bba0:	f200 80b2 	bhi.w	800bd08 <pb_decode_noinit+0x22c>
        if (req_field_count > 0)
 800bba4:	b16c      	cbz	r4, 800bbc2 <pb_decode_noinit+0xe6>
            for (i = 0; i < (req_field_count >> 5); i++)
 800bba6:	0962      	lsrs	r2, r4, #5
 800bba8:	f000 80bd 	beq.w	800bd26 <pb_decode_noinit+0x24a>
                if (fields_seen[i] != allbits)
 800bbac:	9b04      	ldr	r3, [sp, #16]
 800bbae:	3301      	adds	r3, #1
 800bbb0:	f040 80b1 	bne.w	800bd16 <pb_decode_noinit+0x23a>
            for (i = 0; i < (req_field_count >> 5); i++)
 800bbb4:	2a02      	cmp	r2, #2
 800bbb6:	f040 80b5 	bne.w	800bd24 <pb_decode_noinit+0x248>
                if (fields_seen[i] != allbits)
 800bbba:	9b05      	ldr	r3, [sp, #20]
 800bbbc:	3301      	adds	r3, #1
 800bbbe:	f040 80aa 	bne.w	800bd16 <pb_decode_noinit+0x23a>
    return true;
 800bbc2:	2001      	movs	r0, #1
 800bbc4:	e7ba      	b.n	800bb3c <pb_decode_noinit+0x60>
            if (eof)
 800bbc6:	f89d 300d 	ldrb.w	r3, [sp, #13]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d0b5      	beq.n	800bb3a <pb_decode_noinit+0x5e>
 800bbce:	e7cd      	b.n	800bb6c <pb_decode_noinit+0x90>
    const pb_field_t *start = iter->pos;
 800bbd0:	9f07      	ldr	r7, [sp, #28]
 800bbd2:	463a      	mov	r2, r7
 800bbd4:	e004      	b.n	800bbe0 <pb_decode_noinit+0x104>
        (void)pb_field_iter_next(iter);
 800bbd6:	f7ff f8bf 	bl	800ad58 <pb_field_iter_next>
    } while (iter->pos != start);
 800bbda:	9a07      	ldr	r2, [sp, #28]
 800bbdc:	4297      	cmp	r7, r2
 800bbde:	d07e      	beq.n	800bcde <pb_decode_noinit+0x202>
        if (PB_LTYPE(iter->pos->type) == PB_LTYPE_EXTENSION)
 800bbe0:	7893      	ldrb	r3, [r2, #2]
 800bbe2:	f003 030f 	and.w	r3, r3, #15
 800bbe6:	2b08      	cmp	r3, #8
        (void)pb_field_iter_next(iter);
 800bbe8:	a806      	add	r0, sp, #24
        if (PB_LTYPE(iter->pos->type) == PB_LTYPE_EXTENSION)
 800bbea:	d1f4      	bne.n	800bbd6 <pb_decode_noinit+0xfa>
                    extension_range_start = iter.pos->tag;
 800bbec:	f8b2 a000 	ldrh.w	sl, [r2]
                if (tag >= extension_range_start)
 800bbf0:	45b2      	cmp	sl, r6
 800bbf2:	d89d      	bhi.n	800bb30 <pb_decode_noinit+0x54>
    pb_extension_t *extension = *(pb_extension_t* const *)iter->pData;
 800bbf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
                    size_t pos = stream->bytes_left;
 800bbf6:	68a8      	ldr	r0, [r5, #8]
    pb_extension_t *extension = *(pb_extension_t* const *)iter->pData;
 800bbf8:	681f      	ldr	r7, [r3, #0]
                    size_t pos = stream->bytes_left;
 800bbfa:	9001      	str	r0, [sp, #4]
    while (extension != NULL && pos == stream->bytes_left)
 800bbfc:	2f00      	cmp	r7, #0
 800bbfe:	d097      	beq.n	800bb30 <pb_decode_noinit+0x54>
 800bc00:	f8cd b000 	str.w	fp, [sp]
 800bc04:	46b0      	mov	r8, r6
 800bc06:	4683      	mov	fp, r0
        if (extension->type->decode)
 800bc08:	6839      	ldr	r1, [r7, #0]
 800bc0a:	680e      	ldr	r6, [r1, #0]
            status = extension->type->decode(stream, extension, tag, wire_type);
 800bc0c:	4623      	mov	r3, r4
 800bc0e:	4642      	mov	r2, r8
        if (extension->type->decode)
 800bc10:	2e00      	cmp	r6, #0
 800bc12:	d046      	beq.n	800bca2 <pb_decode_noinit+0x1c6>
            status = extension->type->decode(stream, extension, tag, wire_type);
 800bc14:	4639      	mov	r1, r7
 800bc16:	4628      	mov	r0, r5
 800bc18:	47b0      	blx	r6
        if (!status)
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d08d      	beq.n	800bb3a <pb_decode_noinit+0x5e>
 800bc1e:	68a8      	ldr	r0, [r5, #8]
        extension = extension->next;
 800bc20:	68bf      	ldr	r7, [r7, #8]
    while (extension != NULL && pos == stream->bytes_left)
 800bc22:	4603      	mov	r3, r0
 800bc24:	2f00      	cmp	r7, #0
 800bc26:	d05d      	beq.n	800bce4 <pb_decode_noinit+0x208>
 800bc28:	4583      	cmp	fp, r0
 800bc2a:	d0ed      	beq.n	800bc08 <pb_decode_noinit+0x12c>
 800bc2c:	f8dd b000 	ldr.w	fp, [sp]
    while (stream->bytes_left)
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	f47f af67 	bne.w	800bb04 <pb_decode_noinit+0x28>
 800bc36:	e799      	b.n	800bb6c <pb_decode_noinit+0x90>
            && iter.pSize == iter.pData)
 800bc38:	e9dd 310a 	ldrd	r3, r1, [sp, #40]	; 0x28
 800bc3c:	4299      	cmp	r1, r3
 800bc3e:	d18b      	bne.n	800bb58 <pb_decode_noinit+0x7c>
            if (fixed_count_field != iter.pos) {
 800bc40:	455a      	cmp	r2, fp
 800bc42:	d00a      	beq.n	800bc5a <pb_decode_noinit+0x17e>
                if (fixed_count_field != NULL &&
 800bc44:	f1bb 0f00 	cmp.w	fp, #0
 800bc48:	d005      	beq.n	800bc56 <pb_decode_noinit+0x17a>
 800bc4a:	f8bb 1009 	ldrh.w	r1, [fp, #9]
 800bc4e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 800bc52:	4299      	cmp	r1, r3
 800bc54:	d17a      	bne.n	800bd4c <pb_decode_noinit+0x270>
                fixed_count_size = 0;
 800bc56:	f8ad 900e 	strh.w	r9, [sp, #14]
            iter.pSize = &fixed_count_size;
 800bc5a:	4693      	mov	fp, r2
 800bc5c:	f10d 030e 	add.w	r3, sp, #14
        if (!decode_field(stream, wire_type, &iter))
 800bc60:	4621      	mov	r1, r4
 800bc62:	aa06      	add	r2, sp, #24
 800bc64:	4628      	mov	r0, r5
            iter.pSize = &fixed_count_size;
 800bc66:	930b      	str	r3, [sp, #44]	; 0x2c
        if (!decode_field(stream, wire_type, &iter))
 800bc68:	f7ff fde0 	bl	800b82c <decode_field>
 800bc6c:	2800      	cmp	r0, #0
 800bc6e:	f47f af7a 	bne.w	800bb66 <pb_decode_noinit+0x8a>
 800bc72:	e762      	b.n	800bb3a <pb_decode_noinit+0x5e>
            fields_seen[iter.required_field_index >> 5] |= tmp;
 800bc74:	095a      	lsrs	r2, r3, #5
 800bc76:	a912      	add	r1, sp, #72	; 0x48
 800bc78:	eb01 0282 	add.w	r2, r1, r2, lsl #2
            uint32_t tmp = ((uint32_t)1 << (iter.required_field_index & 31));
 800bc7c:	f003 031f 	and.w	r3, r3, #31
 800bc80:	2101      	movs	r1, #1
 800bc82:	fa01 f303 	lsl.w	r3, r1, r3
            fields_seen[iter.required_field_index >> 5] |= tmp;
 800bc86:	f852 1c38 	ldr.w	r1, [r2, #-56]
 800bc8a:	430b      	orrs	r3, r1
 800bc8c:	f842 3c38 	str.w	r3, [r2, #-56]
        if (!decode_field(stream, wire_type, &iter))
 800bc90:	4621      	mov	r1, r4
 800bc92:	aa06      	add	r2, sp, #24
 800bc94:	4628      	mov	r0, r5
 800bc96:	f7ff fdc9 	bl	800b82c <decode_field>
 800bc9a:	2800      	cmp	r0, #0
 800bc9c:	f47f af63 	bne.w	800bb66 <pb_decode_noinit+0x8a>
 800bca0:	e74b      	b.n	800bb3a <pb_decode_noinit+0x5e>
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
 800bca2:	688e      	ldr	r6, [r1, #8]
    if (field->tag != tag)
 800bca4:	8833      	ldrh	r3, [r6, #0]
 800bca6:	4598      	cmp	r8, r3
 800bca8:	d1ba      	bne.n	800bc20 <pb_decode_noinit+0x144>
    (void)pb_field_iter_begin(iter, field, extension->dest);
 800bcaa:	687a      	ldr	r2, [r7, #4]
 800bcac:	4631      	mov	r1, r6
 800bcae:	a80c      	add	r0, sp, #48	; 0x30
 800bcb0:	f7ff f840 	bl	800ad34 <pb_field_iter_begin>
    iter->pData = extension->dest;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	9310      	str	r3, [sp, #64]	; 0x40
    iter->pSize = &extension->found;
 800bcb8:	f107 030c 	add.w	r3, r7, #12
 800bcbc:	9311      	str	r3, [sp, #68]	; 0x44
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800bcbe:	78b3      	ldrb	r3, [r6, #2]
 800bcc0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bcc4:	2b80      	cmp	r3, #128	; 0x80
        iter->pData = &extension->dest;
 800bcc6:	bf04      	itt	eq
 800bcc8:	1d3b      	addeq	r3, r7, #4
 800bcca:	9310      	streq	r3, [sp, #64]	; 0x40
    extension->found = true;
 800bccc:	f04f 0301 	mov.w	r3, #1
 800bcd0:	733b      	strb	r3, [r7, #12]
    return decode_field(stream, wire_type, &iter);
 800bcd2:	aa0c      	add	r2, sp, #48	; 0x30
 800bcd4:	4621      	mov	r1, r4
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	f7ff fda8 	bl	800b82c <decode_field>
 800bcdc:	e79d      	b.n	800bc1a <pb_decode_noinit+0x13e>
                    extension_range_start = (uint32_t)-1;
 800bcde:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800bce2:	e725      	b.n	800bb30 <pb_decode_noinit+0x54>
                    if (pos != stream->bytes_left)
 800bce4:	9a01      	ldr	r2, [sp, #4]
 800bce6:	f8dd b000 	ldr.w	fp, [sp]
 800bcea:	4290      	cmp	r0, r2
 800bcec:	f43f af20 	beq.w	800bb30 <pb_decode_noinit+0x54>
    while (stream->bytes_left)
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	f47f af07 	bne.w	800bb04 <pb_decode_noinit+0x28>
 800bcf6:	e739      	b.n	800bb6c <pb_decode_noinit+0x90>
        PB_RETURN_ERROR(stream, "wrong size for fixed count field");
 800bcf8:	68eb      	ldr	r3, [r5, #12]
 800bcfa:	4a18      	ldr	r2, [pc, #96]	; (800bd5c <pb_decode_noinit+0x280>)
 800bcfc:	2000      	movs	r0, #0
 800bcfe:	4283      	cmp	r3, r0
 800bd00:	bf08      	it	eq
 800bd02:	4613      	moveq	r3, r2
 800bd04:	60eb      	str	r3, [r5, #12]
 800bd06:	e719      	b.n	800bb3c <pb_decode_noinit+0x60>
                if (fields_seen[i] != allbits)
 800bd08:	9b04      	ldr	r3, [sp, #16]
 800bd0a:	3301      	adds	r3, #1
 800bd0c:	d103      	bne.n	800bd16 <pb_decode_noinit+0x23a>
 800bd0e:	9b05      	ldr	r3, [sp, #20]
 800bd10:	3301      	adds	r3, #1
 800bd12:	f43f af56 	beq.w	800bbc2 <pb_decode_noinit+0xe6>
                    PB_RETURN_ERROR(stream, "missing required field");
 800bd16:	68eb      	ldr	r3, [r5, #12]
 800bd18:	4a11      	ldr	r2, [pc, #68]	; (800bd60 <pb_decode_noinit+0x284>)
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	bf08      	it	eq
 800bd1e:	4613      	moveq	r3, r2
 800bd20:	60eb      	str	r3, [r5, #12]
 800bd22:	e70b      	b.n	800bb3c <pb_decode_noinit+0x60>
            for (i = 0; i < (req_field_count >> 5); i++)
 800bd24:	2201      	movs	r2, #1
            if ((req_field_count & 31) != 0)
 800bd26:	f014 031f 	ands.w	r3, r4, #31
 800bd2a:	f43f af4a 	beq.w	800bbc2 <pb_decode_noinit+0xe6>
                if (fields_seen[req_field_count >> 5] !=
 800bd2e:	a912      	add	r1, sp, #72	; 0x48
 800bd30:	eb01 0282 	add.w	r2, r1, r2, lsl #2
                    (allbits >> (32 - (req_field_count & 31))))
 800bd34:	f1c3 0320 	rsb	r3, r3, #32
                if (fields_seen[req_field_count >> 5] !=
 800bd38:	f852 2c38 	ldr.w	r2, [r2, #-56]
                    (allbits >> (32 - (req_field_count & 31))))
 800bd3c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800bd40:	fa21 f303 	lsr.w	r3, r1, r3
                if (fields_seen[req_field_count >> 5] !=
 800bd44:	429a      	cmp	r2, r3
 800bd46:	f43f af3c 	beq.w	800bbc2 <pb_decode_noinit+0xe6>
 800bd4a:	e7e4      	b.n	800bd16 <pb_decode_noinit+0x23a>
                    PB_RETURN_ERROR(stream, "wrong size for fixed count field");
 800bd4c:	68eb      	ldr	r3, [r5, #12]
 800bd4e:	4a03      	ldr	r2, [pc, #12]	; (800bd5c <pb_decode_noinit+0x280>)
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	bf08      	it	eq
 800bd54:	4613      	moveq	r3, r2
 800bd56:	60eb      	str	r3, [r5, #12]
 800bd58:	e6ef      	b.n	800bb3a <pb_decode_noinit+0x5e>
 800bd5a:	bf00      	nop
 800bd5c:	0805675c 	.word	0x0805675c
 800bd60:	08056780 	.word	0x08056780

0800bd64 <pb_dec_submessage>:
{
 800bd64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd68:	b08b      	sub	sp, #44	; 0x2c
    const pb_field_t* submsg_fields = (const pb_field_t*)field->ptr;
 800bd6a:	f8d1 900b 	ldr.w	r9, [r1, #11]
{
 800bd6e:	460e      	mov	r6, r1
 800bd70:	4690      	mov	r8, r2
    return pb_decode_varint32_eof(stream, dest, NULL);
 800bd72:	a904      	add	r1, sp, #16
 800bd74:	2200      	movs	r2, #0
{
 800bd76:	4605      	mov	r5, r0
    return pb_decode_varint32_eof(stream, dest, NULL);
 800bd78:	f7ff f8f4 	bl	800af64 <pb_decode_varint32_eof>
    if (!pb_decode_varint32(stream, &size))
 800bd7c:	4604      	mov	r4, r0
 800bd7e:	b1f8      	cbz	r0, 800bdc0 <pb_dec_submessage+0x5c>
    *substream = *stream;
 800bd80:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 800bd84:	9c04      	ldr	r4, [sp, #16]
    *substream = *stream;
 800bd86:	466f      	mov	r7, sp
    if (substream->bytes_left < size)
 800bd88:	42a2      	cmp	r2, r4
    *substream = *stream;
 800bd8a:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 800bd8e:	d31b      	bcc.n	800bdc8 <pb_dec_submessage+0x64>
    stream->bytes_left -= size;
 800bd90:	1b12      	subs	r2, r2, r4
 800bd92:	60aa      	str	r2, [r5, #8]
    substream->bytes_left = size;
 800bd94:	9402      	str	r4, [sp, #8]
    if (field->ptr == NULL)
 800bd96:	f8d6 400b 	ldr.w	r4, [r6, #11]
 800bd9a:	2c00      	cmp	r4, #0
 800bd9c:	d03b      	beq.n	800be16 <pb_dec_submessage+0xb2>
    if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
 800bd9e:	78b3      	ldrb	r3, [r6, #2]
 800bda0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bda4:	2b20      	cmp	r3, #32
    if (!pb_field_iter_begin(&iter, fields, dest_struct))
 800bda6:	4642      	mov	r2, r8
 800bda8:	4649      	mov	r1, r9
    if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
 800bdaa:	d017      	beq.n	800bddc <pb_dec_submessage+0x78>
        status = pb_decode_noinit(&substream, submsg_fields, dest);
 800bdac:	4638      	mov	r0, r7
 800bdae:	f7ff fe95 	bl	800badc <pb_decode_noinit>
    if (substream->bytes_left) {
 800bdb2:	9a02      	ldr	r2, [sp, #8]
        status = pb_decode_noinit(&substream, submsg_fields, dest);
 800bdb4:	4604      	mov	r4, r0
    if (substream->bytes_left) {
 800bdb6:	bb32      	cbnz	r2, 800be06 <pb_dec_submessage+0xa2>
    stream->state = substream->state;
 800bdb8:	9a01      	ldr	r2, [sp, #4]
    stream->errmsg = substream->errmsg;
 800bdba:	9b03      	ldr	r3, [sp, #12]
    stream->state = substream->state;
 800bdbc:	606a      	str	r2, [r5, #4]
    stream->errmsg = substream->errmsg;
 800bdbe:	60eb      	str	r3, [r5, #12]
}
 800bdc0:	4620      	mov	r0, r4
 800bdc2:	b00b      	add	sp, #44	; 0x2c
 800bdc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        PB_RETURN_ERROR(stream, "parent stream too short");
 800bdc8:	4a17      	ldr	r2, [pc, #92]	; (800be28 <pb_dec_submessage+0xc4>)
        return false;
 800bdca:	2400      	movs	r4, #0
        PB_RETURN_ERROR(stream, "parent stream too short");
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	bf18      	it	ne
 800bdd0:	461a      	movne	r2, r3
}
 800bdd2:	4620      	mov	r0, r4
        PB_RETURN_ERROR(stream, "parent stream too short");
 800bdd4:	60ea      	str	r2, [r5, #12]
}
 800bdd6:	b00b      	add	sp, #44	; 0x2c
 800bdd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!pb_field_iter_begin(&iter, fields, dest_struct))
 800bddc:	a804      	add	r0, sp, #16
 800bdde:	f7fe ffa9 	bl	800ad34 <pb_field_iter_begin>
 800bde2:	b138      	cbz	r0, 800bdf4 <pb_dec_submessage+0x90>
        pb_field_set_to_default(&iter);
 800bde4:	a804      	add	r0, sp, #16
 800bde6:	f7ff f9b7 	bl	800b158 <pb_field_set_to_default>
    } while (pb_field_iter_next(&iter));
 800bdea:	a804      	add	r0, sp, #16
 800bdec:	f7fe ffb4 	bl	800ad58 <pb_field_iter_next>
 800bdf0:	2800      	cmp	r0, #0
 800bdf2:	d1f7      	bne.n	800bde4 <pb_dec_submessage+0x80>
    status = pb_decode_noinit(stream, fields, dest_struct);
 800bdf4:	4642      	mov	r2, r8
 800bdf6:	4649      	mov	r1, r9
 800bdf8:	4638      	mov	r0, r7
 800bdfa:	f7ff fe6f 	bl	800badc <pb_decode_noinit>
    if (substream->bytes_left) {
 800bdfe:	9a02      	ldr	r2, [sp, #8]
    status = pb_decode_noinit(stream, fields, dest_struct);
 800be00:	4604      	mov	r4, r0
    if (substream->bytes_left) {
 800be02:	2a00      	cmp	r2, #0
 800be04:	d0d8      	beq.n	800bdb8 <pb_dec_submessage+0x54>
        if (!pb_read(substream, NULL, substream->bytes_left))
 800be06:	2100      	movs	r1, #0
 800be08:	4638      	mov	r0, r7
 800be0a:	f7ff fa0d 	bl	800b228 <pb_read>
 800be0e:	2800      	cmp	r0, #0
 800be10:	d1d2      	bne.n	800bdb8 <pb_dec_submessage+0x54>
        return false;
 800be12:	4604      	mov	r4, r0
 800be14:	e7d4      	b.n	800bdc0 <pb_dec_submessage+0x5c>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 800be16:	4a05      	ldr	r2, [pc, #20]	; (800be2c <pb_dec_submessage+0xc8>)
}
 800be18:	4620      	mov	r0, r4
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	bf18      	it	ne
 800be1e:	461a      	movne	r2, r3
 800be20:	60ea      	str	r2, [r5, #12]
}
 800be22:	b00b      	add	sp, #44	; 0x2c
 800be24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be28:	08056710 	.word	0x08056710
 800be2c:	08056798 	.word	0x08056798

0800be30 <pb_decode_delimited>:
{
 800be30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be34:	b090      	sub	sp, #64	; 0x40
 800be36:	460f      	mov	r7, r1
 800be38:	4690      	mov	r8, r2
    return pb_decode_varint32_eof(stream, dest, NULL);
 800be3a:	a90a      	add	r1, sp, #40	; 0x28
 800be3c:	2200      	movs	r2, #0
{
 800be3e:	4605      	mov	r5, r0
    return pb_decode_varint32_eof(stream, dest, NULL);
 800be40:	f7ff f890 	bl	800af64 <pb_decode_varint32_eof>
    if (!pb_decode_varint32(stream, &size))
 800be44:	4604      	mov	r4, r0
 800be46:	2800      	cmp	r0, #0
 800be48:	d05e      	beq.n	800bf08 <pb_decode_delimited+0xd8>
    *substream = *stream;
 800be4a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 800be4e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    *substream = *stream;
 800be50:	46e9      	mov	r9, sp
    if (substream->bytes_left < size)
 800be52:	42a2      	cmp	r2, r4
    *substream = *stream;
 800be54:	e889 000f 	stmia.w	r9, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 800be58:	d35a      	bcc.n	800bf10 <pb_decode_delimited+0xe0>
    stream->bytes_left -= size;
 800be5a:	1b12      	subs	r2, r2, r4
 800be5c:	60aa      	str	r2, [r5, #8]
    if (!pb_field_iter_begin(&iter, fields, dest_struct))
 800be5e:	4639      	mov	r1, r7
 800be60:	4642      	mov	r2, r8
 800be62:	a804      	add	r0, sp, #16
    substream->bytes_left = size;
 800be64:	9402      	str	r4, [sp, #8]
    if (!pb_field_iter_begin(&iter, fields, dest_struct))
 800be66:	f7fe ff65 	bl	800ad34 <pb_field_iter_begin>
 800be6a:	2800      	cmp	r0, #0
 800be6c:	d03f      	beq.n	800beee <pb_decode_delimited+0xbe>
        *(void**)iter->pData = NULL;
 800be6e:	2600      	movs	r6, #0
 800be70:	e018      	b.n	800bea4 <pb_decode_delimited+0x74>
    else if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 800be72:	f013 00c0 	ands.w	r0, r3, #192	; 0xc0
 800be76:	d15d      	bne.n	800bf34 <pb_decode_delimited+0x104>
        if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && iter->pSize != iter->pData)
 800be78:	f003 0430 	and.w	r4, r3, #48	; 0x30
 800be7c:	2c10      	cmp	r4, #16
 800be7e:	d065      	beq.n	800bf4c <pb_decode_delimited+0x11c>
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 800be80:	069c      	lsls	r4, r3, #26
 800be82:	d460      	bmi.n	800bf46 <pb_decode_delimited+0x116>
        pb_extension_t *ext = *(pb_extension_t* const *)iter->pData;
 800be84:	9b08      	ldr	r3, [sp, #32]
            if (PB_LTYPE(iter->pos->type) == PB_LTYPE_SUBMESSAGE)
 800be86:	2907      	cmp	r1, #7
 800be88:	d067      	beq.n	800bf5a <pb_decode_delimited+0x12a>
            else if (iter->pos->ptr != NULL)
 800be8a:	f8d2 100b 	ldr.w	r1, [r2, #11]
                memcpy(iter->pData, iter->pos->ptr, iter->pos->data_size);
 800be8e:	f8b2 2007 	ldrh.w	r2, [r2, #7]
 800be92:	4618      	mov	r0, r3
            else if (iter->pos->ptr != NULL)
 800be94:	2900      	cmp	r1, #0
 800be96:	d06e      	beq.n	800bf76 <pb_decode_delimited+0x146>
                memcpy(iter->pData, iter->pos->ptr, iter->pos->data_size);
 800be98:	f001 fcfa 	bl	800d890 <memcpy>
    } while (pb_field_iter_next(&iter));
 800be9c:	a804      	add	r0, sp, #16
 800be9e:	f7fe ff5b 	bl	800ad58 <pb_field_iter_next>
 800bea2:	b320      	cbz	r0, 800beee <pb_decode_delimited+0xbe>
    type = iter->pos->type;
 800bea4:	9a05      	ldr	r2, [sp, #20]
 800bea6:	7893      	ldrb	r3, [r2, #2]
    if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 800bea8:	f003 010f 	and.w	r1, r3, #15
 800beac:	2908      	cmp	r1, #8
 800beae:	d1e0      	bne.n	800be72 <pb_decode_delimited+0x42>
        pb_extension_t *ext = *(pb_extension_t* const *)iter->pData;
 800beb0:	9b08      	ldr	r3, [sp, #32]
 800beb2:	681c      	ldr	r4, [r3, #0]
        while (ext != NULL)
 800beb4:	2c00      	cmp	r4, #0
 800beb6:	d0f1      	beq.n	800be9c <pb_decode_delimited+0x6c>
    (void)pb_field_iter_begin(iter, field, extension->dest);
 800beb8:	e9d4 3200 	ldrd	r3, r2, [r4]
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
 800bebc:	f8d3 a008 	ldr.w	sl, [r3, #8]
            ext->found = false;
 800bec0:	7326      	strb	r6, [r4, #12]
    (void)pb_field_iter_begin(iter, field, extension->dest);
 800bec2:	4651      	mov	r1, sl
 800bec4:	a80a      	add	r0, sp, #40	; 0x28
 800bec6:	f7fe ff35 	bl	800ad34 <pb_field_iter_begin>
    iter->pData = extension->dest;
 800beca:	6862      	ldr	r2, [r4, #4]
    iter->pSize = &extension->found;
 800becc:	f104 030c 	add.w	r3, r4, #12
 800bed0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800bed4:	f89a 3002 	ldrb.w	r3, [sl, #2]
 800bed8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bedc:	2b80      	cmp	r3, #128	; 0x80
            pb_field_set_to_default(&ext_iter);
 800bede:	a80a      	add	r0, sp, #40	; 0x28
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800bee0:	d020      	beq.n	800bf24 <pb_decode_delimited+0xf4>
            pb_field_set_to_default(&ext_iter);
 800bee2:	f7ff f939 	bl	800b158 <pb_field_set_to_default>
            ext = ext->next;
 800bee6:	68a4      	ldr	r4, [r4, #8]
        while (ext != NULL)
 800bee8:	2c00      	cmp	r4, #0
 800beea:	d1e5      	bne.n	800beb8 <pb_decode_delimited+0x88>
 800beec:	e7d6      	b.n	800be9c <pb_decode_delimited+0x6c>
    status = pb_decode_noinit(stream, fields, dest_struct);
 800beee:	4642      	mov	r2, r8
 800bef0:	4639      	mov	r1, r7
 800bef2:	4648      	mov	r0, r9
 800bef4:	f7ff fdf2 	bl	800badc <pb_decode_noinit>
    if (substream->bytes_left) {
 800bef8:	9a02      	ldr	r2, [sp, #8]
    status = pb_decode_noinit(stream, fields, dest_struct);
 800befa:	4604      	mov	r4, r0
    if (substream->bytes_left) {
 800befc:	2a00      	cmp	r2, #0
 800befe:	d132      	bne.n	800bf66 <pb_decode_delimited+0x136>
    stream->state = substream->state;
 800bf00:	9a01      	ldr	r2, [sp, #4]
    stream->errmsg = substream->errmsg;
 800bf02:	9b03      	ldr	r3, [sp, #12]
    stream->state = substream->state;
 800bf04:	606a      	str	r2, [r5, #4]
    stream->errmsg = substream->errmsg;
 800bf06:	60eb      	str	r3, [r5, #12]
}
 800bf08:	4620      	mov	r0, r4
 800bf0a:	b010      	add	sp, #64	; 0x40
 800bf0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        PB_RETURN_ERROR(stream, "parent stream too short");
 800bf10:	4a1a      	ldr	r2, [pc, #104]	; (800bf7c <pb_decode_delimited+0x14c>)
        return false;
 800bf12:	2400      	movs	r4, #0
        PB_RETURN_ERROR(stream, "parent stream too short");
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	bf18      	it	ne
 800bf18:	461a      	movne	r2, r3
}
 800bf1a:	4620      	mov	r0, r4
        PB_RETURN_ERROR(stream, "parent stream too short");
 800bf1c:	60ea      	str	r2, [r5, #12]
}
 800bf1e:	b010      	add	sp, #64	; 0x40
 800bf20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        iter->pData = &extension->dest;
 800bf24:	1d23      	adds	r3, r4, #4
 800bf26:	930e      	str	r3, [sp, #56]	; 0x38
            pb_field_set_to_default(&ext_iter);
 800bf28:	f7ff f916 	bl	800b158 <pb_field_set_to_default>
            ext = ext->next;
 800bf2c:	68a4      	ldr	r4, [r4, #8]
        while (ext != NULL)
 800bf2e:	2c00      	cmp	r4, #0
 800bf30:	d1c2      	bne.n	800beb8 <pb_decode_delimited+0x88>
 800bf32:	e7b3      	b.n	800be9c <pb_decode_delimited+0x6c>
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 800bf34:	2880      	cmp	r0, #128	; 0x80
 800bf36:	d1b1      	bne.n	800be9c <pb_decode_delimited+0x6c>
        *(void**)iter->pData = NULL;
 800bf38:	9a08      	ldr	r2, [sp, #32]
        if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 800bf3a:	069b      	lsls	r3, r3, #26
        *(void**)iter->pData = NULL;
 800bf3c:	6016      	str	r6, [r2, #0]
            *(pb_size_t*)iter->pSize = 0;
 800bf3e:	bf44      	itt	mi
 800bf40:	9b09      	ldrmi	r3, [sp, #36]	; 0x24
 800bf42:	801e      	strhmi	r6, [r3, #0]
 800bf44:	e7aa      	b.n	800be9c <pb_decode_delimited+0x6c>
            *(pb_size_t*)iter->pSize = 0;
 800bf46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf48:	8018      	strh	r0, [r3, #0]
        if (init_data)
 800bf4a:	e7a7      	b.n	800be9c <pb_decode_delimited+0x6c>
        if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && iter->pSize != iter->pData)
 800bf4c:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 800bf50:	429c      	cmp	r4, r3
 800bf52:	d098      	beq.n	800be86 <pb_decode_delimited+0x56>
            if (PB_LTYPE(iter->pos->type) == PB_LTYPE_SUBMESSAGE)
 800bf54:	2907      	cmp	r1, #7
            *(bool*)iter->pSize = false;
 800bf56:	7020      	strb	r0, [r4, #0]
            if (PB_LTYPE(iter->pos->type) == PB_LTYPE_SUBMESSAGE)
 800bf58:	d197      	bne.n	800be8a <pb_decode_delimited+0x5a>
                pb_message_set_to_defaults((const pb_field_t *) iter->pos->ptr, iter->pData);
 800bf5a:	f8d2 000b 	ldr.w	r0, [r2, #11]
 800bf5e:	4619      	mov	r1, r3
 800bf60:	f7ff f888 	bl	800b074 <pb_message_set_to_defaults>
 800bf64:	e79a      	b.n	800be9c <pb_decode_delimited+0x6c>
        if (!pb_read(substream, NULL, substream->bytes_left))
 800bf66:	2100      	movs	r1, #0
 800bf68:	4648      	mov	r0, r9
 800bf6a:	f7ff f95d 	bl	800b228 <pb_read>
 800bf6e:	2800      	cmp	r0, #0
 800bf70:	d1c6      	bne.n	800bf00 <pb_decode_delimited+0xd0>
        return false;
 800bf72:	4604      	mov	r4, r0
 800bf74:	e7c8      	b.n	800bf08 <pb_decode_delimited+0xd8>
                memset(iter->pData, 0, iter->pos->data_size);
 800bf76:	f001 fc99 	bl	800d8ac <memset>
 800bf7a:	e78f      	b.n	800be9c <pb_decode_delimited+0x6c>
 800bf7c:	08056710 	.word	0x08056710

0800bf80 <pb_check_proto3_default_value>:

/* In proto3, all fields are optional and are only encoded if their value is "non-zero".
 * This function implements the check for the zero value. */
static bool pb_check_proto3_default_value(const pb_field_t *field, const void *pData)
{
    pb_type_t type = field->type;
 800bf80:	f890 c002 	ldrb.w	ip, [r0, #2]
    const void *pSize = (const char*)pData + field->size_offset;

    if (PB_HTYPE(type) == PB_HTYPE_REQUIRED)
 800bf84:	f01c 0330 	ands.w	r3, ip, #48	; 0x30
 800bf88:	d028      	beq.n	800bfdc <pb_check_proto3_default_value+0x5c>
    {
        /* Required proto2 fields inside proto3 submessage, pretty rare case */
        return false;
    }
    else if (PB_HTYPE(type) == PB_HTYPE_REPEATED)
 800bf8a:	2b20      	cmp	r3, #32
 800bf8c:	460a      	mov	r2, r1
    const void *pSize = (const char*)pData + field->size_offset;
 800bf8e:	f9b0 1005 	ldrsh.w	r1, [r0, #5]
    else if (PB_HTYPE(type) == PB_HTYPE_REPEATED)
 800bf92:	d025      	beq.n	800bfe0 <pb_check_proto3_default_value+0x60>
    {
        /* Repeated fields inside proto3 submessage: present if count != 0 */
        return *(const pb_size_t*)pSize == 0;
    }
    else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
 800bf94:	2b30      	cmp	r3, #48	; 0x30
 800bf96:	d023      	beq.n	800bfe0 <pb_check_proto3_default_value+0x60>
    {
        /* Oneof fields */
        return *(const pb_size_t*)pSize == 0;
    }
    else if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->size_offset)
 800bf98:	2b10      	cmp	r3, #16
 800bf9a:	d027      	beq.n	800bfec <pb_check_proto3_default_value+0x6c>
        return *(const bool*)pSize == false;
    }

    /* Rest is proto3 singular fields */

    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 800bf9c:	f01c 0fc0 	tst.w	ip, #192	; 0xc0
 800bfa0:	d10d      	bne.n	800bfbe <pb_check_proto3_default_value+0x3e>
    {
        if (PB_LTYPE(type) == PB_LTYPE_BYTES)
 800bfa2:	f00c 0c0f 	and.w	ip, ip, #15
 800bfa6:	f1bc 0f05 	cmp.w	ip, #5
 800bfaa:	d040      	beq.n	800c02e <pb_check_proto3_default_value+0xae>
        {
            const pb_bytes_array_t *bytes = (const pb_bytes_array_t*)pData;
            return bytes->size == 0;
        }
        else if (PB_LTYPE(type) == PB_LTYPE_STRING)
 800bfac:	f1bc 0f06 	cmp.w	ip, #6
 800bfb0:	d042      	beq.n	800c038 <pb_check_proto3_default_value+0xb8>
        {
            return *(const char*)pData == '\0';
        }
        else if (PB_LTYPE(type) == PB_LTYPE_FIXED_LENGTH_BYTES)
 800bfb2:	f1bc 0f09 	cmp.w	ip, #9
 800bfb6:	d044      	beq.n	800c042 <pb_check_proto3_default_value+0xc2>
            /* Fixed length bytes is only empty if its length is fixed
             * as 0. Which would be pretty strange, but we can check
             * it anyway. */
            return field->data_size == 0;
        }
        else if (PB_LTYPE(type) == PB_LTYPE_SUBMESSAGE)
 800bfb8:	f1bc 0f07 	cmp.w	ip, #7
 800bfbc:	d01f      	beq.n	800bffe <pb_check_proto3_default_value+0x7e>
	     * callback fields. These all have integer or pointer value which
	     * can be compared with 0.
	     */
	    pb_size_t i;
	    const char *p = (const char*)pData;
	    for (i = 0; i < field->data_size; i++)
 800bfbe:	f8b0 1007 	ldrh.w	r1, [r0, #7]
 800bfc2:	b1c9      	cbz	r1, 800bff8 <pb_check_proto3_default_value+0x78>
 800bfc4:	3901      	subs	r1, #1
 800bfc6:	1e53      	subs	r3, r2, #1
 800bfc8:	fa12 f181 	uxtah	r1, r2, r1
 800bfcc:	e001      	b.n	800bfd2 <pb_check_proto3_default_value+0x52>
 800bfce:	428b      	cmp	r3, r1
 800bfd0:	d012      	beq.n	800bff8 <pb_check_proto3_default_value+0x78>
	    {
	        if (p[i] != 0)
 800bfd2:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800bfd6:	2a00      	cmp	r2, #0
 800bfd8:	d0f9      	beq.n	800bfce <pb_check_proto3_default_value+0x4e>
        return false;
 800bfda:	2300      	movs	r3, #0
	        }
	    }

	    return true;
	}
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	4770      	bx	lr
        return *(const pb_size_t*)pSize == 0;
 800bfe0:	5a53      	ldrh	r3, [r2, r1]
 800bfe2:	fab3 f383 	clz	r3, r3
 800bfe6:	095b      	lsrs	r3, r3, #5
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	4770      	bx	lr
    else if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->size_offset)
 800bfec:	2900      	cmp	r1, #0
 800bfee:	d0d5      	beq.n	800bf9c <pb_check_proto3_default_value+0x1c>
        return *(const bool*)pSize == false;
 800bff0:	5c53      	ldrb	r3, [r2, r1]
 800bff2:	f083 0301 	eor.w	r3, r3, #1
 800bff6:	e7f1      	b.n	800bfdc <pb_check_proto3_default_value+0x5c>
	    return true;
 800bff8:	2301      	movs	r3, #1
}
 800bffa:	4618      	mov	r0, r3
 800bffc:	4770      	bx	lr
{
 800bffe:	b500      	push	{lr}
 800c000:	b087      	sub	sp, #28
            if (pb_field_iter_begin(&iter, (const pb_field_t*)field->ptr, pb_const_cast(pData)))
 800c002:	f8d0 100b 	ldr.w	r1, [r0, #11]
 800c006:	4668      	mov	r0, sp
 800c008:	f7fe fe94 	bl	800ad34 <pb_field_iter_begin>
 800c00c:	b150      	cbz	r0, 800c024 <pb_check_proto3_default_value+0xa4>
                    if (!pb_check_proto3_default_value(iter.pos, iter.pData))
 800c00e:	9904      	ldr	r1, [sp, #16]
 800c010:	9801      	ldr	r0, [sp, #4]
 800c012:	f7ff ffb5 	bl	800bf80 <pb_check_proto3_default_value>
 800c016:	4603      	mov	r3, r0
                } while (pb_field_iter_next(&iter));
 800c018:	4668      	mov	r0, sp
                    if (!pb_check_proto3_default_value(iter.pos, iter.pData))
 800c01a:	b123      	cbz	r3, 800c026 <pb_check_proto3_default_value+0xa6>
                } while (pb_field_iter_next(&iter));
 800c01c:	f7fe fe9c 	bl	800ad58 <pb_field_iter_next>
 800c020:	2800      	cmp	r0, #0
 800c022:	d1f4      	bne.n	800c00e <pb_check_proto3_default_value+0x8e>
            return true;
 800c024:	2301      	movs	r3, #1
}
 800c026:	4618      	mov	r0, r3
 800c028:	b007      	add	sp, #28
 800c02a:	f85d fb04 	ldr.w	pc, [sp], #4
            return bytes->size == 0;
 800c02e:	8813      	ldrh	r3, [r2, #0]
 800c030:	fab3 f383 	clz	r3, r3
 800c034:	095b      	lsrs	r3, r3, #5
 800c036:	e7d1      	b.n	800bfdc <pb_check_proto3_default_value+0x5c>
            return *(const char*)pData == '\0';
 800c038:	7813      	ldrb	r3, [r2, #0]
 800c03a:	fab3 f383 	clz	r3, r3
 800c03e:	095b      	lsrs	r3, r3, #5
 800c040:	e7cc      	b.n	800bfdc <pb_check_proto3_default_value+0x5c>
            return field->data_size == 0;
 800c042:	f8b0 3007 	ldrh.w	r3, [r0, #7]
 800c046:	fab3 f383 	clz	r3, r3
 800c04a:	095b      	lsrs	r3, r3, #5
 800c04c:	e7c6      	b.n	800bfdc <pb_check_proto3_default_value+0x5c>
 800c04e:	bf00      	nop

0800c050 <pb_enc_fixed32>:
    PB_RETURN_ERROR(stream, "no 64bit support");
#endif
}

static bool checkreturn pb_enc_fixed32(pb_ostream_t *stream, const pb_field_t *field, const void *src)
{
 800c050:	b530      	push	{r4, r5, lr}
    uint32_t val = *(const uint32_t*)value;
 800c052:	6813      	ldr	r3, [r2, #0]
    if (stream->callback != NULL)
 800c054:	6805      	ldr	r5, [r0, #0]
{
 800c056:	b083      	sub	sp, #12
    bytes[1] = (pb_byte_t)((val >> 8) & 0xFF);
 800c058:	0a1a      	lsrs	r2, r3, #8
    bytes[0] = (pb_byte_t)(val & 0xFF);
 800c05a:	f88d 3004 	strb.w	r3, [sp, #4]
    bytes[1] = (pb_byte_t)((val >> 8) & 0xFF);
 800c05e:	f88d 2005 	strb.w	r2, [sp, #5]
    bytes[2] = (pb_byte_t)((val >> 16) & 0xFF);
 800c062:	0c1a      	lsrs	r2, r3, #16
    bytes[3] = (pb_byte_t)((val >> 24) & 0xFF);
 800c064:	0e1b      	lsrs	r3, r3, #24
{
 800c066:	4604      	mov	r4, r0
    bytes[2] = (pb_byte_t)((val >> 16) & 0xFF);
 800c068:	f88d 2006 	strb.w	r2, [sp, #6]
    bytes[3] = (pb_byte_t)((val >> 24) & 0xFF);
 800c06c:	f88d 3007 	strb.w	r3, [sp, #7]
    if (stream->callback != NULL)
 800c070:	b14d      	cbz	r5, 800c086 <pb_enc_fixed32+0x36>
        if (stream->bytes_written + count > stream->max_size)
 800c072:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800c076:	3304      	adds	r3, #4
 800c078:	4293      	cmp	r3, r2
 800c07a:	d80a      	bhi.n	800c092 <pb_enc_fixed32+0x42>
        if (!stream->callback(stream, buf, count))
 800c07c:	2204      	movs	r2, #4
 800c07e:	eb0d 0102 	add.w	r1, sp, r2
 800c082:	47a8      	blx	r5
 800c084:	b170      	cbz	r0, 800c0a4 <pb_enc_fixed32+0x54>
    stream->bytes_written += count;
 800c086:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c088:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c08a:	3304      	adds	r3, #4
 800c08c:	60e3      	str	r3, [r4, #12]
    PB_UNUSED(field);
    return pb_encode_fixed32(stream, src);
}
 800c08e:	b003      	add	sp, #12
 800c090:	bd30      	pop	{r4, r5, pc}
            PB_RETURN_ERROR(stream, "stream full");
 800c092:	6903      	ldr	r3, [r0, #16]
 800c094:	4a07      	ldr	r2, [pc, #28]	; (800c0b4 <pb_enc_fixed32+0x64>)
 800c096:	2000      	movs	r0, #0
 800c098:	4283      	cmp	r3, r0
 800c09a:	bf08      	it	eq
 800c09c:	4613      	moveq	r3, r2
 800c09e:	6123      	str	r3, [r4, #16]
}
 800c0a0:	b003      	add	sp, #12
 800c0a2:	bd30      	pop	{r4, r5, pc}
            PB_RETURN_ERROR(stream, "io error");
 800c0a4:	6923      	ldr	r3, [r4, #16]
 800c0a6:	4a04      	ldr	r2, [pc, #16]	; (800c0b8 <pb_enc_fixed32+0x68>)
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	bf08      	it	eq
 800c0ac:	4613      	moveq	r3, r2
 800c0ae:	6123      	str	r3, [r4, #16]
}
 800c0b0:	b003      	add	sp, #12
 800c0b2:	bd30      	pop	{r4, r5, pc}
 800c0b4:	080567dc 	.word	0x080567dc
 800c0b8:	08056650 	.word	0x08056650

0800c0bc <pb_enc_fixed64>:
    uint64_t val = *(const uint64_t*)value;
 800c0bc:	e9d2 1300 	ldrd	r1, r3, [r2]
{
 800c0c0:	b530      	push	{r4, r5, lr}
    bytes[1] = (pb_byte_t)((val >> 8) & 0xFF);
 800c0c2:	0a0a      	lsrs	r2, r1, #8
    bytes[0] = (pb_byte_t)(val & 0xFF);
 800c0c4:	2500      	movs	r5, #0
    bytes[1] = (pb_byte_t)((val >> 8) & 0xFF);
 800c0c6:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    bytes[0] = (pb_byte_t)(val & 0xFF);
 800c0ca:	f361 0507 	bfi	r5, r1, #0, #8
    bytes[2] = (pb_byte_t)((val >> 16) & 0xFF);
 800c0ce:	ea4f 4c11 	mov.w	ip, r1, lsr #16
    bytes[0] = (pb_byte_t)(val & 0xFF);
 800c0d2:	f362 250f 	bfi	r5, r2, #8, #8
    bytes[2] = (pb_byte_t)((val >> 16) & 0xFF);
 800c0d6:	ea4c 4c03 	orr.w	ip, ip, r3, lsl #16
    bytes[3] = (pb_byte_t)((val >> 24) & 0xFF);
 800c0da:	0e09      	lsrs	r1, r1, #24
 800c0dc:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
    bytes[0] = (pb_byte_t)(val & 0xFF);
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	f36c 4517 	bfi	r5, ip, #16, #8
 800c0e6:	f361 651f 	bfi	r5, r1, #24, #8
{
 800c0ea:	b083      	sub	sp, #12
    bytes[5] = (pb_byte_t)((val >> 40) & 0xFF);
 800c0ec:	0a19      	lsrs	r1, r3, #8
    bytes[0] = (pb_byte_t)(val & 0xFF);
 800c0ee:	f363 0207 	bfi	r2, r3, #0, #8
 800c0f2:	f361 220f 	bfi	r2, r1, #8, #8
    bytes[6] = (pb_byte_t)((val >> 48) & 0xFF);
 800c0f6:	0c19      	lsrs	r1, r3, #16
    bytes[0] = (pb_byte_t)(val & 0xFF);
 800c0f8:	9500      	str	r5, [sp, #0]
 800c0fa:	f361 4217 	bfi	r2, r1, #16, #8
    bytes[7] = (pb_byte_t)((val >> 56) & 0xFF);
 800c0fe:	0e1b      	lsrs	r3, r3, #24
    if (stream->callback != NULL)
 800c100:	6805      	ldr	r5, [r0, #0]
    bytes[0] = (pb_byte_t)(val & 0xFF);
 800c102:	f363 621f 	bfi	r2, r3, #24, #8
{
 800c106:	4604      	mov	r4, r0
    bytes[0] = (pb_byte_t)(val & 0xFF);
 800c108:	9201      	str	r2, [sp, #4]
    if (stream->callback != NULL)
 800c10a:	b145      	cbz	r5, 800c11e <pb_enc_fixed64+0x62>
        if (stream->bytes_written + count > stream->max_size)
 800c10c:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800c110:	3308      	adds	r3, #8
 800c112:	4293      	cmp	r3, r2
 800c114:	d809      	bhi.n	800c12a <pb_enc_fixed64+0x6e>
        if (!stream->callback(stream, buf, count))
 800c116:	2208      	movs	r2, #8
 800c118:	4669      	mov	r1, sp
 800c11a:	47a8      	blx	r5
 800c11c:	b170      	cbz	r0, 800c13c <pb_enc_fixed64+0x80>
    stream->bytes_written += count;
 800c11e:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c120:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c122:	3308      	adds	r3, #8
 800c124:	60e3      	str	r3, [r4, #12]
}
 800c126:	b003      	add	sp, #12
 800c128:	bd30      	pop	{r4, r5, pc}
            PB_RETURN_ERROR(stream, "stream full");
 800c12a:	6903      	ldr	r3, [r0, #16]
 800c12c:	4a07      	ldr	r2, [pc, #28]	; (800c14c <pb_enc_fixed64+0x90>)
 800c12e:	2000      	movs	r0, #0
 800c130:	4283      	cmp	r3, r0
 800c132:	bf08      	it	eq
 800c134:	4613      	moveq	r3, r2
 800c136:	6123      	str	r3, [r4, #16]
}
 800c138:	b003      	add	sp, #12
 800c13a:	bd30      	pop	{r4, r5, pc}
            PB_RETURN_ERROR(stream, "io error");
 800c13c:	6923      	ldr	r3, [r4, #16]
 800c13e:	4a04      	ldr	r2, [pc, #16]	; (800c150 <pb_enc_fixed64+0x94>)
 800c140:	2b00      	cmp	r3, #0
 800c142:	bf08      	it	eq
 800c144:	4613      	moveq	r3, r2
 800c146:	6123      	str	r3, [r4, #16]
}
 800c148:	b003      	add	sp, #12
 800c14a:	bd30      	pop	{r4, r5, pc}
 800c14c:	080567dc 	.word	0x080567dc
 800c150:	08056650 	.word	0x08056650

0800c154 <pb_enc_fixed_length_bytes>:
    
    return pb_encode_submessage(stream, (const pb_field_t*)field->ptr, src);
}

static bool checkreturn pb_enc_fixed_length_bytes(pb_ostream_t *stream, const pb_field_t *field, const void *src)
{
 800c154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return pb_encode_string(stream, (const pb_byte_t*)src, field->data_size);
 800c158:	f8b1 5007 	ldrh.w	r5, [r1, #7]
    if (value <= 0x7F)
 800c15c:	2d7f      	cmp	r5, #127	; 0x7f
{
 800c15e:	b084      	sub	sp, #16
 800c160:	4604      	mov	r4, r0
 800c162:	4617      	mov	r7, r2
    if (value <= 0x7F)
 800c164:	d951      	bls.n	800c20a <pb_enc_fixed_length_bytes+0xb6>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c166:	f065 027f 	orn	r2, r5, #127	; 0x7f
 800c16a:	f3c5 13c7 	ubfx	r3, r5, #7, #8
 800c16e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c172:	f88d 2004 	strb.w	r2, [sp, #4]
    while (value)
 800c176:	0baa      	lsrs	r2, r5, #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c178:	f88d 3005 	strb.w	r3, [sp, #5]
    while (value)
 800c17c:	d05b      	beq.n	800c236 <pb_enc_fixed_length_bytes+0xe2>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c17e:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 800c182:	f88d 3006 	strb.w	r3, [sp, #6]
        i++;
 800c186:	2202      	movs	r2, #2
 800c188:	2603      	movs	r6, #3
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c18a:	3210      	adds	r2, #16
 800c18c:	446a      	add	r2, sp
    if (stream->callback != NULL)
 800c18e:	f8d4 8000 	ldr.w	r8, [r4]
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c192:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c196:	f802 3c0c 	strb.w	r3, [r2, #-12]
    if (stream->callback != NULL)
 800c19a:	f1b8 0f00 	cmp.w	r8, #0
 800c19e:	d023      	beq.n	800c1e8 <pb_enc_fixed_length_bytes+0x94>
        if (stream->bytes_written + count > stream->max_size)
 800c1a0:	68e3      	ldr	r3, [r4, #12]
 800c1a2:	68a2      	ldr	r2, [r4, #8]
 800c1a4:	4433      	add	r3, r6
 800c1a6:	4293      	cmp	r3, r2
 800c1a8:	d814      	bhi.n	800c1d4 <pb_enc_fixed_length_bytes+0x80>
        if (!stream->callback(stream, buf, count))
 800c1aa:	4632      	mov	r2, r6
 800c1ac:	a901      	add	r1, sp, #4
 800c1ae:	4620      	mov	r0, r4
 800c1b0:	47c0      	blx	r8
 800c1b2:	b308      	cbz	r0, 800c1f8 <pb_enc_fixed_length_bytes+0xa4>
    stream->bytes_written += count;
 800c1b4:	68e2      	ldr	r2, [r4, #12]
    if (stream->callback != NULL)
 800c1b6:	6823      	ldr	r3, [r4, #0]
    stream->bytes_written += count;
 800c1b8:	4416      	add	r6, r2
 800c1ba:	60e6      	str	r6, [r4, #12]
    if (stream->callback != NULL)
 800c1bc:	b1b3      	cbz	r3, 800c1ec <pb_enc_fixed_length_bytes+0x98>
        if (stream->bytes_written + count > stream->max_size)
 800c1be:	68a2      	ldr	r2, [r4, #8]
 800c1c0:	442e      	add	r6, r5
 800c1c2:	4296      	cmp	r6, r2
 800c1c4:	d806      	bhi.n	800c1d4 <pb_enc_fixed_length_bytes+0x80>
        if (!stream->callback(stream, buf, count))
 800c1c6:	462a      	mov	r2, r5
 800c1c8:	4639      	mov	r1, r7
 800c1ca:	4620      	mov	r0, r4
 800c1cc:	4798      	blx	r3
 800c1ce:	b198      	cbz	r0, 800c1f8 <pb_enc_fixed_length_bytes+0xa4>
    stream->bytes_written += count;
 800c1d0:	68e6      	ldr	r6, [r4, #12]
 800c1d2:	e00b      	b.n	800c1ec <pb_enc_fixed_length_bytes+0x98>
            PB_RETURN_ERROR(stream, "stream full");
 800c1d4:	6923      	ldr	r3, [r4, #16]
 800c1d6:	4a1e      	ldr	r2, [pc, #120]	; (800c250 <pb_enc_fixed_length_bytes+0xfc>)
 800c1d8:	2000      	movs	r0, #0
 800c1da:	4283      	cmp	r3, r0
 800c1dc:	bf08      	it	eq
 800c1de:	4613      	moveq	r3, r2
 800c1e0:	6123      	str	r3, [r4, #16]
}
 800c1e2:	b004      	add	sp, #16
 800c1e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    stream->bytes_written += count;
 800c1e8:	68e2      	ldr	r2, [r4, #12]
 800c1ea:	4416      	add	r6, r2
 800c1ec:	442e      	add	r6, r5
    return true;
 800c1ee:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c1f0:	60e6      	str	r6, [r4, #12]
}
 800c1f2:	b004      	add	sp, #16
 800c1f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            PB_RETURN_ERROR(stream, "io error");
 800c1f8:	6923      	ldr	r3, [r4, #16]
 800c1fa:	4a16      	ldr	r2, [pc, #88]	; (800c254 <pb_enc_fixed_length_bytes+0x100>)
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	bf08      	it	eq
 800c200:	4613      	moveq	r3, r2
 800c202:	6123      	str	r3, [r4, #16]
}
 800c204:	b004      	add	sp, #16
 800c206:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (stream->callback != NULL)
 800c20a:	6806      	ldr	r6, [r0, #0]
        pb_byte_t v = (pb_byte_t)value;
 800c20c:	f88d 5004 	strb.w	r5, [sp, #4]
    if (stream->callback != NULL)
 800c210:	b176      	cbz	r6, 800c230 <pb_enc_fixed_length_bytes+0xdc>
        if (stream->bytes_written + count > stream->max_size)
 800c212:	68c2      	ldr	r2, [r0, #12]
 800c214:	6881      	ldr	r1, [r0, #8]
 800c216:	3201      	adds	r2, #1
 800c218:	428a      	cmp	r2, r1
 800c21a:	d80f      	bhi.n	800c23c <pb_enc_fixed_length_bytes+0xe8>
        if (!stream->callback(stream, buf, count))
 800c21c:	2201      	movs	r2, #1
 800c21e:	a901      	add	r1, sp, #4
 800c220:	47b0      	blx	r6
 800c222:	2800      	cmp	r0, #0
 800c224:	d0e8      	beq.n	800c1f8 <pb_enc_fixed_length_bytes+0xa4>
    stream->bytes_written += count;
 800c226:	68e6      	ldr	r6, [r4, #12]
    if (stream->callback != NULL)
 800c228:	6823      	ldr	r3, [r4, #0]
    stream->bytes_written += count;
 800c22a:	3601      	adds	r6, #1
 800c22c:	60e6      	str	r6, [r4, #12]
    return true;
 800c22e:	e7c5      	b.n	800c1bc <pb_enc_fixed_length_bytes+0x68>
    stream->bytes_written += count;
 800c230:	68c6      	ldr	r6, [r0, #12]
 800c232:	3601      	adds	r6, #1
    if (stream->callback != NULL)
 800c234:	e7da      	b.n	800c1ec <pb_enc_fixed_length_bytes+0x98>
        i++;
 800c236:	2201      	movs	r2, #1
 800c238:	2602      	movs	r6, #2
 800c23a:	e7a6      	b.n	800c18a <pb_enc_fixed_length_bytes+0x36>
            PB_RETURN_ERROR(stream, "stream full");
 800c23c:	6902      	ldr	r2, [r0, #16]
 800c23e:	4904      	ldr	r1, [pc, #16]	; (800c250 <pb_enc_fixed_length_bytes+0xfc>)
 800c240:	2300      	movs	r3, #0
 800c242:	429a      	cmp	r2, r3
 800c244:	bf08      	it	eq
 800c246:	460a      	moveq	r2, r1
        return false;
 800c248:	4618      	mov	r0, r3
            PB_RETURN_ERROR(stream, "stream full");
 800c24a:	6122      	str	r2, [r4, #16]
 800c24c:	e7c9      	b.n	800c1e2 <pb_enc_fixed_length_bytes+0x8e>
 800c24e:	bf00      	nop
 800c250:	080567dc 	.word	0x080567dc
 800c254:	08056650 	.word	0x08056650

0800c258 <pb_enc_uvarint>:
{
 800c258:	b570      	push	{r4, r5, r6, lr}
    if (field->data_size == sizeof(uint_least8_t))
 800c25a:	f8b1 3007 	ldrh.w	r3, [r1, #7]
 800c25e:	2b01      	cmp	r3, #1
{
 800c260:	b084      	sub	sp, #16
 800c262:	4604      	mov	r4, r0
    if (field->data_size == sizeof(uint_least8_t))
 800c264:	f000 8093 	beq.w	800c38e <pb_enc_uvarint+0x136>
    else if (field->data_size == sizeof(uint_least16_t))
 800c268:	2b02      	cmp	r3, #2
 800c26a:	d022      	beq.n	800c2b2 <pb_enc_uvarint+0x5a>
    else if (field->data_size == sizeof(uint32_t))
 800c26c:	2b04      	cmp	r3, #4
 800c26e:	f000 80a4 	beq.w	800c3ba <pb_enc_uvarint+0x162>
    else if (field->data_size == sizeof(pb_uint64_t))
 800c272:	2b08      	cmp	r3, #8
 800c274:	f040 8098 	bne.w	800c3a8 <pb_enc_uvarint+0x150>
        value = *(const pb_uint64_t*)src;
 800c278:	e9d2 1000 	ldrd	r1, r0, [r2]
    if (value <= 0x7F)
 800c27c:	2980      	cmp	r1, #128	; 0x80
 800c27e:	f170 0200 	sbcs.w	r2, r0, #0
        pb_byte_t v = (pb_byte_t)value;
 800c282:	b2cb      	uxtb	r3, r1
    if (value <= 0x7F)
 800c284:	d21c      	bcs.n	800c2c0 <pb_enc_uvarint+0x68>
    if (stream->callback != NULL)
 800c286:	6825      	ldr	r5, [r4, #0]
        pb_byte_t v = (pb_byte_t)value;
 800c288:	f88d 3004 	strb.w	r3, [sp, #4]
    if (stream->callback != NULL)
 800c28c:	b15d      	cbz	r5, 800c2a6 <pb_enc_uvarint+0x4e>
        if (stream->bytes_written + count > stream->max_size)
 800c28e:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800c292:	3301      	adds	r3, #1
 800c294:	4293      	cmp	r3, r2
 800c296:	d87e      	bhi.n	800c396 <pb_enc_uvarint+0x13e>
        if (!stream->callback(stream, buf, count))
 800c298:	2201      	movs	r2, #1
 800c29a:	a901      	add	r1, sp, #4
 800c29c:	4620      	mov	r0, r4
 800c29e:	47a8      	blx	r5
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	f000 808e 	beq.w	800c3c2 <pb_enc_uvarint+0x16a>
    stream->bytes_written += count;
 800c2a6:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c2a8:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c2aa:	4403      	add	r3, r0
 800c2ac:	60e3      	str	r3, [r4, #12]
}
 800c2ae:	b004      	add	sp, #16
 800c2b0:	bd70      	pop	{r4, r5, r6, pc}
        value = *(const uint_least16_t*)src;
 800c2b2:	8811      	ldrh	r1, [r2, #0]
 800c2b4:	2000      	movs	r0, #0
        pb_byte_t v = (pb_byte_t)value;
 800c2b6:	b2cb      	uxtb	r3, r1
    if (value <= 0x7F)
 800c2b8:	2980      	cmp	r1, #128	; 0x80
 800c2ba:	f170 0200 	sbcs.w	r2, r0, #0
 800c2be:	d3e2      	bcc.n	800c286 <pb_enc_uvarint+0x2e>
        value >>= 7;
 800c2c0:	0b8a      	lsrs	r2, r1, #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c2c2:	f061 057f 	orn	r5, r1, #127	; 0x7f
 800c2c6:	f3c1 13c7 	ubfx	r3, r1, #7, #8
        value >>= 7;
 800c2ca:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c2ce:	f88d 5004 	strb.w	r5, [sp, #4]
 800c2d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    while (value)
 800c2d6:	ea52 3590 	orrs.w	r5, r2, r0, lsr #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c2da:	f88d 3005 	strb.w	r3, [sp, #5]
    while (value)
 800c2de:	d078      	beq.n	800c3d2 <pb_enc_uvarint+0x17a>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c2e0:	f062 037f 	orn	r3, r2, #127	; 0x7f
        value >>= 7;
 800c2e4:	0d4a      	lsrs	r2, r1, #21
 800c2e6:	ea42 22c0 	orr.w	r2, r2, r0, lsl #11
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c2ea:	b2db      	uxtb	r3, r3
    while (value)
 800c2ec:	ea52 5550 	orrs.w	r5, r2, r0, lsr #21
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c2f0:	f88d 3006 	strb.w	r3, [sp, #6]
    while (value)
 800c2f4:	d070      	beq.n	800c3d8 <pb_enc_uvarint+0x180>
        value >>= 7;
 800c2f6:	0f09      	lsrs	r1, r1, #28
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c2f8:	f062 037f 	orn	r3, r2, #127	; 0x7f
        value >>= 7;
 800c2fc:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c300:	b2db      	uxtb	r3, r3
    while (value)
 800c302:	ea51 7210 	orrs.w	r2, r1, r0, lsr #28
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c306:	f88d 3007 	strb.w	r3, [sp, #7]
    while (value)
 800c30a:	d068      	beq.n	800c3de <pb_enc_uvarint+0x186>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c30c:	f061 017f 	orn	r1, r1, #127	; 0x7f
 800c310:	b2cb      	uxtb	r3, r1
    while (value)
 800c312:	08c2      	lsrs	r2, r0, #3
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c314:	f88d 3008 	strb.w	r3, [sp, #8]
    while (value)
 800c318:	d064      	beq.n	800c3e4 <pb_enc_uvarint+0x18c>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c31a:	f062 037f 	orn	r3, r2, #127	; 0x7f
 800c31e:	b2db      	uxtb	r3, r3
    while (value)
 800c320:	0a82      	lsrs	r2, r0, #10
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c322:	f88d 3009 	strb.w	r3, [sp, #9]
    while (value)
 800c326:	d060      	beq.n	800c3ea <pb_enc_uvarint+0x192>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c328:	f062 037f 	orn	r3, r2, #127	; 0x7f
 800c32c:	b2db      	uxtb	r3, r3
    while (value)
 800c32e:	0c42      	lsrs	r2, r0, #17
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c330:	f88d 300a 	strb.w	r3, [sp, #10]
    while (value)
 800c334:	d05c      	beq.n	800c3f0 <pb_enc_uvarint+0x198>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c336:	f062 037f 	orn	r3, r2, #127	; 0x7f
 800c33a:	b2db      	uxtb	r3, r3
    while (value)
 800c33c:	0e02      	lsrs	r2, r0, #24
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c33e:	f88d 300b 	strb.w	r3, [sp, #11]
    while (value)
 800c342:	d058      	beq.n	800c3f6 <pb_enc_uvarint+0x19e>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c344:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    while (value)
 800c348:	2800      	cmp	r0, #0
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c34a:	f88d 300c 	strb.w	r3, [sp, #12]
    while (value)
 800c34e:	da55      	bge.n	800c3fc <pb_enc_uvarint+0x1a4>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c350:	2381      	movs	r3, #129	; 0x81
 800c352:	f88d 300d 	strb.w	r3, [sp, #13]
        i++;
 800c356:	2109      	movs	r1, #9
 800c358:	250a      	movs	r5, #10
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c35a:	f101 0210 	add.w	r2, r1, #16
 800c35e:	eb0d 0102 	add.w	r1, sp, r2
    if (stream->callback != NULL)
 800c362:	6826      	ldr	r6, [r4, #0]
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c364:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c368:	f801 3c0c 	strb.w	r3, [r1, #-12]
    if (stream->callback != NULL)
 800c36c:	b14e      	cbz	r6, 800c382 <pb_enc_uvarint+0x12a>
        if (stream->bytes_written + count > stream->max_size)
 800c36e:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800c372:	442b      	add	r3, r5
 800c374:	4293      	cmp	r3, r2
 800c376:	d80e      	bhi.n	800c396 <pb_enc_uvarint+0x13e>
        if (!stream->callback(stream, buf, count))
 800c378:	462a      	mov	r2, r5
 800c37a:	a901      	add	r1, sp, #4
 800c37c:	4620      	mov	r0, r4
 800c37e:	47b0      	blx	r6
 800c380:	b1f8      	cbz	r0, 800c3c2 <pb_enc_uvarint+0x16a>
    stream->bytes_written += count;
 800c382:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c384:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c386:	442b      	add	r3, r5
 800c388:	60e3      	str	r3, [r4, #12]
}
 800c38a:	b004      	add	sp, #16
 800c38c:	bd70      	pop	{r4, r5, r6, pc}
        value = *(const uint_least8_t*)src;
 800c38e:	7813      	ldrb	r3, [r2, #0]
 800c390:	2000      	movs	r0, #0
 800c392:	4619      	mov	r1, r3
 800c394:	e790      	b.n	800c2b8 <pb_enc_uvarint+0x60>
            PB_RETURN_ERROR(stream, "stream full");
 800c396:	6923      	ldr	r3, [r4, #16]
 800c398:	4a1a      	ldr	r2, [pc, #104]	; (800c404 <pb_enc_uvarint+0x1ac>)
 800c39a:	2000      	movs	r0, #0
 800c39c:	4283      	cmp	r3, r0
 800c39e:	bf08      	it	eq
 800c3a0:	4613      	moveq	r3, r2
 800c3a2:	6123      	str	r3, [r4, #16]
}
 800c3a4:	b004      	add	sp, #16
 800c3a6:	bd70      	pop	{r4, r5, r6, pc}
        PB_RETURN_ERROR(stream, "invalid data_size");
 800c3a8:	6903      	ldr	r3, [r0, #16]
 800c3aa:	4a17      	ldr	r2, [pc, #92]	; (800c408 <pb_enc_uvarint+0x1b0>)
 800c3ac:	2000      	movs	r0, #0
 800c3ae:	4283      	cmp	r3, r0
 800c3b0:	bf08      	it	eq
 800c3b2:	4613      	moveq	r3, r2
 800c3b4:	6123      	str	r3, [r4, #16]
}
 800c3b6:	b004      	add	sp, #16
 800c3b8:	bd70      	pop	{r4, r5, r6, pc}
        value = *(const uint32_t*)src;
 800c3ba:	6811      	ldr	r1, [r2, #0]
 800c3bc:	2000      	movs	r0, #0
        pb_byte_t v = (pb_byte_t)value;
 800c3be:	b2cb      	uxtb	r3, r1
 800c3c0:	e77a      	b.n	800c2b8 <pb_enc_uvarint+0x60>
            PB_RETURN_ERROR(stream, "io error");
 800c3c2:	6923      	ldr	r3, [r4, #16]
 800c3c4:	4a11      	ldr	r2, [pc, #68]	; (800c40c <pb_enc_uvarint+0x1b4>)
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	bf08      	it	eq
 800c3ca:	4613      	moveq	r3, r2
 800c3cc:	6123      	str	r3, [r4, #16]
}
 800c3ce:	b004      	add	sp, #16
 800c3d0:	bd70      	pop	{r4, r5, r6, pc}
        i++;
 800c3d2:	2101      	movs	r1, #1
 800c3d4:	2502      	movs	r5, #2
 800c3d6:	e7c0      	b.n	800c35a <pb_enc_uvarint+0x102>
 800c3d8:	2102      	movs	r1, #2
 800c3da:	2503      	movs	r5, #3
 800c3dc:	e7bd      	b.n	800c35a <pb_enc_uvarint+0x102>
 800c3de:	2103      	movs	r1, #3
 800c3e0:	2504      	movs	r5, #4
 800c3e2:	e7ba      	b.n	800c35a <pb_enc_uvarint+0x102>
 800c3e4:	2104      	movs	r1, #4
 800c3e6:	2505      	movs	r5, #5
 800c3e8:	e7b7      	b.n	800c35a <pb_enc_uvarint+0x102>
 800c3ea:	2105      	movs	r1, #5
 800c3ec:	2506      	movs	r5, #6
 800c3ee:	e7b4      	b.n	800c35a <pb_enc_uvarint+0x102>
 800c3f0:	2106      	movs	r1, #6
 800c3f2:	2507      	movs	r5, #7
 800c3f4:	e7b1      	b.n	800c35a <pb_enc_uvarint+0x102>
 800c3f6:	2107      	movs	r1, #7
 800c3f8:	2508      	movs	r5, #8
 800c3fa:	e7ae      	b.n	800c35a <pb_enc_uvarint+0x102>
 800c3fc:	2108      	movs	r1, #8
 800c3fe:	2509      	movs	r5, #9
 800c400:	e7ab      	b.n	800c35a <pb_enc_uvarint+0x102>
 800c402:	bf00      	nop
 800c404:	080567dc 	.word	0x080567dc
 800c408:	080566d4 	.word	0x080566d4
 800c40c:	08056650 	.word	0x08056650

0800c410 <pb_enc_varint>:
{
 800c410:	b570      	push	{r4, r5, r6, lr}
 800c412:	b086      	sub	sp, #24
 800c414:	4604      	mov	r4, r0
 800c416:	9001      	str	r0, [sp, #4]
    if (field->data_size == sizeof(int_least8_t))
 800c418:	f8b1 3007 	ldrh.w	r3, [r1, #7]
 800c41c:	2b01      	cmp	r3, #1
 800c41e:	f000 8092 	beq.w	800c546 <pb_enc_varint+0x136>
    else if (field->data_size == sizeof(int_least16_t))
 800c422:	2b02      	cmp	r3, #2
 800c424:	d021      	beq.n	800c46a <pb_enc_varint+0x5a>
    else if (field->data_size == sizeof(int32_t))
 800c426:	2b04      	cmp	r3, #4
 800c428:	f000 80a3 	beq.w	800c572 <pb_enc_varint+0x162>
    else if (field->data_size == sizeof(pb_int64_t))
 800c42c:	2b08      	cmp	r3, #8
 800c42e:	f040 8097 	bne.w	800c560 <pb_enc_varint+0x150>
        value = *(const pb_int64_t*)src;
 800c432:	e9d2 1000 	ldrd	r1, r0, [r2]
    if (value <= 0x7F)
 800c436:	2980      	cmp	r1, #128	; 0x80
 800c438:	f170 0300 	sbcs.w	r3, r0, #0
 800c43c:	d21c      	bcs.n	800c478 <pb_enc_varint+0x68>
    if (stream->callback != NULL)
 800c43e:	6825      	ldr	r5, [r4, #0]
        pb_byte_t v = (pb_byte_t)value;
 800c440:	f88d 100c 	strb.w	r1, [sp, #12]
    if (stream->callback != NULL)
 800c444:	b15d      	cbz	r5, 800c45e <pb_enc_varint+0x4e>
        if (stream->bytes_written + count > stream->max_size)
 800c446:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800c44a:	3301      	adds	r3, #1
 800c44c:	4293      	cmp	r3, r2
 800c44e:	d87e      	bhi.n	800c54e <pb_enc_varint+0x13e>
        if (!stream->callback(stream, buf, count))
 800c450:	2201      	movs	r2, #1
 800c452:	a903      	add	r1, sp, #12
 800c454:	4620      	mov	r0, r4
 800c456:	47a8      	blx	r5
 800c458:	2800      	cmp	r0, #0
 800c45a:	f000 808d 	beq.w	800c578 <pb_enc_varint+0x168>
    stream->bytes_written += count;
 800c45e:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c460:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c462:	4403      	add	r3, r0
 800c464:	60e3      	str	r3, [r4, #12]
}
 800c466:	b006      	add	sp, #24
 800c468:	bd70      	pop	{r4, r5, r6, pc}
        value = *(const int_least16_t*)src;
 800c46a:	f9b2 1000 	ldrsh.w	r1, [r2]
 800c46e:	17c8      	asrs	r0, r1, #31
    if (value <= 0x7F)
 800c470:	2980      	cmp	r1, #128	; 0x80
 800c472:	f170 0300 	sbcs.w	r3, r0, #0
 800c476:	d3e2      	bcc.n	800c43e <pb_enc_varint+0x2e>
        value >>= 7;
 800c478:	0b8a      	lsrs	r2, r1, #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c47a:	f061 057f 	orn	r5, r1, #127	; 0x7f
 800c47e:	f3c1 13c7 	ubfx	r3, r1, #7, #8
        value >>= 7;
 800c482:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c486:	f88d 500c 	strb.w	r5, [sp, #12]
 800c48a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    while (value)
 800c48e:	ea52 3590 	orrs.w	r5, r2, r0, lsr #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c492:	f88d 300d 	strb.w	r3, [sp, #13]
    while (value)
 800c496:	d077      	beq.n	800c588 <pb_enc_varint+0x178>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c498:	f062 037f 	orn	r3, r2, #127	; 0x7f
        value >>= 7;
 800c49c:	0d4a      	lsrs	r2, r1, #21
 800c49e:	ea42 22c0 	orr.w	r2, r2, r0, lsl #11
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4a2:	b2db      	uxtb	r3, r3
    while (value)
 800c4a4:	ea52 5550 	orrs.w	r5, r2, r0, lsr #21
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4a8:	f88d 300e 	strb.w	r3, [sp, #14]
    while (value)
 800c4ac:	d06f      	beq.n	800c58e <pb_enc_varint+0x17e>
        value >>= 7;
 800c4ae:	0f09      	lsrs	r1, r1, #28
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4b0:	f062 037f 	orn	r3, r2, #127	; 0x7f
        value >>= 7;
 800c4b4:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4b8:	b2db      	uxtb	r3, r3
    while (value)
 800c4ba:	ea51 7210 	orrs.w	r2, r1, r0, lsr #28
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4be:	f88d 300f 	strb.w	r3, [sp, #15]
    while (value)
 800c4c2:	d067      	beq.n	800c594 <pb_enc_varint+0x184>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4c4:	f061 017f 	orn	r1, r1, #127	; 0x7f
 800c4c8:	b2cb      	uxtb	r3, r1
    while (value)
 800c4ca:	08c2      	lsrs	r2, r0, #3
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4cc:	f88d 3010 	strb.w	r3, [sp, #16]
    while (value)
 800c4d0:	d063      	beq.n	800c59a <pb_enc_varint+0x18a>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4d2:	f062 037f 	orn	r3, r2, #127	; 0x7f
 800c4d6:	b2db      	uxtb	r3, r3
    while (value)
 800c4d8:	0a82      	lsrs	r2, r0, #10
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4da:	f88d 3011 	strb.w	r3, [sp, #17]
    while (value)
 800c4de:	d05f      	beq.n	800c5a0 <pb_enc_varint+0x190>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4e0:	f062 037f 	orn	r3, r2, #127	; 0x7f
 800c4e4:	b2db      	uxtb	r3, r3
    while (value)
 800c4e6:	0c42      	lsrs	r2, r0, #17
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4e8:	f88d 3012 	strb.w	r3, [sp, #18]
    while (value)
 800c4ec:	d05b      	beq.n	800c5a6 <pb_enc_varint+0x196>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4ee:	f062 037f 	orn	r3, r2, #127	; 0x7f
 800c4f2:	b2db      	uxtb	r3, r3
    while (value)
 800c4f4:	0e02      	lsrs	r2, r0, #24
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4f6:	f88d 3013 	strb.w	r3, [sp, #19]
    while (value)
 800c4fa:	d057      	beq.n	800c5ac <pb_enc_varint+0x19c>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c4fc:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    while (value)
 800c500:	2800      	cmp	r0, #0
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c502:	f88d 3014 	strb.w	r3, [sp, #20]
    while (value)
 800c506:	da54      	bge.n	800c5b2 <pb_enc_varint+0x1a2>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c508:	2381      	movs	r3, #129	; 0x81
 800c50a:	f88d 3015 	strb.w	r3, [sp, #21]
        i++;
 800c50e:	2109      	movs	r1, #9
 800c510:	250a      	movs	r5, #10
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c512:	f101 0218 	add.w	r2, r1, #24
 800c516:	eb0d 0102 	add.w	r1, sp, r2
    if (stream->callback != NULL)
 800c51a:	6826      	ldr	r6, [r4, #0]
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c51c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c520:	f801 3c0c 	strb.w	r3, [r1, #-12]
    if (stream->callback != NULL)
 800c524:	b14e      	cbz	r6, 800c53a <pb_enc_varint+0x12a>
        if (stream->bytes_written + count > stream->max_size)
 800c526:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800c52a:	442b      	add	r3, r5
 800c52c:	4293      	cmp	r3, r2
 800c52e:	d80e      	bhi.n	800c54e <pb_enc_varint+0x13e>
        if (!stream->callback(stream, buf, count))
 800c530:	462a      	mov	r2, r5
 800c532:	a903      	add	r1, sp, #12
 800c534:	4620      	mov	r0, r4
 800c536:	47b0      	blx	r6
 800c538:	b1f0      	cbz	r0, 800c578 <pb_enc_varint+0x168>
    stream->bytes_written += count;
 800c53a:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c53c:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c53e:	442b      	add	r3, r5
 800c540:	60e3      	str	r3, [r4, #12]
}
 800c542:	b006      	add	sp, #24
 800c544:	bd70      	pop	{r4, r5, r6, pc}
        value = *(const int_least8_t*)src;
 800c546:	f992 1000 	ldrsb.w	r1, [r2]
 800c54a:	17c8      	asrs	r0, r1, #31
 800c54c:	e790      	b.n	800c470 <pb_enc_varint+0x60>
            PB_RETURN_ERROR(stream, "stream full");
 800c54e:	6923      	ldr	r3, [r4, #16]
 800c550:	4a19      	ldr	r2, [pc, #100]	; (800c5b8 <pb_enc_varint+0x1a8>)
 800c552:	2000      	movs	r0, #0
 800c554:	4283      	cmp	r3, r0
 800c556:	bf08      	it	eq
 800c558:	4613      	moveq	r3, r2
 800c55a:	6123      	str	r3, [r4, #16]
}
 800c55c:	b006      	add	sp, #24
 800c55e:	bd70      	pop	{r4, r5, r6, pc}
        PB_RETURN_ERROR(stream, "invalid data_size");
 800c560:	6903      	ldr	r3, [r0, #16]
 800c562:	4a16      	ldr	r2, [pc, #88]	; (800c5bc <pb_enc_varint+0x1ac>)
 800c564:	2000      	movs	r0, #0
 800c566:	4283      	cmp	r3, r0
 800c568:	bf08      	it	eq
 800c56a:	4613      	moveq	r3, r2
 800c56c:	6123      	str	r3, [r4, #16]
}
 800c56e:	b006      	add	sp, #24
 800c570:	bd70      	pop	{r4, r5, r6, pc}
        value = *(const int32_t*)src;
 800c572:	6811      	ldr	r1, [r2, #0]
 800c574:	17c8      	asrs	r0, r1, #31
 800c576:	e77b      	b.n	800c470 <pb_enc_varint+0x60>
            PB_RETURN_ERROR(stream, "io error");
 800c578:	6923      	ldr	r3, [r4, #16]
 800c57a:	4a11      	ldr	r2, [pc, #68]	; (800c5c0 <pb_enc_varint+0x1b0>)
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	bf08      	it	eq
 800c580:	4613      	moveq	r3, r2
 800c582:	6123      	str	r3, [r4, #16]
}
 800c584:	b006      	add	sp, #24
 800c586:	bd70      	pop	{r4, r5, r6, pc}
        i++;
 800c588:	2101      	movs	r1, #1
 800c58a:	2502      	movs	r5, #2
 800c58c:	e7c1      	b.n	800c512 <pb_enc_varint+0x102>
 800c58e:	2102      	movs	r1, #2
 800c590:	2503      	movs	r5, #3
 800c592:	e7be      	b.n	800c512 <pb_enc_varint+0x102>
 800c594:	2103      	movs	r1, #3
 800c596:	2504      	movs	r5, #4
 800c598:	e7bb      	b.n	800c512 <pb_enc_varint+0x102>
 800c59a:	2104      	movs	r1, #4
 800c59c:	2505      	movs	r5, #5
 800c59e:	e7b8      	b.n	800c512 <pb_enc_varint+0x102>
 800c5a0:	2105      	movs	r1, #5
 800c5a2:	2506      	movs	r5, #6
 800c5a4:	e7b5      	b.n	800c512 <pb_enc_varint+0x102>
 800c5a6:	2106      	movs	r1, #6
 800c5a8:	2507      	movs	r5, #7
 800c5aa:	e7b2      	b.n	800c512 <pb_enc_varint+0x102>
 800c5ac:	2107      	movs	r1, #7
 800c5ae:	2508      	movs	r5, #8
 800c5b0:	e7af      	b.n	800c512 <pb_enc_varint+0x102>
 800c5b2:	2108      	movs	r1, #8
 800c5b4:	2509      	movs	r5, #9
 800c5b6:	e7ac      	b.n	800c512 <pb_enc_varint+0x102>
 800c5b8:	080567dc 	.word	0x080567dc
 800c5bc:	080566d4 	.word	0x080566d4
 800c5c0:	08056650 	.word	0x08056650

0800c5c4 <pb_enc_svarint>:
{
 800c5c4:	b570      	push	{r4, r5, r6, lr}
    if (field->data_size == sizeof(int_least8_t))
 800c5c6:	f8b1 3007 	ldrh.w	r3, [r1, #7]
 800c5ca:	2b01      	cmp	r3, #1
{
 800c5cc:	b084      	sub	sp, #16
 800c5ce:	4604      	mov	r4, r0
    if (field->data_size == sizeof(int_least8_t))
 800c5d0:	f000 809e 	beq.w	800c710 <pb_enc_svarint+0x14c>
    else if (field->data_size == sizeof(int_least16_t))
 800c5d4:	2b02      	cmp	r3, #2
 800c5d6:	d028      	beq.n	800c62a <pb_enc_svarint+0x66>
    else if (field->data_size == sizeof(int32_t))
 800c5d8:	2b04      	cmp	r3, #4
 800c5da:	f000 80af 	beq.w	800c73c <pb_enc_svarint+0x178>
    else if (field->data_size == sizeof(pb_int64_t))
 800c5de:	2b08      	cmp	r3, #8
 800c5e0:	f040 80a3 	bne.w	800c72a <pb_enc_svarint+0x166>
        value = *(const pb_int64_t*)src;
 800c5e4:	e9d2 3200 	ldrd	r3, r2, [r2]
    if (value < 0)
 800c5e8:	2a00      	cmp	r2, #0
 800c5ea:	da23      	bge.n	800c634 <pb_enc_svarint+0x70>
        zigzagged = ~((pb_uint64_t)value << 1);
 800c5ec:	18db      	adds	r3, r3, r3
 800c5ee:	4152      	adcs	r2, r2
 800c5f0:	43db      	mvns	r3, r3
 800c5f2:	43d2      	mvns	r2, r2
    if (value <= 0x7F)
 800c5f4:	2b80      	cmp	r3, #128	; 0x80
 800c5f6:	f172 0100 	sbcs.w	r1, r2, #0
 800c5fa:	d221      	bcs.n	800c640 <pb_enc_svarint+0x7c>
    if (stream->callback != NULL)
 800c5fc:	6825      	ldr	r5, [r4, #0]
        pb_byte_t v = (pb_byte_t)value;
 800c5fe:	f88d 3004 	strb.w	r3, [sp, #4]
    if (stream->callback != NULL)
 800c602:	b165      	cbz	r5, 800c61e <pb_enc_svarint+0x5a>
        if (stream->bytes_written + count > stream->max_size)
 800c604:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800c608:	3301      	adds	r3, #1
 800c60a:	4293      	cmp	r3, r2
 800c60c:	f200 8084 	bhi.w	800c718 <pb_enc_svarint+0x154>
        if (!stream->callback(stream, buf, count))
 800c610:	2201      	movs	r2, #1
 800c612:	a901      	add	r1, sp, #4
 800c614:	4620      	mov	r0, r4
 800c616:	47a8      	blx	r5
 800c618:	2800      	cmp	r0, #0
 800c61a:	f000 8092 	beq.w	800c742 <pb_enc_svarint+0x17e>
    stream->bytes_written += count;
 800c61e:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c620:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c622:	4403      	add	r3, r0
 800c624:	60e3      	str	r3, [r4, #12]
}
 800c626:	b004      	add	sp, #16
 800c628:	bd70      	pop	{r4, r5, r6, pc}
        value = *(const int_least16_t*)src;
 800c62a:	f9b2 3000 	ldrsh.w	r3, [r2]
 800c62e:	17da      	asrs	r2, r3, #31
    if (value < 0)
 800c630:	2a00      	cmp	r2, #0
 800c632:	dbdb      	blt.n	800c5ec <pb_enc_svarint+0x28>
        zigzagged = (pb_uint64_t)value << 1;
 800c634:	18db      	adds	r3, r3, r3
 800c636:	4152      	adcs	r2, r2
    if (value <= 0x7F)
 800c638:	2b80      	cmp	r3, #128	; 0x80
 800c63a:	f172 0100 	sbcs.w	r1, r2, #0
 800c63e:	d3dd      	bcc.n	800c5fc <pb_enc_svarint+0x38>
        value >>= 7;
 800c640:	0b98      	lsrs	r0, r3, #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c642:	f063 057f 	orn	r5, r3, #127	; 0x7f
 800c646:	f3c3 11c7 	ubfx	r1, r3, #7, #8
        value >>= 7;
 800c64a:	ea40 4082 	orr.w	r0, r0, r2, lsl #18
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c64e:	f88d 5004 	strb.w	r5, [sp, #4]
 800c652:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    while (value)
 800c656:	ea50 3592 	orrs.w	r5, r0, r2, lsr #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c65a:	f88d 1005 	strb.w	r1, [sp, #5]
    while (value)
 800c65e:	d078      	beq.n	800c752 <pb_enc_svarint+0x18e>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c660:	f060 017f 	orn	r1, r0, #127	; 0x7f
        value >>= 7;
 800c664:	0d58      	lsrs	r0, r3, #21
 800c666:	ea40 20c2 	orr.w	r0, r0, r2, lsl #11
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c66a:	b2c9      	uxtb	r1, r1
    while (value)
 800c66c:	ea50 5552 	orrs.w	r5, r0, r2, lsr #21
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c670:	f88d 1006 	strb.w	r1, [sp, #6]
    while (value)
 800c674:	d070      	beq.n	800c758 <pb_enc_svarint+0x194>
        value >>= 7;
 800c676:	0f1b      	lsrs	r3, r3, #28
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c678:	f060 017f 	orn	r1, r0, #127	; 0x7f
        value >>= 7;
 800c67c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c680:	b2c9      	uxtb	r1, r1
    while (value)
 800c682:	ea53 7012 	orrs.w	r0, r3, r2, lsr #28
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c686:	f88d 1007 	strb.w	r1, [sp, #7]
    while (value)
 800c68a:	d068      	beq.n	800c75e <pb_enc_svarint+0x19a>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c68c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c690:	b2d9      	uxtb	r1, r3
    while (value)
 800c692:	08d3      	lsrs	r3, r2, #3
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c694:	f88d 1008 	strb.w	r1, [sp, #8]
    while (value)
 800c698:	d064      	beq.n	800c764 <pb_enc_svarint+0x1a0>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c69a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c69e:	b2d9      	uxtb	r1, r3
    while (value)
 800c6a0:	0a93      	lsrs	r3, r2, #10
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c6a2:	f88d 1009 	strb.w	r1, [sp, #9]
    while (value)
 800c6a6:	d060      	beq.n	800c76a <pb_enc_svarint+0x1a6>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c6a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c6ac:	b2d9      	uxtb	r1, r3
    while (value)
 800c6ae:	0c53      	lsrs	r3, r2, #17
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c6b0:	f88d 100a 	strb.w	r1, [sp, #10]
    while (value)
 800c6b4:	d05c      	beq.n	800c770 <pb_enc_svarint+0x1ac>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c6b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c6ba:	b2d9      	uxtb	r1, r3
    while (value)
 800c6bc:	0e13      	lsrs	r3, r2, #24
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c6be:	f88d 100b 	strb.w	r1, [sp, #11]
    while (value)
 800c6c2:	d058      	beq.n	800c776 <pb_enc_svarint+0x1b2>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c6c4:	f043 0180 	orr.w	r1, r3, #128	; 0x80
    while (value)
 800c6c8:	2a00      	cmp	r2, #0
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c6ca:	f88d 100c 	strb.w	r1, [sp, #12]
    while (value)
 800c6ce:	da55      	bge.n	800c77c <pb_enc_svarint+0x1b8>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c6d0:	2381      	movs	r3, #129	; 0x81
 800c6d2:	f88d 300d 	strb.w	r3, [sp, #13]
        i++;
 800c6d6:	2009      	movs	r0, #9
 800c6d8:	250a      	movs	r5, #10
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c6da:	4619      	mov	r1, r3
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c6dc:	f100 0310 	add.w	r3, r0, #16
 800c6e0:	eb0d 0003 	add.w	r0, sp, r3
    if (stream->callback != NULL)
 800c6e4:	6826      	ldr	r6, [r4, #0]
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c6e6:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800c6ea:	f800 3c0c 	strb.w	r3, [r0, #-12]
    if (stream->callback != NULL)
 800c6ee:	b14e      	cbz	r6, 800c704 <pb_enc_svarint+0x140>
        if (stream->bytes_written + count > stream->max_size)
 800c6f0:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800c6f4:	442b      	add	r3, r5
 800c6f6:	4293      	cmp	r3, r2
 800c6f8:	d80e      	bhi.n	800c718 <pb_enc_svarint+0x154>
        if (!stream->callback(stream, buf, count))
 800c6fa:	462a      	mov	r2, r5
 800c6fc:	a901      	add	r1, sp, #4
 800c6fe:	4620      	mov	r0, r4
 800c700:	47b0      	blx	r6
 800c702:	b1f0      	cbz	r0, 800c742 <pb_enc_svarint+0x17e>
    stream->bytes_written += count;
 800c704:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c706:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c708:	442b      	add	r3, r5
 800c70a:	60e3      	str	r3, [r4, #12]
}
 800c70c:	b004      	add	sp, #16
 800c70e:	bd70      	pop	{r4, r5, r6, pc}
        value = *(const int_least8_t*)src;
 800c710:	f992 3000 	ldrsb.w	r3, [r2]
 800c714:	17da      	asrs	r2, r3, #31
 800c716:	e78b      	b.n	800c630 <pb_enc_svarint+0x6c>
            PB_RETURN_ERROR(stream, "stream full");
 800c718:	6923      	ldr	r3, [r4, #16]
 800c71a:	4a1a      	ldr	r2, [pc, #104]	; (800c784 <pb_enc_svarint+0x1c0>)
 800c71c:	2000      	movs	r0, #0
 800c71e:	4283      	cmp	r3, r0
 800c720:	bf08      	it	eq
 800c722:	4613      	moveq	r3, r2
 800c724:	6123      	str	r3, [r4, #16]
}
 800c726:	b004      	add	sp, #16
 800c728:	bd70      	pop	{r4, r5, r6, pc}
        PB_RETURN_ERROR(stream, "invalid data_size");
 800c72a:	6903      	ldr	r3, [r0, #16]
 800c72c:	4a16      	ldr	r2, [pc, #88]	; (800c788 <pb_enc_svarint+0x1c4>)
 800c72e:	2000      	movs	r0, #0
 800c730:	4283      	cmp	r3, r0
 800c732:	bf08      	it	eq
 800c734:	4613      	moveq	r3, r2
 800c736:	6123      	str	r3, [r4, #16]
}
 800c738:	b004      	add	sp, #16
 800c73a:	bd70      	pop	{r4, r5, r6, pc}
        value = *(const int32_t*)src;
 800c73c:	6813      	ldr	r3, [r2, #0]
 800c73e:	17da      	asrs	r2, r3, #31
 800c740:	e776      	b.n	800c630 <pb_enc_svarint+0x6c>
            PB_RETURN_ERROR(stream, "io error");
 800c742:	6923      	ldr	r3, [r4, #16]
 800c744:	4a11      	ldr	r2, [pc, #68]	; (800c78c <pb_enc_svarint+0x1c8>)
 800c746:	2b00      	cmp	r3, #0
 800c748:	bf08      	it	eq
 800c74a:	4613      	moveq	r3, r2
 800c74c:	6123      	str	r3, [r4, #16]
}
 800c74e:	b004      	add	sp, #16
 800c750:	bd70      	pop	{r4, r5, r6, pc}
        i++;
 800c752:	2001      	movs	r0, #1
 800c754:	2502      	movs	r5, #2
 800c756:	e7c1      	b.n	800c6dc <pb_enc_svarint+0x118>
 800c758:	2002      	movs	r0, #2
 800c75a:	2503      	movs	r5, #3
 800c75c:	e7be      	b.n	800c6dc <pb_enc_svarint+0x118>
 800c75e:	2003      	movs	r0, #3
 800c760:	2504      	movs	r5, #4
 800c762:	e7bb      	b.n	800c6dc <pb_enc_svarint+0x118>
 800c764:	2004      	movs	r0, #4
 800c766:	2505      	movs	r5, #5
 800c768:	e7b8      	b.n	800c6dc <pb_enc_svarint+0x118>
 800c76a:	2005      	movs	r0, #5
 800c76c:	2506      	movs	r5, #6
 800c76e:	e7b5      	b.n	800c6dc <pb_enc_svarint+0x118>
 800c770:	2006      	movs	r0, #6
 800c772:	2507      	movs	r5, #7
 800c774:	e7b2      	b.n	800c6dc <pb_enc_svarint+0x118>
 800c776:	2007      	movs	r0, #7
 800c778:	2508      	movs	r5, #8
 800c77a:	e7af      	b.n	800c6dc <pb_enc_svarint+0x118>
 800c77c:	2008      	movs	r0, #8
 800c77e:	2509      	movs	r5, #9
 800c780:	e7ac      	b.n	800c6dc <pb_enc_svarint+0x118>
 800c782:	bf00      	nop
 800c784:	080567dc 	.word	0x080567dc
 800c788:	080566d4 	.word	0x080566d4
 800c78c:	08056650 	.word	0x08056650

0800c790 <pb_write>:
{
 800c790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (stream->callback != NULL)
 800c792:	6806      	ldr	r6, [r0, #0]
{
 800c794:	4604      	mov	r4, r0
 800c796:	4615      	mov	r5, r2
    if (stream->callback != NULL)
 800c798:	b136      	cbz	r6, 800c7a8 <pb_write+0x18>
        if (stream->bytes_written + count > stream->max_size)
 800c79a:	68c3      	ldr	r3, [r0, #12]
 800c79c:	6887      	ldr	r7, [r0, #8]
 800c79e:	4413      	add	r3, r2
 800c7a0:	42bb      	cmp	r3, r7
 800c7a2:	d806      	bhi.n	800c7b2 <pb_write+0x22>
        if (!stream->callback(stream, buf, count))
 800c7a4:	47b0      	blx	r6
 800c7a6:	b160      	cbz	r0, 800c7c2 <pb_write+0x32>
    stream->bytes_written += count;
 800c7a8:	68e2      	ldr	r2, [r4, #12]
 800c7aa:	442a      	add	r2, r5
    return true;
 800c7ac:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c7ae:	60e2      	str	r2, [r4, #12]
}
 800c7b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            PB_RETURN_ERROR(stream, "stream full");
 800c7b2:	6903      	ldr	r3, [r0, #16]
 800c7b4:	4a06      	ldr	r2, [pc, #24]	; (800c7d0 <pb_write+0x40>)
 800c7b6:	2000      	movs	r0, #0
 800c7b8:	4283      	cmp	r3, r0
 800c7ba:	bf08      	it	eq
 800c7bc:	4613      	moveq	r3, r2
 800c7be:	6123      	str	r3, [r4, #16]
}
 800c7c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            PB_RETURN_ERROR(stream, "io error");
 800c7c2:	6923      	ldr	r3, [r4, #16]
 800c7c4:	4a03      	ldr	r2, [pc, #12]	; (800c7d4 <pb_write+0x44>)
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	bf08      	it	eq
 800c7ca:	4613      	moveq	r3, r2
 800c7cc:	6123      	str	r3, [r4, #16]
}
 800c7ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7d0:	080567dc 	.word	0x080567dc
 800c7d4:	08056650 	.word	0x08056650

0800c7d8 <pb_encode_varint>:
{
 800c7d8:	b570      	push	{r4, r5, r6, lr}
    if (value <= 0x7F)
 800c7da:	2a80      	cmp	r2, #128	; 0x80
 800c7dc:	f173 0100 	sbcs.w	r1, r3, #0
{
 800c7e0:	b084      	sub	sp, #16
 800c7e2:	4604      	mov	r4, r0
    if (value <= 0x7F)
 800c7e4:	d36d      	bcc.n	800c8c2 <pb_encode_varint+0xea>
        value >>= 7;
 800c7e6:	0b90      	lsrs	r0, r2, #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c7e8:	f062 057f 	orn	r5, r2, #127	; 0x7f
 800c7ec:	f3c2 11c7 	ubfx	r1, r2, #7, #8
        value >>= 7;
 800c7f0:	ea40 4083 	orr.w	r0, r0, r3, lsl #18
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c7f4:	f88d 5004 	strb.w	r5, [sp, #4]
 800c7f8:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    while (value)
 800c7fc:	ea50 3593 	orrs.w	r5, r0, r3, lsr #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c800:	f88d 1005 	strb.w	r1, [sp, #5]
    while (value)
 800c804:	d07b      	beq.n	800c8fe <pb_encode_varint+0x126>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c806:	f060 017f 	orn	r1, r0, #127	; 0x7f
        value >>= 7;
 800c80a:	0d50      	lsrs	r0, r2, #21
 800c80c:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c810:	b2c9      	uxtb	r1, r1
    while (value)
 800c812:	ea50 5553 	orrs.w	r5, r0, r3, lsr #21
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c816:	f88d 1006 	strb.w	r1, [sp, #6]
    while (value)
 800c81a:	d073      	beq.n	800c904 <pb_encode_varint+0x12c>
        value >>= 7;
 800c81c:	0f12      	lsrs	r2, r2, #28
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c81e:	f060 017f 	orn	r1, r0, #127	; 0x7f
        value >>= 7;
 800c822:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c826:	b2c9      	uxtb	r1, r1
    while (value)
 800c828:	ea52 7013 	orrs.w	r0, r2, r3, lsr #28
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c82c:	f88d 1007 	strb.w	r1, [sp, #7]
    while (value)
 800c830:	d05a      	beq.n	800c8e8 <pb_encode_varint+0x110>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c832:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800c836:	b2d1      	uxtb	r1, r2
    while (value)
 800c838:	08da      	lsrs	r2, r3, #3
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c83a:	f88d 1008 	strb.w	r1, [sp, #8]
    while (value)
 800c83e:	d064      	beq.n	800c90a <pb_encode_varint+0x132>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c840:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800c844:	b2d1      	uxtb	r1, r2
    while (value)
 800c846:	0a9a      	lsrs	r2, r3, #10
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c848:	f88d 1009 	strb.w	r1, [sp, #9]
    while (value)
 800c84c:	d060      	beq.n	800c910 <pb_encode_varint+0x138>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c84e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800c852:	b2d1      	uxtb	r1, r2
    while (value)
 800c854:	0c5a      	lsrs	r2, r3, #17
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c856:	f88d 100a 	strb.w	r1, [sp, #10]
    while (value)
 800c85a:	d05c      	beq.n	800c916 <pb_encode_varint+0x13e>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c85c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800c860:	b2d1      	uxtb	r1, r2
    while (value)
 800c862:	0e1a      	lsrs	r2, r3, #24
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c864:	f88d 100b 	strb.w	r1, [sp, #11]
    while (value)
 800c868:	d058      	beq.n	800c91c <pb_encode_varint+0x144>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c86a:	f042 0180 	orr.w	r1, r2, #128	; 0x80
    while (value)
 800c86e:	2b00      	cmp	r3, #0
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c870:	f88d 100c 	strb.w	r1, [sp, #12]
    while (value)
 800c874:	da55      	bge.n	800c922 <pb_encode_varint+0x14a>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800c876:	2181      	movs	r1, #129	; 0x81
 800c878:	f88d 100d 	strb.w	r1, [sp, #13]
        i++;
 800c87c:	2309      	movs	r3, #9
 800c87e:	250a      	movs	r5, #10
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c880:	3310      	adds	r3, #16
 800c882:	446b      	add	r3, sp
    if (stream->callback != NULL)
 800c884:	6826      	ldr	r6, [r4, #0]
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800c886:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800c88a:	f803 1c0c 	strb.w	r1, [r3, #-12]
    if (stream->callback != NULL)
 800c88e:	b14e      	cbz	r6, 800c8a4 <pb_encode_varint+0xcc>
        if (stream->bytes_written + count > stream->max_size)
 800c890:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800c894:	442b      	add	r3, r5
 800c896:	4293      	cmp	r3, r2
 800c898:	d80a      	bhi.n	800c8b0 <pb_encode_varint+0xd8>
        if (!stream->callback(stream, buf, count))
 800c89a:	462a      	mov	r2, r5
 800c89c:	a901      	add	r1, sp, #4
 800c89e:	4620      	mov	r0, r4
 800c8a0:	47b0      	blx	r6
 800c8a2:	b320      	cbz	r0, 800c8ee <pb_encode_varint+0x116>
    stream->bytes_written += count;
 800c8a4:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c8a6:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c8a8:	442b      	add	r3, r5
 800c8aa:	60e3      	str	r3, [r4, #12]
}
 800c8ac:	b004      	add	sp, #16
 800c8ae:	bd70      	pop	{r4, r5, r6, pc}
            PB_RETURN_ERROR(stream, "stream full");
 800c8b0:	6923      	ldr	r3, [r4, #16]
 800c8b2:	4a1d      	ldr	r2, [pc, #116]	; (800c928 <pb_encode_varint+0x150>)
 800c8b4:	2000      	movs	r0, #0
 800c8b6:	4283      	cmp	r3, r0
 800c8b8:	bf08      	it	eq
 800c8ba:	4613      	moveq	r3, r2
 800c8bc:	6123      	str	r3, [r4, #16]
}
 800c8be:	b004      	add	sp, #16
 800c8c0:	bd70      	pop	{r4, r5, r6, pc}
    if (stream->callback != NULL)
 800c8c2:	6805      	ldr	r5, [r0, #0]
        pb_byte_t v = (pb_byte_t)value;
 800c8c4:	f88d 2004 	strb.w	r2, [sp, #4]
    if (stream->callback != NULL)
 800c8c8:	b145      	cbz	r5, 800c8dc <pb_encode_varint+0x104>
        if (stream->bytes_written + count > stream->max_size)
 800c8ca:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800c8ce:	3301      	adds	r3, #1
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	d8ed      	bhi.n	800c8b0 <pb_encode_varint+0xd8>
        if (!stream->callback(stream, buf, count))
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	a901      	add	r1, sp, #4
 800c8d8:	47a8      	blx	r5
 800c8da:	b140      	cbz	r0, 800c8ee <pb_encode_varint+0x116>
    stream->bytes_written += count;
 800c8dc:	68e3      	ldr	r3, [r4, #12]
    return true;
 800c8de:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800c8e0:	4403      	add	r3, r0
 800c8e2:	60e3      	str	r3, [r4, #12]
}
 800c8e4:	b004      	add	sp, #16
 800c8e6:	bd70      	pop	{r4, r5, r6, pc}
        i++;
 800c8e8:	2303      	movs	r3, #3
 800c8ea:	2504      	movs	r5, #4
 800c8ec:	e7c8      	b.n	800c880 <pb_encode_varint+0xa8>
            PB_RETURN_ERROR(stream, "io error");
 800c8ee:	6923      	ldr	r3, [r4, #16]
 800c8f0:	4a0e      	ldr	r2, [pc, #56]	; (800c92c <pb_encode_varint+0x154>)
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	bf08      	it	eq
 800c8f6:	4613      	moveq	r3, r2
 800c8f8:	6123      	str	r3, [r4, #16]
}
 800c8fa:	b004      	add	sp, #16
 800c8fc:	bd70      	pop	{r4, r5, r6, pc}
        i++;
 800c8fe:	2301      	movs	r3, #1
 800c900:	2502      	movs	r5, #2
 800c902:	e7bd      	b.n	800c880 <pb_encode_varint+0xa8>
 800c904:	2302      	movs	r3, #2
 800c906:	2503      	movs	r5, #3
 800c908:	e7ba      	b.n	800c880 <pb_encode_varint+0xa8>
 800c90a:	2304      	movs	r3, #4
 800c90c:	2505      	movs	r5, #5
 800c90e:	e7b7      	b.n	800c880 <pb_encode_varint+0xa8>
 800c910:	2305      	movs	r3, #5
 800c912:	2506      	movs	r5, #6
 800c914:	e7b4      	b.n	800c880 <pb_encode_varint+0xa8>
 800c916:	2306      	movs	r3, #6
 800c918:	2507      	movs	r5, #7
 800c91a:	e7b1      	b.n	800c880 <pb_encode_varint+0xa8>
 800c91c:	2307      	movs	r3, #7
 800c91e:	2508      	movs	r5, #8
 800c920:	e7ae      	b.n	800c880 <pb_encode_varint+0xa8>
 800c922:	2308      	movs	r3, #8
 800c924:	2509      	movs	r5, #9
 800c926:	e7ab      	b.n	800c880 <pb_encode_varint+0xa8>
 800c928:	080567dc 	.word	0x080567dc
 800c92c:	08056650 	.word	0x08056650

0800c930 <pb_enc_string>:
{
 800c930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800c934:	788b      	ldrb	r3, [r1, #2]
    size_t max_size = field->data_size;
 800c936:	f8b1 4007 	ldrh.w	r4, [r1, #7]
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800c93a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c93e:	2b80      	cmp	r3, #128	; 0x80
{
 800c940:	4606      	mov	r6, r0
 800c942:	4617      	mov	r7, r2
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800c944:	d02b      	beq.n	800c99e <pb_enc_string+0x6e>
    if (src == NULL)
 800c946:	b33a      	cbz	r2, 800c998 <pb_enc_string+0x68>
    size_t max_size = field->data_size;
 800c948:	46a4      	mov	ip, r4
        while (size < max_size && *p != '\0')
 800c94a:	b14c      	cbz	r4, 800c960 <pb_enc_string+0x30>
 800c94c:	1e7b      	subs	r3, r7, #1
    size_t size = 0;
 800c94e:	2400      	movs	r4, #0
 800c950:	e002      	b.n	800c958 <pb_enc_string+0x28>
            size++;
 800c952:	3401      	adds	r4, #1
        while (size < max_size && *p != '\0')
 800c954:	45a4      	cmp	ip, r4
 800c956:	d903      	bls.n	800c960 <pb_enc_string+0x30>
 800c958:	f813 5f01 	ldrb.w	r5, [r3, #1]!
 800c95c:	2d00      	cmp	r5, #0
 800c95e:	d1f8      	bne.n	800c952 <pb_enc_string+0x22>
 800c960:	4622      	mov	r2, r4
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800c962:	2300      	movs	r3, #0
 800c964:	4630      	mov	r0, r6
 800c966:	f7ff ff37 	bl	800c7d8 <pb_encode_varint>
 800c96a:	4605      	mov	r5, r0
 800c96c:	b188      	cbz	r0, 800c992 <pb_enc_string+0x62>
    if (stream->callback != NULL)
 800c96e:	f8d6 8000 	ldr.w	r8, [r6]
 800c972:	f1b8 0f00 	cmp.w	r8, #0
 800c976:	d009      	beq.n	800c98c <pb_enc_string+0x5c>
        if (stream->bytes_written + count > stream->max_size)
 800c978:	68f3      	ldr	r3, [r6, #12]
 800c97a:	68b2      	ldr	r2, [r6, #8]
 800c97c:	4423      	add	r3, r4
 800c97e:	4293      	cmp	r3, r2
 800c980:	d81a      	bhi.n	800c9b8 <pb_enc_string+0x88>
        if (!stream->callback(stream, buf, count))
 800c982:	4639      	mov	r1, r7
 800c984:	4622      	mov	r2, r4
 800c986:	4630      	mov	r0, r6
 800c988:	47c0      	blx	r8
 800c98a:	b168      	cbz	r0, 800c9a8 <pb_enc_string+0x78>
    stream->bytes_written += count;
 800c98c:	68f3      	ldr	r3, [r6, #12]
 800c98e:	4423      	add	r3, r4
 800c990:	60f3      	str	r3, [r6, #12]
}
 800c992:	4628      	mov	r0, r5
 800c994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c998:	463a      	mov	r2, r7
        size = 0; /* Treat null pointer as an empty string */
 800c99a:	463c      	mov	r4, r7
 800c99c:	e7e1      	b.n	800c962 <pb_enc_string+0x32>
    if (src == NULL)
 800c99e:	2a00      	cmp	r2, #0
 800c9a0:	d0fa      	beq.n	800c998 <pb_enc_string+0x68>
        max_size = (size_t)-1;
 800c9a2:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800c9a6:	e7d1      	b.n	800c94c <pb_enc_string+0x1c>
            PB_RETURN_ERROR(stream, "io error");
 800c9a8:	6933      	ldr	r3, [r6, #16]
 800c9aa:	4a08      	ldr	r2, [pc, #32]	; (800c9cc <pb_enc_string+0x9c>)
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	bf08      	it	eq
 800c9b0:	4613      	moveq	r3, r2
 800c9b2:	4605      	mov	r5, r0
 800c9b4:	6133      	str	r3, [r6, #16]
 800c9b6:	e7ec      	b.n	800c992 <pb_enc_string+0x62>
            PB_RETURN_ERROR(stream, "stream full");
 800c9b8:	6933      	ldr	r3, [r6, #16]
 800c9ba:	4a05      	ldr	r2, [pc, #20]	; (800c9d0 <pb_enc_string+0xa0>)
 800c9bc:	2500      	movs	r5, #0
 800c9be:	42ab      	cmp	r3, r5
 800c9c0:	bf08      	it	eq
 800c9c2:	4613      	moveq	r3, r2
 800c9c4:	6133      	str	r3, [r6, #16]
}
 800c9c6:	4628      	mov	r0, r5
 800c9c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9cc:	08056650 	.word	0x08056650
 800c9d0:	080567dc 	.word	0x080567dc

0800c9d4 <pb_enc_bytes>:
{
 800c9d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9d8:	4605      	mov	r5, r0
    if (src == NULL)
 800c9da:	4616      	mov	r6, r2
 800c9dc:	2a00      	cmp	r2, #0
 800c9de:	d042      	beq.n	800ca66 <pb_enc_bytes+0x92>
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 800c9e0:	788c      	ldrb	r4, [r1, #2]
        PB_BYTES_ARRAY_T_ALLOCSIZE(bytes->size) > field->data_size)
 800c9e2:	8817      	ldrh	r7, [r2, #0]
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 800c9e4:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
 800c9e8:	d104      	bne.n	800c9f4 <pb_enc_bytes+0x20>
        PB_BYTES_ARRAY_T_ALLOCSIZE(bytes->size) > field->data_size)
 800c9ea:	f8b1 3007 	ldrh.w	r3, [r1, #7]
 800c9ee:	1cba      	adds	r2, r7, #2
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 800c9f0:	429a      	cmp	r2, r3
 800c9f2:	d821      	bhi.n	800ca38 <pb_enc_bytes+0x64>
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800c9f4:	463a      	mov	r2, r7
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	f7ff feed 	bl	800c7d8 <pb_encode_varint>
 800c9fe:	4604      	mov	r4, r0
 800ca00:	b918      	cbnz	r0, 800ca0a <pb_enc_bytes+0x36>
        return false;
 800ca02:	2400      	movs	r4, #0
}
 800ca04:	4620      	mov	r0, r4
 800ca06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (stream->callback != NULL)
 800ca0a:	f8d5 8000 	ldr.w	r8, [r5]
 800ca0e:	f1b8 0f00 	cmp.w	r8, #0
 800ca12:	d01a      	beq.n	800ca4a <pb_enc_bytes+0x76>
        if (stream->bytes_written + count > stream->max_size)
 800ca14:	68eb      	ldr	r3, [r5, #12]
 800ca16:	68aa      	ldr	r2, [r5, #8]
 800ca18:	443b      	add	r3, r7
 800ca1a:	4293      	cmp	r3, r2
 800ca1c:	d81b      	bhi.n	800ca56 <pb_enc_bytes+0x82>
        if (!stream->callback(stream, buf, count))
 800ca1e:	1cb1      	adds	r1, r6, #2
 800ca20:	463a      	mov	r2, r7
 800ca22:	4628      	mov	r0, r5
 800ca24:	47c0      	blx	r8
 800ca26:	b980      	cbnz	r0, 800ca4a <pb_enc_bytes+0x76>
            PB_RETURN_ERROR(stream, "io error");
 800ca28:	692b      	ldr	r3, [r5, #16]
 800ca2a:	4a1d      	ldr	r2, [pc, #116]	; (800caa0 <pb_enc_bytes+0xcc>)
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	bf08      	it	eq
 800ca30:	4613      	moveq	r3, r2
 800ca32:	4604      	mov	r4, r0
 800ca34:	612b      	str	r3, [r5, #16]
 800ca36:	e7e5      	b.n	800ca04 <pb_enc_bytes+0x30>
        PB_RETURN_ERROR(stream, "bytes size exceeded");
 800ca38:	6903      	ldr	r3, [r0, #16]
 800ca3a:	4a1a      	ldr	r2, [pc, #104]	; (800caa4 <pb_enc_bytes+0xd0>)
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	bf08      	it	eq
 800ca40:	4613      	moveq	r3, r2
 800ca42:	6103      	str	r3, [r0, #16]
}
 800ca44:	4620      	mov	r0, r4
 800ca46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    stream->bytes_written += count;
 800ca4a:	68eb      	ldr	r3, [r5, #12]
 800ca4c:	443b      	add	r3, r7
 800ca4e:	60eb      	str	r3, [r5, #12]
}
 800ca50:	4620      	mov	r0, r4
 800ca52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            PB_RETURN_ERROR(stream, "stream full");
 800ca56:	692b      	ldr	r3, [r5, #16]
 800ca58:	4a13      	ldr	r2, [pc, #76]	; (800caa8 <pb_enc_bytes+0xd4>)
 800ca5a:	2400      	movs	r4, #0
 800ca5c:	42a3      	cmp	r3, r4
 800ca5e:	bf08      	it	eq
 800ca60:	4613      	moveq	r3, r2
 800ca62:	612b      	str	r3, [r5, #16]
 800ca64:	e7ce      	b.n	800ca04 <pb_enc_bytes+0x30>
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800ca66:	2200      	movs	r2, #0
 800ca68:	2300      	movs	r3, #0
 800ca6a:	f7ff feb5 	bl	800c7d8 <pb_encode_varint>
 800ca6e:	4604      	mov	r4, r0
 800ca70:	2800      	cmp	r0, #0
 800ca72:	d0c6      	beq.n	800ca02 <pb_enc_bytes+0x2e>
    if (stream->callback != NULL)
 800ca74:	682b      	ldr	r3, [r5, #0]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d0c4      	beq.n	800ca04 <pb_enc_bytes+0x30>
        if (stream->bytes_written + count > stream->max_size)
 800ca7a:	e9d5 2102 	ldrd	r2, r1, [r5, #8]
 800ca7e:	4291      	cmp	r1, r2
 800ca80:	d806      	bhi.n	800ca90 <pb_enc_bytes+0xbc>
        if (!stream->callback(stream, buf, count))
 800ca82:	4632      	mov	r2, r6
 800ca84:	4631      	mov	r1, r6
 800ca86:	4628      	mov	r0, r5
 800ca88:	4798      	blx	r3
 800ca8a:	2800      	cmp	r0, #0
 800ca8c:	d1ba      	bne.n	800ca04 <pb_enc_bytes+0x30>
 800ca8e:	e7cb      	b.n	800ca28 <pb_enc_bytes+0x54>
            PB_RETURN_ERROR(stream, "stream full");
 800ca90:	692b      	ldr	r3, [r5, #16]
 800ca92:	4a05      	ldr	r2, [pc, #20]	; (800caa8 <pb_enc_bytes+0xd4>)
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	bf08      	it	eq
 800ca98:	4613      	moveq	r3, r2
 800ca9a:	4634      	mov	r4, r6
 800ca9c:	612b      	str	r3, [r5, #16]
 800ca9e:	e7b1      	b.n	800ca04 <pb_enc_bytes+0x30>
 800caa0:	08056650 	.word	0x08056650
 800caa4:	080567e8 	.word	0x080567e8
 800caa8:	080567dc 	.word	0x080567dc

0800caac <pb_encode_tag_for_field>:
{
 800caac:	b570      	push	{r4, r5, r6, lr}
    switch (PB_LTYPE(field->type))
 800caae:	788b      	ldrb	r3, [r1, #2]
 800cab0:	f003 030f 	and.w	r3, r3, #15
{
 800cab4:	b084      	sub	sp, #16
 800cab6:	4604      	mov	r4, r0
    switch (PB_LTYPE(field->type))
 800cab8:	2b09      	cmp	r3, #9
 800caba:	d851      	bhi.n	800cb60 <pb_encode_tag_for_field+0xb4>
 800cabc:	e8df f003 	tbb	[pc, r3]
 800cac0:	5b373737 	.word	0x5b373737
 800cac4:	05050559 	.word	0x05050559
 800cac8:	0550      	.short	0x0550
            break;
 800caca:	2302      	movs	r3, #2
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 800cacc:	880a      	ldrh	r2, [r1, #0]
 800cace:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    if (value <= 0x7F)
 800cad2:	2b7f      	cmp	r3, #127	; 0x7f
 800cad4:	d931      	bls.n	800cb3a <pb_encode_tag_for_field+0x8e>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800cad6:	f063 027f 	orn	r2, r3, #127	; 0x7f
 800cada:	f3c3 11c7 	ubfx	r1, r3, #7, #8
 800cade:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800cae2:	f88d 2004 	strb.w	r2, [sp, #4]
        value >>= 7;
 800cae6:	0b9a      	lsrs	r2, r3, #14
    while (value)
 800cae8:	0b9b      	lsrs	r3, r3, #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800caea:	f88d 1005 	strb.w	r1, [sp, #5]
    while (value)
 800caee:	d055      	beq.n	800cb9c <pb_encode_tag_for_field+0xf0>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800caf0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800caf4:	b2d1      	uxtb	r1, r2
 800caf6:	f88d 1006 	strb.w	r1, [sp, #6]
        i++;
 800cafa:	2302      	movs	r3, #2
 800cafc:	2503      	movs	r5, #3
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800cafe:	3310      	adds	r3, #16
 800cb00:	446b      	add	r3, sp
    if (stream->callback != NULL)
 800cb02:	6826      	ldr	r6, [r4, #0]
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800cb04:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800cb08:	f803 1c0c 	strb.w	r1, [r3, #-12]
    if (stream->callback != NULL)
 800cb0c:	b14e      	cbz	r6, 800cb22 <pb_encode_tag_for_field+0x76>
        if (stream->bytes_written + count > stream->max_size)
 800cb0e:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800cb12:	442b      	add	r3, r5
 800cb14:	4293      	cmp	r3, r2
 800cb16:	d838      	bhi.n	800cb8a <pb_encode_tag_for_field+0xde>
        if (!stream->callback(stream, buf, count))
 800cb18:	462a      	mov	r2, r5
 800cb1a:	a901      	add	r1, sp, #4
 800cb1c:	4620      	mov	r0, r4
 800cb1e:	47b0      	blx	r6
 800cb20:	b358      	cbz	r0, 800cb7a <pb_encode_tag_for_field+0xce>
    stream->bytes_written += count;
 800cb22:	68e3      	ldr	r3, [r4, #12]
 800cb24:	442b      	add	r3, r5
    return true;
 800cb26:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800cb28:	60e3      	str	r3, [r4, #12]
}
 800cb2a:	b004      	add	sp, #16
 800cb2c:	bd70      	pop	{r4, r5, r6, pc}
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 800cb2e:	880a      	ldrh	r2, [r1, #0]
    switch (PB_LTYPE(field->type))
 800cb30:	2300      	movs	r3, #0
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 800cb32:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    if (value <= 0x7F)
 800cb36:	2b7f      	cmp	r3, #127	; 0x7f
 800cb38:	d8cd      	bhi.n	800cad6 <pb_encode_tag_for_field+0x2a>
    if (stream->callback != NULL)
 800cb3a:	6825      	ldr	r5, [r4, #0]
        pb_byte_t v = (pb_byte_t)value;
 800cb3c:	f88d 3004 	strb.w	r3, [sp, #4]
    if (stream->callback != NULL)
 800cb40:	b14d      	cbz	r5, 800cb56 <pb_encode_tag_for_field+0xaa>
        if (stream->bytes_written + count > stream->max_size)
 800cb42:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800cb46:	3301      	adds	r3, #1
 800cb48:	4293      	cmp	r3, r2
 800cb4a:	d81e      	bhi.n	800cb8a <pb_encode_tag_for_field+0xde>
        if (!stream->callback(stream, buf, count))
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	a901      	add	r1, sp, #4
 800cb50:	4620      	mov	r0, r4
 800cb52:	47a8      	blx	r5
 800cb54:	b188      	cbz	r0, 800cb7a <pb_encode_tag_for_field+0xce>
    stream->bytes_written += count;
 800cb56:	68e3      	ldr	r3, [r4, #12]
    return true;
 800cb58:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800cb5a:	4403      	add	r3, r0
 800cb5c:	60e3      	str	r3, [r4, #12]
    return true;
 800cb5e:	e7e4      	b.n	800cb2a <pb_encode_tag_for_field+0x7e>
            PB_RETURN_ERROR(stream, "invalid field type");
 800cb60:	6903      	ldr	r3, [r0, #16]
 800cb62:	4a10      	ldr	r2, [pc, #64]	; (800cba4 <pb_encode_tag_for_field+0xf8>)
 800cb64:	2000      	movs	r0, #0
 800cb66:	4283      	cmp	r3, r0
 800cb68:	bf08      	it	eq
 800cb6a:	4613      	moveq	r3, r2
 800cb6c:	6123      	str	r3, [r4, #16]
}
 800cb6e:	b004      	add	sp, #16
 800cb70:	bd70      	pop	{r4, r5, r6, pc}
    switch (PB_LTYPE(field->type))
 800cb72:	2301      	movs	r3, #1
 800cb74:	e7aa      	b.n	800cacc <pb_encode_tag_for_field+0x20>
 800cb76:	2305      	movs	r3, #5
 800cb78:	e7a8      	b.n	800cacc <pb_encode_tag_for_field+0x20>
            PB_RETURN_ERROR(stream, "io error");
 800cb7a:	6923      	ldr	r3, [r4, #16]
 800cb7c:	4a0a      	ldr	r2, [pc, #40]	; (800cba8 <pb_encode_tag_for_field+0xfc>)
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	bf08      	it	eq
 800cb82:	4613      	moveq	r3, r2
 800cb84:	6123      	str	r3, [r4, #16]
}
 800cb86:	b004      	add	sp, #16
 800cb88:	bd70      	pop	{r4, r5, r6, pc}
            PB_RETURN_ERROR(stream, "stream full");
 800cb8a:	6923      	ldr	r3, [r4, #16]
 800cb8c:	4a07      	ldr	r2, [pc, #28]	; (800cbac <pb_encode_tag_for_field+0x100>)
 800cb8e:	2000      	movs	r0, #0
 800cb90:	4283      	cmp	r3, r0
 800cb92:	bf08      	it	eq
 800cb94:	4613      	moveq	r3, r2
 800cb96:	6123      	str	r3, [r4, #16]
}
 800cb98:	b004      	add	sp, #16
 800cb9a:	bd70      	pop	{r4, r5, r6, pc}
        i++;
 800cb9c:	2301      	movs	r3, #1
 800cb9e:	2502      	movs	r5, #2
 800cba0:	e7ad      	b.n	800cafe <pb_encode_tag_for_field+0x52>
 800cba2:	bf00      	nop
 800cba4:	08056738 	.word	0x08056738
 800cba8:	08056650 	.word	0x08056650
 800cbac:	080567dc 	.word	0x080567dc

0800cbb0 <encode_field>:
{
 800cbb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    switch (PB_ATYPE(field->type))
 800cbb4:	788b      	ldrb	r3, [r1, #2]
 800cbb6:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
 800cbba:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
{
 800cbbe:	b088      	sub	sp, #32
 800cbc0:	4606      	mov	r6, r0
 800cbc2:	4615      	mov	r5, r2
    switch (PB_ATYPE(field->type))
 800cbc4:	d00b      	beq.n	800cbde <encode_field+0x2e>
 800cbc6:	065a      	lsls	r2, r3, #25
 800cbc8:	d513      	bpl.n	800cbf2 <encode_field+0x42>
            PB_RETURN_ERROR(stream, "invalid field type");
 800cbca:	6933      	ldr	r3, [r6, #16]
 800cbcc:	4a97      	ldr	r2, [pc, #604]	; (800ce2c <encode_field+0x27c>)
 800cbce:	2000      	movs	r0, #0
 800cbd0:	4283      	cmp	r3, r0
 800cbd2:	bf08      	it	eq
 800cbd4:	4613      	moveq	r3, r2
 800cbd6:	6133      	str	r3, [r6, #16]
}
 800cbd8:	b008      	add	sp, #32
 800cbda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (callback->funcs.encode != NULL)
 800cbde:	6813      	ldr	r3, [r2, #0]
 800cbe0:	b11b      	cbz	r3, 800cbea <encode_field+0x3a>
        if (!callback->funcs.encode(stream, field, arg))
 800cbe2:	3204      	adds	r2, #4
 800cbe4:	4798      	blx	r3
 800cbe6:	2800      	cmp	r0, #0
 800cbe8:	d03b      	beq.n	800cc62 <encode_field+0xb2>
    return true;
 800cbea:	2001      	movs	r0, #1
}
 800cbec:	b008      	add	sp, #32
 800cbee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    func = PB_ENCODERS[PB_LTYPE(field->type)];
 800cbf2:	460c      	mov	r4, r1
 800cbf4:	4a8e      	ldr	r2, [pc, #568]	; (800ce30 <encode_field+0x280>)
 800cbf6:	f003 010f 	and.w	r1, r3, #15
 800cbfa:	f852 7021 	ldr.w	r7, [r2, r1, lsl #2]
    if (field->size_offset)
 800cbfe:	f9b4 1005 	ldrsh.w	r1, [r4, #5]
 800cc02:	bb51      	cbnz	r1, 800cc5a <encode_field+0xaa>
    else if (PB_HTYPE(field->type) == PB_HTYPE_OPTIONAL)
 800cc04:	f003 0230 	and.w	r2, r3, #48	; 0x30
 800cc08:	2a10      	cmp	r2, #16
 800cc0a:	f000 80a8 	beq.w	800cd5e <encode_field+0x1ae>
        implicit_has = true;
 800cc0e:	2101      	movs	r1, #1
 800cc10:	f88d 100b 	strb.w	r1, [sp, #11]
    const void *pSize = &implicit_has;
 800cc14:	f10d 010b 	add.w	r1, sp, #11
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800cc18:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
 800cc1c:	d105      	bne.n	800cc2a <encode_field+0x7a>
        pData = *(const void* const*)pData;
 800cc1e:	682d      	ldr	r5, [r5, #0]
        implicit_has = (pData != NULL);
 800cc20:	1e28      	subs	r0, r5, #0
 800cc22:	bf18      	it	ne
 800cc24:	2001      	movne	r0, #1
 800cc26:	f88d 000b 	strb.w	r0, [sp, #11]
    switch (PB_HTYPE(field->type))
 800cc2a:	2a20      	cmp	r2, #32
 800cc2c:	d031      	beq.n	800cc92 <encode_field+0xe2>
 800cc2e:	d81f      	bhi.n	800cc70 <encode_field+0xc0>
 800cc30:	b32a      	cbz	r2, 800cc7e <encode_field+0xce>
 800cc32:	2a10      	cmp	r2, #16
 800cc34:	d1c9      	bne.n	800cbca <encode_field+0x1a>
            if (*(const bool*)pSize)
 800cc36:	780b      	ldrb	r3, [r1, #0]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d0d6      	beq.n	800cbea <encode_field+0x3a>
            if (!pb_encode_tag_for_field(stream, field))
 800cc3c:	4621      	mov	r1, r4
 800cc3e:	4630      	mov	r0, r6
 800cc40:	f7ff ff34 	bl	800caac <pb_encode_tag_for_field>
 800cc44:	2800      	cmp	r0, #0
 800cc46:	f000 8088 	beq.w	800cd5a <encode_field+0x1aa>
                if (!func(stream, field, pData))
 800cc4a:	462a      	mov	r2, r5
 800cc4c:	4621      	mov	r1, r4
 800cc4e:	4630      	mov	r0, r6
 800cc50:	463b      	mov	r3, r7
}
 800cc52:	b008      	add	sp, #32
 800cc54:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
                if (!func(stream, field, pData))
 800cc58:	4718      	bx	r3
        pSize = (const char*)pData + field->size_offset;
 800cc5a:	4429      	add	r1, r5
 800cc5c:	f003 0230 	and.w	r2, r3, #48	; 0x30
 800cc60:	e7da      	b.n	800cc18 <encode_field+0x68>
            PB_RETURN_ERROR(stream, "callback error");
 800cc62:	6933      	ldr	r3, [r6, #16]
 800cc64:	4a73      	ldr	r2, [pc, #460]	; (800ce34 <encode_field+0x284>)
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	bf08      	it	eq
 800cc6a:	4613      	moveq	r3, r2
 800cc6c:	6133      	str	r3, [r6, #16]
 800cc6e:	e7b3      	b.n	800cbd8 <encode_field+0x28>
    switch (PB_HTYPE(field->type))
 800cc70:	2a30      	cmp	r2, #48	; 0x30
 800cc72:	d1aa      	bne.n	800cbca <encode_field+0x1a>
            if (*(const pb_size_t*)pSize == field->tag)
 800cc74:	880a      	ldrh	r2, [r1, #0]
 800cc76:	8823      	ldrh	r3, [r4, #0]
 800cc78:	429a      	cmp	r2, r3
 800cc7a:	d1b6      	bne.n	800cbea <encode_field+0x3a>
 800cc7c:	e7de      	b.n	800cc3c <encode_field+0x8c>
            if (!pData)
 800cc7e:	2d00      	cmp	r5, #0
 800cc80:	d1dc      	bne.n	800cc3c <encode_field+0x8c>
                PB_RETURN_ERROR(stream, "missing required field");
 800cc82:	6933      	ldr	r3, [r6, #16]
 800cc84:	4a6c      	ldr	r2, [pc, #432]	; (800ce38 <encode_field+0x288>)
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	bf08      	it	eq
 800cc8a:	4613      	moveq	r3, r2
 800cc8c:	4628      	mov	r0, r5
 800cc8e:	6133      	str	r3, [r6, #16]
 800cc90:	e7a2      	b.n	800cbd8 <encode_field+0x28>
            if (field->size_offset != 0) {
 800cc92:	f9b4 2005 	ldrsh.w	r2, [r4, #5]
 800cc96:	b36a      	cbz	r2, 800ccf4 <encode_field+0x144>
                count = *(const pb_size_t*)pSize;
 800cc98:	f8b1 8000 	ldrh.w	r8, [r1]
    if (count == 0)
 800cc9c:	f1b8 0f00 	cmp.w	r8, #0
 800cca0:	d0a3      	beq.n	800cbea <encode_field+0x3a>
    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
 800cca2:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
 800cca6:	d004      	beq.n	800ccb2 <encode_field+0x102>
 800cca8:	f8b4 2009 	ldrh.w	r2, [r4, #9]
 800ccac:	4590      	cmp	r8, r2
 800ccae:	f200 80a8 	bhi.w	800ce02 <encode_field+0x252>
    if (PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
 800ccb2:	f003 020f 	and.w	r2, r3, #15
 800ccb6:	2a04      	cmp	r2, #4
 800ccb8:	4613      	mov	r3, r2
 800ccba:	d960      	bls.n	800cd7e <encode_field+0x1ce>
        for (i = 0; i < count; i++)
 800ccbc:	f04f 0900 	mov.w	r9, #0
    switch (PB_LTYPE(field->type))
 800ccc0:	2b09      	cmp	r3, #9
 800ccc2:	d882      	bhi.n	800cbca <encode_field+0x1a>
 800ccc4:	a201      	add	r2, pc, #4	; (adr r2, 800cccc <encode_field+0x11c>)
 800ccc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccca:	bf00      	nop
 800cccc:	0800cd39 	.word	0x0800cd39
 800ccd0:	0800cd39 	.word	0x0800cd39
 800ccd4:	0800cd39 	.word	0x0800cd39
 800ccd8:	0800cd41 	.word	0x0800cd41
 800ccdc:	0800cd3d 	.word	0x0800cd3d
 800cce0:	0800ccfb 	.word	0x0800ccfb
 800cce4:	0800ccfb 	.word	0x0800ccfb
 800cce8:	0800ccfb 	.word	0x0800ccfb
 800ccec:	0800cbcb 	.word	0x0800cbcb
 800ccf0:	0800ccfb 	.word	0x0800ccfb
                count = field->array_size;
 800ccf4:	f8b4 8009 	ldrh.w	r8, [r4, #9]
 800ccf8:	e7d0      	b.n	800cc9c <encode_field+0xec>
            break;
 800ccfa:	2202      	movs	r2, #2
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 800ccfc:	8823      	ldrh	r3, [r4, #0]
    return pb_encode_varint(stream, tag);
 800ccfe:	4630      	mov	r0, r6
 800cd00:	ea42 02c3 	orr.w	r2, r2, r3, lsl #3
 800cd04:	2300      	movs	r3, #0
 800cd06:	f7ff fd67 	bl	800c7d8 <pb_encode_varint>
            if (!pb_encode_tag_for_field(stream, field))
 800cd0a:	b330      	cbz	r0, 800cd5a <encode_field+0x1aa>
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 800cd0c:	78a3      	ldrb	r3, [r4, #2]
 800cd0e:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 800cd12:	2a80      	cmp	r2, #128	; 0x80
 800cd14:	d016      	beq.n	800cd44 <encode_field+0x194>
                if (!func(stream, field, p))
 800cd16:	462a      	mov	r2, r5
 800cd18:	4621      	mov	r1, r4
 800cd1a:	4630      	mov	r0, r6
 800cd1c:	47b8      	blx	r7
 800cd1e:	b1e0      	cbz	r0, 800cd5a <encode_field+0x1aa>
            p = (const char*)p + field->data_size;
 800cd20:	f8b4 3007 	ldrh.w	r3, [r4, #7]
        for (i = 0; i < count; i++)
 800cd24:	f109 0901 	add.w	r9, r9, #1
 800cd28:	45c8      	cmp	r8, r9
            p = (const char*)p + field->data_size;
 800cd2a:	441d      	add	r5, r3
        for (i = 0; i < count; i++)
 800cd2c:	f43f af5d 	beq.w	800cbea <encode_field+0x3a>
    switch (PB_LTYPE(field->type))
 800cd30:	78a3      	ldrb	r3, [r4, #2]
 800cd32:	f003 030f 	and.w	r3, r3, #15
 800cd36:	e7c3      	b.n	800ccc0 <encode_field+0x110>
 800cd38:	2200      	movs	r2, #0
 800cd3a:	e7df      	b.n	800ccfc <encode_field+0x14c>
 800cd3c:	2201      	movs	r2, #1
 800cd3e:	e7dd      	b.n	800ccfc <encode_field+0x14c>
 800cd40:	2205      	movs	r2, #5
 800cd42:	e7db      	b.n	800ccfc <encode_field+0x14c>
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
 800cd44:	f003 030f 	and.w	r3, r3, #15
 800cd48:	3b05      	subs	r3, #5
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 800cd4a:	2b01      	cmp	r3, #1
 800cd4c:	d8e3      	bhi.n	800cd16 <encode_field+0x166>
                if (!func(stream, field, *(const void* const*)p))
 800cd4e:	682a      	ldr	r2, [r5, #0]
 800cd50:	4621      	mov	r1, r4
 800cd52:	4630      	mov	r0, r6
 800cd54:	47b8      	blx	r7
 800cd56:	2800      	cmp	r0, #0
 800cd58:	d1e2      	bne.n	800cd20 <encode_field+0x170>
                return false;
 800cd5a:	2000      	movs	r0, #0
 800cd5c:	e73c      	b.n	800cbd8 <encode_field+0x28>
        implicit_has = !pb_check_proto3_default_value(field, pData);
 800cd5e:	4629      	mov	r1, r5
 800cd60:	4620      	mov	r0, r4
 800cd62:	f7ff f90d 	bl	800bf80 <pb_check_proto3_default_value>
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800cd66:	78a3      	ldrb	r3, [r4, #2]
        implicit_has = !pb_check_proto3_default_value(field, pData);
 800cd68:	f080 0001 	eor.w	r0, r0, #1
 800cd6c:	f88d 000b 	strb.w	r0, [sp, #11]
    const void *pSize = &implicit_has;
 800cd70:	f10d 010b 	add.w	r1, sp, #11
 800cd74:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
 800cd78:	f003 0230 	and.w	r2, r3, #48	; 0x30
 800cd7c:	e74c      	b.n	800cc18 <encode_field+0x68>
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 800cd7e:	8822      	ldrh	r2, [r4, #0]
 800cd80:	00d2      	lsls	r2, r2, #3
    return pb_encode_varint(stream, tag);
 800cd82:	f042 0202 	orr.w	r2, r2, #2
 800cd86:	2300      	movs	r3, #0
 800cd88:	4630      	mov	r0, r6
 800cd8a:	f7ff fd25 	bl	800c7d8 <pb_encode_varint>
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 800cd8e:	2200      	movs	r2, #0
        if (!pb_encode_tag(stream, PB_WT_STRING, field->tag))
 800cd90:	2800      	cmp	r0, #0
 800cd92:	d0e2      	beq.n	800cd5a <encode_field+0x1aa>
        if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32)
 800cd94:	78a3      	ldrb	r3, [r4, #2]
 800cd96:	f003 030f 	and.w	r3, r3, #15
 800cd9a:	2b03      	cmp	r3, #3
 800cd9c:	d03f      	beq.n	800ce1e <encode_field+0x26e>
        else if (PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
 800cd9e:	2b04      	cmp	r3, #4
 800cda0:	d040      	beq.n	800ce24 <encode_field+0x274>
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
 800cda2:	e9cd 2203 	strd	r2, r2, [sp, #12]
 800cda6:	e9cd 2205 	strd	r2, r2, [sp, #20]
 800cdaa:	9207      	str	r2, [sp, #28]
            for (i = 0; i < count; i++)
 800cdac:	4691      	mov	r9, r2
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
 800cdae:	46aa      	mov	sl, r5
                if (!func(&sizestream, field, p))
 800cdb0:	4652      	mov	r2, sl
 800cdb2:	4621      	mov	r1, r4
 800cdb4:	a803      	add	r0, sp, #12
            for (i = 0; i < count; i++)
 800cdb6:	f109 0901 	add.w	r9, r9, #1
                if (!func(&sizestream, field, p))
 800cdba:	47b8      	blx	r7
 800cdbc:	2800      	cmp	r0, #0
 800cdbe:	f43f af0b 	beq.w	800cbd8 <encode_field+0x28>
                p = (const char*)p + field->data_size;
 800cdc2:	f8b4 3007 	ldrh.w	r3, [r4, #7]
            for (i = 0; i < count; i++)
 800cdc6:	45c8      	cmp	r8, r9
                p = (const char*)p + field->data_size;
 800cdc8:	449a      	add	sl, r3
            for (i = 0; i < count; i++)
 800cdca:	d1f1      	bne.n	800cdb0 <encode_field+0x200>
            size = sizestream.bytes_written;
 800cdcc:	9a06      	ldr	r2, [sp, #24]
        if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800cdce:	9201      	str	r2, [sp, #4]
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	4630      	mov	r0, r6
 800cdd4:	f7ff fd00 	bl	800c7d8 <pb_encode_varint>
 800cdd8:	2800      	cmp	r0, #0
 800cdda:	d0be      	beq.n	800cd5a <encode_field+0x1aa>
        if (stream->callback == NULL)
 800cddc:	6831      	ldr	r1, [r6, #0]
 800cdde:	9a01      	ldr	r2, [sp, #4]
        for (i = 0; i < count; i++)
 800cde0:	f04f 0900 	mov.w	r9, #0
        if (stream->callback == NULL)
 800cde4:	b1a9      	cbz	r1, 800ce12 <encode_field+0x262>
            if (!func(stream, field, p))
 800cde6:	462a      	mov	r2, r5
 800cde8:	4621      	mov	r1, r4
 800cdea:	4630      	mov	r0, r6
        for (i = 0; i < count; i++)
 800cdec:	f109 0901 	add.w	r9, r9, #1
            if (!func(stream, field, p))
 800cdf0:	47b8      	blx	r7
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	d0b1      	beq.n	800cd5a <encode_field+0x1aa>
            p = (const char*)p + field->data_size;
 800cdf6:	f8b4 3007 	ldrh.w	r3, [r4, #7]
        for (i = 0; i < count; i++)
 800cdfa:	45c8      	cmp	r8, r9
            p = (const char*)p + field->data_size;
 800cdfc:	441d      	add	r5, r3
        for (i = 0; i < count; i++)
 800cdfe:	d1f2      	bne.n	800cde6 <encode_field+0x236>
 800ce00:	e6f3      	b.n	800cbea <encode_field+0x3a>
        PB_RETURN_ERROR(stream, "array max size exceeded");
 800ce02:	6933      	ldr	r3, [r6, #16]
 800ce04:	4a0d      	ldr	r2, [pc, #52]	; (800ce3c <encode_field+0x28c>)
                return false;
 800ce06:	2000      	movs	r0, #0
        PB_RETURN_ERROR(stream, "array max size exceeded");
 800ce08:	4283      	cmp	r3, r0
 800ce0a:	bf08      	it	eq
 800ce0c:	4613      	moveq	r3, r2
 800ce0e:	6133      	str	r3, [r6, #16]
 800ce10:	e6e2      	b.n	800cbd8 <encode_field+0x28>
            return pb_write(stream, NULL, size); /* Just sizing.. */
 800ce12:	4630      	mov	r0, r6
}
 800ce14:	b008      	add	sp, #32
 800ce16:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
            return pb_write(stream, NULL, size); /* Just sizing.. */
 800ce1a:	f7ff bcb9 	b.w	800c790 <pb_write>
            size = 4 * count;
 800ce1e:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800ce22:	e7d4      	b.n	800cdce <encode_field+0x21e>
            size = 8 * count;
 800ce24:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ce28:	e7d1      	b.n	800cdce <encode_field+0x21e>
 800ce2a:	bf00      	nop
 800ce2c:	08056738 	.word	0x08056738
 800ce30:	08056838 	.word	0x08056838
 800ce34:	08056814 	.word	0x08056814
 800ce38:	08056780 	.word	0x08056780
 800ce3c:	080567fc 	.word	0x080567fc

0800ce40 <pb_encode>:
{
 800ce40:	b530      	push	{r4, r5, lr}
 800ce42:	b087      	sub	sp, #28
 800ce44:	4605      	mov	r5, r0
    if (!pb_field_iter_begin(&iter, fields, pb_const_cast(src_struct)))
 800ce46:	4668      	mov	r0, sp
 800ce48:	f7fd ff74 	bl	800ad34 <pb_field_iter_begin>
 800ce4c:	b958      	cbnz	r0, 800ce66 <pb_encode+0x26>
 800ce4e:	e033      	b.n	800ceb8 <pb_encode+0x78>
            if (!encode_field(stream, iter.pos, iter.pData))
 800ce50:	9a04      	ldr	r2, [sp, #16]
 800ce52:	4628      	mov	r0, r5
 800ce54:	f7ff feac 	bl	800cbb0 <encode_field>
 800ce58:	2800      	cmp	r0, #0
 800ce5a:	d02a      	beq.n	800ceb2 <pb_encode+0x72>
    } while (pb_field_iter_next(&iter));
 800ce5c:	4668      	mov	r0, sp
 800ce5e:	f7fd ff7b 	bl	800ad58 <pb_field_iter_next>
 800ce62:	2800      	cmp	r0, #0
 800ce64:	d028      	beq.n	800ceb8 <pb_encode+0x78>
        if (PB_LTYPE(iter.pos->type) == PB_LTYPE_EXTENSION)
 800ce66:	9901      	ldr	r1, [sp, #4]
 800ce68:	788b      	ldrb	r3, [r1, #2]
 800ce6a:	f003 030f 	and.w	r3, r3, #15
 800ce6e:	2b08      	cmp	r3, #8
 800ce70:	d1ee      	bne.n	800ce50 <pb_encode+0x10>
    const pb_extension_t *extension = *(const pb_extension_t* const *)pData;
 800ce72:	9b04      	ldr	r3, [sp, #16]
 800ce74:	681c      	ldr	r4, [r3, #0]
    while (extension)
 800ce76:	2c00      	cmp	r4, #0
 800ce78:	d0f0      	beq.n	800ce5c <pb_encode+0x1c>
        if (extension->type->encode)
 800ce7a:	6822      	ldr	r2, [r4, #0]
 800ce7c:	6853      	ldr	r3, [r2, #4]
            status = extension->type->encode(stream, extension);
 800ce7e:	4621      	mov	r1, r4
 800ce80:	4628      	mov	r0, r5
        if (extension->type->encode)
 800ce82:	b153      	cbz	r3, 800ce9a <pb_encode+0x5a>
            status = extension->type->encode(stream, extension);
 800ce84:	4798      	blx	r3
        if (!status)
 800ce86:	b1a0      	cbz	r0, 800ceb2 <pb_encode+0x72>
        extension = extension->next;
 800ce88:	68a4      	ldr	r4, [r4, #8]
    while (extension)
 800ce8a:	2c00      	cmp	r4, #0
 800ce8c:	d0e6      	beq.n	800ce5c <pb_encode+0x1c>
        if (extension->type->encode)
 800ce8e:	6822      	ldr	r2, [r4, #0]
 800ce90:	6853      	ldr	r3, [r2, #4]
            status = extension->type->encode(stream, extension);
 800ce92:	4621      	mov	r1, r4
 800ce94:	4628      	mov	r0, r5
        if (extension->type->encode)
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d1f4      	bne.n	800ce84 <pb_encode+0x44>
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
 800ce9a:	6891      	ldr	r1, [r2, #8]
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800ce9c:	788b      	ldrb	r3, [r1, #2]
 800ce9e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800cea2:	2b80      	cmp	r3, #128	; 0x80
        return encode_field(stream, field, extension->dest);
 800cea4:	bf14      	ite	ne
 800cea6:	6862      	ldrne	r2, [r4, #4]
        return encode_field(stream, field, &extension->dest);
 800cea8:	1d22      	addeq	r2, r4, #4
        return encode_field(stream, field, extension->dest);
 800ceaa:	f7ff fe81 	bl	800cbb0 <encode_field>
        if (!status)
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	d1ea      	bne.n	800ce88 <pb_encode+0x48>
                return false;
 800ceb2:	2000      	movs	r0, #0
}
 800ceb4:	b007      	add	sp, #28
 800ceb6:	bd30      	pop	{r4, r5, pc}
        return true; /* Empty message type */
 800ceb8:	2001      	movs	r0, #1
}
 800ceba:	b007      	add	sp, #28
 800cebc:	bd30      	pop	{r4, r5, pc}
 800cebe:	bf00      	nop

0800cec0 <pb_enc_submessage>:
{
 800cec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (field->ptr == NULL)
 800cec4:	f8d1 700b 	ldr.w	r7, [r1, #11]
{
 800cec8:	b086      	sub	sp, #24
 800ceca:	4604      	mov	r4, r0
    if (field->ptr == NULL)
 800cecc:	b35f      	cbz	r7, 800cf26 <pb_enc_submessage+0x66>
    pb_ostream_t substream = PB_OSTREAM_SIZING;
 800cece:	2500      	movs	r5, #0
    if (!pb_encode(&substream, fields, src_struct))
 800ced0:	4639      	mov	r1, r7
 800ced2:	a801      	add	r0, sp, #4
    pb_ostream_t substream = PB_OSTREAM_SIZING;
 800ced4:	e9cd 5501 	strd	r5, r5, [sp, #4]
 800ced8:	e9cd 5503 	strd	r5, r5, [sp, #12]
 800cedc:	4616      	mov	r6, r2
 800cede:	9505      	str	r5, [sp, #20]
    if (!pb_encode(&substream, fields, src_struct))
 800cee0:	f7ff ffae 	bl	800ce40 <pb_encode>
 800cee4:	b920      	cbnz	r0, 800cef0 <pb_enc_submessage+0x30>
        stream->errmsg = substream.errmsg;
 800cee6:	9b05      	ldr	r3, [sp, #20]
 800cee8:	6123      	str	r3, [r4, #16]
}
 800ceea:	b006      	add	sp, #24
 800ceec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    size = substream.bytes_written;
 800cef0:	f8dd 8010 	ldr.w	r8, [sp, #16]
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800cef4:	462b      	mov	r3, r5
 800cef6:	4642      	mov	r2, r8
 800cef8:	4620      	mov	r0, r4
 800cefa:	f7ff fc6d 	bl	800c7d8 <pb_encode_varint>
 800cefe:	2800      	cmp	r0, #0
 800cf00:	d0f3      	beq.n	800ceea <pb_enc_submessage+0x2a>
    stream->bytes_written += count;
 800cf02:	68e3      	ldr	r3, [r4, #12]
    if (stream->callback == NULL)
 800cf04:	6822      	ldr	r2, [r4, #0]
    stream->bytes_written += count;
 800cf06:	4443      	add	r3, r8
    if (stream->callback == NULL)
 800cf08:	2a00      	cmp	r2, #0
 800cf0a:	d031      	beq.n	800cf70 <pb_enc_submessage+0xb0>
    if (stream->bytes_written + size > stream->max_size)
 800cf0c:	68a1      	ldr	r1, [r4, #8]
 800cf0e:	428b      	cmp	r3, r1
 800cf10:	d913      	bls.n	800cf3a <pb_enc_submessage+0x7a>
        PB_RETURN_ERROR(stream, "stream full");
 800cf12:	6923      	ldr	r3, [r4, #16]
 800cf14:	4a17      	ldr	r2, [pc, #92]	; (800cf74 <pb_enc_submessage+0xb4>)
 800cf16:	4628      	mov	r0, r5
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	bf08      	it	eq
 800cf1c:	4613      	moveq	r3, r2
 800cf1e:	6123      	str	r3, [r4, #16]
}
 800cf20:	b006      	add	sp, #24
 800cf22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 800cf26:	6903      	ldr	r3, [r0, #16]
 800cf28:	4a13      	ldr	r2, [pc, #76]	; (800cf78 <pb_enc_submessage+0xb8>)
 800cf2a:	4638      	mov	r0, r7
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	bf08      	it	eq
 800cf30:	4613      	moveq	r3, r2
 800cf32:	6123      	str	r3, [r4, #16]
}
 800cf34:	b006      	add	sp, #24
 800cf36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    substream.state = stream->state;
 800cf3a:	6863      	ldr	r3, [r4, #4]
    substream.callback = stream->callback;
 800cf3c:	9201      	str	r2, [sp, #4]
    status = pb_encode(&substream, fields, src_struct);
 800cf3e:	4639      	mov	r1, r7
 800cf40:	4632      	mov	r2, r6
 800cf42:	a801      	add	r0, sp, #4
    substream.state = stream->state;
 800cf44:	9302      	str	r3, [sp, #8]
    substream.bytes_written = 0;
 800cf46:	e9cd 8503 	strd	r8, r5, [sp, #12]
    substream.errmsg = NULL;
 800cf4a:	9505      	str	r5, [sp, #20]
    status = pb_encode(&substream, fields, src_struct);
 800cf4c:	f7ff ff78 	bl	800ce40 <pb_encode>
    stream->bytes_written += substream.bytes_written;
 800cf50:	9a04      	ldr	r2, [sp, #16]
 800cf52:	68e3      	ldr	r3, [r4, #12]
 800cf54:	4413      	add	r3, r2
 800cf56:	60e3      	str	r3, [r4, #12]
    if (substream.bytes_written != size)
 800cf58:	4590      	cmp	r8, r2
    stream->state = substream.state;
 800cf5a:	9b02      	ldr	r3, [sp, #8]
 800cf5c:	6063      	str	r3, [r4, #4]
    stream->errmsg = substream.errmsg;
 800cf5e:	9b05      	ldr	r3, [sp, #20]
    if (substream.bytes_written != size)
 800cf60:	d004      	beq.n	800cf6c <pb_enc_submessage+0xac>
        PB_RETURN_ERROR(stream, "submsg size changed");
 800cf62:	4a06      	ldr	r2, [pc, #24]	; (800cf7c <pb_enc_submessage+0xbc>)
 800cf64:	4628      	mov	r0, r5
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	bf08      	it	eq
 800cf6a:	4613      	moveq	r3, r2
 800cf6c:	6123      	str	r3, [r4, #16]
    return pb_encode_submessage(stream, (const pb_field_t*)field->ptr, src);
 800cf6e:	e7bc      	b.n	800ceea <pb_enc_submessage+0x2a>
    stream->bytes_written += count;
 800cf70:	60e3      	str	r3, [r4, #12]
        return pb_write(stream, NULL, size); /* Just sizing */
 800cf72:	e7ba      	b.n	800ceea <pb_enc_submessage+0x2a>
 800cf74:	080567dc 	.word	0x080567dc
 800cf78:	08056798 	.word	0x08056798
 800cf7c:	08056824 	.word	0x08056824

0800cf80 <pb_encode_string>:
{
 800cf80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (value <= 0x7F)
 800cf84:	2a7f      	cmp	r2, #127	; 0x7f
{
 800cf86:	b084      	sub	sp, #16
 800cf88:	4614      	mov	r4, r2
 800cf8a:	4605      	mov	r5, r0
 800cf8c:	460f      	mov	r7, r1
    if (value <= 0x7F)
 800cf8e:	d95f      	bls.n	800d050 <pb_encode_string+0xd0>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800cf90:	f3c2 13c7 	ubfx	r3, r2, #7, #8
 800cf94:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800cf98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf9c:	f88d 2004 	strb.w	r2, [sp, #4]
    while (value)
 800cfa0:	0ba2      	lsrs	r2, r4, #14
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800cfa2:	f88d 3005 	strb.w	r3, [sp, #5]
    while (value)
 800cfa6:	d06c      	beq.n	800d082 <pb_encode_string+0x102>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800cfa8:	f062 037f 	orn	r3, r2, #127	; 0x7f
 800cfac:	b2db      	uxtb	r3, r3
    while (value)
 800cfae:	0d62      	lsrs	r2, r4, #21
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800cfb0:	f88d 3006 	strb.w	r3, [sp, #6]
    while (value)
 800cfb4:	d068      	beq.n	800d088 <pb_encode_string+0x108>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800cfb6:	f062 037f 	orn	r3, r2, #127	; 0x7f
 800cfba:	b2db      	uxtb	r3, r3
    while (value)
 800cfbc:	0f22      	lsrs	r2, r4, #28
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800cfbe:	f88d 3007 	strb.w	r3, [sp, #7]
    while (value)
 800cfc2:	d058      	beq.n	800d076 <pb_encode_string+0xf6>
        buffer[i] = (pb_byte_t)((value & 0x7F) | 0x80);
 800cfc4:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 800cfc8:	f88d 3008 	strb.w	r3, [sp, #8]
        i++;
 800cfcc:	2204      	movs	r2, #4
 800cfce:	2605      	movs	r6, #5
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800cfd0:	3210      	adds	r2, #16
 800cfd2:	446a      	add	r2, sp
    if (stream->callback != NULL)
 800cfd4:	f8d5 8000 	ldr.w	r8, [r5]
    buffer[i-1] &= 0x7F; /* Unset top bit on last byte */
 800cfd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cfdc:	f802 3c0c 	strb.w	r3, [r2, #-12]
    if (stream->callback != NULL)
 800cfe0:	f1b8 0f00 	cmp.w	r8, #0
 800cfe4:	d023      	beq.n	800d02e <pb_encode_string+0xae>
        if (stream->bytes_written + count > stream->max_size)
 800cfe6:	68eb      	ldr	r3, [r5, #12]
 800cfe8:	68aa      	ldr	r2, [r5, #8]
 800cfea:	4433      	add	r3, r6
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d814      	bhi.n	800d01a <pb_encode_string+0x9a>
        if (!stream->callback(stream, buf, count))
 800cff0:	4632      	mov	r2, r6
 800cff2:	a901      	add	r1, sp, #4
 800cff4:	4628      	mov	r0, r5
 800cff6:	47c0      	blx	r8
 800cff8:	b308      	cbz	r0, 800d03e <pb_encode_string+0xbe>
    stream->bytes_written += count;
 800cffa:	68ea      	ldr	r2, [r5, #12]
    if (stream->callback != NULL)
 800cffc:	682b      	ldr	r3, [r5, #0]
    stream->bytes_written += count;
 800cffe:	4416      	add	r6, r2
 800d000:	60ee      	str	r6, [r5, #12]
    if (stream->callback != NULL)
 800d002:	b1b3      	cbz	r3, 800d032 <pb_encode_string+0xb2>
        if (stream->bytes_written + count > stream->max_size)
 800d004:	68aa      	ldr	r2, [r5, #8]
 800d006:	4426      	add	r6, r4
 800d008:	4296      	cmp	r6, r2
 800d00a:	d806      	bhi.n	800d01a <pb_encode_string+0x9a>
        if (!stream->callback(stream, buf, count))
 800d00c:	4622      	mov	r2, r4
 800d00e:	4639      	mov	r1, r7
 800d010:	4628      	mov	r0, r5
 800d012:	4798      	blx	r3
 800d014:	b198      	cbz	r0, 800d03e <pb_encode_string+0xbe>
    stream->bytes_written += count;
 800d016:	68ee      	ldr	r6, [r5, #12]
 800d018:	e00b      	b.n	800d032 <pb_encode_string+0xb2>
            PB_RETURN_ERROR(stream, "stream full");
 800d01a:	692b      	ldr	r3, [r5, #16]
 800d01c:	4a20      	ldr	r2, [pc, #128]	; (800d0a0 <pb_encode_string+0x120>)
 800d01e:	2000      	movs	r0, #0
 800d020:	4283      	cmp	r3, r0
 800d022:	bf08      	it	eq
 800d024:	4613      	moveq	r3, r2
 800d026:	612b      	str	r3, [r5, #16]
}
 800d028:	b004      	add	sp, #16
 800d02a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    stream->bytes_written += count;
 800d02e:	68ea      	ldr	r2, [r5, #12]
 800d030:	4416      	add	r6, r2
 800d032:	4434      	add	r4, r6
    return true;
 800d034:	2001      	movs	r0, #1
    stream->bytes_written += count;
 800d036:	60ec      	str	r4, [r5, #12]
}
 800d038:	b004      	add	sp, #16
 800d03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            PB_RETURN_ERROR(stream, "io error");
 800d03e:	692b      	ldr	r3, [r5, #16]
 800d040:	4a18      	ldr	r2, [pc, #96]	; (800d0a4 <pb_encode_string+0x124>)
 800d042:	2b00      	cmp	r3, #0
 800d044:	bf08      	it	eq
 800d046:	4613      	moveq	r3, r2
 800d048:	612b      	str	r3, [r5, #16]
}
 800d04a:	b004      	add	sp, #16
 800d04c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (stream->callback != NULL)
 800d050:	6806      	ldr	r6, [r0, #0]
        pb_byte_t v = (pb_byte_t)value;
 800d052:	f88d 2004 	strb.w	r2, [sp, #4]
    if (stream->callback != NULL)
 800d056:	b18e      	cbz	r6, 800d07c <pb_encode_string+0xfc>
        if (stream->bytes_written + count > stream->max_size)
 800d058:	68c2      	ldr	r2, [r0, #12]
 800d05a:	6881      	ldr	r1, [r0, #8]
 800d05c:	3201      	adds	r2, #1
 800d05e:	428a      	cmp	r2, r1
 800d060:	d815      	bhi.n	800d08e <pb_encode_string+0x10e>
        if (!stream->callback(stream, buf, count))
 800d062:	2201      	movs	r2, #1
 800d064:	a901      	add	r1, sp, #4
 800d066:	47b0      	blx	r6
 800d068:	2800      	cmp	r0, #0
 800d06a:	d0e8      	beq.n	800d03e <pb_encode_string+0xbe>
    stream->bytes_written += count;
 800d06c:	68ee      	ldr	r6, [r5, #12]
    if (stream->callback != NULL)
 800d06e:	682b      	ldr	r3, [r5, #0]
    stream->bytes_written += count;
 800d070:	3601      	adds	r6, #1
 800d072:	60ee      	str	r6, [r5, #12]
    return true;
 800d074:	e7c5      	b.n	800d002 <pb_encode_string+0x82>
        i++;
 800d076:	2203      	movs	r2, #3
 800d078:	2604      	movs	r6, #4
 800d07a:	e7a9      	b.n	800cfd0 <pb_encode_string+0x50>
    stream->bytes_written += count;
 800d07c:	68c6      	ldr	r6, [r0, #12]
 800d07e:	3601      	adds	r6, #1
    if (stream->callback != NULL)
 800d080:	e7d7      	b.n	800d032 <pb_encode_string+0xb2>
        i++;
 800d082:	2201      	movs	r2, #1
 800d084:	2602      	movs	r6, #2
 800d086:	e7a3      	b.n	800cfd0 <pb_encode_string+0x50>
 800d088:	2202      	movs	r2, #2
 800d08a:	2603      	movs	r6, #3
 800d08c:	e7a0      	b.n	800cfd0 <pb_encode_string+0x50>
            PB_RETURN_ERROR(stream, "stream full");
 800d08e:	6902      	ldr	r2, [r0, #16]
 800d090:	4903      	ldr	r1, [pc, #12]	; (800d0a0 <pb_encode_string+0x120>)
 800d092:	2300      	movs	r3, #0
 800d094:	429a      	cmp	r2, r3
 800d096:	bf08      	it	eq
 800d098:	460a      	moveq	r2, r1
        return false;
 800d09a:	4618      	mov	r0, r3
            PB_RETURN_ERROR(stream, "stream full");
 800d09c:	612a      	str	r2, [r5, #16]
 800d09e:	e7c3      	b.n	800d028 <pb_encode_string+0xa8>
 800d0a0:	080567dc 	.word	0x080567dc
 800d0a4:	08056650 	.word	0x08056650

0800d0a8 <pb_encode_submessage>:
{
 800d0a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ac:	b086      	sub	sp, #24
    pb_ostream_t substream = PB_OSTREAM_SIZING;
 800d0ae:	2400      	movs	r4, #0
{
 800d0b0:	4605      	mov	r5, r0
    if (!pb_encode(&substream, fields, src_struct))
 800d0b2:	a801      	add	r0, sp, #4
    pb_ostream_t substream = PB_OSTREAM_SIZING;
 800d0b4:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800d0b8:	e9cd 4403 	strd	r4, r4, [sp, #12]
{
 800d0bc:	460f      	mov	r7, r1
 800d0be:	4616      	mov	r6, r2
    pb_ostream_t substream = PB_OSTREAM_SIZING;
 800d0c0:	9405      	str	r4, [sp, #20]
    if (!pb_encode(&substream, fields, src_struct))
 800d0c2:	f7ff febd 	bl	800ce40 <pb_encode>
 800d0c6:	b920      	cbnz	r0, 800d0d2 <pb_encode_submessage+0x2a>
        stream->errmsg = substream.errmsg;
 800d0c8:	9b05      	ldr	r3, [sp, #20]
 800d0ca:	612b      	str	r3, [r5, #16]
}
 800d0cc:	b006      	add	sp, #24
 800d0ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    size = substream.bytes_written;
 800d0d2:	f8dd 8010 	ldr.w	r8, [sp, #16]
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800d0d6:	4623      	mov	r3, r4
 800d0d8:	4642      	mov	r2, r8
 800d0da:	4628      	mov	r0, r5
 800d0dc:	f7ff fb7c 	bl	800c7d8 <pb_encode_varint>
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	d0f3      	beq.n	800d0cc <pb_encode_submessage+0x24>
    stream->bytes_written += count;
 800d0e4:	68eb      	ldr	r3, [r5, #12]
    if (stream->callback == NULL)
 800d0e6:	682a      	ldr	r2, [r5, #0]
    stream->bytes_written += count;
 800d0e8:	4443      	add	r3, r8
    if (stream->callback == NULL)
 800d0ea:	2a00      	cmp	r2, #0
 800d0ec:	d029      	beq.n	800d142 <pb_encode_submessage+0x9a>
    if (stream->bytes_written + size > stream->max_size)
 800d0ee:	68a9      	ldr	r1, [r5, #8]
 800d0f0:	428b      	cmp	r3, r1
 800d0f2:	d909      	bls.n	800d108 <pb_encode_submessage+0x60>
        PB_RETURN_ERROR(stream, "stream full");
 800d0f4:	692b      	ldr	r3, [r5, #16]
 800d0f6:	4a14      	ldr	r2, [pc, #80]	; (800d148 <pb_encode_submessage+0xa0>)
 800d0f8:	4620      	mov	r0, r4
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	bf08      	it	eq
 800d0fe:	4613      	moveq	r3, r2
 800d100:	612b      	str	r3, [r5, #16]
}
 800d102:	b006      	add	sp, #24
 800d104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    substream.state = stream->state;
 800d108:	686b      	ldr	r3, [r5, #4]
    substream.callback = stream->callback;
 800d10a:	9201      	str	r2, [sp, #4]
    status = pb_encode(&substream, fields, src_struct);
 800d10c:	4639      	mov	r1, r7
 800d10e:	4632      	mov	r2, r6
 800d110:	a801      	add	r0, sp, #4
    substream.state = stream->state;
 800d112:	9302      	str	r3, [sp, #8]
    substream.bytes_written = 0;
 800d114:	e9cd 8403 	strd	r8, r4, [sp, #12]
    substream.errmsg = NULL;
 800d118:	9405      	str	r4, [sp, #20]
    status = pb_encode(&substream, fields, src_struct);
 800d11a:	f7ff fe91 	bl	800ce40 <pb_encode>
    stream->bytes_written += substream.bytes_written;
 800d11e:	9a04      	ldr	r2, [sp, #16]
 800d120:	68eb      	ldr	r3, [r5, #12]
 800d122:	4413      	add	r3, r2
 800d124:	60eb      	str	r3, [r5, #12]
    if (substream.bytes_written != size)
 800d126:	4542      	cmp	r2, r8
    stream->state = substream.state;
 800d128:	9b02      	ldr	r3, [sp, #8]
 800d12a:	606b      	str	r3, [r5, #4]
    stream->errmsg = substream.errmsg;
 800d12c:	9b05      	ldr	r3, [sp, #20]
    if (substream.bytes_written != size)
 800d12e:	d004      	beq.n	800d13a <pb_encode_submessage+0x92>
        PB_RETURN_ERROR(stream, "submsg size changed");
 800d130:	4a06      	ldr	r2, [pc, #24]	; (800d14c <pb_encode_submessage+0xa4>)
 800d132:	4620      	mov	r0, r4
 800d134:	2b00      	cmp	r3, #0
 800d136:	bf08      	it	eq
 800d138:	4613      	moveq	r3, r2
 800d13a:	612b      	str	r3, [r5, #16]
}
 800d13c:	b006      	add	sp, #24
 800d13e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    stream->bytes_written += count;
 800d142:	60eb      	str	r3, [r5, #12]
        return pb_write(stream, NULL, size); /* Just sizing */
 800d144:	e7c2      	b.n	800d0cc <pb_encode_submessage+0x24>
 800d146:	bf00      	nop
 800d148:	080567dc 	.word	0x080567dc
 800d14c:	08056824 	.word	0x08056824

0800d150 <__tcf_0>:
  }

#if defined(TFLM_RUNTIME_USE_ALL_OPERATORS) && TFLM_RUNTIME_USE_ALL_OPERATORS == 1
  static tflite::AllOpsResolver _resolver;
#else
    static tflite::MicroMutableOpResolver<1> _resolver;
 800d150:	4770      	bx	lr

0800d152 <_ZN6tflite22MicroMutableOpResolverILj1EED0Ev>:

namespace tflite {
TfLiteRegistration_V1* Register_DETECTION_POSTPROCESS();

template <unsigned int tOpCount>
class MicroMutableOpResolver : public MicroOpResolver {
 800d152:	4770      	bx	lr

0800d154 <_ZN15CTfLiteProfilerD0Ev>:
  ~CTfLiteProfiler() override = default;
 800d154:	4770      	bx	lr
	...

0800d158 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE>:
      }
    }
    return nullptr;
  }

  TfLiteBridgeBuiltinParseFunction GetOpDataParser(
 800d158:	b508      	push	{r3, lr}
      BuiltinOperator op) const override {
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
 800d15a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800d15c:	2b01      	cmp	r3, #1
 800d15e:	d903      	bls.n	800d168 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE+0x10>
  DebugLog("HALTED\n");
 800d160:	4805      	ldr	r0, [pc, #20]	; (800d178 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE+0x20>)
 800d162:	f7fd f9fd 	bl	800a560 <DebugLog>
  while (1) {
 800d166:	e7fe      	b.n	800d166 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE+0xe>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800d168:	b123      	cbz	r3, 800d174 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE+0x1c>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800d16a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800d16c:	4299      	cmp	r1, r3
 800d16e:	d101      	bne.n	800d174 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE+0x1c>
 800d170:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    }
    return nullptr;
  }
 800d172:	bd08      	pop	{r3, pc}
    return nullptr;
 800d174:	2000      	movs	r0, #0
 800d176:	e7fc      	b.n	800d172 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE+0x1a>
 800d178:	08010afc 	.word	0x08010afc

0800d17c <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc>:
  const TfLiteRegistration_V1* FindOp(const char* op) const override {
 800d17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800d180:	6a47      	ldr	r7, [r0, #36]	; 0x24
  const TfLiteRegistration_V1* FindOp(const char* op) const override {
 800d182:	4604      	mov	r4, r0
 800d184:	4688      	mov	r8, r1
 800d186:	4605      	mov	r5, r0
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800d188:	2600      	movs	r6, #0
 800d18a:	42b7      	cmp	r7, r6
 800d18c:	d00f      	beq.n	800d1ae <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc+0x32>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800d18e:	69ab      	ldr	r3, [r5, #24]
 800d190:	2b20      	cmp	r3, #32
 800d192:	d109      	bne.n	800d1a8 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc+0x2c>
          (strcmp(registration.custom_name, op) == 0)) {
 800d194:	69e8      	ldr	r0, [r5, #28]
 800d196:	4641      	mov	r1, r8
 800d198:	f7f3 f832 	bl	8000200 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800d19c:	b920      	cbnz	r0, 800d1a8 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc+0x2c>
      const TfLiteRegistration_V1& registration = registrations_[i];
 800d19e:	eb04 1046 	add.w	r0, r4, r6, lsl #5
 800d1a2:	3004      	adds	r0, #4
  }
 800d1a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800d1a8:	3601      	adds	r6, #1
 800d1aa:	3520      	adds	r5, #32
 800d1ac:	e7ed      	b.n	800d18a <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc+0xe>
    return nullptr;
 800d1ae:	2000      	movs	r0, #0
 800d1b0:	e7f8      	b.n	800d1a4 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc+0x28>

0800d1b2 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpENS_15BuiltinOperatorE>:
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 800d1b2:	2920      	cmp	r1, #32
 800d1b4:	d006      	beq.n	800d1c4 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpENS_15BuiltinOperatorE+0x12>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800d1b6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d1b8:	b123      	cbz	r3, 800d1c4 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpENS_15BuiltinOperatorE+0x12>
      if (registration.builtin_code == op) {
 800d1ba:	6983      	ldr	r3, [r0, #24]
 800d1bc:	4299      	cmp	r1, r3
 800d1be:	d101      	bne.n	800d1c4 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpENS_15BuiltinOperatorE+0x12>
      const TfLiteRegistration_V1& registration = registrations_[i];
 800d1c0:	3004      	adds	r0, #4
 800d1c2:	4770      	bx	lr
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 800d1c4:	2000      	movs	r0, #0
  }
 800d1c6:	4770      	bx	lr

0800d1c8 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol>:
{
 800d1c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ca:	4614      	mov	r4, r2
  if (!tft || !ti)
 800d1cc:	460d      	mov	r5, r1
 800d1ce:	b909      	cbnz	r1, 800d1d4 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0xc>
    return kTfLiteError;
 800d1d0:	2001      	movs	r0, #1
}
 800d1d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (!tft || !ti)
 800d1d4:	2a00      	cmp	r2, #0
 800d1d6:	d0fb      	beq.n	800d1d0 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x8>
  ti->type = tft->type;
 800d1d8:	7f0a      	ldrb	r2, [r1, #28]
  ti->idx = idx;
 800d1da:	6063      	str	r3, [r4, #4]
  ti->bytes = tft->bytes;
 800d1dc:	698b      	ldr	r3, [r1, #24]
 800d1de:	6223      	str	r3, [r4, #32]
  if (tft->dims->size > TFLM_C_MAX_DIM)
 800d1e0:	694b      	ldr	r3, [r1, #20]
  ti->type = tft->type;
 800d1e2:	7022      	strb	r2, [r4, #0]
  if (tft->dims->size > TFLM_C_MAX_DIM)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	2b06      	cmp	r3, #6
 800d1e8:	dcf2      	bgt.n	800d1d0 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x8>
  memset(&ti->shape.data, 0, sizeof(uint32_t) * TFLM_C_MAX_DIM);
 800d1ea:	f104 0634 	add.w	r6, r4, #52	; 0x34
 800d1ee:	2218      	movs	r2, #24
 800d1f0:	2100      	movs	r1, #0
 800d1f2:	4630      	mov	r0, r6
 800d1f4:	f000 fb5a 	bl	800d8ac <memset>
  ti->shape.size = tft->dims->size;
 800d1f8:	696b      	ldr	r3, [r5, #20]
 800d1fa:	4619      	mov	r1, r3
  for (size_t i=0; i<ti->shape.size; i++) {
 800d1fc:	2000      	movs	r0, #0
  ti->shape.size = tft->dims->size;
 800d1fe:	f851 2b04 	ldr.w	r2, [r1], #4
 800d202:	6322      	str	r2, [r4, #48]	; 0x30
  for (size_t i=0; i<ti->shape.size; i++) {
 800d204:	4282      	cmp	r2, r0
 800d206:	d005      	beq.n	800d214 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x4c>
    ti->shape.data[i] = tft->dims->data[i];
 800d208:	f851 7b04 	ldr.w	r7, [r1], #4
 800d20c:	f846 7b04 	str.w	r7, [r6], #4
  for (size_t i=0; i<ti->shape.size; i++) {
 800d210:	3001      	adds	r0, #1
 800d212:	e7f7      	b.n	800d204 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x3c>
  ti->depth = 0;
 800d214:	2100      	movs	r1, #0
  ti->extension = 0;
 800d216:	e9c4 1105 	strd	r1, r1, [r4, #20]
  if (tft->dims->size == 2) { /* batch + 1d array */
 800d21a:	2a02      	cmp	r2, #2
  ti->height = 1;
 800d21c:	f04f 0101 	mov.w	r1, #1
  ti->width = 1;
 800d220:	e9c4 1103 	strd	r1, r1, [r4, #12]
  if (tft->dims->size == 2) { /* batch + 1d array */
 800d224:	d111      	bne.n	800d24a <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x82>
    ti->batch = tft->dims->data[0];
 800d226:	685a      	ldr	r2, [r3, #4]
    ti->channels = tft->dims->data[1];
 800d228:	689b      	ldr	r3, [r3, #8]
    ti->batch = tft->dims->data[0];
 800d22a:	60a2      	str	r2, [r4, #8]
    ti->channels = tft->dims->data[5];
 800d22c:	61e3      	str	r3, [r4, #28]
  ti->data = (void *)tft->data.uint8;
 800d22e:	692b      	ldr	r3, [r5, #16]
 800d230:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (tft->quantization.type == kTfLiteAffineQuantization) {
 800d232:	782b      	ldrb	r3, [r5, #0]
 800d234:	2b01      	cmp	r3, #1
 800d236:	d134      	bne.n	800d2a2 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0xda>
    TfLiteAffineQuantization *quant = (TfLiteAffineQuantization *)tft->quantization.params;
 800d238:	686b      	ldr	r3, [r5, #4]
    ti->scale = *(quant->scale->data);
 800d23a:	681a      	ldr	r2, [r3, #0]
    ti->zero_point = *(quant->zero_point->data);
 800d23c:	685b      	ldr	r3, [r3, #4]
    ti->scale = *(quant->scale->data);
 800d23e:	6852      	ldr	r2, [r2, #4]
    ti->zero_point = *(quant->zero_point->data);
 800d240:	685b      	ldr	r3, [r3, #4]
    ti->scale = *(quant->scale->data);
 800d242:	6262      	str	r2, [r4, #36]	; 0x24
    ti->zero_point = *(quant->zero_point->data);
 800d244:	62a3      	str	r3, [r4, #40]	; 0x28
  return kTfLiteOk;
 800d246:	2000      	movs	r0, #0
 800d248:	e7c3      	b.n	800d1d2 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0xa>
  } else if (tft->dims->size == 3) { /* batch + 2d array */
 800d24a:	2a03      	cmp	r2, #3
 800d24c:	d105      	bne.n	800d25a <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x92>
    ti->batch = tft->dims->data[0];
 800d24e:	685a      	ldr	r2, [r3, #4]
 800d250:	60a2      	str	r2, [r4, #8]
    ti->height = tft->dims->data[1];
 800d252:	689a      	ldr	r2, [r3, #8]
 800d254:	60e2      	str	r2, [r4, #12]
    ti->channels = tft->dims->data[2];
 800d256:	68db      	ldr	r3, [r3, #12]
 800d258:	e7e8      	b.n	800d22c <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x64>
  } else if (tft->dims->size == 4) { /* batch + 3d array */
 800d25a:	2a04      	cmp	r2, #4
 800d25c:	d107      	bne.n	800d26e <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0xa6>
    ti->batch = tft->dims->data[0];
 800d25e:	685a      	ldr	r2, [r3, #4]
 800d260:	60a2      	str	r2, [r4, #8]
    ti->height = tft->dims->data[1];
 800d262:	689a      	ldr	r2, [r3, #8]
 800d264:	60e2      	str	r2, [r4, #12]
    ti->width =  tft->dims->data[2];
 800d266:	68da      	ldr	r2, [r3, #12]
 800d268:	6122      	str	r2, [r4, #16]
    ti->channels = tft->dims->data[3];
 800d26a:	691b      	ldr	r3, [r3, #16]
 800d26c:	e7de      	b.n	800d22c <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x64>
  } else if (tft->dims->size == 5) { /* batch + 4d array */
 800d26e:	2a05      	cmp	r2, #5
 800d270:	d109      	bne.n	800d286 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0xbe>
    ti->batch = tft->dims->data[0];
 800d272:	685a      	ldr	r2, [r3, #4]
 800d274:	60a2      	str	r2, [r4, #8]
    ti->height = tft->dims->data[1];
 800d276:	689a      	ldr	r2, [r3, #8]
 800d278:	60e2      	str	r2, [r4, #12]
    ti->width =  tft->dims->data[2];
 800d27a:	68da      	ldr	r2, [r3, #12]
 800d27c:	6122      	str	r2, [r4, #16]
    ti->depth =  tft->dims->data[3];
 800d27e:	691a      	ldr	r2, [r3, #16]
 800d280:	6162      	str	r2, [r4, #20]
    ti->channels = tft->dims->data[4];
 800d282:	695b      	ldr	r3, [r3, #20]
 800d284:	e7d2      	b.n	800d22c <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x64>
  } else if (tft->dims->size == 6) { /* batch + 5d array */
 800d286:	2a06      	cmp	r2, #6
 800d288:	d1a2      	bne.n	800d1d0 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x8>
    ti->batch = tft->dims->data[0];
 800d28a:	685a      	ldr	r2, [r3, #4]
 800d28c:	60a2      	str	r2, [r4, #8]
    ti->height = tft->dims->data[1];
 800d28e:	689a      	ldr	r2, [r3, #8]
 800d290:	60e2      	str	r2, [r4, #12]
    ti->width =  tft->dims->data[2];
 800d292:	68da      	ldr	r2, [r3, #12]
 800d294:	6122      	str	r2, [r4, #16]
    ti->depth =  tft->dims->data[3];
 800d296:	691a      	ldr	r2, [r3, #16]
 800d298:	6162      	str	r2, [r4, #20]
    ti->extension =  tft->dims->data[4];
 800d29a:	695a      	ldr	r2, [r3, #20]
 800d29c:	61a2      	str	r2, [r4, #24]
    ti->channels = tft->dims->data[5];
 800d29e:	699b      	ldr	r3, [r3, #24]
 800d2a0:	e7c4      	b.n	800d22c <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0x64>
    ti->scale = 0.0f; // nullptr;
 800d2a2:	2300      	movs	r3, #0
    ti->zero_point = 0; // nullptr;
 800d2a4:	2000      	movs	r0, #0
    ti->scale = 0.0f; // nullptr;
 800d2a6:	6263      	str	r3, [r4, #36]	; 0x24
    ti->zero_point = 0; // nullptr;
 800d2a8:	62a0      	str	r0, [r4, #40]	; 0x28
 800d2aa:	e792      	b.n	800d1d2 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol+0xa>

0800d2ac <tflm_c_create>:
{
 800d2ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2b0:	4689      	mov	r9, r1
 800d2b2:	b08c      	sub	sp, #48	; 0x30
 800d2b4:	4692      	mov	sl, r2
  if (!hdl || !tensor_arena_size || !tensor_arena || !model_data)
 800d2b6:	4698      	mov	r8, r3
 800d2b8:	b19b      	cbz	r3, 800d2e2 <tflm_c_create+0x36>
 800d2ba:	b192      	cbz	r2, 800d2e2 <tflm_c_create+0x36>
 800d2bc:	b189      	cbz	r1, 800d2e2 <tflm_c_create+0x36>
 800d2be:	b180      	cbz	r0, 800d2e2 <tflm_c_create+0x36>
  *hdl = 0;
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	f8c8 3000 	str.w	r3, [r8]
// Helpers to get a typed pointer to the root object contained in the buffer.
template<typename T> T *GetMutableRoot(void *buf) {
  EndianCheck();
  return reinterpret_cast<T *>(
      reinterpret_cast<uint8_t *>(buf) +
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
 800d2c6:	6805      	ldr	r5, [r0, #0]
 800d2c8:	4405      	add	r5, r0
    auto field_offset = GetOptionalFieldOffset(field);
 800d2ca:	2104      	movs	r1, #4
 800d2cc:	4628      	mov	r0, r5
 800d2ce:	f7f6 fd86 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d2d2:	b140      	cbz	r0, 800d2e6 <tflm_c_create+0x3a>
 800d2d4:	5829      	ldr	r1, [r5, r0]
  if (model->version() != TFLITE_SCHEMA_VERSION) {
 800d2d6:	2903      	cmp	r1, #3
 800d2d8:	d007      	beq.n	800d2ea <tflm_c_create+0x3e>
    printf("Invalid expected TFLite model version %d instead %d\r\n",
 800d2da:	483f      	ldr	r0, [pc, #252]	; (800d3d8 <tflm_c_create+0x12c>)
 800d2dc:	2203      	movs	r2, #3
 800d2de:	f001 f991 	bl	800e604 <iprintf>
    return kTfLiteError;
 800d2e2:	2001      	movs	r0, #1
 800d2e4:	e074      	b.n	800d3d0 <tflm_c_create+0x124>
 800d2e6:	4601      	mov	r1, r0
 800d2e8:	e7f7      	b.n	800d2da <tflm_c_create+0x2e>
    static tflite::MicroMutableOpResolver<1> _resolver;
 800d2ea:	4f3c      	ldr	r7, [pc, #240]	; (800d3dc <tflm_c_create+0x130>)
 800d2ec:	4e3c      	ldr	r6, [pc, #240]	; (800d3e0 <tflm_c_create+0x134>)
 800d2ee:	783c      	ldrb	r4, [r7, #0]
 800d2f0:	f3bf 8f5b 	dmb	ish
 800d2f4:	f014 0401 	ands.w	r4, r4, #1
 800d2f8:	d10d      	bne.n	800d316 <tflm_c_create+0x6a>
 800d2fa:	4638      	mov	r0, r7
 800d2fc:	f000 f984 	bl	800d608 <__cxa_guard_acquire>
 800d300:	b148      	cbz	r0, 800d316 <tflm_c_create+0x6a>
  explicit MicroMutableOpResolver() {}
 800d302:	4b38      	ldr	r3, [pc, #224]	; (800d3e4 <tflm_c_create+0x138>)
 800d304:	4838      	ldr	r0, [pc, #224]	; (800d3e8 <tflm_c_create+0x13c>)
 800d306:	6033      	str	r3, [r6, #0]
 800d308:	6274      	str	r4, [r6, #36]	; 0x24
 800d30a:	6334      	str	r4, [r6, #48]	; 0x30
 800d30c:	f000 fa6e 	bl	800d7ec <atexit>
 800d310:	4638      	mov	r0, r7
 800d312:	f000 f985 	bl	800d620 <__cxa_guard_release>
    _resolver.AddFullyConnected();
 800d316:	a804      	add	r0, sp, #16
 800d318:	f7f9 fce4 	bl	8006ce4 <_ZN6tflite24Register_FULLY_CONNECTEDEv>
      MicroPrintf("Invalid parameter BuiltinOperator_CUSTOM to the ");
      MicroPrintf("AddBuiltin function.");
      return kTfLiteError;
    }

    if (FindOp(op) != nullptr) {
 800d31c:	4830      	ldr	r0, [pc, #192]	; (800d3e0 <tflm_c_create+0x134>)
 800d31e:	2109      	movs	r1, #9
 800d320:	f7ff ff47 	bl	800d1b2 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpENS_15BuiltinOperatorE>
 800d324:	b388      	cbz	r0, 800d38a <tflm_c_create+0xde>
      MicroPrintf("Calling AddBuiltin with the same op more than ");
 800d326:	4831      	ldr	r0, [pc, #196]	; (800d3ec <tflm_c_create+0x140>)
 800d328:	f7f8 ff66 	bl	80061f8 <_Z11MicroPrintfPKcz>
      MicroPrintf("once is not supported (Op: #%d).", op);
 800d32c:	4830      	ldr	r0, [pc, #192]	; (800d3f0 <tflm_c_create+0x144>)
 800d32e:	2109      	movs	r1, #9
      return kTfLiteError;
    }

    if (registrations_len_ >= tOpCount) {
      MicroPrintf("Couldn't register builtin op #%d, resolver size ", op);
      MicroPrintf("is too small (%d).", tOpCount);
 800d330:	f7f8 ff62 	bl	80061f8 <_Z11MicroPrintfPKcz>
  CTfLiteInterpreterContext *ctx = new CTfLiteInterpreterContext(
      model,
      _resolver,
      tensor_arena,
      tensor_arena_size
  );
 800d334:	20f8      	movs	r0, #248	; 0xf8
 800d336:	f000 f976 	bl	800d626 <_Znwj>
    event_starts_(0), event_ends_(0) {}
 800d33a:	4b2e      	ldr	r3, [pc, #184]	; (800d3f4 <tflm_c_create+0x148>)
          n_invoks(0) {}
 800d33c:	6005      	str	r5, [r0, #0]
    event_starts_(0), event_ends_(0) {}
 800d33e:	e9c0 3002 	strd	r3, r0, [r0, #8]
 800d342:	2700      	movs	r7, #0
          n_invoks(0) {}
 800d344:	f100 0308 	add.w	r3, r0, #8
  );
 800d348:	4604      	mov	r4, r0
          n_invoks(0) {}
 800d34a:	f100 0640 	add.w	r6, r0, #64	; 0x40
    event_starts_(0), event_ends_(0) {}
 800d34e:	e9c0 7704 	strd	r7, r7, [r0, #16]
 800d352:	6187      	str	r7, [r0, #24]
          n_invoks(0) {}
 800d354:	4a22      	ldr	r2, [pc, #136]	; (800d3e0 <tflm_c_create+0x134>)
 800d356:	f8cd a000 	str.w	sl, [sp]
 800d35a:	e9cd 7301 	strd	r7, r3, [sp, #4]
 800d35e:	4629      	mov	r1, r5
 800d360:	464b      	mov	r3, r9
 800d362:	4630      	mov	r0, r6
 800d364:	f7f8 fc88 	bl	8005c78 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE>
 800d368:	f8c4 70f4 	str.w	r7, [r4, #244]	; 0xf4

  // Allocate the resources
  status = ctx->interpreter.AllocateTensors();
 800d36c:	4630      	mov	r0, r6
 800d36e:	f7f8 fe31 	bl	8005fd4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
  if (status != kTfLiteOk) {
 800d372:	b358      	cbz	r0, 800d3cc <tflm_c_create+0x120>
    printf("AllocateTensors() fails\r\n");
 800d374:	4820      	ldr	r0, [pc, #128]	; (800d3f8 <tflm_c_create+0x14c>)
 800d376:	f001 f9cb 	bl	800e710 <puts>
class CTfLiteInterpreterContext {
 800d37a:	4630      	mov	r0, r6
 800d37c:	f7f8 fcf2 	bl	8005d64 <_ZN6tflite16MicroInterpreterD1Ev>
    delete ctx;
 800d380:	21f8      	movs	r1, #248	; 0xf8
 800d382:	4620      	mov	r0, r4
 800d384:	f000 f93e 	bl	800d604 <_ZdlPvj>
    return kTfLiteError;
 800d388:	e7ab      	b.n	800d2e2 <tflm_c_create+0x36>
    if (registrations_len_ >= tOpCount) {
 800d38a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d38c:	b133      	cbz	r3, 800d39c <tflm_c_create+0xf0>
      MicroPrintf("Couldn't register builtin op #%d, resolver size ", op);
 800d38e:	481b      	ldr	r0, [pc, #108]	; (800d3fc <tflm_c_create+0x150>)
 800d390:	2109      	movs	r1, #9
 800d392:	f7f8 ff31 	bl	80061f8 <_Z11MicroPrintfPKcz>
      MicroPrintf("is too small (%d).", tOpCount);
 800d396:	481a      	ldr	r0, [pc, #104]	; (800d400 <tflm_c_create+0x154>)
 800d398:	2101      	movs	r1, #1
 800d39a:	e7c9      	b.n	800d330 <tflm_c_create+0x84>
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
 800d39c:	ac04      	add	r4, sp, #16
 800d39e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d3a0:	4f18      	ldr	r7, [pc, #96]	; (800d404 <tflm_c_create+0x158>)
 800d3a2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800d3a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800d3a8:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    registrations_len_++;
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	6273      	str	r3, [r6, #36]	; 0x24

    builtin_codes_[num_buitin_ops_] = op;
 800d3b0:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800d3b2:	f103 020a 	add.w	r2, r3, #10
    registrations_[registrations_len_].builtin_code = op;
 800d3b6:	2109      	movs	r1, #9
    builtin_codes_[num_buitin_ops_] = op;
 800d3b8:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
    builtin_parsers_[num_buitin_ops_] = parser;
 800d3bc:	eb06 0282 	add.w	r2, r6, r2, lsl #2
    registrations_[registrations_len_].builtin_code = op;
 800d3c0:	61b1      	str	r1, [r6, #24]
    num_buitin_ops_++;
 800d3c2:	3301      	adds	r3, #1
    builtin_parsers_[num_buitin_ops_] = parser;
 800d3c4:	4910      	ldr	r1, [pc, #64]	; (800d408 <tflm_c_create+0x15c>)
 800d3c6:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
 800d3c8:	6333      	str	r3, [r6, #48]	; 0x30

    return kTfLiteOk;
 800d3ca:	e7b3      	b.n	800d334 <tflm_c_create+0x88>
  // tflite::ErrorReporter* error_reporter = &micro_error_reporter;
  // error_reporter->Report("hello %d\n\t", sizeof(CTfLiteInterpreterContext));
  // error_reporter->Report("hello %d\n\t", sizeof(tflite::MicroProfiler));
  // error_reporter->Report("hello %d\n\t", sizeof(tflite::MicroInterpreter));

  *hdl = ctx->get_handle();
 800d3cc:	f8c8 4000 	str.w	r4, [r8]

  return kTfLiteOk;
}
 800d3d0:	b00c      	add	sp, #48	; 0x30
 800d3d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3d6:	bf00      	nop
 800d3d8:	08056cef 	.word	0x08056cef
 800d3dc:	20001be0 	.word	0x20001be0
 800d3e0:	20001be4 	.word	0x20001be4
 800d3e4:	08056df4 	.word	0x08056df4
 800d3e8:	0800d151 	.word	0x0800d151
 800d3ec:	08056d25 	.word	0x08056d25
 800d3f0:	08056d54 	.word	0x08056d54
 800d3f4:	08056ddc 	.word	0x08056ddc
 800d3f8:	08056db9 	.word	0x08056db9
 800d3fc:	08056d75 	.word	0x08056d75
 800d400:	08056da6 	.word	0x08056da6
 800d404:	20001be8 	.word	0x20001be8
 800d408:	08003ef1 	.word	0x08003ef1

0800d40c <tflm_c_input>:
  CTfLiteInterpreterContext *ctx = reinterpret_cast<CTfLiteInterpreterContext *>(hdl);
  return ctx->interpreter.outputs_size();
}

TfLiteStatus tflm_c_input(const uint32_t hdl, int32_t index, struct tflm_c_tensor_info *t_info)
{
 800d40c:	b513      	push	{r0, r1, r4, lr}
 800d40e:	4604      	mov	r4, r0
    const TfLiteTensor* tens = ctx->interpreter.input(index);
 800d410:	3040      	adds	r0, #64	; 0x40
{
 800d412:	9201      	str	r2, [sp, #4]
    const TfLiteTensor* tens = ctx->interpreter.input(index);
 800d414:	f7f8 fc6e 	bl	8005cf4 <_ZN6tflite16MicroInterpreter5inputEj>
    return ctx->tflitetensor_to(tens, t_info, -1);
 800d418:	9a01      	ldr	r2, [sp, #4]
    const TfLiteTensor* tens = ctx->interpreter.input(index);
 800d41a:	4601      	mov	r1, r0
    return ctx->tflitetensor_to(tens, t_info, -1);
 800d41c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d420:	4620      	mov	r0, r4
  return CTfLiteInterpreterContext::input(hdl, index, t_info);
}
 800d422:	b002      	add	sp, #8
 800d424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return ctx->tflitetensor_to(tens, t_info, -1);
 800d428:	f7ff bece 	b.w	800d1c8 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol>

0800d42c <tflm_c_output>:

TfLiteStatus tflm_c_output(const uint32_t hdl, int32_t index, struct tflm_c_tensor_info *t_info)
{
 800d42c:	b513      	push	{r0, r1, r4, lr}
 800d42e:	4604      	mov	r4, r0
    const TfLiteTensor* tens = ctx->interpreter.output(index);
 800d430:	3040      	adds	r0, #64	; 0x40
{
 800d432:	9201      	str	r2, [sp, #4]
    const TfLiteTensor* tens = ctx->interpreter.output(index);
 800d434:	f7f8 fc80 	bl	8005d38 <_ZN6tflite16MicroInterpreter6outputEj>
    return ctx->tflitetensor_to(tens, t_info, -1);
 800d438:	9a01      	ldr	r2, [sp, #4]
    const TfLiteTensor* tens = ctx->interpreter.output(index);
 800d43a:	4601      	mov	r1, r0
    return ctx->tflitetensor_to(tens, t_info, -1);
 800d43c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d440:	4620      	mov	r0, r4
  return CTfLiteInterpreterContext::output(hdl, index, t_info);
}
 800d442:	b002      	add	sp, #8
 800d444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return ctx->tflitetensor_to(tens, t_info, -1);
 800d448:	f7ff bebe 	b.w	800d1c8 <_ZN25CTfLiteInterpreterContext15tflitetensor_toEPK12TfLiteTensorP18tflm_c_tensor_infol>

0800d44c <tflm_c_invoke>:
    node_idx_ = -1;
 800d44c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d450:	62c3      	str	r3, [r0, #44]	; 0x2c
    ctx->n_invoks++;
 800d452:	f8d0 30f4 	ldr.w	r3, [r0, #244]	; 0xf4
 800d456:	3301      	adds	r3, #1
 800d458:	f8c0 30f4 	str.w	r3, [r0, #244]	; 0xf4
    return ctx->interpreter.Invoke();
 800d45c:	3040      	adds	r0, #64	; 0x40
 800d45e:	f7f8 be9b 	b.w	8006198 <_ZN6tflite16MicroInterpreter6InvokeEv>

0800d462 <tflm_c_operator_codes_size>:
  CTfLiteInterpreterContext *ctx = reinterpret_cast<CTfLiteInterpreterContext *>(hdl);
  return ctx->model_->subgraphs()->Get(0)->tensors()->size();
}

int32_t tflm_c_operator_codes_size(const uint32_t hdl)
{
 800d462:	b510      	push	{r4, lr}
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::OperatorCode>> *>(VT_OPERATOR_CODES);
 800d464:	6804      	ldr	r4, [r0, #0]
    auto field_offset = GetOptionalFieldOffset(field);
 800d466:	2106      	movs	r1, #6
 800d468:	4620      	mov	r0, r4
 800d46a:	f7f6 fcb8 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800d46e:	b908      	cbnz	r0, 800d474 <tflm_c_operator_codes_size+0x12>
 800d470:	6803      	ldr	r3, [r0, #0]
 800d472:	deff      	udf	#255	; 0xff
 800d474:	5823      	ldr	r3, [r4, r0]
    auto p = data_ + field_offset;
 800d476:	1822      	adds	r2, r4, r0
  CTfLiteInterpreterContext *ctx = reinterpret_cast<CTfLiteInterpreterContext *>(hdl);
  return ctx->model_->operator_codes()->size();
 800d478:	58d0      	ldr	r0, [r2, r3]
}
 800d47a:	bd10      	pop	{r4, pc}

0800d47c <tflm_c_arena_used_bytes>:
  // Returns the actual used arena in bytes. This method gives the optimal arena
  // size. It's only available after `AllocateTensors` has been called.
  // Note that normally `tensor_arena` requires 16 bytes alignment to fully
  // utilize the space. If it's not the case, the optimial arena size would be
  // arena_used_bytes() + 16.
  size_t arena_used_bytes() const { return allocator_.used_bytes(); }
 800d47c:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
 800d480:	f7f7 bd0c 	b.w	8004e9c <_ZNK6tflite14MicroAllocator10used_bytesEv>

0800d484 <tflm_c_TfLiteTypeGetName>:
  return ctx->interpreter.arena_used_bytes();
}

const char* tflm_c_TfLiteTypeGetName(TfLiteType type)
{
  return TfLiteTypeGetName(type);
 800d484:	f7f6 bd8e 	b.w	8003fa4 <TfLiteTypeGetName>

0800d488 <tflm_c_rt_version>:
}

void tflm_c_rt_version(struct tflm_c_version *version)
{
  if (version) {
 800d488:	b138      	cbz	r0, 800d49a <tflm_c_rt_version+0x12>
    version->major = TF_MAJOR_VERSION;
 800d48a:	2302      	movs	r3, #2
 800d48c:	7003      	strb	r3, [r0, #0]
    version->minor = TF_MINOR_VERSION;
 800d48e:	230d      	movs	r3, #13
 800d490:	7043      	strb	r3, [r0, #1]
    version->patch = TF_PATCH_VERSION;
 800d492:	2300      	movs	r3, #0
 800d494:	7083      	strb	r3, [r0, #2]
    version->schema = TFLITE_SCHEMA_VERSION;
 800d496:	2303      	movs	r3, #3
 800d498:	70c3      	strb	r3, [r0, #3]
  }
}
 800d49a:	4770      	bx	lr

0800d49c <_ZN15CTfLiteProfiler11begin_eventEPKc>:
  return CTfLiteInterpreterContext::observer_info(hdl, p_info);
}

uint32_t CTfLiteProfiler::begin_event(const char* tag)
{
  volatile uint64_t ts = options_->get_time(0);
 800d49c:	6883      	ldr	r3, [r0, #8]
{
 800d49e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4a0:	4604      	mov	r4, r0
  volatile uint64_t ts = options_->get_time(0);
 800d4a2:	685b      	ldr	r3, [r3, #4]
 800d4a4:	2000      	movs	r0, #0
{
 800d4a6:	460d      	mov	r5, r1
  volatile uint64_t ts = options_->get_time(0);
 800d4a8:	4798      	blx	r3
  event_starts_++;
 800d4aa:	68e3      	ldr	r3, [r4, #12]
  node_tag_ = tag;
 800d4ac:	6225      	str	r5, [r4, #32]
  event_starts_++;
 800d4ae:	3301      	adds	r3, #1
 800d4b0:	60e3      	str	r3, [r4, #12]
  node_idx_++;
 800d4b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d4b4:	3301      	adds	r3, #1
 800d4b6:	6263      	str	r3, [r4, #36]	; 0x24
  node_ts_begin_ = options_->get_time(0);  // ts before node execution
 800d4b8:	68a3      	ldr	r3, [r4, #8]
  volatile uint64_t ts = options_->get_time(0);
 800d4ba:	e9cd 0100 	strd	r0, r1, [sp]
  node_ts_begin_ = options_->get_time(0);  // ts before node execution
 800d4be:	685b      	ldr	r3, [r3, #4]
 800d4c0:	2000      	movs	r0, #0
 800d4c2:	4798      	blx	r3
  cb_dur_ += (node_ts_begin_ - ts);
 800d4c4:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
 800d4c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d4cc:	1b9b      	subs	r3, r3, r6
 800d4ce:	eb62 0207 	sbc.w	r2, r2, r7
 800d4d2:	181b      	adds	r3, r3, r0
  node_ts_begin_ = options_->get_time(0);  // ts before node execution
 800d4d4:	e9c4 0106 	strd	r0, r1, [r4, #24]
  cb_dur_ += (node_ts_begin_ - ts);
 800d4d8:	eb41 0102 	adc.w	r1, r1, r2
  return 0;
}
 800d4dc:	2000      	movs	r0, #0
  cb_dur_ += (node_ts_begin_ - ts);
 800d4de:	e9c4 310a 	strd	r3, r1, [r4, #40]	; 0x28
}
 800d4e2:	b003      	add	sp, #12
 800d4e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d4e6 <_ZN15CTfLiteProfiler10BeginEventEPKc>:
    if (options_)
 800d4e6:	6883      	ldr	r3, [r0, #8]
 800d4e8:	b10b      	cbz	r3, 800d4ee <_ZN15CTfLiteProfiler10BeginEventEPKc+0x8>
      return begin_event(tag);
 800d4ea:	f7ff bfd7 	b.w	800d49c <_ZN15CTfLiteProfiler11begin_eventEPKc>
  }
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	4770      	bx	lr

0800d4f2 <_ZN15CTfLiteProfiler9end_eventEm>:

void CTfLiteProfiler::end_event(uint32_t event_handle)
{
 800d4f2:	b5f0      	push	{r4, r5, r6, r7, lr}
  volatile uint64_t ts = options_->get_time(0);
 800d4f4:	6883      	ldr	r3, [r0, #8]
{
 800d4f6:	4604      	mov	r4, r0
  volatile uint64_t ts = options_->get_time(0);
 800d4f8:	685b      	ldr	r3, [r3, #4]
{
 800d4fa:	b08d      	sub	sp, #52	; 0x34
  volatile uint64_t ts = options_->get_time(0);
 800d4fc:	2000      	movs	r0, #0
 800d4fe:	4798      	blx	r3
 800d500:	e9cd 0100 	strd	r0, r1, [sp]
  event_ends_++;
  if (options_->notify) {
 800d504:	68a0      	ldr	r0, [r4, #8]
  event_ends_++;
 800d506:	6923      	ldr	r3, [r4, #16]
  if (options_->notify) {
 800d508:	6805      	ldr	r5, [r0, #0]
  event_ends_++;
 800d50a:	3301      	adds	r3, #1
 800d50c:	6123      	str	r3, [r4, #16]
  if (options_->notify) {
 800d50e:	b1d5      	cbz	r5, 800d546 <_ZN15CTfLiteProfiler9end_eventEm+0x54>
    struct tflm_c_node node;
    node.node_info.name = node_tag_;
 800d510:	6a23      	ldr	r3, [r4, #32]
 800d512:	9302      	str	r3, [sp, #8]
    node.node_info.idx = node_idx_;
 800d514:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d516:	9305      	str	r3, [sp, #20]
    node.node_info.dur = ts - node_ts_begin_;
 800d518:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d51c:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
    node.node_info.n_outputs = 0;
 800d520:	2100      	movs	r1, #0
    node.node_info.dur = ts - node_ts_begin_;
 800d522:	1ab2      	subs	r2, r6, r2
    node.node_info.n_outputs = 0;
 800d524:	9108      	str	r1, [sp, #32]
    node.output = nullptr;
 800d526:	910a      	str	r1, [sp, #40]	; 0x28
    node_dur_ += node.node_info.dur;
 800d528:	e9d4 160c 	ldrd	r1, r6, [r4, #48]	; 0x30
    node.node_info.dur = ts - node_ts_begin_;
 800d52c:	eb67 0303 	sbc.w	r3, r7, r3
 800d530:	e9cd 2306 	strd	r2, r3, [sp, #24]
    node_dur_ += node.node_info.dur;
 800d534:	188a      	adds	r2, r1, r2
 800d536:	eb43 0306 	adc.w	r3, r3, r6
 800d53a:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
    options_->notify(options_->cookie, options_->flags, &node);
 800d53e:	e9d0 0102 	ldrd	r0, r1, [r0, #8]
 800d542:	aa02      	add	r2, sp, #8
 800d544:	47a8      	blx	r5
  }
  cb_dur_ += (options_->get_time(1) - ts);
 800d546:	68a3      	ldr	r3, [r4, #8]
 800d548:	2001      	movs	r0, #1
 800d54a:	685b      	ldr	r3, [r3, #4]
 800d54c:	4798      	blx	r3
 800d54e:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
 800d552:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d556:	1b9b      	subs	r3, r3, r6
 800d558:	eb62 0207 	sbc.w	r2, r2, r7
 800d55c:	1818      	adds	r0, r3, r0
 800d55e:	eb42 0201 	adc.w	r2, r2, r1
 800d562:	e9c4 020a 	strd	r0, r2, [r4, #40]	; 0x28
}
 800d566:	b00d      	add	sp, #52	; 0x34
 800d568:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d56a <_ZN15CTfLiteProfiler8EndEventEm>:
    if (options_)
 800d56a:	6883      	ldr	r3, [r0, #8]
 800d56c:	b10b      	cbz	r3, 800d572 <_ZN15CTfLiteProfiler8EndEventEm+0x8>
      end_event(event_handle);
 800d56e:	f7ff bfc0 	b.w	800d4f2 <_ZN15CTfLiteProfiler9end_eventEm>
  }
 800d572:	4770      	bx	lr

0800d574 <tflm_c_operators_size>:
{
 800d574:	b510      	push	{r4, lr}
  return ctx->model_->subgraphs()->Get(0)->operators()->size();
 800d576:	6800      	ldr	r0, [r0, #0]
 800d578:	f7f6 ffbf 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 800d57c:	2100      	movs	r1, #0
 800d57e:	f7f7 f8a9 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    auto field_offset = GetOptionalFieldOffset(field);
 800d582:	210a      	movs	r1, #10
 800d584:	4604      	mov	r4, r0
 800d586:	f7f6 fc2a 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800d58a:	b908      	cbnz	r0, 800d590 <tflm_c_operators_size+0x1c>
 800d58c:	6803      	ldr	r3, [r0, #0]
 800d58e:	deff      	udf	#255	; 0xff
 800d590:	5823      	ldr	r3, [r4, r0]
    auto p = data_ + field_offset;
 800d592:	1822      	adds	r2, r4, r0
 800d594:	58d0      	ldr	r0, [r2, r3]
}
 800d596:	bd10      	pop	{r4, pc}

0800d598 <tflm_c_tensors_size>:
{
 800d598:	b510      	push	{r4, lr}
  return ctx->model_->subgraphs()->Get(0)->tensors()->size();
 800d59a:	6800      	ldr	r0, [r0, #0]
 800d59c:	f7f6 ffad 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 800d5a0:	2100      	movs	r1, #0
 800d5a2:	f7f7 f897 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    auto field_offset = GetOptionalFieldOffset(field);
 800d5a6:	2104      	movs	r1, #4
 800d5a8:	4604      	mov	r4, r0
 800d5aa:	f7f6 fc18 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800d5ae:	b908      	cbnz	r0, 800d5b4 <tflm_c_tensors_size+0x1c>
 800d5b0:	6803      	ldr	r3, [r0, #0]
 800d5b2:	deff      	udf	#255	; 0xff
 800d5b4:	5823      	ldr	r3, [r4, r0]
    auto p = data_ + field_offset;
 800d5b6:	1822      	adds	r2, r4, r0
 800d5b8:	58d0      	ldr	r0, [r2, r3]
}
 800d5ba:	bd10      	pop	{r4, pc}

0800d5bc <tflm_c_outputs_size>:
{
 800d5bc:	b510      	push	{r4, lr}
    return model_->subgraphs()->Get(0)->outputs()->size();
 800d5be:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800d5c0:	f7f6 ff9b 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 800d5c4:	2100      	movs	r1, #0
 800d5c6:	f7f7 f885 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    auto field_offset = GetOptionalFieldOffset(field);
 800d5ca:	2108      	movs	r1, #8
 800d5cc:	4604      	mov	r4, r0
 800d5ce:	f7f6 fc06 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800d5d2:	b908      	cbnz	r0, 800d5d8 <tflm_c_outputs_size+0x1c>
 800d5d4:	6803      	ldr	r3, [r0, #0]
 800d5d6:	deff      	udf	#255	; 0xff
 800d5d8:	5823      	ldr	r3, [r4, r0]
    auto p = data_ + field_offset;
 800d5da:	1822      	adds	r2, r4, r0
  return ctx->interpreter.outputs_size();
 800d5dc:	58d0      	ldr	r0, [r2, r3]
}
 800d5de:	bd10      	pop	{r4, pc}

0800d5e0 <tflm_c_inputs_size>:
{
 800d5e0:	b510      	push	{r4, lr}
    return model_->subgraphs()->Get(0)->inputs()->size();
 800d5e2:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800d5e4:	f7f6 ff89 	bl	80044fa <_ZNK6tflite5Model9subgraphsEv>
 800d5e8:	2100      	movs	r1, #0
 800d5ea:	f7f7 f873 	bl	80046d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
    auto field_offset = GetOptionalFieldOffset(field);
 800d5ee:	2106      	movs	r1, #6
 800d5f0:	4604      	mov	r4, r0
 800d5f2:	f7f6 fbf4 	bl	8003dde <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800d5f6:	b908      	cbnz	r0, 800d5fc <tflm_c_inputs_size+0x1c>
 800d5f8:	6803      	ldr	r3, [r0, #0]
 800d5fa:	deff      	udf	#255	; 0xff
 800d5fc:	5823      	ldr	r3, [r4, r0]
    auto p = data_ + field_offset;
 800d5fe:	1822      	adds	r2, r4, r0
  return ctx->interpreter.inputs_size();
 800d600:	58d0      	ldr	r0, [r2, r3]
}
 800d602:	bd10      	pop	{r4, pc}

0800d604 <_ZdlPvj>:
 800d604:	f000 b820 	b.w	800d648 <_ZdlPv>

0800d608 <__cxa_guard_acquire>:
 800d608:	6803      	ldr	r3, [r0, #0]
 800d60a:	07db      	lsls	r3, r3, #31
 800d60c:	d406      	bmi.n	800d61c <__cxa_guard_acquire+0x14>
 800d60e:	7843      	ldrb	r3, [r0, #1]
 800d610:	b103      	cbz	r3, 800d614 <__cxa_guard_acquire+0xc>
 800d612:	deff      	udf	#255	; 0xff
 800d614:	2301      	movs	r3, #1
 800d616:	7043      	strb	r3, [r0, #1]
 800d618:	4618      	mov	r0, r3
 800d61a:	4770      	bx	lr
 800d61c:	2000      	movs	r0, #0
 800d61e:	4770      	bx	lr

0800d620 <__cxa_guard_release>:
 800d620:	2301      	movs	r3, #1
 800d622:	6003      	str	r3, [r0, #0]
 800d624:	4770      	bx	lr

0800d626 <_Znwj>:
 800d626:	2801      	cmp	r0, #1
 800d628:	bf38      	it	cc
 800d62a:	2001      	movcc	r0, #1
 800d62c:	b510      	push	{r4, lr}
 800d62e:	4604      	mov	r4, r0
 800d630:	4620      	mov	r0, r4
 800d632:	f7fb ff89 	bl	8009548 <__wrap_malloc>
 800d636:	b930      	cbnz	r0, 800d646 <_Znwj+0x20>
 800d638:	f000 f808 	bl	800d64c <_ZSt15get_new_handlerv>
 800d63c:	b908      	cbnz	r0, 800d642 <_Znwj+0x1c>
 800d63e:	f000 f8af 	bl	800d7a0 <abort>
 800d642:	4780      	blx	r0
 800d644:	e7f4      	b.n	800d630 <_Znwj+0xa>
 800d646:	bd10      	pop	{r4, pc}

0800d648 <_ZdlPv>:
 800d648:	f7fb bfa6 	b.w	8009598 <__wrap_free>

0800d64c <_ZSt15get_new_handlerv>:
 800d64c:	4b02      	ldr	r3, [pc, #8]	; (800d658 <_ZSt15get_new_handlerv+0xc>)
 800d64e:	6818      	ldr	r0, [r3, #0]
 800d650:	f3bf 8f5b 	dmb	ish
 800d654:	4770      	bx	lr
 800d656:	bf00      	nop
 800d658:	20001c18 	.word	0x20001c18

0800d65c <frexp>:
 800d65c:	b570      	push	{r4, r5, r6, lr}
 800d65e:	2100      	movs	r1, #0
 800d660:	ec55 4b10 	vmov	r4, r5, d0
 800d664:	6001      	str	r1, [r0, #0]
 800d666:	4916      	ldr	r1, [pc, #88]	; (800d6c0 <frexp+0x64>)
 800d668:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800d66c:	428a      	cmp	r2, r1
 800d66e:	4606      	mov	r6, r0
 800d670:	462b      	mov	r3, r5
 800d672:	dc22      	bgt.n	800d6ba <frexp+0x5e>
 800d674:	ee10 1a10 	vmov	r1, s0
 800d678:	4311      	orrs	r1, r2
 800d67a:	d01e      	beq.n	800d6ba <frexp+0x5e>
 800d67c:	4911      	ldr	r1, [pc, #68]	; (800d6c4 <frexp+0x68>)
 800d67e:	4029      	ands	r1, r5
 800d680:	b969      	cbnz	r1, 800d69e <frexp+0x42>
 800d682:	4b11      	ldr	r3, [pc, #68]	; (800d6c8 <frexp+0x6c>)
 800d684:	2200      	movs	r2, #0
 800d686:	ee10 0a10 	vmov	r0, s0
 800d68a:	4629      	mov	r1, r5
 800d68c:	f7f2 ffdc 	bl	8000648 <__aeabi_dmul>
 800d690:	460b      	mov	r3, r1
 800d692:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800d696:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800d69a:	4604      	mov	r4, r0
 800d69c:	6031      	str	r1, [r6, #0]
 800d69e:	6831      	ldr	r1, [r6, #0]
 800d6a0:	1512      	asrs	r2, r2, #20
 800d6a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d6a6:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 800d6aa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d6ae:	440a      	add	r2, r1
 800d6b0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800d6b4:	6032      	str	r2, [r6, #0]
 800d6b6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800d6ba:	ec45 4b10 	vmov	d0, r4, r5
 800d6be:	bd70      	pop	{r4, r5, r6, pc}
 800d6c0:	7fefffff 	.word	0x7fefffff
 800d6c4:	7ff00000 	.word	0x7ff00000
 800d6c8:	43500000 	.word	0x43500000

0800d6cc <round>:
 800d6cc:	ec51 0b10 	vmov	r0, r1, d0
 800d6d0:	b570      	push	{r4, r5, r6, lr}
 800d6d2:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800d6d6:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800d6da:	2c13      	cmp	r4, #19
 800d6dc:	ee10 2a10 	vmov	r2, s0
 800d6e0:	460b      	mov	r3, r1
 800d6e2:	dc19      	bgt.n	800d718 <round+0x4c>
 800d6e4:	2c00      	cmp	r4, #0
 800d6e6:	da09      	bge.n	800d6fc <round+0x30>
 800d6e8:	3401      	adds	r4, #1
 800d6ea:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800d6ee:	d103      	bne.n	800d6f8 <round+0x2c>
 800d6f0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800d6f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d6f8:	2200      	movs	r2, #0
 800d6fa:	e028      	b.n	800d74e <round+0x82>
 800d6fc:	4d15      	ldr	r5, [pc, #84]	; (800d754 <round+0x88>)
 800d6fe:	4125      	asrs	r5, r4
 800d700:	ea01 0605 	and.w	r6, r1, r5
 800d704:	4332      	orrs	r2, r6
 800d706:	d00e      	beq.n	800d726 <round+0x5a>
 800d708:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d70c:	fa42 f404 	asr.w	r4, r2, r4
 800d710:	4423      	add	r3, r4
 800d712:	ea23 0305 	bic.w	r3, r3, r5
 800d716:	e7ef      	b.n	800d6f8 <round+0x2c>
 800d718:	2c33      	cmp	r4, #51	; 0x33
 800d71a:	dd07      	ble.n	800d72c <round+0x60>
 800d71c:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800d720:	d101      	bne.n	800d726 <round+0x5a>
 800d722:	f7f2 fddb 	bl	80002dc <__adddf3>
 800d726:	ec41 0b10 	vmov	d0, r0, r1
 800d72a:	bd70      	pop	{r4, r5, r6, pc}
 800d72c:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800d730:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800d734:	40f5      	lsrs	r5, r6
 800d736:	4228      	tst	r0, r5
 800d738:	d0f5      	beq.n	800d726 <round+0x5a>
 800d73a:	2101      	movs	r1, #1
 800d73c:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800d740:	fa01 f404 	lsl.w	r4, r1, r4
 800d744:	1912      	adds	r2, r2, r4
 800d746:	bf28      	it	cs
 800d748:	185b      	addcs	r3, r3, r1
 800d74a:	ea22 0205 	bic.w	r2, r2, r5
 800d74e:	4619      	mov	r1, r3
 800d750:	4610      	mov	r0, r2
 800d752:	e7e8      	b.n	800d726 <round+0x5a>
 800d754:	000fffff 	.word	0x000fffff

0800d758 <roundf>:
 800d758:	ee10 0a10 	vmov	r0, s0
 800d75c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800d760:	3a7f      	subs	r2, #127	; 0x7f
 800d762:	2a16      	cmp	r2, #22
 800d764:	dc15      	bgt.n	800d792 <roundf+0x3a>
 800d766:	2a00      	cmp	r2, #0
 800d768:	da08      	bge.n	800d77c <roundf+0x24>
 800d76a:	3201      	adds	r2, #1
 800d76c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800d770:	d101      	bne.n	800d776 <roundf+0x1e>
 800d772:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800d776:	ee00 3a10 	vmov	s0, r3
 800d77a:	4770      	bx	lr
 800d77c:	4907      	ldr	r1, [pc, #28]	; (800d79c <roundf+0x44>)
 800d77e:	4111      	asrs	r1, r2
 800d780:	4208      	tst	r0, r1
 800d782:	d0fa      	beq.n	800d77a <roundf+0x22>
 800d784:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d788:	4113      	asrs	r3, r2
 800d78a:	4403      	add	r3, r0
 800d78c:	ea23 0301 	bic.w	r3, r3, r1
 800d790:	e7f1      	b.n	800d776 <roundf+0x1e>
 800d792:	2a80      	cmp	r2, #128	; 0x80
 800d794:	d1f1      	bne.n	800d77a <roundf+0x22>
 800d796:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d79a:	4770      	bx	lr
 800d79c:	007fffff 	.word	0x007fffff

0800d7a0 <abort>:
 800d7a0:	b508      	push	{r3, lr}
 800d7a2:	2006      	movs	r0, #6
 800d7a4:	f000 fff4 	bl	800e790 <raise>
 800d7a8:	2001      	movs	r0, #1
 800d7aa:	f7f3 ffff 	bl	80017ac <_exit>
	...

0800d7b0 <__assert_func>:
 800d7b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d7b2:	4614      	mov	r4, r2
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	4b09      	ldr	r3, [pc, #36]	; (800d7dc <__assert_func+0x2c>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	4605      	mov	r5, r0
 800d7bc:	68d8      	ldr	r0, [r3, #12]
 800d7be:	b14c      	cbz	r4, 800d7d4 <__assert_func+0x24>
 800d7c0:	4b07      	ldr	r3, [pc, #28]	; (800d7e0 <__assert_func+0x30>)
 800d7c2:	9100      	str	r1, [sp, #0]
 800d7c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d7c8:	4906      	ldr	r1, [pc, #24]	; (800d7e4 <__assert_func+0x34>)
 800d7ca:	462b      	mov	r3, r5
 800d7cc:	f000 f81a 	bl	800d804 <fiprintf>
 800d7d0:	f7ff ffe6 	bl	800d7a0 <abort>
 800d7d4:	4b04      	ldr	r3, [pc, #16]	; (800d7e8 <__assert_func+0x38>)
 800d7d6:	461c      	mov	r4, r3
 800d7d8:	e7f3      	b.n	800d7c2 <__assert_func+0x12>
 800d7da:	bf00      	nop
 800d7dc:	2000004c 	.word	0x2000004c
 800d7e0:	08056e08 	.word	0x08056e08
 800d7e4:	08056e15 	.word	0x08056e15
 800d7e8:	08056d24 	.word	0x08056d24

0800d7ec <atexit>:
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	4601      	mov	r1, r0
 800d7f0:	461a      	mov	r2, r3
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	f001 b8bc 	b.w	800e970 <__register_exitproc>

0800d7f8 <__errno>:
 800d7f8:	4b01      	ldr	r3, [pc, #4]	; (800d800 <__errno+0x8>)
 800d7fa:	6818      	ldr	r0, [r3, #0]
 800d7fc:	4770      	bx	lr
 800d7fe:	bf00      	nop
 800d800:	2000004c 	.word	0x2000004c

0800d804 <fiprintf>:
 800d804:	b40e      	push	{r1, r2, r3}
 800d806:	b503      	push	{r0, r1, lr}
 800d808:	4601      	mov	r1, r0
 800d80a:	ab03      	add	r3, sp, #12
 800d80c:	4805      	ldr	r0, [pc, #20]	; (800d824 <fiprintf+0x20>)
 800d80e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d812:	6800      	ldr	r0, [r0, #0]
 800d814:	9301      	str	r3, [sp, #4]
 800d816:	f000 f95b 	bl	800dad0 <_vfiprintf_r>
 800d81a:	b002      	add	sp, #8
 800d81c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d820:	b003      	add	sp, #12
 800d822:	4770      	bx	lr
 800d824:	2000004c 	.word	0x2000004c

0800d828 <__libc_init_array>:
 800d828:	b570      	push	{r4, r5, r6, lr}
 800d82a:	4d0d      	ldr	r5, [pc, #52]	; (800d860 <__libc_init_array+0x38>)
 800d82c:	4c0d      	ldr	r4, [pc, #52]	; (800d864 <__libc_init_array+0x3c>)
 800d82e:	1b64      	subs	r4, r4, r5
 800d830:	10a4      	asrs	r4, r4, #2
 800d832:	2600      	movs	r6, #0
 800d834:	42a6      	cmp	r6, r4
 800d836:	d109      	bne.n	800d84c <__libc_init_array+0x24>
 800d838:	4d0b      	ldr	r5, [pc, #44]	; (800d868 <__libc_init_array+0x40>)
 800d83a:	4c0c      	ldr	r4, [pc, #48]	; (800d86c <__libc_init_array+0x44>)
 800d83c:	f002 fe0e 	bl	801045c <_init>
 800d840:	1b64      	subs	r4, r4, r5
 800d842:	10a4      	asrs	r4, r4, #2
 800d844:	2600      	movs	r6, #0
 800d846:	42a6      	cmp	r6, r4
 800d848:	d105      	bne.n	800d856 <__libc_init_array+0x2e>
 800d84a:	bd70      	pop	{r4, r5, r6, pc}
 800d84c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d850:	4798      	blx	r3
 800d852:	3601      	adds	r6, #1
 800d854:	e7ee      	b.n	800d834 <__libc_init_array+0xc>
 800d856:	f855 3b04 	ldr.w	r3, [r5], #4
 800d85a:	4798      	blx	r3
 800d85c:	3601      	adds	r6, #1
 800d85e:	e7f2      	b.n	800d846 <__libc_init_array+0x1e>
 800d860:	080571e4 	.word	0x080571e4
 800d864:	080571e4 	.word	0x080571e4
 800d868:	080571e4 	.word	0x080571e4
 800d86c:	080571e8 	.word	0x080571e8

0800d870 <malloc>:
 800d870:	4b02      	ldr	r3, [pc, #8]	; (800d87c <malloc+0xc>)
 800d872:	4601      	mov	r1, r0
 800d874:	6818      	ldr	r0, [r3, #0]
 800d876:	f000 b88d 	b.w	800d994 <_malloc_r>
 800d87a:	bf00      	nop
 800d87c:	2000004c 	.word	0x2000004c

0800d880 <free>:
 800d880:	4b02      	ldr	r3, [pc, #8]	; (800d88c <free+0xc>)
 800d882:	4601      	mov	r1, r0
 800d884:	6818      	ldr	r0, [r3, #0]
 800d886:	f000 b819 	b.w	800d8bc <_free_r>
 800d88a:	bf00      	nop
 800d88c:	2000004c 	.word	0x2000004c

0800d890 <memcpy>:
 800d890:	440a      	add	r2, r1
 800d892:	4291      	cmp	r1, r2
 800d894:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d898:	d100      	bne.n	800d89c <memcpy+0xc>
 800d89a:	4770      	bx	lr
 800d89c:	b510      	push	{r4, lr}
 800d89e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d8a6:	4291      	cmp	r1, r2
 800d8a8:	d1f9      	bne.n	800d89e <memcpy+0xe>
 800d8aa:	bd10      	pop	{r4, pc}

0800d8ac <memset>:
 800d8ac:	4402      	add	r2, r0
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	4293      	cmp	r3, r2
 800d8b2:	d100      	bne.n	800d8b6 <memset+0xa>
 800d8b4:	4770      	bx	lr
 800d8b6:	f803 1b01 	strb.w	r1, [r3], #1
 800d8ba:	e7f9      	b.n	800d8b0 <memset+0x4>

0800d8bc <_free_r>:
 800d8bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8be:	2900      	cmp	r1, #0
 800d8c0:	d044      	beq.n	800d94c <_free_r+0x90>
 800d8c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d8c6:	9001      	str	r0, [sp, #4]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	f1a1 0404 	sub.w	r4, r1, #4
 800d8ce:	bfb8      	it	lt
 800d8d0:	18e4      	addlt	r4, r4, r3
 800d8d2:	f002 f951 	bl	800fb78 <__malloc_lock>
 800d8d6:	4a1e      	ldr	r2, [pc, #120]	; (800d950 <_free_r+0x94>)
 800d8d8:	9801      	ldr	r0, [sp, #4]
 800d8da:	6813      	ldr	r3, [r2, #0]
 800d8dc:	b933      	cbnz	r3, 800d8ec <_free_r+0x30>
 800d8de:	6063      	str	r3, [r4, #4]
 800d8e0:	6014      	str	r4, [r2, #0]
 800d8e2:	b003      	add	sp, #12
 800d8e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d8e8:	f002 b94c 	b.w	800fb84 <__malloc_unlock>
 800d8ec:	42a3      	cmp	r3, r4
 800d8ee:	d908      	bls.n	800d902 <_free_r+0x46>
 800d8f0:	6825      	ldr	r5, [r4, #0]
 800d8f2:	1961      	adds	r1, r4, r5
 800d8f4:	428b      	cmp	r3, r1
 800d8f6:	bf01      	itttt	eq
 800d8f8:	6819      	ldreq	r1, [r3, #0]
 800d8fa:	685b      	ldreq	r3, [r3, #4]
 800d8fc:	1949      	addeq	r1, r1, r5
 800d8fe:	6021      	streq	r1, [r4, #0]
 800d900:	e7ed      	b.n	800d8de <_free_r+0x22>
 800d902:	461a      	mov	r2, r3
 800d904:	685b      	ldr	r3, [r3, #4]
 800d906:	b10b      	cbz	r3, 800d90c <_free_r+0x50>
 800d908:	42a3      	cmp	r3, r4
 800d90a:	d9fa      	bls.n	800d902 <_free_r+0x46>
 800d90c:	6811      	ldr	r1, [r2, #0]
 800d90e:	1855      	adds	r5, r2, r1
 800d910:	42a5      	cmp	r5, r4
 800d912:	d10b      	bne.n	800d92c <_free_r+0x70>
 800d914:	6824      	ldr	r4, [r4, #0]
 800d916:	4421      	add	r1, r4
 800d918:	1854      	adds	r4, r2, r1
 800d91a:	42a3      	cmp	r3, r4
 800d91c:	6011      	str	r1, [r2, #0]
 800d91e:	d1e0      	bne.n	800d8e2 <_free_r+0x26>
 800d920:	681c      	ldr	r4, [r3, #0]
 800d922:	685b      	ldr	r3, [r3, #4]
 800d924:	6053      	str	r3, [r2, #4]
 800d926:	4421      	add	r1, r4
 800d928:	6011      	str	r1, [r2, #0]
 800d92a:	e7da      	b.n	800d8e2 <_free_r+0x26>
 800d92c:	d902      	bls.n	800d934 <_free_r+0x78>
 800d92e:	230c      	movs	r3, #12
 800d930:	6003      	str	r3, [r0, #0]
 800d932:	e7d6      	b.n	800d8e2 <_free_r+0x26>
 800d934:	6825      	ldr	r5, [r4, #0]
 800d936:	1961      	adds	r1, r4, r5
 800d938:	428b      	cmp	r3, r1
 800d93a:	bf04      	itt	eq
 800d93c:	6819      	ldreq	r1, [r3, #0]
 800d93e:	685b      	ldreq	r3, [r3, #4]
 800d940:	6063      	str	r3, [r4, #4]
 800d942:	bf04      	itt	eq
 800d944:	1949      	addeq	r1, r1, r5
 800d946:	6021      	streq	r1, [r4, #0]
 800d948:	6054      	str	r4, [r2, #4]
 800d94a:	e7ca      	b.n	800d8e2 <_free_r+0x26>
 800d94c:	b003      	add	sp, #12
 800d94e:	bd30      	pop	{r4, r5, pc}
 800d950:	20001c1c 	.word	0x20001c1c

0800d954 <sbrk_aligned>:
 800d954:	b570      	push	{r4, r5, r6, lr}
 800d956:	4e0e      	ldr	r6, [pc, #56]	; (800d990 <sbrk_aligned+0x3c>)
 800d958:	460c      	mov	r4, r1
 800d95a:	6831      	ldr	r1, [r6, #0]
 800d95c:	4605      	mov	r5, r0
 800d95e:	b911      	cbnz	r1, 800d966 <sbrk_aligned+0x12>
 800d960:	f000 fede 	bl	800e720 <_sbrk_r>
 800d964:	6030      	str	r0, [r6, #0]
 800d966:	4621      	mov	r1, r4
 800d968:	4628      	mov	r0, r5
 800d96a:	f000 fed9 	bl	800e720 <_sbrk_r>
 800d96e:	1c43      	adds	r3, r0, #1
 800d970:	d00a      	beq.n	800d988 <sbrk_aligned+0x34>
 800d972:	1cc4      	adds	r4, r0, #3
 800d974:	f024 0403 	bic.w	r4, r4, #3
 800d978:	42a0      	cmp	r0, r4
 800d97a:	d007      	beq.n	800d98c <sbrk_aligned+0x38>
 800d97c:	1a21      	subs	r1, r4, r0
 800d97e:	4628      	mov	r0, r5
 800d980:	f000 fece 	bl	800e720 <_sbrk_r>
 800d984:	3001      	adds	r0, #1
 800d986:	d101      	bne.n	800d98c <sbrk_aligned+0x38>
 800d988:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800d98c:	4620      	mov	r0, r4
 800d98e:	bd70      	pop	{r4, r5, r6, pc}
 800d990:	20001c20 	.word	0x20001c20

0800d994 <_malloc_r>:
 800d994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d998:	1ccd      	adds	r5, r1, #3
 800d99a:	f025 0503 	bic.w	r5, r5, #3
 800d99e:	3508      	adds	r5, #8
 800d9a0:	2d0c      	cmp	r5, #12
 800d9a2:	bf38      	it	cc
 800d9a4:	250c      	movcc	r5, #12
 800d9a6:	2d00      	cmp	r5, #0
 800d9a8:	4607      	mov	r7, r0
 800d9aa:	db01      	blt.n	800d9b0 <_malloc_r+0x1c>
 800d9ac:	42a9      	cmp	r1, r5
 800d9ae:	d905      	bls.n	800d9bc <_malloc_r+0x28>
 800d9b0:	230c      	movs	r3, #12
 800d9b2:	603b      	str	r3, [r7, #0]
 800d9b4:	2600      	movs	r6, #0
 800d9b6:	4630      	mov	r0, r6
 800d9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9bc:	4e2e      	ldr	r6, [pc, #184]	; (800da78 <_malloc_r+0xe4>)
 800d9be:	f002 f8db 	bl	800fb78 <__malloc_lock>
 800d9c2:	6833      	ldr	r3, [r6, #0]
 800d9c4:	461c      	mov	r4, r3
 800d9c6:	bb34      	cbnz	r4, 800da16 <_malloc_r+0x82>
 800d9c8:	4629      	mov	r1, r5
 800d9ca:	4638      	mov	r0, r7
 800d9cc:	f7ff ffc2 	bl	800d954 <sbrk_aligned>
 800d9d0:	1c43      	adds	r3, r0, #1
 800d9d2:	4604      	mov	r4, r0
 800d9d4:	d14d      	bne.n	800da72 <_malloc_r+0xde>
 800d9d6:	6834      	ldr	r4, [r6, #0]
 800d9d8:	4626      	mov	r6, r4
 800d9da:	2e00      	cmp	r6, #0
 800d9dc:	d140      	bne.n	800da60 <_malloc_r+0xcc>
 800d9de:	6823      	ldr	r3, [r4, #0]
 800d9e0:	4631      	mov	r1, r6
 800d9e2:	4638      	mov	r0, r7
 800d9e4:	eb04 0803 	add.w	r8, r4, r3
 800d9e8:	f000 fe9a 	bl	800e720 <_sbrk_r>
 800d9ec:	4580      	cmp	r8, r0
 800d9ee:	d13a      	bne.n	800da66 <_malloc_r+0xd2>
 800d9f0:	6821      	ldr	r1, [r4, #0]
 800d9f2:	3503      	adds	r5, #3
 800d9f4:	1a6d      	subs	r5, r5, r1
 800d9f6:	f025 0503 	bic.w	r5, r5, #3
 800d9fa:	3508      	adds	r5, #8
 800d9fc:	2d0c      	cmp	r5, #12
 800d9fe:	bf38      	it	cc
 800da00:	250c      	movcc	r5, #12
 800da02:	4629      	mov	r1, r5
 800da04:	4638      	mov	r0, r7
 800da06:	f7ff ffa5 	bl	800d954 <sbrk_aligned>
 800da0a:	3001      	adds	r0, #1
 800da0c:	d02b      	beq.n	800da66 <_malloc_r+0xd2>
 800da0e:	6823      	ldr	r3, [r4, #0]
 800da10:	442b      	add	r3, r5
 800da12:	6023      	str	r3, [r4, #0]
 800da14:	e00e      	b.n	800da34 <_malloc_r+0xa0>
 800da16:	6822      	ldr	r2, [r4, #0]
 800da18:	1b52      	subs	r2, r2, r5
 800da1a:	d41e      	bmi.n	800da5a <_malloc_r+0xc6>
 800da1c:	2a0b      	cmp	r2, #11
 800da1e:	d916      	bls.n	800da4e <_malloc_r+0xba>
 800da20:	1961      	adds	r1, r4, r5
 800da22:	42a3      	cmp	r3, r4
 800da24:	6025      	str	r5, [r4, #0]
 800da26:	bf18      	it	ne
 800da28:	6059      	strne	r1, [r3, #4]
 800da2a:	6863      	ldr	r3, [r4, #4]
 800da2c:	bf08      	it	eq
 800da2e:	6031      	streq	r1, [r6, #0]
 800da30:	5162      	str	r2, [r4, r5]
 800da32:	604b      	str	r3, [r1, #4]
 800da34:	4638      	mov	r0, r7
 800da36:	f104 060b 	add.w	r6, r4, #11
 800da3a:	f002 f8a3 	bl	800fb84 <__malloc_unlock>
 800da3e:	f026 0607 	bic.w	r6, r6, #7
 800da42:	1d23      	adds	r3, r4, #4
 800da44:	1af2      	subs	r2, r6, r3
 800da46:	d0b6      	beq.n	800d9b6 <_malloc_r+0x22>
 800da48:	1b9b      	subs	r3, r3, r6
 800da4a:	50a3      	str	r3, [r4, r2]
 800da4c:	e7b3      	b.n	800d9b6 <_malloc_r+0x22>
 800da4e:	6862      	ldr	r2, [r4, #4]
 800da50:	42a3      	cmp	r3, r4
 800da52:	bf0c      	ite	eq
 800da54:	6032      	streq	r2, [r6, #0]
 800da56:	605a      	strne	r2, [r3, #4]
 800da58:	e7ec      	b.n	800da34 <_malloc_r+0xa0>
 800da5a:	4623      	mov	r3, r4
 800da5c:	6864      	ldr	r4, [r4, #4]
 800da5e:	e7b2      	b.n	800d9c6 <_malloc_r+0x32>
 800da60:	4634      	mov	r4, r6
 800da62:	6876      	ldr	r6, [r6, #4]
 800da64:	e7b9      	b.n	800d9da <_malloc_r+0x46>
 800da66:	230c      	movs	r3, #12
 800da68:	603b      	str	r3, [r7, #0]
 800da6a:	4638      	mov	r0, r7
 800da6c:	f002 f88a 	bl	800fb84 <__malloc_unlock>
 800da70:	e7a1      	b.n	800d9b6 <_malloc_r+0x22>
 800da72:	6025      	str	r5, [r4, #0]
 800da74:	e7de      	b.n	800da34 <_malloc_r+0xa0>
 800da76:	bf00      	nop
 800da78:	20001c1c 	.word	0x20001c1c

0800da7c <__sfputc_r>:
 800da7c:	6893      	ldr	r3, [r2, #8]
 800da7e:	3b01      	subs	r3, #1
 800da80:	2b00      	cmp	r3, #0
 800da82:	b410      	push	{r4}
 800da84:	6093      	str	r3, [r2, #8]
 800da86:	da08      	bge.n	800da9a <__sfputc_r+0x1e>
 800da88:	6994      	ldr	r4, [r2, #24]
 800da8a:	42a3      	cmp	r3, r4
 800da8c:	db01      	blt.n	800da92 <__sfputc_r+0x16>
 800da8e:	290a      	cmp	r1, #10
 800da90:	d103      	bne.n	800da9a <__sfputc_r+0x1e>
 800da92:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da96:	f000 beab 	b.w	800e7f0 <__swbuf_r>
 800da9a:	6813      	ldr	r3, [r2, #0]
 800da9c:	1c58      	adds	r0, r3, #1
 800da9e:	6010      	str	r0, [r2, #0]
 800daa0:	7019      	strb	r1, [r3, #0]
 800daa2:	4608      	mov	r0, r1
 800daa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800daa8:	4770      	bx	lr

0800daaa <__sfputs_r>:
 800daaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daac:	4606      	mov	r6, r0
 800daae:	460f      	mov	r7, r1
 800dab0:	4614      	mov	r4, r2
 800dab2:	18d5      	adds	r5, r2, r3
 800dab4:	42ac      	cmp	r4, r5
 800dab6:	d101      	bne.n	800dabc <__sfputs_r+0x12>
 800dab8:	2000      	movs	r0, #0
 800daba:	e007      	b.n	800dacc <__sfputs_r+0x22>
 800dabc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dac0:	463a      	mov	r2, r7
 800dac2:	4630      	mov	r0, r6
 800dac4:	f7ff ffda 	bl	800da7c <__sfputc_r>
 800dac8:	1c43      	adds	r3, r0, #1
 800daca:	d1f3      	bne.n	800dab4 <__sfputs_r+0xa>
 800dacc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dad0 <_vfiprintf_r>:
 800dad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dad4:	460d      	mov	r5, r1
 800dad6:	b09d      	sub	sp, #116	; 0x74
 800dad8:	4614      	mov	r4, r2
 800dada:	4698      	mov	r8, r3
 800dadc:	4606      	mov	r6, r0
 800dade:	b118      	cbz	r0, 800dae8 <_vfiprintf_r+0x18>
 800dae0:	6983      	ldr	r3, [r0, #24]
 800dae2:	b90b      	cbnz	r3, 800dae8 <_vfiprintf_r+0x18>
 800dae4:	f001 ff3c 	bl	800f960 <__sinit>
 800dae8:	4b89      	ldr	r3, [pc, #548]	; (800dd10 <_vfiprintf_r+0x240>)
 800daea:	429d      	cmp	r5, r3
 800daec:	d11b      	bne.n	800db26 <_vfiprintf_r+0x56>
 800daee:	6875      	ldr	r5, [r6, #4]
 800daf0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800daf2:	07d9      	lsls	r1, r3, #31
 800daf4:	d405      	bmi.n	800db02 <_vfiprintf_r+0x32>
 800daf6:	89ab      	ldrh	r3, [r5, #12]
 800daf8:	059a      	lsls	r2, r3, #22
 800dafa:	d402      	bmi.n	800db02 <_vfiprintf_r+0x32>
 800dafc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dafe:	f001 ffd2 	bl	800faa6 <__retarget_lock_acquire_recursive>
 800db02:	89ab      	ldrh	r3, [r5, #12]
 800db04:	071b      	lsls	r3, r3, #28
 800db06:	d501      	bpl.n	800db0c <_vfiprintf_r+0x3c>
 800db08:	692b      	ldr	r3, [r5, #16]
 800db0a:	b9eb      	cbnz	r3, 800db48 <_vfiprintf_r+0x78>
 800db0c:	4629      	mov	r1, r5
 800db0e:	4630      	mov	r0, r6
 800db10:	f000 fec0 	bl	800e894 <__swsetup_r>
 800db14:	b1c0      	cbz	r0, 800db48 <_vfiprintf_r+0x78>
 800db16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db18:	07dc      	lsls	r4, r3, #31
 800db1a:	d50e      	bpl.n	800db3a <_vfiprintf_r+0x6a>
 800db1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800db20:	b01d      	add	sp, #116	; 0x74
 800db22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db26:	4b7b      	ldr	r3, [pc, #492]	; (800dd14 <_vfiprintf_r+0x244>)
 800db28:	429d      	cmp	r5, r3
 800db2a:	d101      	bne.n	800db30 <_vfiprintf_r+0x60>
 800db2c:	68b5      	ldr	r5, [r6, #8]
 800db2e:	e7df      	b.n	800daf0 <_vfiprintf_r+0x20>
 800db30:	4b79      	ldr	r3, [pc, #484]	; (800dd18 <_vfiprintf_r+0x248>)
 800db32:	429d      	cmp	r5, r3
 800db34:	bf08      	it	eq
 800db36:	68f5      	ldreq	r5, [r6, #12]
 800db38:	e7da      	b.n	800daf0 <_vfiprintf_r+0x20>
 800db3a:	89ab      	ldrh	r3, [r5, #12]
 800db3c:	0598      	lsls	r0, r3, #22
 800db3e:	d4ed      	bmi.n	800db1c <_vfiprintf_r+0x4c>
 800db40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db42:	f001 ffb2 	bl	800faaa <__retarget_lock_release_recursive>
 800db46:	e7e9      	b.n	800db1c <_vfiprintf_r+0x4c>
 800db48:	2300      	movs	r3, #0
 800db4a:	9309      	str	r3, [sp, #36]	; 0x24
 800db4c:	2320      	movs	r3, #32
 800db4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800db52:	f8cd 800c 	str.w	r8, [sp, #12]
 800db56:	2330      	movs	r3, #48	; 0x30
 800db58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800dd1c <_vfiprintf_r+0x24c>
 800db5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800db60:	f04f 0901 	mov.w	r9, #1
 800db64:	4623      	mov	r3, r4
 800db66:	469a      	mov	sl, r3
 800db68:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db6c:	b10a      	cbz	r2, 800db72 <_vfiprintf_r+0xa2>
 800db6e:	2a25      	cmp	r2, #37	; 0x25
 800db70:	d1f9      	bne.n	800db66 <_vfiprintf_r+0x96>
 800db72:	ebba 0b04 	subs.w	fp, sl, r4
 800db76:	d00b      	beq.n	800db90 <_vfiprintf_r+0xc0>
 800db78:	465b      	mov	r3, fp
 800db7a:	4622      	mov	r2, r4
 800db7c:	4629      	mov	r1, r5
 800db7e:	4630      	mov	r0, r6
 800db80:	f7ff ff93 	bl	800daaa <__sfputs_r>
 800db84:	3001      	adds	r0, #1
 800db86:	f000 80aa 	beq.w	800dcde <_vfiprintf_r+0x20e>
 800db8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800db8c:	445a      	add	r2, fp
 800db8e:	9209      	str	r2, [sp, #36]	; 0x24
 800db90:	f89a 3000 	ldrb.w	r3, [sl]
 800db94:	2b00      	cmp	r3, #0
 800db96:	f000 80a2 	beq.w	800dcde <_vfiprintf_r+0x20e>
 800db9a:	2300      	movs	r3, #0
 800db9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dba0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dba4:	f10a 0a01 	add.w	sl, sl, #1
 800dba8:	9304      	str	r3, [sp, #16]
 800dbaa:	9307      	str	r3, [sp, #28]
 800dbac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dbb0:	931a      	str	r3, [sp, #104]	; 0x68
 800dbb2:	4654      	mov	r4, sl
 800dbb4:	2205      	movs	r2, #5
 800dbb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbba:	4858      	ldr	r0, [pc, #352]	; (800dd1c <_vfiprintf_r+0x24c>)
 800dbbc:	f7f2 fb38 	bl	8000230 <memchr>
 800dbc0:	9a04      	ldr	r2, [sp, #16]
 800dbc2:	b9d8      	cbnz	r0, 800dbfc <_vfiprintf_r+0x12c>
 800dbc4:	06d1      	lsls	r1, r2, #27
 800dbc6:	bf44      	itt	mi
 800dbc8:	2320      	movmi	r3, #32
 800dbca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dbce:	0713      	lsls	r3, r2, #28
 800dbd0:	bf44      	itt	mi
 800dbd2:	232b      	movmi	r3, #43	; 0x2b
 800dbd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dbd8:	f89a 3000 	ldrb.w	r3, [sl]
 800dbdc:	2b2a      	cmp	r3, #42	; 0x2a
 800dbde:	d015      	beq.n	800dc0c <_vfiprintf_r+0x13c>
 800dbe0:	9a07      	ldr	r2, [sp, #28]
 800dbe2:	4654      	mov	r4, sl
 800dbe4:	2000      	movs	r0, #0
 800dbe6:	f04f 0c0a 	mov.w	ip, #10
 800dbea:	4621      	mov	r1, r4
 800dbec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dbf0:	3b30      	subs	r3, #48	; 0x30
 800dbf2:	2b09      	cmp	r3, #9
 800dbf4:	d94e      	bls.n	800dc94 <_vfiprintf_r+0x1c4>
 800dbf6:	b1b0      	cbz	r0, 800dc26 <_vfiprintf_r+0x156>
 800dbf8:	9207      	str	r2, [sp, #28]
 800dbfa:	e014      	b.n	800dc26 <_vfiprintf_r+0x156>
 800dbfc:	eba0 0308 	sub.w	r3, r0, r8
 800dc00:	fa09 f303 	lsl.w	r3, r9, r3
 800dc04:	4313      	orrs	r3, r2
 800dc06:	9304      	str	r3, [sp, #16]
 800dc08:	46a2      	mov	sl, r4
 800dc0a:	e7d2      	b.n	800dbb2 <_vfiprintf_r+0xe2>
 800dc0c:	9b03      	ldr	r3, [sp, #12]
 800dc0e:	1d19      	adds	r1, r3, #4
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	9103      	str	r1, [sp, #12]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	bfbb      	ittet	lt
 800dc18:	425b      	neglt	r3, r3
 800dc1a:	f042 0202 	orrlt.w	r2, r2, #2
 800dc1e:	9307      	strge	r3, [sp, #28]
 800dc20:	9307      	strlt	r3, [sp, #28]
 800dc22:	bfb8      	it	lt
 800dc24:	9204      	strlt	r2, [sp, #16]
 800dc26:	7823      	ldrb	r3, [r4, #0]
 800dc28:	2b2e      	cmp	r3, #46	; 0x2e
 800dc2a:	d10c      	bne.n	800dc46 <_vfiprintf_r+0x176>
 800dc2c:	7863      	ldrb	r3, [r4, #1]
 800dc2e:	2b2a      	cmp	r3, #42	; 0x2a
 800dc30:	d135      	bne.n	800dc9e <_vfiprintf_r+0x1ce>
 800dc32:	9b03      	ldr	r3, [sp, #12]
 800dc34:	1d1a      	adds	r2, r3, #4
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	9203      	str	r2, [sp, #12]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	bfb8      	it	lt
 800dc3e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800dc42:	3402      	adds	r4, #2
 800dc44:	9305      	str	r3, [sp, #20]
 800dc46:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800dd2c <_vfiprintf_r+0x25c>
 800dc4a:	7821      	ldrb	r1, [r4, #0]
 800dc4c:	2203      	movs	r2, #3
 800dc4e:	4650      	mov	r0, sl
 800dc50:	f7f2 faee 	bl	8000230 <memchr>
 800dc54:	b140      	cbz	r0, 800dc68 <_vfiprintf_r+0x198>
 800dc56:	2340      	movs	r3, #64	; 0x40
 800dc58:	eba0 000a 	sub.w	r0, r0, sl
 800dc5c:	fa03 f000 	lsl.w	r0, r3, r0
 800dc60:	9b04      	ldr	r3, [sp, #16]
 800dc62:	4303      	orrs	r3, r0
 800dc64:	3401      	adds	r4, #1
 800dc66:	9304      	str	r3, [sp, #16]
 800dc68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc6c:	482c      	ldr	r0, [pc, #176]	; (800dd20 <_vfiprintf_r+0x250>)
 800dc6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dc72:	2206      	movs	r2, #6
 800dc74:	f7f2 fadc 	bl	8000230 <memchr>
 800dc78:	2800      	cmp	r0, #0
 800dc7a:	d03f      	beq.n	800dcfc <_vfiprintf_r+0x22c>
 800dc7c:	4b29      	ldr	r3, [pc, #164]	; (800dd24 <_vfiprintf_r+0x254>)
 800dc7e:	bb1b      	cbnz	r3, 800dcc8 <_vfiprintf_r+0x1f8>
 800dc80:	9b03      	ldr	r3, [sp, #12]
 800dc82:	3307      	adds	r3, #7
 800dc84:	f023 0307 	bic.w	r3, r3, #7
 800dc88:	3308      	adds	r3, #8
 800dc8a:	9303      	str	r3, [sp, #12]
 800dc8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc8e:	443b      	add	r3, r7
 800dc90:	9309      	str	r3, [sp, #36]	; 0x24
 800dc92:	e767      	b.n	800db64 <_vfiprintf_r+0x94>
 800dc94:	fb0c 3202 	mla	r2, ip, r2, r3
 800dc98:	460c      	mov	r4, r1
 800dc9a:	2001      	movs	r0, #1
 800dc9c:	e7a5      	b.n	800dbea <_vfiprintf_r+0x11a>
 800dc9e:	2300      	movs	r3, #0
 800dca0:	3401      	adds	r4, #1
 800dca2:	9305      	str	r3, [sp, #20]
 800dca4:	4619      	mov	r1, r3
 800dca6:	f04f 0c0a 	mov.w	ip, #10
 800dcaa:	4620      	mov	r0, r4
 800dcac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dcb0:	3a30      	subs	r2, #48	; 0x30
 800dcb2:	2a09      	cmp	r2, #9
 800dcb4:	d903      	bls.n	800dcbe <_vfiprintf_r+0x1ee>
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d0c5      	beq.n	800dc46 <_vfiprintf_r+0x176>
 800dcba:	9105      	str	r1, [sp, #20]
 800dcbc:	e7c3      	b.n	800dc46 <_vfiprintf_r+0x176>
 800dcbe:	fb0c 2101 	mla	r1, ip, r1, r2
 800dcc2:	4604      	mov	r4, r0
 800dcc4:	2301      	movs	r3, #1
 800dcc6:	e7f0      	b.n	800dcaa <_vfiprintf_r+0x1da>
 800dcc8:	ab03      	add	r3, sp, #12
 800dcca:	9300      	str	r3, [sp, #0]
 800dccc:	462a      	mov	r2, r5
 800dcce:	4b16      	ldr	r3, [pc, #88]	; (800dd28 <_vfiprintf_r+0x258>)
 800dcd0:	a904      	add	r1, sp, #16
 800dcd2:	4630      	mov	r0, r6
 800dcd4:	f000 f8cc 	bl	800de70 <_printf_float>
 800dcd8:	4607      	mov	r7, r0
 800dcda:	1c78      	adds	r0, r7, #1
 800dcdc:	d1d6      	bne.n	800dc8c <_vfiprintf_r+0x1bc>
 800dcde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dce0:	07d9      	lsls	r1, r3, #31
 800dce2:	d405      	bmi.n	800dcf0 <_vfiprintf_r+0x220>
 800dce4:	89ab      	ldrh	r3, [r5, #12]
 800dce6:	059a      	lsls	r2, r3, #22
 800dce8:	d402      	bmi.n	800dcf0 <_vfiprintf_r+0x220>
 800dcea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dcec:	f001 fedd 	bl	800faaa <__retarget_lock_release_recursive>
 800dcf0:	89ab      	ldrh	r3, [r5, #12]
 800dcf2:	065b      	lsls	r3, r3, #25
 800dcf4:	f53f af12 	bmi.w	800db1c <_vfiprintf_r+0x4c>
 800dcf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dcfa:	e711      	b.n	800db20 <_vfiprintf_r+0x50>
 800dcfc:	ab03      	add	r3, sp, #12
 800dcfe:	9300      	str	r3, [sp, #0]
 800dd00:	462a      	mov	r2, r5
 800dd02:	4b09      	ldr	r3, [pc, #36]	; (800dd28 <_vfiprintf_r+0x258>)
 800dd04:	a904      	add	r1, sp, #16
 800dd06:	4630      	mov	r0, r6
 800dd08:	f000 fb56 	bl	800e3b8 <_printf_i>
 800dd0c:	e7e4      	b.n	800dcd8 <_vfiprintf_r+0x208>
 800dd0e:	bf00      	nop
 800dd10:	08057038 	.word	0x08057038
 800dd14:	08057058 	.word	0x08057058
 800dd18:	08057018 	.word	0x08057018
 800dd1c:	08056e48 	.word	0x08056e48
 800dd20:	08056e52 	.word	0x08056e52
 800dd24:	0800de71 	.word	0x0800de71
 800dd28:	0800daab 	.word	0x0800daab
 800dd2c:	08056e4e 	.word	0x08056e4e

0800dd30 <__cvt>:
 800dd30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dd34:	ec55 4b10 	vmov	r4, r5, d0
 800dd38:	2d00      	cmp	r5, #0
 800dd3a:	460e      	mov	r6, r1
 800dd3c:	4619      	mov	r1, r3
 800dd3e:	462b      	mov	r3, r5
 800dd40:	bfbb      	ittet	lt
 800dd42:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dd46:	461d      	movlt	r5, r3
 800dd48:	2300      	movge	r3, #0
 800dd4a:	232d      	movlt	r3, #45	; 0x2d
 800dd4c:	700b      	strb	r3, [r1, #0]
 800dd4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd50:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dd54:	4691      	mov	r9, r2
 800dd56:	f023 0820 	bic.w	r8, r3, #32
 800dd5a:	bfbc      	itt	lt
 800dd5c:	4622      	movlt	r2, r4
 800dd5e:	4614      	movlt	r4, r2
 800dd60:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dd64:	d005      	beq.n	800dd72 <__cvt+0x42>
 800dd66:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800dd6a:	d100      	bne.n	800dd6e <__cvt+0x3e>
 800dd6c:	3601      	adds	r6, #1
 800dd6e:	2102      	movs	r1, #2
 800dd70:	e000      	b.n	800dd74 <__cvt+0x44>
 800dd72:	2103      	movs	r1, #3
 800dd74:	ab03      	add	r3, sp, #12
 800dd76:	9301      	str	r3, [sp, #4]
 800dd78:	ab02      	add	r3, sp, #8
 800dd7a:	9300      	str	r3, [sp, #0]
 800dd7c:	ec45 4b10 	vmov	d0, r4, r5
 800dd80:	4653      	mov	r3, sl
 800dd82:	4632      	mov	r2, r6
 800dd84:	f000 fee4 	bl	800eb50 <_dtoa_r>
 800dd88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dd8c:	4607      	mov	r7, r0
 800dd8e:	d102      	bne.n	800dd96 <__cvt+0x66>
 800dd90:	f019 0f01 	tst.w	r9, #1
 800dd94:	d022      	beq.n	800dddc <__cvt+0xac>
 800dd96:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dd9a:	eb07 0906 	add.w	r9, r7, r6
 800dd9e:	d110      	bne.n	800ddc2 <__cvt+0x92>
 800dda0:	783b      	ldrb	r3, [r7, #0]
 800dda2:	2b30      	cmp	r3, #48	; 0x30
 800dda4:	d10a      	bne.n	800ddbc <__cvt+0x8c>
 800dda6:	2200      	movs	r2, #0
 800dda8:	2300      	movs	r3, #0
 800ddaa:	4620      	mov	r0, r4
 800ddac:	4629      	mov	r1, r5
 800ddae:	f7f2 feb3 	bl	8000b18 <__aeabi_dcmpeq>
 800ddb2:	b918      	cbnz	r0, 800ddbc <__cvt+0x8c>
 800ddb4:	f1c6 0601 	rsb	r6, r6, #1
 800ddb8:	f8ca 6000 	str.w	r6, [sl]
 800ddbc:	f8da 3000 	ldr.w	r3, [sl]
 800ddc0:	4499      	add	r9, r3
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	4620      	mov	r0, r4
 800ddc8:	4629      	mov	r1, r5
 800ddca:	f7f2 fea5 	bl	8000b18 <__aeabi_dcmpeq>
 800ddce:	b108      	cbz	r0, 800ddd4 <__cvt+0xa4>
 800ddd0:	f8cd 900c 	str.w	r9, [sp, #12]
 800ddd4:	2230      	movs	r2, #48	; 0x30
 800ddd6:	9b03      	ldr	r3, [sp, #12]
 800ddd8:	454b      	cmp	r3, r9
 800ddda:	d307      	bcc.n	800ddec <__cvt+0xbc>
 800dddc:	9b03      	ldr	r3, [sp, #12]
 800ddde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dde0:	1bdb      	subs	r3, r3, r7
 800dde2:	4638      	mov	r0, r7
 800dde4:	6013      	str	r3, [r2, #0]
 800dde6:	b004      	add	sp, #16
 800dde8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddec:	1c59      	adds	r1, r3, #1
 800ddee:	9103      	str	r1, [sp, #12]
 800ddf0:	701a      	strb	r2, [r3, #0]
 800ddf2:	e7f0      	b.n	800ddd6 <__cvt+0xa6>

0800ddf4 <__exponent>:
 800ddf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ddf6:	4603      	mov	r3, r0
 800ddf8:	2900      	cmp	r1, #0
 800ddfa:	bfb8      	it	lt
 800ddfc:	4249      	neglt	r1, r1
 800ddfe:	f803 2b02 	strb.w	r2, [r3], #2
 800de02:	bfb4      	ite	lt
 800de04:	222d      	movlt	r2, #45	; 0x2d
 800de06:	222b      	movge	r2, #43	; 0x2b
 800de08:	2909      	cmp	r1, #9
 800de0a:	7042      	strb	r2, [r0, #1]
 800de0c:	dd2a      	ble.n	800de64 <__exponent+0x70>
 800de0e:	f10d 0407 	add.w	r4, sp, #7
 800de12:	46a4      	mov	ip, r4
 800de14:	270a      	movs	r7, #10
 800de16:	46a6      	mov	lr, r4
 800de18:	460a      	mov	r2, r1
 800de1a:	fb91 f6f7 	sdiv	r6, r1, r7
 800de1e:	fb07 1516 	mls	r5, r7, r6, r1
 800de22:	3530      	adds	r5, #48	; 0x30
 800de24:	2a63      	cmp	r2, #99	; 0x63
 800de26:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800de2a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800de2e:	4631      	mov	r1, r6
 800de30:	dcf1      	bgt.n	800de16 <__exponent+0x22>
 800de32:	3130      	adds	r1, #48	; 0x30
 800de34:	f1ae 0502 	sub.w	r5, lr, #2
 800de38:	f804 1c01 	strb.w	r1, [r4, #-1]
 800de3c:	1c44      	adds	r4, r0, #1
 800de3e:	4629      	mov	r1, r5
 800de40:	4561      	cmp	r1, ip
 800de42:	d30a      	bcc.n	800de5a <__exponent+0x66>
 800de44:	f10d 0209 	add.w	r2, sp, #9
 800de48:	eba2 020e 	sub.w	r2, r2, lr
 800de4c:	4565      	cmp	r5, ip
 800de4e:	bf88      	it	hi
 800de50:	2200      	movhi	r2, #0
 800de52:	4413      	add	r3, r2
 800de54:	1a18      	subs	r0, r3, r0
 800de56:	b003      	add	sp, #12
 800de58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800de5e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800de62:	e7ed      	b.n	800de40 <__exponent+0x4c>
 800de64:	2330      	movs	r3, #48	; 0x30
 800de66:	3130      	adds	r1, #48	; 0x30
 800de68:	7083      	strb	r3, [r0, #2]
 800de6a:	70c1      	strb	r1, [r0, #3]
 800de6c:	1d03      	adds	r3, r0, #4
 800de6e:	e7f1      	b.n	800de54 <__exponent+0x60>

0800de70 <_printf_float>:
 800de70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de74:	ed2d 8b02 	vpush	{d8}
 800de78:	b08d      	sub	sp, #52	; 0x34
 800de7a:	460c      	mov	r4, r1
 800de7c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800de80:	4616      	mov	r6, r2
 800de82:	461f      	mov	r7, r3
 800de84:	4605      	mov	r5, r0
 800de86:	f001 fe09 	bl	800fa9c <_localeconv_r>
 800de8a:	f8d0 a000 	ldr.w	sl, [r0]
 800de8e:	4650      	mov	r0, sl
 800de90:	f7f2 f9c0 	bl	8000214 <strlen>
 800de94:	2300      	movs	r3, #0
 800de96:	930a      	str	r3, [sp, #40]	; 0x28
 800de98:	6823      	ldr	r3, [r4, #0]
 800de9a:	9305      	str	r3, [sp, #20]
 800de9c:	f8d8 3000 	ldr.w	r3, [r8]
 800dea0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800dea4:	3307      	adds	r3, #7
 800dea6:	f023 0307 	bic.w	r3, r3, #7
 800deaa:	f103 0208 	add.w	r2, r3, #8
 800deae:	f8c8 2000 	str.w	r2, [r8]
 800deb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800deba:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800debe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dec2:	9307      	str	r3, [sp, #28]
 800dec4:	f8cd 8018 	str.w	r8, [sp, #24]
 800dec8:	ee08 0a10 	vmov	s16, r0
 800decc:	4b9f      	ldr	r3, [pc, #636]	; (800e14c <_printf_float+0x2dc>)
 800dece:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ded2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ded6:	f7f2 fe51 	bl	8000b7c <__aeabi_dcmpun>
 800deda:	bb88      	cbnz	r0, 800df40 <_printf_float+0xd0>
 800dedc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dee0:	4b9a      	ldr	r3, [pc, #616]	; (800e14c <_printf_float+0x2dc>)
 800dee2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dee6:	f7f2 fe2b 	bl	8000b40 <__aeabi_dcmple>
 800deea:	bb48      	cbnz	r0, 800df40 <_printf_float+0xd0>
 800deec:	2200      	movs	r2, #0
 800deee:	2300      	movs	r3, #0
 800def0:	4640      	mov	r0, r8
 800def2:	4649      	mov	r1, r9
 800def4:	f7f2 fe1a 	bl	8000b2c <__aeabi_dcmplt>
 800def8:	b110      	cbz	r0, 800df00 <_printf_float+0x90>
 800defa:	232d      	movs	r3, #45	; 0x2d
 800defc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df00:	4b93      	ldr	r3, [pc, #588]	; (800e150 <_printf_float+0x2e0>)
 800df02:	4894      	ldr	r0, [pc, #592]	; (800e154 <_printf_float+0x2e4>)
 800df04:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800df08:	bf94      	ite	ls
 800df0a:	4698      	movls	r8, r3
 800df0c:	4680      	movhi	r8, r0
 800df0e:	2303      	movs	r3, #3
 800df10:	6123      	str	r3, [r4, #16]
 800df12:	9b05      	ldr	r3, [sp, #20]
 800df14:	f023 0204 	bic.w	r2, r3, #4
 800df18:	6022      	str	r2, [r4, #0]
 800df1a:	f04f 0900 	mov.w	r9, #0
 800df1e:	9700      	str	r7, [sp, #0]
 800df20:	4633      	mov	r3, r6
 800df22:	aa0b      	add	r2, sp, #44	; 0x2c
 800df24:	4621      	mov	r1, r4
 800df26:	4628      	mov	r0, r5
 800df28:	f000 f9d8 	bl	800e2dc <_printf_common>
 800df2c:	3001      	adds	r0, #1
 800df2e:	f040 8090 	bne.w	800e052 <_printf_float+0x1e2>
 800df32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800df36:	b00d      	add	sp, #52	; 0x34
 800df38:	ecbd 8b02 	vpop	{d8}
 800df3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df40:	4642      	mov	r2, r8
 800df42:	464b      	mov	r3, r9
 800df44:	4640      	mov	r0, r8
 800df46:	4649      	mov	r1, r9
 800df48:	f7f2 fe18 	bl	8000b7c <__aeabi_dcmpun>
 800df4c:	b140      	cbz	r0, 800df60 <_printf_float+0xf0>
 800df4e:	464b      	mov	r3, r9
 800df50:	2b00      	cmp	r3, #0
 800df52:	bfbc      	itt	lt
 800df54:	232d      	movlt	r3, #45	; 0x2d
 800df56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800df5a:	487f      	ldr	r0, [pc, #508]	; (800e158 <_printf_float+0x2e8>)
 800df5c:	4b7f      	ldr	r3, [pc, #508]	; (800e15c <_printf_float+0x2ec>)
 800df5e:	e7d1      	b.n	800df04 <_printf_float+0x94>
 800df60:	6863      	ldr	r3, [r4, #4]
 800df62:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800df66:	9206      	str	r2, [sp, #24]
 800df68:	1c5a      	adds	r2, r3, #1
 800df6a:	d13f      	bne.n	800dfec <_printf_float+0x17c>
 800df6c:	2306      	movs	r3, #6
 800df6e:	6063      	str	r3, [r4, #4]
 800df70:	9b05      	ldr	r3, [sp, #20]
 800df72:	6861      	ldr	r1, [r4, #4]
 800df74:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800df78:	2300      	movs	r3, #0
 800df7a:	9303      	str	r3, [sp, #12]
 800df7c:	ab0a      	add	r3, sp, #40	; 0x28
 800df7e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800df82:	ab09      	add	r3, sp, #36	; 0x24
 800df84:	ec49 8b10 	vmov	d0, r8, r9
 800df88:	9300      	str	r3, [sp, #0]
 800df8a:	6022      	str	r2, [r4, #0]
 800df8c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800df90:	4628      	mov	r0, r5
 800df92:	f7ff fecd 	bl	800dd30 <__cvt>
 800df96:	9b06      	ldr	r3, [sp, #24]
 800df98:	9909      	ldr	r1, [sp, #36]	; 0x24
 800df9a:	2b47      	cmp	r3, #71	; 0x47
 800df9c:	4680      	mov	r8, r0
 800df9e:	d108      	bne.n	800dfb2 <_printf_float+0x142>
 800dfa0:	1cc8      	adds	r0, r1, #3
 800dfa2:	db02      	blt.n	800dfaa <_printf_float+0x13a>
 800dfa4:	6863      	ldr	r3, [r4, #4]
 800dfa6:	4299      	cmp	r1, r3
 800dfa8:	dd41      	ble.n	800e02e <_printf_float+0x1be>
 800dfaa:	f1ab 0b02 	sub.w	fp, fp, #2
 800dfae:	fa5f fb8b 	uxtb.w	fp, fp
 800dfb2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800dfb6:	d820      	bhi.n	800dffa <_printf_float+0x18a>
 800dfb8:	3901      	subs	r1, #1
 800dfba:	465a      	mov	r2, fp
 800dfbc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800dfc0:	9109      	str	r1, [sp, #36]	; 0x24
 800dfc2:	f7ff ff17 	bl	800ddf4 <__exponent>
 800dfc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dfc8:	1813      	adds	r3, r2, r0
 800dfca:	2a01      	cmp	r2, #1
 800dfcc:	4681      	mov	r9, r0
 800dfce:	6123      	str	r3, [r4, #16]
 800dfd0:	dc02      	bgt.n	800dfd8 <_printf_float+0x168>
 800dfd2:	6822      	ldr	r2, [r4, #0]
 800dfd4:	07d2      	lsls	r2, r2, #31
 800dfd6:	d501      	bpl.n	800dfdc <_printf_float+0x16c>
 800dfd8:	3301      	adds	r3, #1
 800dfda:	6123      	str	r3, [r4, #16]
 800dfdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d09c      	beq.n	800df1e <_printf_float+0xae>
 800dfe4:	232d      	movs	r3, #45	; 0x2d
 800dfe6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dfea:	e798      	b.n	800df1e <_printf_float+0xae>
 800dfec:	9a06      	ldr	r2, [sp, #24]
 800dfee:	2a47      	cmp	r2, #71	; 0x47
 800dff0:	d1be      	bne.n	800df70 <_printf_float+0x100>
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d1bc      	bne.n	800df70 <_printf_float+0x100>
 800dff6:	2301      	movs	r3, #1
 800dff8:	e7b9      	b.n	800df6e <_printf_float+0xfe>
 800dffa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800dffe:	d118      	bne.n	800e032 <_printf_float+0x1c2>
 800e000:	2900      	cmp	r1, #0
 800e002:	6863      	ldr	r3, [r4, #4]
 800e004:	dd0b      	ble.n	800e01e <_printf_float+0x1ae>
 800e006:	6121      	str	r1, [r4, #16]
 800e008:	b913      	cbnz	r3, 800e010 <_printf_float+0x1a0>
 800e00a:	6822      	ldr	r2, [r4, #0]
 800e00c:	07d0      	lsls	r0, r2, #31
 800e00e:	d502      	bpl.n	800e016 <_printf_float+0x1a6>
 800e010:	3301      	adds	r3, #1
 800e012:	440b      	add	r3, r1
 800e014:	6123      	str	r3, [r4, #16]
 800e016:	65a1      	str	r1, [r4, #88]	; 0x58
 800e018:	f04f 0900 	mov.w	r9, #0
 800e01c:	e7de      	b.n	800dfdc <_printf_float+0x16c>
 800e01e:	b913      	cbnz	r3, 800e026 <_printf_float+0x1b6>
 800e020:	6822      	ldr	r2, [r4, #0]
 800e022:	07d2      	lsls	r2, r2, #31
 800e024:	d501      	bpl.n	800e02a <_printf_float+0x1ba>
 800e026:	3302      	adds	r3, #2
 800e028:	e7f4      	b.n	800e014 <_printf_float+0x1a4>
 800e02a:	2301      	movs	r3, #1
 800e02c:	e7f2      	b.n	800e014 <_printf_float+0x1a4>
 800e02e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e034:	4299      	cmp	r1, r3
 800e036:	db05      	blt.n	800e044 <_printf_float+0x1d4>
 800e038:	6823      	ldr	r3, [r4, #0]
 800e03a:	6121      	str	r1, [r4, #16]
 800e03c:	07d8      	lsls	r0, r3, #31
 800e03e:	d5ea      	bpl.n	800e016 <_printf_float+0x1a6>
 800e040:	1c4b      	adds	r3, r1, #1
 800e042:	e7e7      	b.n	800e014 <_printf_float+0x1a4>
 800e044:	2900      	cmp	r1, #0
 800e046:	bfd4      	ite	le
 800e048:	f1c1 0202 	rsble	r2, r1, #2
 800e04c:	2201      	movgt	r2, #1
 800e04e:	4413      	add	r3, r2
 800e050:	e7e0      	b.n	800e014 <_printf_float+0x1a4>
 800e052:	6823      	ldr	r3, [r4, #0]
 800e054:	055a      	lsls	r2, r3, #21
 800e056:	d407      	bmi.n	800e068 <_printf_float+0x1f8>
 800e058:	6923      	ldr	r3, [r4, #16]
 800e05a:	4642      	mov	r2, r8
 800e05c:	4631      	mov	r1, r6
 800e05e:	4628      	mov	r0, r5
 800e060:	47b8      	blx	r7
 800e062:	3001      	adds	r0, #1
 800e064:	d12c      	bne.n	800e0c0 <_printf_float+0x250>
 800e066:	e764      	b.n	800df32 <_printf_float+0xc2>
 800e068:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e06c:	f240 80e0 	bls.w	800e230 <_printf_float+0x3c0>
 800e070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e074:	2200      	movs	r2, #0
 800e076:	2300      	movs	r3, #0
 800e078:	f7f2 fd4e 	bl	8000b18 <__aeabi_dcmpeq>
 800e07c:	2800      	cmp	r0, #0
 800e07e:	d034      	beq.n	800e0ea <_printf_float+0x27a>
 800e080:	4a37      	ldr	r2, [pc, #220]	; (800e160 <_printf_float+0x2f0>)
 800e082:	2301      	movs	r3, #1
 800e084:	4631      	mov	r1, r6
 800e086:	4628      	mov	r0, r5
 800e088:	47b8      	blx	r7
 800e08a:	3001      	adds	r0, #1
 800e08c:	f43f af51 	beq.w	800df32 <_printf_float+0xc2>
 800e090:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e094:	429a      	cmp	r2, r3
 800e096:	db02      	blt.n	800e09e <_printf_float+0x22e>
 800e098:	6823      	ldr	r3, [r4, #0]
 800e09a:	07d8      	lsls	r0, r3, #31
 800e09c:	d510      	bpl.n	800e0c0 <_printf_float+0x250>
 800e09e:	ee18 3a10 	vmov	r3, s16
 800e0a2:	4652      	mov	r2, sl
 800e0a4:	4631      	mov	r1, r6
 800e0a6:	4628      	mov	r0, r5
 800e0a8:	47b8      	blx	r7
 800e0aa:	3001      	adds	r0, #1
 800e0ac:	f43f af41 	beq.w	800df32 <_printf_float+0xc2>
 800e0b0:	f04f 0800 	mov.w	r8, #0
 800e0b4:	f104 091a 	add.w	r9, r4, #26
 800e0b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0ba:	3b01      	subs	r3, #1
 800e0bc:	4543      	cmp	r3, r8
 800e0be:	dc09      	bgt.n	800e0d4 <_printf_float+0x264>
 800e0c0:	6823      	ldr	r3, [r4, #0]
 800e0c2:	079b      	lsls	r3, r3, #30
 800e0c4:	f100 8105 	bmi.w	800e2d2 <_printf_float+0x462>
 800e0c8:	68e0      	ldr	r0, [r4, #12]
 800e0ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e0cc:	4298      	cmp	r0, r3
 800e0ce:	bfb8      	it	lt
 800e0d0:	4618      	movlt	r0, r3
 800e0d2:	e730      	b.n	800df36 <_printf_float+0xc6>
 800e0d4:	2301      	movs	r3, #1
 800e0d6:	464a      	mov	r2, r9
 800e0d8:	4631      	mov	r1, r6
 800e0da:	4628      	mov	r0, r5
 800e0dc:	47b8      	blx	r7
 800e0de:	3001      	adds	r0, #1
 800e0e0:	f43f af27 	beq.w	800df32 <_printf_float+0xc2>
 800e0e4:	f108 0801 	add.w	r8, r8, #1
 800e0e8:	e7e6      	b.n	800e0b8 <_printf_float+0x248>
 800e0ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	dc39      	bgt.n	800e164 <_printf_float+0x2f4>
 800e0f0:	4a1b      	ldr	r2, [pc, #108]	; (800e160 <_printf_float+0x2f0>)
 800e0f2:	2301      	movs	r3, #1
 800e0f4:	4631      	mov	r1, r6
 800e0f6:	4628      	mov	r0, r5
 800e0f8:	47b8      	blx	r7
 800e0fa:	3001      	adds	r0, #1
 800e0fc:	f43f af19 	beq.w	800df32 <_printf_float+0xc2>
 800e100:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e104:	4313      	orrs	r3, r2
 800e106:	d102      	bne.n	800e10e <_printf_float+0x29e>
 800e108:	6823      	ldr	r3, [r4, #0]
 800e10a:	07d9      	lsls	r1, r3, #31
 800e10c:	d5d8      	bpl.n	800e0c0 <_printf_float+0x250>
 800e10e:	ee18 3a10 	vmov	r3, s16
 800e112:	4652      	mov	r2, sl
 800e114:	4631      	mov	r1, r6
 800e116:	4628      	mov	r0, r5
 800e118:	47b8      	blx	r7
 800e11a:	3001      	adds	r0, #1
 800e11c:	f43f af09 	beq.w	800df32 <_printf_float+0xc2>
 800e120:	f04f 0900 	mov.w	r9, #0
 800e124:	f104 0a1a 	add.w	sl, r4, #26
 800e128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e12a:	425b      	negs	r3, r3
 800e12c:	454b      	cmp	r3, r9
 800e12e:	dc01      	bgt.n	800e134 <_printf_float+0x2c4>
 800e130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e132:	e792      	b.n	800e05a <_printf_float+0x1ea>
 800e134:	2301      	movs	r3, #1
 800e136:	4652      	mov	r2, sl
 800e138:	4631      	mov	r1, r6
 800e13a:	4628      	mov	r0, r5
 800e13c:	47b8      	blx	r7
 800e13e:	3001      	adds	r0, #1
 800e140:	f43f aef7 	beq.w	800df32 <_printf_float+0xc2>
 800e144:	f109 0901 	add.w	r9, r9, #1
 800e148:	e7ee      	b.n	800e128 <_printf_float+0x2b8>
 800e14a:	bf00      	nop
 800e14c:	7fefffff 	.word	0x7fefffff
 800e150:	08056e59 	.word	0x08056e59
 800e154:	08056e5d 	.word	0x08056e5d
 800e158:	08056e65 	.word	0x08056e65
 800e15c:	08056e61 	.word	0x08056e61
 800e160:	080115bd 	.word	0x080115bd
 800e164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e166:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e168:	429a      	cmp	r2, r3
 800e16a:	bfa8      	it	ge
 800e16c:	461a      	movge	r2, r3
 800e16e:	2a00      	cmp	r2, #0
 800e170:	4691      	mov	r9, r2
 800e172:	dc37      	bgt.n	800e1e4 <_printf_float+0x374>
 800e174:	f04f 0b00 	mov.w	fp, #0
 800e178:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e17c:	f104 021a 	add.w	r2, r4, #26
 800e180:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e182:	9305      	str	r3, [sp, #20]
 800e184:	eba3 0309 	sub.w	r3, r3, r9
 800e188:	455b      	cmp	r3, fp
 800e18a:	dc33      	bgt.n	800e1f4 <_printf_float+0x384>
 800e18c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e190:	429a      	cmp	r2, r3
 800e192:	db3b      	blt.n	800e20c <_printf_float+0x39c>
 800e194:	6823      	ldr	r3, [r4, #0]
 800e196:	07da      	lsls	r2, r3, #31
 800e198:	d438      	bmi.n	800e20c <_printf_float+0x39c>
 800e19a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e19c:	9a05      	ldr	r2, [sp, #20]
 800e19e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e1a0:	1a9a      	subs	r2, r3, r2
 800e1a2:	eba3 0901 	sub.w	r9, r3, r1
 800e1a6:	4591      	cmp	r9, r2
 800e1a8:	bfa8      	it	ge
 800e1aa:	4691      	movge	r9, r2
 800e1ac:	f1b9 0f00 	cmp.w	r9, #0
 800e1b0:	dc35      	bgt.n	800e21e <_printf_float+0x3ae>
 800e1b2:	f04f 0800 	mov.w	r8, #0
 800e1b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e1ba:	f104 0a1a 	add.w	sl, r4, #26
 800e1be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e1c2:	1a9b      	subs	r3, r3, r2
 800e1c4:	eba3 0309 	sub.w	r3, r3, r9
 800e1c8:	4543      	cmp	r3, r8
 800e1ca:	f77f af79 	ble.w	800e0c0 <_printf_float+0x250>
 800e1ce:	2301      	movs	r3, #1
 800e1d0:	4652      	mov	r2, sl
 800e1d2:	4631      	mov	r1, r6
 800e1d4:	4628      	mov	r0, r5
 800e1d6:	47b8      	blx	r7
 800e1d8:	3001      	adds	r0, #1
 800e1da:	f43f aeaa 	beq.w	800df32 <_printf_float+0xc2>
 800e1de:	f108 0801 	add.w	r8, r8, #1
 800e1e2:	e7ec      	b.n	800e1be <_printf_float+0x34e>
 800e1e4:	4613      	mov	r3, r2
 800e1e6:	4631      	mov	r1, r6
 800e1e8:	4642      	mov	r2, r8
 800e1ea:	4628      	mov	r0, r5
 800e1ec:	47b8      	blx	r7
 800e1ee:	3001      	adds	r0, #1
 800e1f0:	d1c0      	bne.n	800e174 <_printf_float+0x304>
 800e1f2:	e69e      	b.n	800df32 <_printf_float+0xc2>
 800e1f4:	2301      	movs	r3, #1
 800e1f6:	4631      	mov	r1, r6
 800e1f8:	4628      	mov	r0, r5
 800e1fa:	9205      	str	r2, [sp, #20]
 800e1fc:	47b8      	blx	r7
 800e1fe:	3001      	adds	r0, #1
 800e200:	f43f ae97 	beq.w	800df32 <_printf_float+0xc2>
 800e204:	9a05      	ldr	r2, [sp, #20]
 800e206:	f10b 0b01 	add.w	fp, fp, #1
 800e20a:	e7b9      	b.n	800e180 <_printf_float+0x310>
 800e20c:	ee18 3a10 	vmov	r3, s16
 800e210:	4652      	mov	r2, sl
 800e212:	4631      	mov	r1, r6
 800e214:	4628      	mov	r0, r5
 800e216:	47b8      	blx	r7
 800e218:	3001      	adds	r0, #1
 800e21a:	d1be      	bne.n	800e19a <_printf_float+0x32a>
 800e21c:	e689      	b.n	800df32 <_printf_float+0xc2>
 800e21e:	9a05      	ldr	r2, [sp, #20]
 800e220:	464b      	mov	r3, r9
 800e222:	4442      	add	r2, r8
 800e224:	4631      	mov	r1, r6
 800e226:	4628      	mov	r0, r5
 800e228:	47b8      	blx	r7
 800e22a:	3001      	adds	r0, #1
 800e22c:	d1c1      	bne.n	800e1b2 <_printf_float+0x342>
 800e22e:	e680      	b.n	800df32 <_printf_float+0xc2>
 800e230:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e232:	2a01      	cmp	r2, #1
 800e234:	dc01      	bgt.n	800e23a <_printf_float+0x3ca>
 800e236:	07db      	lsls	r3, r3, #31
 800e238:	d538      	bpl.n	800e2ac <_printf_float+0x43c>
 800e23a:	2301      	movs	r3, #1
 800e23c:	4642      	mov	r2, r8
 800e23e:	4631      	mov	r1, r6
 800e240:	4628      	mov	r0, r5
 800e242:	47b8      	blx	r7
 800e244:	3001      	adds	r0, #1
 800e246:	f43f ae74 	beq.w	800df32 <_printf_float+0xc2>
 800e24a:	ee18 3a10 	vmov	r3, s16
 800e24e:	4652      	mov	r2, sl
 800e250:	4631      	mov	r1, r6
 800e252:	4628      	mov	r0, r5
 800e254:	47b8      	blx	r7
 800e256:	3001      	adds	r0, #1
 800e258:	f43f ae6b 	beq.w	800df32 <_printf_float+0xc2>
 800e25c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e260:	2200      	movs	r2, #0
 800e262:	2300      	movs	r3, #0
 800e264:	f7f2 fc58 	bl	8000b18 <__aeabi_dcmpeq>
 800e268:	b9d8      	cbnz	r0, 800e2a2 <_printf_float+0x432>
 800e26a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e26c:	f108 0201 	add.w	r2, r8, #1
 800e270:	3b01      	subs	r3, #1
 800e272:	4631      	mov	r1, r6
 800e274:	4628      	mov	r0, r5
 800e276:	47b8      	blx	r7
 800e278:	3001      	adds	r0, #1
 800e27a:	d10e      	bne.n	800e29a <_printf_float+0x42a>
 800e27c:	e659      	b.n	800df32 <_printf_float+0xc2>
 800e27e:	2301      	movs	r3, #1
 800e280:	4652      	mov	r2, sl
 800e282:	4631      	mov	r1, r6
 800e284:	4628      	mov	r0, r5
 800e286:	47b8      	blx	r7
 800e288:	3001      	adds	r0, #1
 800e28a:	f43f ae52 	beq.w	800df32 <_printf_float+0xc2>
 800e28e:	f108 0801 	add.w	r8, r8, #1
 800e292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e294:	3b01      	subs	r3, #1
 800e296:	4543      	cmp	r3, r8
 800e298:	dcf1      	bgt.n	800e27e <_printf_float+0x40e>
 800e29a:	464b      	mov	r3, r9
 800e29c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e2a0:	e6dc      	b.n	800e05c <_printf_float+0x1ec>
 800e2a2:	f04f 0800 	mov.w	r8, #0
 800e2a6:	f104 0a1a 	add.w	sl, r4, #26
 800e2aa:	e7f2      	b.n	800e292 <_printf_float+0x422>
 800e2ac:	2301      	movs	r3, #1
 800e2ae:	4642      	mov	r2, r8
 800e2b0:	e7df      	b.n	800e272 <_printf_float+0x402>
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	464a      	mov	r2, r9
 800e2b6:	4631      	mov	r1, r6
 800e2b8:	4628      	mov	r0, r5
 800e2ba:	47b8      	blx	r7
 800e2bc:	3001      	adds	r0, #1
 800e2be:	f43f ae38 	beq.w	800df32 <_printf_float+0xc2>
 800e2c2:	f108 0801 	add.w	r8, r8, #1
 800e2c6:	68e3      	ldr	r3, [r4, #12]
 800e2c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e2ca:	1a5b      	subs	r3, r3, r1
 800e2cc:	4543      	cmp	r3, r8
 800e2ce:	dcf0      	bgt.n	800e2b2 <_printf_float+0x442>
 800e2d0:	e6fa      	b.n	800e0c8 <_printf_float+0x258>
 800e2d2:	f04f 0800 	mov.w	r8, #0
 800e2d6:	f104 0919 	add.w	r9, r4, #25
 800e2da:	e7f4      	b.n	800e2c6 <_printf_float+0x456>

0800e2dc <_printf_common>:
 800e2dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2e0:	4616      	mov	r6, r2
 800e2e2:	4699      	mov	r9, r3
 800e2e4:	688a      	ldr	r2, [r1, #8]
 800e2e6:	690b      	ldr	r3, [r1, #16]
 800e2e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e2ec:	4293      	cmp	r3, r2
 800e2ee:	bfb8      	it	lt
 800e2f0:	4613      	movlt	r3, r2
 800e2f2:	6033      	str	r3, [r6, #0]
 800e2f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e2f8:	4607      	mov	r7, r0
 800e2fa:	460c      	mov	r4, r1
 800e2fc:	b10a      	cbz	r2, 800e302 <_printf_common+0x26>
 800e2fe:	3301      	adds	r3, #1
 800e300:	6033      	str	r3, [r6, #0]
 800e302:	6823      	ldr	r3, [r4, #0]
 800e304:	0699      	lsls	r1, r3, #26
 800e306:	bf42      	ittt	mi
 800e308:	6833      	ldrmi	r3, [r6, #0]
 800e30a:	3302      	addmi	r3, #2
 800e30c:	6033      	strmi	r3, [r6, #0]
 800e30e:	6825      	ldr	r5, [r4, #0]
 800e310:	f015 0506 	ands.w	r5, r5, #6
 800e314:	d106      	bne.n	800e324 <_printf_common+0x48>
 800e316:	f104 0a19 	add.w	sl, r4, #25
 800e31a:	68e3      	ldr	r3, [r4, #12]
 800e31c:	6832      	ldr	r2, [r6, #0]
 800e31e:	1a9b      	subs	r3, r3, r2
 800e320:	42ab      	cmp	r3, r5
 800e322:	dc26      	bgt.n	800e372 <_printf_common+0x96>
 800e324:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e328:	1e13      	subs	r3, r2, #0
 800e32a:	6822      	ldr	r2, [r4, #0]
 800e32c:	bf18      	it	ne
 800e32e:	2301      	movne	r3, #1
 800e330:	0692      	lsls	r2, r2, #26
 800e332:	d42b      	bmi.n	800e38c <_printf_common+0xb0>
 800e334:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e338:	4649      	mov	r1, r9
 800e33a:	4638      	mov	r0, r7
 800e33c:	47c0      	blx	r8
 800e33e:	3001      	adds	r0, #1
 800e340:	d01e      	beq.n	800e380 <_printf_common+0xa4>
 800e342:	6823      	ldr	r3, [r4, #0]
 800e344:	68e5      	ldr	r5, [r4, #12]
 800e346:	6832      	ldr	r2, [r6, #0]
 800e348:	f003 0306 	and.w	r3, r3, #6
 800e34c:	2b04      	cmp	r3, #4
 800e34e:	bf08      	it	eq
 800e350:	1aad      	subeq	r5, r5, r2
 800e352:	68a3      	ldr	r3, [r4, #8]
 800e354:	6922      	ldr	r2, [r4, #16]
 800e356:	bf0c      	ite	eq
 800e358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e35c:	2500      	movne	r5, #0
 800e35e:	4293      	cmp	r3, r2
 800e360:	bfc4      	itt	gt
 800e362:	1a9b      	subgt	r3, r3, r2
 800e364:	18ed      	addgt	r5, r5, r3
 800e366:	2600      	movs	r6, #0
 800e368:	341a      	adds	r4, #26
 800e36a:	42b5      	cmp	r5, r6
 800e36c:	d11a      	bne.n	800e3a4 <_printf_common+0xc8>
 800e36e:	2000      	movs	r0, #0
 800e370:	e008      	b.n	800e384 <_printf_common+0xa8>
 800e372:	2301      	movs	r3, #1
 800e374:	4652      	mov	r2, sl
 800e376:	4649      	mov	r1, r9
 800e378:	4638      	mov	r0, r7
 800e37a:	47c0      	blx	r8
 800e37c:	3001      	adds	r0, #1
 800e37e:	d103      	bne.n	800e388 <_printf_common+0xac>
 800e380:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e388:	3501      	adds	r5, #1
 800e38a:	e7c6      	b.n	800e31a <_printf_common+0x3e>
 800e38c:	18e1      	adds	r1, r4, r3
 800e38e:	1c5a      	adds	r2, r3, #1
 800e390:	2030      	movs	r0, #48	; 0x30
 800e392:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e396:	4422      	add	r2, r4
 800e398:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e39c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e3a0:	3302      	adds	r3, #2
 800e3a2:	e7c7      	b.n	800e334 <_printf_common+0x58>
 800e3a4:	2301      	movs	r3, #1
 800e3a6:	4622      	mov	r2, r4
 800e3a8:	4649      	mov	r1, r9
 800e3aa:	4638      	mov	r0, r7
 800e3ac:	47c0      	blx	r8
 800e3ae:	3001      	adds	r0, #1
 800e3b0:	d0e6      	beq.n	800e380 <_printf_common+0xa4>
 800e3b2:	3601      	adds	r6, #1
 800e3b4:	e7d9      	b.n	800e36a <_printf_common+0x8e>
	...

0800e3b8 <_printf_i>:
 800e3b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e3bc:	7e0f      	ldrb	r7, [r1, #24]
 800e3be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e3c0:	2f78      	cmp	r7, #120	; 0x78
 800e3c2:	4691      	mov	r9, r2
 800e3c4:	4680      	mov	r8, r0
 800e3c6:	460c      	mov	r4, r1
 800e3c8:	469a      	mov	sl, r3
 800e3ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e3ce:	d807      	bhi.n	800e3e0 <_printf_i+0x28>
 800e3d0:	2f62      	cmp	r7, #98	; 0x62
 800e3d2:	d80a      	bhi.n	800e3ea <_printf_i+0x32>
 800e3d4:	2f00      	cmp	r7, #0
 800e3d6:	f000 80d8 	beq.w	800e58a <_printf_i+0x1d2>
 800e3da:	2f58      	cmp	r7, #88	; 0x58
 800e3dc:	f000 80a3 	beq.w	800e526 <_printf_i+0x16e>
 800e3e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e3e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e3e8:	e03a      	b.n	800e460 <_printf_i+0xa8>
 800e3ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e3ee:	2b15      	cmp	r3, #21
 800e3f0:	d8f6      	bhi.n	800e3e0 <_printf_i+0x28>
 800e3f2:	a101      	add	r1, pc, #4	; (adr r1, 800e3f8 <_printf_i+0x40>)
 800e3f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e3f8:	0800e451 	.word	0x0800e451
 800e3fc:	0800e465 	.word	0x0800e465
 800e400:	0800e3e1 	.word	0x0800e3e1
 800e404:	0800e3e1 	.word	0x0800e3e1
 800e408:	0800e3e1 	.word	0x0800e3e1
 800e40c:	0800e3e1 	.word	0x0800e3e1
 800e410:	0800e465 	.word	0x0800e465
 800e414:	0800e3e1 	.word	0x0800e3e1
 800e418:	0800e3e1 	.word	0x0800e3e1
 800e41c:	0800e3e1 	.word	0x0800e3e1
 800e420:	0800e3e1 	.word	0x0800e3e1
 800e424:	0800e571 	.word	0x0800e571
 800e428:	0800e495 	.word	0x0800e495
 800e42c:	0800e553 	.word	0x0800e553
 800e430:	0800e3e1 	.word	0x0800e3e1
 800e434:	0800e3e1 	.word	0x0800e3e1
 800e438:	0800e593 	.word	0x0800e593
 800e43c:	0800e3e1 	.word	0x0800e3e1
 800e440:	0800e495 	.word	0x0800e495
 800e444:	0800e3e1 	.word	0x0800e3e1
 800e448:	0800e3e1 	.word	0x0800e3e1
 800e44c:	0800e55b 	.word	0x0800e55b
 800e450:	682b      	ldr	r3, [r5, #0]
 800e452:	1d1a      	adds	r2, r3, #4
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	602a      	str	r2, [r5, #0]
 800e458:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e45c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e460:	2301      	movs	r3, #1
 800e462:	e0a3      	b.n	800e5ac <_printf_i+0x1f4>
 800e464:	6820      	ldr	r0, [r4, #0]
 800e466:	6829      	ldr	r1, [r5, #0]
 800e468:	0606      	lsls	r6, r0, #24
 800e46a:	f101 0304 	add.w	r3, r1, #4
 800e46e:	d50a      	bpl.n	800e486 <_printf_i+0xce>
 800e470:	680e      	ldr	r6, [r1, #0]
 800e472:	602b      	str	r3, [r5, #0]
 800e474:	2e00      	cmp	r6, #0
 800e476:	da03      	bge.n	800e480 <_printf_i+0xc8>
 800e478:	232d      	movs	r3, #45	; 0x2d
 800e47a:	4276      	negs	r6, r6
 800e47c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e480:	485e      	ldr	r0, [pc, #376]	; (800e5fc <_printf_i+0x244>)
 800e482:	230a      	movs	r3, #10
 800e484:	e019      	b.n	800e4ba <_printf_i+0x102>
 800e486:	680e      	ldr	r6, [r1, #0]
 800e488:	602b      	str	r3, [r5, #0]
 800e48a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e48e:	bf18      	it	ne
 800e490:	b236      	sxthne	r6, r6
 800e492:	e7ef      	b.n	800e474 <_printf_i+0xbc>
 800e494:	682b      	ldr	r3, [r5, #0]
 800e496:	6820      	ldr	r0, [r4, #0]
 800e498:	1d19      	adds	r1, r3, #4
 800e49a:	6029      	str	r1, [r5, #0]
 800e49c:	0601      	lsls	r1, r0, #24
 800e49e:	d501      	bpl.n	800e4a4 <_printf_i+0xec>
 800e4a0:	681e      	ldr	r6, [r3, #0]
 800e4a2:	e002      	b.n	800e4aa <_printf_i+0xf2>
 800e4a4:	0646      	lsls	r6, r0, #25
 800e4a6:	d5fb      	bpl.n	800e4a0 <_printf_i+0xe8>
 800e4a8:	881e      	ldrh	r6, [r3, #0]
 800e4aa:	4854      	ldr	r0, [pc, #336]	; (800e5fc <_printf_i+0x244>)
 800e4ac:	2f6f      	cmp	r7, #111	; 0x6f
 800e4ae:	bf0c      	ite	eq
 800e4b0:	2308      	moveq	r3, #8
 800e4b2:	230a      	movne	r3, #10
 800e4b4:	2100      	movs	r1, #0
 800e4b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e4ba:	6865      	ldr	r5, [r4, #4]
 800e4bc:	60a5      	str	r5, [r4, #8]
 800e4be:	2d00      	cmp	r5, #0
 800e4c0:	bfa2      	ittt	ge
 800e4c2:	6821      	ldrge	r1, [r4, #0]
 800e4c4:	f021 0104 	bicge.w	r1, r1, #4
 800e4c8:	6021      	strge	r1, [r4, #0]
 800e4ca:	b90e      	cbnz	r6, 800e4d0 <_printf_i+0x118>
 800e4cc:	2d00      	cmp	r5, #0
 800e4ce:	d04d      	beq.n	800e56c <_printf_i+0x1b4>
 800e4d0:	4615      	mov	r5, r2
 800e4d2:	fbb6 f1f3 	udiv	r1, r6, r3
 800e4d6:	fb03 6711 	mls	r7, r3, r1, r6
 800e4da:	5dc7      	ldrb	r7, [r0, r7]
 800e4dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e4e0:	4637      	mov	r7, r6
 800e4e2:	42bb      	cmp	r3, r7
 800e4e4:	460e      	mov	r6, r1
 800e4e6:	d9f4      	bls.n	800e4d2 <_printf_i+0x11a>
 800e4e8:	2b08      	cmp	r3, #8
 800e4ea:	d10b      	bne.n	800e504 <_printf_i+0x14c>
 800e4ec:	6823      	ldr	r3, [r4, #0]
 800e4ee:	07de      	lsls	r6, r3, #31
 800e4f0:	d508      	bpl.n	800e504 <_printf_i+0x14c>
 800e4f2:	6923      	ldr	r3, [r4, #16]
 800e4f4:	6861      	ldr	r1, [r4, #4]
 800e4f6:	4299      	cmp	r1, r3
 800e4f8:	bfde      	ittt	le
 800e4fa:	2330      	movle	r3, #48	; 0x30
 800e4fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e500:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e504:	1b52      	subs	r2, r2, r5
 800e506:	6122      	str	r2, [r4, #16]
 800e508:	f8cd a000 	str.w	sl, [sp]
 800e50c:	464b      	mov	r3, r9
 800e50e:	aa03      	add	r2, sp, #12
 800e510:	4621      	mov	r1, r4
 800e512:	4640      	mov	r0, r8
 800e514:	f7ff fee2 	bl	800e2dc <_printf_common>
 800e518:	3001      	adds	r0, #1
 800e51a:	d14c      	bne.n	800e5b6 <_printf_i+0x1fe>
 800e51c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e520:	b004      	add	sp, #16
 800e522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e526:	4835      	ldr	r0, [pc, #212]	; (800e5fc <_printf_i+0x244>)
 800e528:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e52c:	6829      	ldr	r1, [r5, #0]
 800e52e:	6823      	ldr	r3, [r4, #0]
 800e530:	f851 6b04 	ldr.w	r6, [r1], #4
 800e534:	6029      	str	r1, [r5, #0]
 800e536:	061d      	lsls	r5, r3, #24
 800e538:	d514      	bpl.n	800e564 <_printf_i+0x1ac>
 800e53a:	07df      	lsls	r7, r3, #31
 800e53c:	bf44      	itt	mi
 800e53e:	f043 0320 	orrmi.w	r3, r3, #32
 800e542:	6023      	strmi	r3, [r4, #0]
 800e544:	b91e      	cbnz	r6, 800e54e <_printf_i+0x196>
 800e546:	6823      	ldr	r3, [r4, #0]
 800e548:	f023 0320 	bic.w	r3, r3, #32
 800e54c:	6023      	str	r3, [r4, #0]
 800e54e:	2310      	movs	r3, #16
 800e550:	e7b0      	b.n	800e4b4 <_printf_i+0xfc>
 800e552:	6823      	ldr	r3, [r4, #0]
 800e554:	f043 0320 	orr.w	r3, r3, #32
 800e558:	6023      	str	r3, [r4, #0]
 800e55a:	2378      	movs	r3, #120	; 0x78
 800e55c:	4828      	ldr	r0, [pc, #160]	; (800e600 <_printf_i+0x248>)
 800e55e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e562:	e7e3      	b.n	800e52c <_printf_i+0x174>
 800e564:	0659      	lsls	r1, r3, #25
 800e566:	bf48      	it	mi
 800e568:	b2b6      	uxthmi	r6, r6
 800e56a:	e7e6      	b.n	800e53a <_printf_i+0x182>
 800e56c:	4615      	mov	r5, r2
 800e56e:	e7bb      	b.n	800e4e8 <_printf_i+0x130>
 800e570:	682b      	ldr	r3, [r5, #0]
 800e572:	6826      	ldr	r6, [r4, #0]
 800e574:	6961      	ldr	r1, [r4, #20]
 800e576:	1d18      	adds	r0, r3, #4
 800e578:	6028      	str	r0, [r5, #0]
 800e57a:	0635      	lsls	r5, r6, #24
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	d501      	bpl.n	800e584 <_printf_i+0x1cc>
 800e580:	6019      	str	r1, [r3, #0]
 800e582:	e002      	b.n	800e58a <_printf_i+0x1d2>
 800e584:	0670      	lsls	r0, r6, #25
 800e586:	d5fb      	bpl.n	800e580 <_printf_i+0x1c8>
 800e588:	8019      	strh	r1, [r3, #0]
 800e58a:	2300      	movs	r3, #0
 800e58c:	6123      	str	r3, [r4, #16]
 800e58e:	4615      	mov	r5, r2
 800e590:	e7ba      	b.n	800e508 <_printf_i+0x150>
 800e592:	682b      	ldr	r3, [r5, #0]
 800e594:	1d1a      	adds	r2, r3, #4
 800e596:	602a      	str	r2, [r5, #0]
 800e598:	681d      	ldr	r5, [r3, #0]
 800e59a:	6862      	ldr	r2, [r4, #4]
 800e59c:	2100      	movs	r1, #0
 800e59e:	4628      	mov	r0, r5
 800e5a0:	f7f1 fe46 	bl	8000230 <memchr>
 800e5a4:	b108      	cbz	r0, 800e5aa <_printf_i+0x1f2>
 800e5a6:	1b40      	subs	r0, r0, r5
 800e5a8:	6060      	str	r0, [r4, #4]
 800e5aa:	6863      	ldr	r3, [r4, #4]
 800e5ac:	6123      	str	r3, [r4, #16]
 800e5ae:	2300      	movs	r3, #0
 800e5b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e5b4:	e7a8      	b.n	800e508 <_printf_i+0x150>
 800e5b6:	6923      	ldr	r3, [r4, #16]
 800e5b8:	462a      	mov	r2, r5
 800e5ba:	4649      	mov	r1, r9
 800e5bc:	4640      	mov	r0, r8
 800e5be:	47d0      	blx	sl
 800e5c0:	3001      	adds	r0, #1
 800e5c2:	d0ab      	beq.n	800e51c <_printf_i+0x164>
 800e5c4:	6823      	ldr	r3, [r4, #0]
 800e5c6:	079b      	lsls	r3, r3, #30
 800e5c8:	d413      	bmi.n	800e5f2 <_printf_i+0x23a>
 800e5ca:	68e0      	ldr	r0, [r4, #12]
 800e5cc:	9b03      	ldr	r3, [sp, #12]
 800e5ce:	4298      	cmp	r0, r3
 800e5d0:	bfb8      	it	lt
 800e5d2:	4618      	movlt	r0, r3
 800e5d4:	e7a4      	b.n	800e520 <_printf_i+0x168>
 800e5d6:	2301      	movs	r3, #1
 800e5d8:	4632      	mov	r2, r6
 800e5da:	4649      	mov	r1, r9
 800e5dc:	4640      	mov	r0, r8
 800e5de:	47d0      	blx	sl
 800e5e0:	3001      	adds	r0, #1
 800e5e2:	d09b      	beq.n	800e51c <_printf_i+0x164>
 800e5e4:	3501      	adds	r5, #1
 800e5e6:	68e3      	ldr	r3, [r4, #12]
 800e5e8:	9903      	ldr	r1, [sp, #12]
 800e5ea:	1a5b      	subs	r3, r3, r1
 800e5ec:	42ab      	cmp	r3, r5
 800e5ee:	dcf2      	bgt.n	800e5d6 <_printf_i+0x21e>
 800e5f0:	e7eb      	b.n	800e5ca <_printf_i+0x212>
 800e5f2:	2500      	movs	r5, #0
 800e5f4:	f104 0619 	add.w	r6, r4, #25
 800e5f8:	e7f5      	b.n	800e5e6 <_printf_i+0x22e>
 800e5fa:	bf00      	nop
 800e5fc:	08056e69 	.word	0x08056e69
 800e600:	08056e7a 	.word	0x08056e7a

0800e604 <iprintf>:
 800e604:	b40f      	push	{r0, r1, r2, r3}
 800e606:	4b0a      	ldr	r3, [pc, #40]	; (800e630 <iprintf+0x2c>)
 800e608:	b513      	push	{r0, r1, r4, lr}
 800e60a:	681c      	ldr	r4, [r3, #0]
 800e60c:	b124      	cbz	r4, 800e618 <iprintf+0x14>
 800e60e:	69a3      	ldr	r3, [r4, #24]
 800e610:	b913      	cbnz	r3, 800e618 <iprintf+0x14>
 800e612:	4620      	mov	r0, r4
 800e614:	f001 f9a4 	bl	800f960 <__sinit>
 800e618:	ab05      	add	r3, sp, #20
 800e61a:	9a04      	ldr	r2, [sp, #16]
 800e61c:	68a1      	ldr	r1, [r4, #8]
 800e61e:	9301      	str	r3, [sp, #4]
 800e620:	4620      	mov	r0, r4
 800e622:	f7ff fa55 	bl	800dad0 <_vfiprintf_r>
 800e626:	b002      	add	sp, #8
 800e628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e62c:	b004      	add	sp, #16
 800e62e:	4770      	bx	lr
 800e630:	2000004c 	.word	0x2000004c

0800e634 <_puts_r>:
 800e634:	b570      	push	{r4, r5, r6, lr}
 800e636:	460e      	mov	r6, r1
 800e638:	4605      	mov	r5, r0
 800e63a:	b118      	cbz	r0, 800e644 <_puts_r+0x10>
 800e63c:	6983      	ldr	r3, [r0, #24]
 800e63e:	b90b      	cbnz	r3, 800e644 <_puts_r+0x10>
 800e640:	f001 f98e 	bl	800f960 <__sinit>
 800e644:	69ab      	ldr	r3, [r5, #24]
 800e646:	68ac      	ldr	r4, [r5, #8]
 800e648:	b913      	cbnz	r3, 800e650 <_puts_r+0x1c>
 800e64a:	4628      	mov	r0, r5
 800e64c:	f001 f988 	bl	800f960 <__sinit>
 800e650:	4b2c      	ldr	r3, [pc, #176]	; (800e704 <_puts_r+0xd0>)
 800e652:	429c      	cmp	r4, r3
 800e654:	d120      	bne.n	800e698 <_puts_r+0x64>
 800e656:	686c      	ldr	r4, [r5, #4]
 800e658:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e65a:	07db      	lsls	r3, r3, #31
 800e65c:	d405      	bmi.n	800e66a <_puts_r+0x36>
 800e65e:	89a3      	ldrh	r3, [r4, #12]
 800e660:	0598      	lsls	r0, r3, #22
 800e662:	d402      	bmi.n	800e66a <_puts_r+0x36>
 800e664:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e666:	f001 fa1e 	bl	800faa6 <__retarget_lock_acquire_recursive>
 800e66a:	89a3      	ldrh	r3, [r4, #12]
 800e66c:	0719      	lsls	r1, r3, #28
 800e66e:	d51d      	bpl.n	800e6ac <_puts_r+0x78>
 800e670:	6923      	ldr	r3, [r4, #16]
 800e672:	b1db      	cbz	r3, 800e6ac <_puts_r+0x78>
 800e674:	3e01      	subs	r6, #1
 800e676:	68a3      	ldr	r3, [r4, #8]
 800e678:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e67c:	3b01      	subs	r3, #1
 800e67e:	60a3      	str	r3, [r4, #8]
 800e680:	bb39      	cbnz	r1, 800e6d2 <_puts_r+0x9e>
 800e682:	2b00      	cmp	r3, #0
 800e684:	da38      	bge.n	800e6f8 <_puts_r+0xc4>
 800e686:	4622      	mov	r2, r4
 800e688:	210a      	movs	r1, #10
 800e68a:	4628      	mov	r0, r5
 800e68c:	f000 f8b0 	bl	800e7f0 <__swbuf_r>
 800e690:	3001      	adds	r0, #1
 800e692:	d011      	beq.n	800e6b8 <_puts_r+0x84>
 800e694:	250a      	movs	r5, #10
 800e696:	e011      	b.n	800e6bc <_puts_r+0x88>
 800e698:	4b1b      	ldr	r3, [pc, #108]	; (800e708 <_puts_r+0xd4>)
 800e69a:	429c      	cmp	r4, r3
 800e69c:	d101      	bne.n	800e6a2 <_puts_r+0x6e>
 800e69e:	68ac      	ldr	r4, [r5, #8]
 800e6a0:	e7da      	b.n	800e658 <_puts_r+0x24>
 800e6a2:	4b1a      	ldr	r3, [pc, #104]	; (800e70c <_puts_r+0xd8>)
 800e6a4:	429c      	cmp	r4, r3
 800e6a6:	bf08      	it	eq
 800e6a8:	68ec      	ldreq	r4, [r5, #12]
 800e6aa:	e7d5      	b.n	800e658 <_puts_r+0x24>
 800e6ac:	4621      	mov	r1, r4
 800e6ae:	4628      	mov	r0, r5
 800e6b0:	f000 f8f0 	bl	800e894 <__swsetup_r>
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	d0dd      	beq.n	800e674 <_puts_r+0x40>
 800e6b8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800e6bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e6be:	07da      	lsls	r2, r3, #31
 800e6c0:	d405      	bmi.n	800e6ce <_puts_r+0x9a>
 800e6c2:	89a3      	ldrh	r3, [r4, #12]
 800e6c4:	059b      	lsls	r3, r3, #22
 800e6c6:	d402      	bmi.n	800e6ce <_puts_r+0x9a>
 800e6c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e6ca:	f001 f9ee 	bl	800faaa <__retarget_lock_release_recursive>
 800e6ce:	4628      	mov	r0, r5
 800e6d0:	bd70      	pop	{r4, r5, r6, pc}
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	da04      	bge.n	800e6e0 <_puts_r+0xac>
 800e6d6:	69a2      	ldr	r2, [r4, #24]
 800e6d8:	429a      	cmp	r2, r3
 800e6da:	dc06      	bgt.n	800e6ea <_puts_r+0xb6>
 800e6dc:	290a      	cmp	r1, #10
 800e6de:	d004      	beq.n	800e6ea <_puts_r+0xb6>
 800e6e0:	6823      	ldr	r3, [r4, #0]
 800e6e2:	1c5a      	adds	r2, r3, #1
 800e6e4:	6022      	str	r2, [r4, #0]
 800e6e6:	7019      	strb	r1, [r3, #0]
 800e6e8:	e7c5      	b.n	800e676 <_puts_r+0x42>
 800e6ea:	4622      	mov	r2, r4
 800e6ec:	4628      	mov	r0, r5
 800e6ee:	f000 f87f 	bl	800e7f0 <__swbuf_r>
 800e6f2:	3001      	adds	r0, #1
 800e6f4:	d1bf      	bne.n	800e676 <_puts_r+0x42>
 800e6f6:	e7df      	b.n	800e6b8 <_puts_r+0x84>
 800e6f8:	6823      	ldr	r3, [r4, #0]
 800e6fa:	250a      	movs	r5, #10
 800e6fc:	1c5a      	adds	r2, r3, #1
 800e6fe:	6022      	str	r2, [r4, #0]
 800e700:	701d      	strb	r5, [r3, #0]
 800e702:	e7db      	b.n	800e6bc <_puts_r+0x88>
 800e704:	08057038 	.word	0x08057038
 800e708:	08057058 	.word	0x08057058
 800e70c:	08057018 	.word	0x08057018

0800e710 <puts>:
 800e710:	4b02      	ldr	r3, [pc, #8]	; (800e71c <puts+0xc>)
 800e712:	4601      	mov	r1, r0
 800e714:	6818      	ldr	r0, [r3, #0]
 800e716:	f7ff bf8d 	b.w	800e634 <_puts_r>
 800e71a:	bf00      	nop
 800e71c:	2000004c 	.word	0x2000004c

0800e720 <_sbrk_r>:
 800e720:	b538      	push	{r3, r4, r5, lr}
 800e722:	4d06      	ldr	r5, [pc, #24]	; (800e73c <_sbrk_r+0x1c>)
 800e724:	2300      	movs	r3, #0
 800e726:	4604      	mov	r4, r0
 800e728:	4608      	mov	r0, r1
 800e72a:	602b      	str	r3, [r5, #0]
 800e72c:	f7f3 f860 	bl	80017f0 <_sbrk>
 800e730:	1c43      	adds	r3, r0, #1
 800e732:	d102      	bne.n	800e73a <_sbrk_r+0x1a>
 800e734:	682b      	ldr	r3, [r5, #0]
 800e736:	b103      	cbz	r3, 800e73a <_sbrk_r+0x1a>
 800e738:	6023      	str	r3, [r4, #0]
 800e73a:	bd38      	pop	{r3, r4, r5, pc}
 800e73c:	20001cb8 	.word	0x20001cb8

0800e740 <_raise_r>:
 800e740:	291f      	cmp	r1, #31
 800e742:	b538      	push	{r3, r4, r5, lr}
 800e744:	4604      	mov	r4, r0
 800e746:	460d      	mov	r5, r1
 800e748:	d904      	bls.n	800e754 <_raise_r+0x14>
 800e74a:	2316      	movs	r3, #22
 800e74c:	6003      	str	r3, [r0, #0]
 800e74e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e752:	bd38      	pop	{r3, r4, r5, pc}
 800e754:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e756:	b112      	cbz	r2, 800e75e <_raise_r+0x1e>
 800e758:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e75c:	b94b      	cbnz	r3, 800e772 <_raise_r+0x32>
 800e75e:	4620      	mov	r0, r4
 800e760:	f000 f830 	bl	800e7c4 <_getpid_r>
 800e764:	462a      	mov	r2, r5
 800e766:	4601      	mov	r1, r0
 800e768:	4620      	mov	r0, r4
 800e76a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e76e:	f000 b817 	b.w	800e7a0 <_kill_r>
 800e772:	2b01      	cmp	r3, #1
 800e774:	d00a      	beq.n	800e78c <_raise_r+0x4c>
 800e776:	1c59      	adds	r1, r3, #1
 800e778:	d103      	bne.n	800e782 <_raise_r+0x42>
 800e77a:	2316      	movs	r3, #22
 800e77c:	6003      	str	r3, [r0, #0]
 800e77e:	2001      	movs	r0, #1
 800e780:	e7e7      	b.n	800e752 <_raise_r+0x12>
 800e782:	2400      	movs	r4, #0
 800e784:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e788:	4628      	mov	r0, r5
 800e78a:	4798      	blx	r3
 800e78c:	2000      	movs	r0, #0
 800e78e:	e7e0      	b.n	800e752 <_raise_r+0x12>

0800e790 <raise>:
 800e790:	4b02      	ldr	r3, [pc, #8]	; (800e79c <raise+0xc>)
 800e792:	4601      	mov	r1, r0
 800e794:	6818      	ldr	r0, [r3, #0]
 800e796:	f7ff bfd3 	b.w	800e740 <_raise_r>
 800e79a:	bf00      	nop
 800e79c:	2000004c 	.word	0x2000004c

0800e7a0 <_kill_r>:
 800e7a0:	b538      	push	{r3, r4, r5, lr}
 800e7a2:	4d07      	ldr	r5, [pc, #28]	; (800e7c0 <_kill_r+0x20>)
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	4604      	mov	r4, r0
 800e7a8:	4608      	mov	r0, r1
 800e7aa:	4611      	mov	r1, r2
 800e7ac:	602b      	str	r3, [r5, #0]
 800e7ae:	f7f2 fff5 	bl	800179c <_kill>
 800e7b2:	1c43      	adds	r3, r0, #1
 800e7b4:	d102      	bne.n	800e7bc <_kill_r+0x1c>
 800e7b6:	682b      	ldr	r3, [r5, #0]
 800e7b8:	b103      	cbz	r3, 800e7bc <_kill_r+0x1c>
 800e7ba:	6023      	str	r3, [r4, #0]
 800e7bc:	bd38      	pop	{r3, r4, r5, pc}
 800e7be:	bf00      	nop
 800e7c0:	20001cb8 	.word	0x20001cb8

0800e7c4 <_getpid_r>:
 800e7c4:	f7f2 bfe8 	b.w	8001798 <_getpid>

0800e7c8 <strncmp>:
 800e7c8:	b510      	push	{r4, lr}
 800e7ca:	b17a      	cbz	r2, 800e7ec <strncmp+0x24>
 800e7cc:	4603      	mov	r3, r0
 800e7ce:	3901      	subs	r1, #1
 800e7d0:	1884      	adds	r4, r0, r2
 800e7d2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e7d6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e7da:	4290      	cmp	r0, r2
 800e7dc:	d101      	bne.n	800e7e2 <strncmp+0x1a>
 800e7de:	42a3      	cmp	r3, r4
 800e7e0:	d101      	bne.n	800e7e6 <strncmp+0x1e>
 800e7e2:	1a80      	subs	r0, r0, r2
 800e7e4:	bd10      	pop	{r4, pc}
 800e7e6:	2800      	cmp	r0, #0
 800e7e8:	d1f3      	bne.n	800e7d2 <strncmp+0xa>
 800e7ea:	e7fa      	b.n	800e7e2 <strncmp+0x1a>
 800e7ec:	4610      	mov	r0, r2
 800e7ee:	e7f9      	b.n	800e7e4 <strncmp+0x1c>

0800e7f0 <__swbuf_r>:
 800e7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7f2:	460e      	mov	r6, r1
 800e7f4:	4614      	mov	r4, r2
 800e7f6:	4605      	mov	r5, r0
 800e7f8:	b118      	cbz	r0, 800e802 <__swbuf_r+0x12>
 800e7fa:	6983      	ldr	r3, [r0, #24]
 800e7fc:	b90b      	cbnz	r3, 800e802 <__swbuf_r+0x12>
 800e7fe:	f001 f8af 	bl	800f960 <__sinit>
 800e802:	4b21      	ldr	r3, [pc, #132]	; (800e888 <__swbuf_r+0x98>)
 800e804:	429c      	cmp	r4, r3
 800e806:	d12b      	bne.n	800e860 <__swbuf_r+0x70>
 800e808:	686c      	ldr	r4, [r5, #4]
 800e80a:	69a3      	ldr	r3, [r4, #24]
 800e80c:	60a3      	str	r3, [r4, #8]
 800e80e:	89a3      	ldrh	r3, [r4, #12]
 800e810:	071a      	lsls	r2, r3, #28
 800e812:	d52f      	bpl.n	800e874 <__swbuf_r+0x84>
 800e814:	6923      	ldr	r3, [r4, #16]
 800e816:	b36b      	cbz	r3, 800e874 <__swbuf_r+0x84>
 800e818:	6923      	ldr	r3, [r4, #16]
 800e81a:	6820      	ldr	r0, [r4, #0]
 800e81c:	1ac0      	subs	r0, r0, r3
 800e81e:	6963      	ldr	r3, [r4, #20]
 800e820:	b2f6      	uxtb	r6, r6
 800e822:	4283      	cmp	r3, r0
 800e824:	4637      	mov	r7, r6
 800e826:	dc04      	bgt.n	800e832 <__swbuf_r+0x42>
 800e828:	4621      	mov	r1, r4
 800e82a:	4628      	mov	r0, r5
 800e82c:	f001 f804 	bl	800f838 <_fflush_r>
 800e830:	bb30      	cbnz	r0, 800e880 <__swbuf_r+0x90>
 800e832:	68a3      	ldr	r3, [r4, #8]
 800e834:	3b01      	subs	r3, #1
 800e836:	60a3      	str	r3, [r4, #8]
 800e838:	6823      	ldr	r3, [r4, #0]
 800e83a:	1c5a      	adds	r2, r3, #1
 800e83c:	6022      	str	r2, [r4, #0]
 800e83e:	701e      	strb	r6, [r3, #0]
 800e840:	6963      	ldr	r3, [r4, #20]
 800e842:	3001      	adds	r0, #1
 800e844:	4283      	cmp	r3, r0
 800e846:	d004      	beq.n	800e852 <__swbuf_r+0x62>
 800e848:	89a3      	ldrh	r3, [r4, #12]
 800e84a:	07db      	lsls	r3, r3, #31
 800e84c:	d506      	bpl.n	800e85c <__swbuf_r+0x6c>
 800e84e:	2e0a      	cmp	r6, #10
 800e850:	d104      	bne.n	800e85c <__swbuf_r+0x6c>
 800e852:	4621      	mov	r1, r4
 800e854:	4628      	mov	r0, r5
 800e856:	f000 ffef 	bl	800f838 <_fflush_r>
 800e85a:	b988      	cbnz	r0, 800e880 <__swbuf_r+0x90>
 800e85c:	4638      	mov	r0, r7
 800e85e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e860:	4b0a      	ldr	r3, [pc, #40]	; (800e88c <__swbuf_r+0x9c>)
 800e862:	429c      	cmp	r4, r3
 800e864:	d101      	bne.n	800e86a <__swbuf_r+0x7a>
 800e866:	68ac      	ldr	r4, [r5, #8]
 800e868:	e7cf      	b.n	800e80a <__swbuf_r+0x1a>
 800e86a:	4b09      	ldr	r3, [pc, #36]	; (800e890 <__swbuf_r+0xa0>)
 800e86c:	429c      	cmp	r4, r3
 800e86e:	bf08      	it	eq
 800e870:	68ec      	ldreq	r4, [r5, #12]
 800e872:	e7ca      	b.n	800e80a <__swbuf_r+0x1a>
 800e874:	4621      	mov	r1, r4
 800e876:	4628      	mov	r0, r5
 800e878:	f000 f80c 	bl	800e894 <__swsetup_r>
 800e87c:	2800      	cmp	r0, #0
 800e87e:	d0cb      	beq.n	800e818 <__swbuf_r+0x28>
 800e880:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e884:	e7ea      	b.n	800e85c <__swbuf_r+0x6c>
 800e886:	bf00      	nop
 800e888:	08057038 	.word	0x08057038
 800e88c:	08057058 	.word	0x08057058
 800e890:	08057018 	.word	0x08057018

0800e894 <__swsetup_r>:
 800e894:	4b32      	ldr	r3, [pc, #200]	; (800e960 <__swsetup_r+0xcc>)
 800e896:	b570      	push	{r4, r5, r6, lr}
 800e898:	681d      	ldr	r5, [r3, #0]
 800e89a:	4606      	mov	r6, r0
 800e89c:	460c      	mov	r4, r1
 800e89e:	b125      	cbz	r5, 800e8aa <__swsetup_r+0x16>
 800e8a0:	69ab      	ldr	r3, [r5, #24]
 800e8a2:	b913      	cbnz	r3, 800e8aa <__swsetup_r+0x16>
 800e8a4:	4628      	mov	r0, r5
 800e8a6:	f001 f85b 	bl	800f960 <__sinit>
 800e8aa:	4b2e      	ldr	r3, [pc, #184]	; (800e964 <__swsetup_r+0xd0>)
 800e8ac:	429c      	cmp	r4, r3
 800e8ae:	d10f      	bne.n	800e8d0 <__swsetup_r+0x3c>
 800e8b0:	686c      	ldr	r4, [r5, #4]
 800e8b2:	89a3      	ldrh	r3, [r4, #12]
 800e8b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e8b8:	0719      	lsls	r1, r3, #28
 800e8ba:	d42c      	bmi.n	800e916 <__swsetup_r+0x82>
 800e8bc:	06dd      	lsls	r5, r3, #27
 800e8be:	d411      	bmi.n	800e8e4 <__swsetup_r+0x50>
 800e8c0:	2309      	movs	r3, #9
 800e8c2:	6033      	str	r3, [r6, #0]
 800e8c4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e8c8:	81a3      	strh	r3, [r4, #12]
 800e8ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e8ce:	e03e      	b.n	800e94e <__swsetup_r+0xba>
 800e8d0:	4b25      	ldr	r3, [pc, #148]	; (800e968 <__swsetup_r+0xd4>)
 800e8d2:	429c      	cmp	r4, r3
 800e8d4:	d101      	bne.n	800e8da <__swsetup_r+0x46>
 800e8d6:	68ac      	ldr	r4, [r5, #8]
 800e8d8:	e7eb      	b.n	800e8b2 <__swsetup_r+0x1e>
 800e8da:	4b24      	ldr	r3, [pc, #144]	; (800e96c <__swsetup_r+0xd8>)
 800e8dc:	429c      	cmp	r4, r3
 800e8de:	bf08      	it	eq
 800e8e0:	68ec      	ldreq	r4, [r5, #12]
 800e8e2:	e7e6      	b.n	800e8b2 <__swsetup_r+0x1e>
 800e8e4:	0758      	lsls	r0, r3, #29
 800e8e6:	d512      	bpl.n	800e90e <__swsetup_r+0x7a>
 800e8e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e8ea:	b141      	cbz	r1, 800e8fe <__swsetup_r+0x6a>
 800e8ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e8f0:	4299      	cmp	r1, r3
 800e8f2:	d002      	beq.n	800e8fa <__swsetup_r+0x66>
 800e8f4:	4630      	mov	r0, r6
 800e8f6:	f7fe ffe1 	bl	800d8bc <_free_r>
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	6363      	str	r3, [r4, #52]	; 0x34
 800e8fe:	89a3      	ldrh	r3, [r4, #12]
 800e900:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e904:	81a3      	strh	r3, [r4, #12]
 800e906:	2300      	movs	r3, #0
 800e908:	6063      	str	r3, [r4, #4]
 800e90a:	6923      	ldr	r3, [r4, #16]
 800e90c:	6023      	str	r3, [r4, #0]
 800e90e:	89a3      	ldrh	r3, [r4, #12]
 800e910:	f043 0308 	orr.w	r3, r3, #8
 800e914:	81a3      	strh	r3, [r4, #12]
 800e916:	6923      	ldr	r3, [r4, #16]
 800e918:	b94b      	cbnz	r3, 800e92e <__swsetup_r+0x9a>
 800e91a:	89a3      	ldrh	r3, [r4, #12]
 800e91c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e920:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e924:	d003      	beq.n	800e92e <__swsetup_r+0x9a>
 800e926:	4621      	mov	r1, r4
 800e928:	4630      	mov	r0, r6
 800e92a:	f001 f8e5 	bl	800faf8 <__smakebuf_r>
 800e92e:	89a0      	ldrh	r0, [r4, #12]
 800e930:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e934:	f010 0301 	ands.w	r3, r0, #1
 800e938:	d00a      	beq.n	800e950 <__swsetup_r+0xbc>
 800e93a:	2300      	movs	r3, #0
 800e93c:	60a3      	str	r3, [r4, #8]
 800e93e:	6963      	ldr	r3, [r4, #20]
 800e940:	425b      	negs	r3, r3
 800e942:	61a3      	str	r3, [r4, #24]
 800e944:	6923      	ldr	r3, [r4, #16]
 800e946:	b943      	cbnz	r3, 800e95a <__swsetup_r+0xc6>
 800e948:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e94c:	d1ba      	bne.n	800e8c4 <__swsetup_r+0x30>
 800e94e:	bd70      	pop	{r4, r5, r6, pc}
 800e950:	0781      	lsls	r1, r0, #30
 800e952:	bf58      	it	pl
 800e954:	6963      	ldrpl	r3, [r4, #20]
 800e956:	60a3      	str	r3, [r4, #8]
 800e958:	e7f4      	b.n	800e944 <__swsetup_r+0xb0>
 800e95a:	2000      	movs	r0, #0
 800e95c:	e7f7      	b.n	800e94e <__swsetup_r+0xba>
 800e95e:	bf00      	nop
 800e960:	2000004c 	.word	0x2000004c
 800e964:	08057038 	.word	0x08057038
 800e968:	08057058 	.word	0x08057058
 800e96c:	08057018 	.word	0x08057018

0800e970 <__register_exitproc>:
 800e970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e974:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800ea30 <__register_exitproc+0xc0>
 800e978:	4606      	mov	r6, r0
 800e97a:	f8d8 0000 	ldr.w	r0, [r8]
 800e97e:	461f      	mov	r7, r3
 800e980:	460d      	mov	r5, r1
 800e982:	4691      	mov	r9, r2
 800e984:	f001 f88f 	bl	800faa6 <__retarget_lock_acquire_recursive>
 800e988:	4b25      	ldr	r3, [pc, #148]	; (800ea20 <__register_exitproc+0xb0>)
 800e98a:	681c      	ldr	r4, [r3, #0]
 800e98c:	b934      	cbnz	r4, 800e99c <__register_exitproc+0x2c>
 800e98e:	4c25      	ldr	r4, [pc, #148]	; (800ea24 <__register_exitproc+0xb4>)
 800e990:	601c      	str	r4, [r3, #0]
 800e992:	4b25      	ldr	r3, [pc, #148]	; (800ea28 <__register_exitproc+0xb8>)
 800e994:	b113      	cbz	r3, 800e99c <__register_exitproc+0x2c>
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800e99c:	6863      	ldr	r3, [r4, #4]
 800e99e:	2b1f      	cmp	r3, #31
 800e9a0:	dd07      	ble.n	800e9b2 <__register_exitproc+0x42>
 800e9a2:	f8d8 0000 	ldr.w	r0, [r8]
 800e9a6:	f001 f880 	bl	800faaa <__retarget_lock_release_recursive>
 800e9aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e9ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9b2:	b34e      	cbz	r6, 800ea08 <__register_exitproc+0x98>
 800e9b4:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800e9b8:	b988      	cbnz	r0, 800e9de <__register_exitproc+0x6e>
 800e9ba:	4b1c      	ldr	r3, [pc, #112]	; (800ea2c <__register_exitproc+0xbc>)
 800e9bc:	b923      	cbnz	r3, 800e9c8 <__register_exitproc+0x58>
 800e9be:	f8d8 0000 	ldr.w	r0, [r8]
 800e9c2:	f001 f871 	bl	800faa8 <__retarget_lock_release>
 800e9c6:	e7f0      	b.n	800e9aa <__register_exitproc+0x3a>
 800e9c8:	f44f 7084 	mov.w	r0, #264	; 0x108
 800e9cc:	f7fa fdbc 	bl	8009548 <__wrap_malloc>
 800e9d0:	2800      	cmp	r0, #0
 800e9d2:	d0f4      	beq.n	800e9be <__register_exitproc+0x4e>
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	e9c0 3340 	strd	r3, r3, [r0, #256]	; 0x100
 800e9da:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 800e9de:	6863      	ldr	r3, [r4, #4]
 800e9e0:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 800e9e4:	2201      	movs	r2, #1
 800e9e6:	409a      	lsls	r2, r3
 800e9e8:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 800e9ec:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 800e9f0:	4313      	orrs	r3, r2
 800e9f2:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 800e9f6:	2e02      	cmp	r6, #2
 800e9f8:	f8c1 7080 	str.w	r7, [r1, #128]	; 0x80
 800e9fc:	bf02      	ittt	eq
 800e9fe:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 800ea02:	4313      	orreq	r3, r2
 800ea04:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 800ea08:	6863      	ldr	r3, [r4, #4]
 800ea0a:	f8d8 0000 	ldr.w	r0, [r8]
 800ea0e:	1c5a      	adds	r2, r3, #1
 800ea10:	3302      	adds	r3, #2
 800ea12:	6062      	str	r2, [r4, #4]
 800ea14:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
 800ea18:	f001 f847 	bl	800faaa <__retarget_lock_release_recursive>
 800ea1c:	2000      	movs	r0, #0
 800ea1e:	e7c6      	b.n	800e9ae <__register_exitproc+0x3e>
 800ea20:	20001cb0 	.word	0x20001cb0
 800ea24:	20001c24 	.word	0x20001c24
 800ea28:	00000000 	.word	0x00000000
 800ea2c:	08009549 	.word	0x08009549
 800ea30:	200000b0 	.word	0x200000b0

0800ea34 <quorem>:
 800ea34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea38:	6903      	ldr	r3, [r0, #16]
 800ea3a:	690c      	ldr	r4, [r1, #16]
 800ea3c:	42a3      	cmp	r3, r4
 800ea3e:	4607      	mov	r7, r0
 800ea40:	f2c0 8081 	blt.w	800eb46 <quorem+0x112>
 800ea44:	3c01      	subs	r4, #1
 800ea46:	f101 0814 	add.w	r8, r1, #20
 800ea4a:	f100 0514 	add.w	r5, r0, #20
 800ea4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ea52:	9301      	str	r3, [sp, #4]
 800ea54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ea58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ea5c:	3301      	adds	r3, #1
 800ea5e:	429a      	cmp	r2, r3
 800ea60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ea64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ea68:	fbb2 f6f3 	udiv	r6, r2, r3
 800ea6c:	d331      	bcc.n	800ead2 <quorem+0x9e>
 800ea6e:	f04f 0e00 	mov.w	lr, #0
 800ea72:	4640      	mov	r0, r8
 800ea74:	46ac      	mov	ip, r5
 800ea76:	46f2      	mov	sl, lr
 800ea78:	f850 2b04 	ldr.w	r2, [r0], #4
 800ea7c:	b293      	uxth	r3, r2
 800ea7e:	fb06 e303 	mla	r3, r6, r3, lr
 800ea82:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	ebaa 0303 	sub.w	r3, sl, r3
 800ea8c:	f8dc a000 	ldr.w	sl, [ip]
 800ea90:	0c12      	lsrs	r2, r2, #16
 800ea92:	fa13 f38a 	uxtah	r3, r3, sl
 800ea96:	fb06 e202 	mla	r2, r6, r2, lr
 800ea9a:	9300      	str	r3, [sp, #0]
 800ea9c:	9b00      	ldr	r3, [sp, #0]
 800ea9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800eaa2:	b292      	uxth	r2, r2
 800eaa4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800eaa8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800eaac:	f8bd 3000 	ldrh.w	r3, [sp]
 800eab0:	4581      	cmp	r9, r0
 800eab2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eab6:	f84c 3b04 	str.w	r3, [ip], #4
 800eaba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800eabe:	d2db      	bcs.n	800ea78 <quorem+0x44>
 800eac0:	f855 300b 	ldr.w	r3, [r5, fp]
 800eac4:	b92b      	cbnz	r3, 800ead2 <quorem+0x9e>
 800eac6:	9b01      	ldr	r3, [sp, #4]
 800eac8:	3b04      	subs	r3, #4
 800eaca:	429d      	cmp	r5, r3
 800eacc:	461a      	mov	r2, r3
 800eace:	d32e      	bcc.n	800eb2e <quorem+0xfa>
 800ead0:	613c      	str	r4, [r7, #16]
 800ead2:	4638      	mov	r0, r7
 800ead4:	f001 fade 	bl	8010094 <__mcmp>
 800ead8:	2800      	cmp	r0, #0
 800eada:	db24      	blt.n	800eb26 <quorem+0xf2>
 800eadc:	3601      	adds	r6, #1
 800eade:	4628      	mov	r0, r5
 800eae0:	f04f 0c00 	mov.w	ip, #0
 800eae4:	f858 2b04 	ldr.w	r2, [r8], #4
 800eae8:	f8d0 e000 	ldr.w	lr, [r0]
 800eaec:	b293      	uxth	r3, r2
 800eaee:	ebac 0303 	sub.w	r3, ip, r3
 800eaf2:	0c12      	lsrs	r2, r2, #16
 800eaf4:	fa13 f38e 	uxtah	r3, r3, lr
 800eaf8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800eafc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800eb00:	b29b      	uxth	r3, r3
 800eb02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb06:	45c1      	cmp	r9, r8
 800eb08:	f840 3b04 	str.w	r3, [r0], #4
 800eb0c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800eb10:	d2e8      	bcs.n	800eae4 <quorem+0xb0>
 800eb12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eb16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eb1a:	b922      	cbnz	r2, 800eb26 <quorem+0xf2>
 800eb1c:	3b04      	subs	r3, #4
 800eb1e:	429d      	cmp	r5, r3
 800eb20:	461a      	mov	r2, r3
 800eb22:	d30a      	bcc.n	800eb3a <quorem+0x106>
 800eb24:	613c      	str	r4, [r7, #16]
 800eb26:	4630      	mov	r0, r6
 800eb28:	b003      	add	sp, #12
 800eb2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb2e:	6812      	ldr	r2, [r2, #0]
 800eb30:	3b04      	subs	r3, #4
 800eb32:	2a00      	cmp	r2, #0
 800eb34:	d1cc      	bne.n	800ead0 <quorem+0x9c>
 800eb36:	3c01      	subs	r4, #1
 800eb38:	e7c7      	b.n	800eaca <quorem+0x96>
 800eb3a:	6812      	ldr	r2, [r2, #0]
 800eb3c:	3b04      	subs	r3, #4
 800eb3e:	2a00      	cmp	r2, #0
 800eb40:	d1f0      	bne.n	800eb24 <quorem+0xf0>
 800eb42:	3c01      	subs	r4, #1
 800eb44:	e7eb      	b.n	800eb1e <quorem+0xea>
 800eb46:	2000      	movs	r0, #0
 800eb48:	e7ee      	b.n	800eb28 <quorem+0xf4>
 800eb4a:	0000      	movs	r0, r0
 800eb4c:	0000      	movs	r0, r0
	...

0800eb50 <_dtoa_r>:
 800eb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb54:	ed2d 8b04 	vpush	{d8-d9}
 800eb58:	ec57 6b10 	vmov	r6, r7, d0
 800eb5c:	b093      	sub	sp, #76	; 0x4c
 800eb5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800eb60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800eb64:	9106      	str	r1, [sp, #24]
 800eb66:	ee10 aa10 	vmov	sl, s0
 800eb6a:	4604      	mov	r4, r0
 800eb6c:	9209      	str	r2, [sp, #36]	; 0x24
 800eb6e:	930c      	str	r3, [sp, #48]	; 0x30
 800eb70:	46bb      	mov	fp, r7
 800eb72:	b975      	cbnz	r5, 800eb92 <_dtoa_r+0x42>
 800eb74:	2010      	movs	r0, #16
 800eb76:	f7fa fce7 	bl	8009548 <__wrap_malloc>
 800eb7a:	4602      	mov	r2, r0
 800eb7c:	6260      	str	r0, [r4, #36]	; 0x24
 800eb7e:	b920      	cbnz	r0, 800eb8a <_dtoa_r+0x3a>
 800eb80:	4ba7      	ldr	r3, [pc, #668]	; (800ee20 <_dtoa_r+0x2d0>)
 800eb82:	21ea      	movs	r1, #234	; 0xea
 800eb84:	48a7      	ldr	r0, [pc, #668]	; (800ee24 <_dtoa_r+0x2d4>)
 800eb86:	f7fe fe13 	bl	800d7b0 <__assert_func>
 800eb8a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800eb8e:	6005      	str	r5, [r0, #0]
 800eb90:	60c5      	str	r5, [r0, #12]
 800eb92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eb94:	6819      	ldr	r1, [r3, #0]
 800eb96:	b151      	cbz	r1, 800ebae <_dtoa_r+0x5e>
 800eb98:	685a      	ldr	r2, [r3, #4]
 800eb9a:	604a      	str	r2, [r1, #4]
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	4093      	lsls	r3, r2
 800eba0:	608b      	str	r3, [r1, #8]
 800eba2:	4620      	mov	r0, r4
 800eba4:	f001 f834 	bl	800fc10 <_Bfree>
 800eba8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebaa:	2200      	movs	r2, #0
 800ebac:	601a      	str	r2, [r3, #0]
 800ebae:	1e3b      	subs	r3, r7, #0
 800ebb0:	bfaa      	itet	ge
 800ebb2:	2300      	movge	r3, #0
 800ebb4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ebb8:	f8c8 3000 	strge.w	r3, [r8]
 800ebbc:	4b9a      	ldr	r3, [pc, #616]	; (800ee28 <_dtoa_r+0x2d8>)
 800ebbe:	bfbc      	itt	lt
 800ebc0:	2201      	movlt	r2, #1
 800ebc2:	f8c8 2000 	strlt.w	r2, [r8]
 800ebc6:	ea33 030b 	bics.w	r3, r3, fp
 800ebca:	d11b      	bne.n	800ec04 <_dtoa_r+0xb4>
 800ebcc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ebce:	f242 730f 	movw	r3, #9999	; 0x270f
 800ebd2:	6013      	str	r3, [r2, #0]
 800ebd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ebd8:	4333      	orrs	r3, r6
 800ebda:	f000 8592 	beq.w	800f702 <_dtoa_r+0xbb2>
 800ebde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ebe0:	b963      	cbnz	r3, 800ebfc <_dtoa_r+0xac>
 800ebe2:	4b92      	ldr	r3, [pc, #584]	; (800ee2c <_dtoa_r+0x2dc>)
 800ebe4:	e022      	b.n	800ec2c <_dtoa_r+0xdc>
 800ebe6:	4b92      	ldr	r3, [pc, #584]	; (800ee30 <_dtoa_r+0x2e0>)
 800ebe8:	9301      	str	r3, [sp, #4]
 800ebea:	3308      	adds	r3, #8
 800ebec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ebee:	6013      	str	r3, [r2, #0]
 800ebf0:	9801      	ldr	r0, [sp, #4]
 800ebf2:	b013      	add	sp, #76	; 0x4c
 800ebf4:	ecbd 8b04 	vpop	{d8-d9}
 800ebf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebfc:	4b8b      	ldr	r3, [pc, #556]	; (800ee2c <_dtoa_r+0x2dc>)
 800ebfe:	9301      	str	r3, [sp, #4]
 800ec00:	3303      	adds	r3, #3
 800ec02:	e7f3      	b.n	800ebec <_dtoa_r+0x9c>
 800ec04:	2200      	movs	r2, #0
 800ec06:	2300      	movs	r3, #0
 800ec08:	4650      	mov	r0, sl
 800ec0a:	4659      	mov	r1, fp
 800ec0c:	f7f1 ff84 	bl	8000b18 <__aeabi_dcmpeq>
 800ec10:	ec4b ab19 	vmov	d9, sl, fp
 800ec14:	4680      	mov	r8, r0
 800ec16:	b158      	cbz	r0, 800ec30 <_dtoa_r+0xe0>
 800ec18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ec1a:	2301      	movs	r3, #1
 800ec1c:	6013      	str	r3, [r2, #0]
 800ec1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	f000 856b 	beq.w	800f6fc <_dtoa_r+0xbac>
 800ec26:	4883      	ldr	r0, [pc, #524]	; (800ee34 <_dtoa_r+0x2e4>)
 800ec28:	6018      	str	r0, [r3, #0]
 800ec2a:	1e43      	subs	r3, r0, #1
 800ec2c:	9301      	str	r3, [sp, #4]
 800ec2e:	e7df      	b.n	800ebf0 <_dtoa_r+0xa0>
 800ec30:	ec4b ab10 	vmov	d0, sl, fp
 800ec34:	aa10      	add	r2, sp, #64	; 0x40
 800ec36:	a911      	add	r1, sp, #68	; 0x44
 800ec38:	4620      	mov	r0, r4
 800ec3a:	f001 fad1 	bl	80101e0 <__d2b>
 800ec3e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ec42:	ee08 0a10 	vmov	s16, r0
 800ec46:	2d00      	cmp	r5, #0
 800ec48:	f000 8084 	beq.w	800ed54 <_dtoa_r+0x204>
 800ec4c:	ee19 3a90 	vmov	r3, s19
 800ec50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ec54:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ec58:	4656      	mov	r6, sl
 800ec5a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ec5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ec62:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ec66:	4b74      	ldr	r3, [pc, #464]	; (800ee38 <_dtoa_r+0x2e8>)
 800ec68:	2200      	movs	r2, #0
 800ec6a:	4630      	mov	r0, r6
 800ec6c:	4639      	mov	r1, r7
 800ec6e:	f7f1 fb33 	bl	80002d8 <__aeabi_dsub>
 800ec72:	a365      	add	r3, pc, #404	; (adr r3, 800ee08 <_dtoa_r+0x2b8>)
 800ec74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec78:	f7f1 fce6 	bl	8000648 <__aeabi_dmul>
 800ec7c:	a364      	add	r3, pc, #400	; (adr r3, 800ee10 <_dtoa_r+0x2c0>)
 800ec7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec82:	f7f1 fb2b 	bl	80002dc <__adddf3>
 800ec86:	4606      	mov	r6, r0
 800ec88:	4628      	mov	r0, r5
 800ec8a:	460f      	mov	r7, r1
 800ec8c:	f7f1 fc72 	bl	8000574 <__aeabi_i2d>
 800ec90:	a361      	add	r3, pc, #388	; (adr r3, 800ee18 <_dtoa_r+0x2c8>)
 800ec92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec96:	f7f1 fcd7 	bl	8000648 <__aeabi_dmul>
 800ec9a:	4602      	mov	r2, r0
 800ec9c:	460b      	mov	r3, r1
 800ec9e:	4630      	mov	r0, r6
 800eca0:	4639      	mov	r1, r7
 800eca2:	f7f1 fb1b 	bl	80002dc <__adddf3>
 800eca6:	4606      	mov	r6, r0
 800eca8:	460f      	mov	r7, r1
 800ecaa:	f7f1 ff7d 	bl	8000ba8 <__aeabi_d2iz>
 800ecae:	2200      	movs	r2, #0
 800ecb0:	9000      	str	r0, [sp, #0]
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	4630      	mov	r0, r6
 800ecb6:	4639      	mov	r1, r7
 800ecb8:	f7f1 ff38 	bl	8000b2c <__aeabi_dcmplt>
 800ecbc:	b150      	cbz	r0, 800ecd4 <_dtoa_r+0x184>
 800ecbe:	9800      	ldr	r0, [sp, #0]
 800ecc0:	f7f1 fc58 	bl	8000574 <__aeabi_i2d>
 800ecc4:	4632      	mov	r2, r6
 800ecc6:	463b      	mov	r3, r7
 800ecc8:	f7f1 ff26 	bl	8000b18 <__aeabi_dcmpeq>
 800eccc:	b910      	cbnz	r0, 800ecd4 <_dtoa_r+0x184>
 800ecce:	9b00      	ldr	r3, [sp, #0]
 800ecd0:	3b01      	subs	r3, #1
 800ecd2:	9300      	str	r3, [sp, #0]
 800ecd4:	9b00      	ldr	r3, [sp, #0]
 800ecd6:	2b16      	cmp	r3, #22
 800ecd8:	d85a      	bhi.n	800ed90 <_dtoa_r+0x240>
 800ecda:	9a00      	ldr	r2, [sp, #0]
 800ecdc:	4b57      	ldr	r3, [pc, #348]	; (800ee3c <_dtoa_r+0x2ec>)
 800ecde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ece2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ece6:	ec51 0b19 	vmov	r0, r1, d9
 800ecea:	f7f1 ff1f 	bl	8000b2c <__aeabi_dcmplt>
 800ecee:	2800      	cmp	r0, #0
 800ecf0:	d050      	beq.n	800ed94 <_dtoa_r+0x244>
 800ecf2:	9b00      	ldr	r3, [sp, #0]
 800ecf4:	3b01      	subs	r3, #1
 800ecf6:	9300      	str	r3, [sp, #0]
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	930b      	str	r3, [sp, #44]	; 0x2c
 800ecfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ecfe:	1b5d      	subs	r5, r3, r5
 800ed00:	1e6b      	subs	r3, r5, #1
 800ed02:	9305      	str	r3, [sp, #20]
 800ed04:	bf45      	ittet	mi
 800ed06:	f1c5 0301 	rsbmi	r3, r5, #1
 800ed0a:	9304      	strmi	r3, [sp, #16]
 800ed0c:	2300      	movpl	r3, #0
 800ed0e:	2300      	movmi	r3, #0
 800ed10:	bf4c      	ite	mi
 800ed12:	9305      	strmi	r3, [sp, #20]
 800ed14:	9304      	strpl	r3, [sp, #16]
 800ed16:	9b00      	ldr	r3, [sp, #0]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	db3d      	blt.n	800ed98 <_dtoa_r+0x248>
 800ed1c:	9b05      	ldr	r3, [sp, #20]
 800ed1e:	9a00      	ldr	r2, [sp, #0]
 800ed20:	920a      	str	r2, [sp, #40]	; 0x28
 800ed22:	4413      	add	r3, r2
 800ed24:	9305      	str	r3, [sp, #20]
 800ed26:	2300      	movs	r3, #0
 800ed28:	9307      	str	r3, [sp, #28]
 800ed2a:	9b06      	ldr	r3, [sp, #24]
 800ed2c:	2b09      	cmp	r3, #9
 800ed2e:	f200 8089 	bhi.w	800ee44 <_dtoa_r+0x2f4>
 800ed32:	2b05      	cmp	r3, #5
 800ed34:	bfc4      	itt	gt
 800ed36:	3b04      	subgt	r3, #4
 800ed38:	9306      	strgt	r3, [sp, #24]
 800ed3a:	9b06      	ldr	r3, [sp, #24]
 800ed3c:	f1a3 0302 	sub.w	r3, r3, #2
 800ed40:	bfcc      	ite	gt
 800ed42:	2500      	movgt	r5, #0
 800ed44:	2501      	movle	r5, #1
 800ed46:	2b03      	cmp	r3, #3
 800ed48:	f200 8087 	bhi.w	800ee5a <_dtoa_r+0x30a>
 800ed4c:	e8df f003 	tbb	[pc, r3]
 800ed50:	59383a2d 	.word	0x59383a2d
 800ed54:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ed58:	441d      	add	r5, r3
 800ed5a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ed5e:	2b20      	cmp	r3, #32
 800ed60:	bfc1      	itttt	gt
 800ed62:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ed66:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ed6a:	fa0b f303 	lslgt.w	r3, fp, r3
 800ed6e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ed72:	bfda      	itte	le
 800ed74:	f1c3 0320 	rsble	r3, r3, #32
 800ed78:	fa06 f003 	lslle.w	r0, r6, r3
 800ed7c:	4318      	orrgt	r0, r3
 800ed7e:	f7f1 fbe9 	bl	8000554 <__aeabi_ui2d>
 800ed82:	2301      	movs	r3, #1
 800ed84:	4606      	mov	r6, r0
 800ed86:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ed8a:	3d01      	subs	r5, #1
 800ed8c:	930e      	str	r3, [sp, #56]	; 0x38
 800ed8e:	e76a      	b.n	800ec66 <_dtoa_r+0x116>
 800ed90:	2301      	movs	r3, #1
 800ed92:	e7b2      	b.n	800ecfa <_dtoa_r+0x1aa>
 800ed94:	900b      	str	r0, [sp, #44]	; 0x2c
 800ed96:	e7b1      	b.n	800ecfc <_dtoa_r+0x1ac>
 800ed98:	9b04      	ldr	r3, [sp, #16]
 800ed9a:	9a00      	ldr	r2, [sp, #0]
 800ed9c:	1a9b      	subs	r3, r3, r2
 800ed9e:	9304      	str	r3, [sp, #16]
 800eda0:	4253      	negs	r3, r2
 800eda2:	9307      	str	r3, [sp, #28]
 800eda4:	2300      	movs	r3, #0
 800eda6:	930a      	str	r3, [sp, #40]	; 0x28
 800eda8:	e7bf      	b.n	800ed2a <_dtoa_r+0x1da>
 800edaa:	2300      	movs	r3, #0
 800edac:	9308      	str	r3, [sp, #32]
 800edae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	dc55      	bgt.n	800ee60 <_dtoa_r+0x310>
 800edb4:	2301      	movs	r3, #1
 800edb6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800edba:	461a      	mov	r2, r3
 800edbc:	9209      	str	r2, [sp, #36]	; 0x24
 800edbe:	e00c      	b.n	800edda <_dtoa_r+0x28a>
 800edc0:	2301      	movs	r3, #1
 800edc2:	e7f3      	b.n	800edac <_dtoa_r+0x25c>
 800edc4:	2300      	movs	r3, #0
 800edc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800edc8:	9308      	str	r3, [sp, #32]
 800edca:	9b00      	ldr	r3, [sp, #0]
 800edcc:	4413      	add	r3, r2
 800edce:	9302      	str	r3, [sp, #8]
 800edd0:	3301      	adds	r3, #1
 800edd2:	2b01      	cmp	r3, #1
 800edd4:	9303      	str	r3, [sp, #12]
 800edd6:	bfb8      	it	lt
 800edd8:	2301      	movlt	r3, #1
 800edda:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800eddc:	2200      	movs	r2, #0
 800edde:	6042      	str	r2, [r0, #4]
 800ede0:	2204      	movs	r2, #4
 800ede2:	f102 0614 	add.w	r6, r2, #20
 800ede6:	429e      	cmp	r6, r3
 800ede8:	6841      	ldr	r1, [r0, #4]
 800edea:	d93d      	bls.n	800ee68 <_dtoa_r+0x318>
 800edec:	4620      	mov	r0, r4
 800edee:	f000 fecf 	bl	800fb90 <_Balloc>
 800edf2:	9001      	str	r0, [sp, #4]
 800edf4:	2800      	cmp	r0, #0
 800edf6:	d13b      	bne.n	800ee70 <_dtoa_r+0x320>
 800edf8:	4b11      	ldr	r3, [pc, #68]	; (800ee40 <_dtoa_r+0x2f0>)
 800edfa:	4602      	mov	r2, r0
 800edfc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ee00:	e6c0      	b.n	800eb84 <_dtoa_r+0x34>
 800ee02:	2301      	movs	r3, #1
 800ee04:	e7df      	b.n	800edc6 <_dtoa_r+0x276>
 800ee06:	bf00      	nop
 800ee08:	636f4361 	.word	0x636f4361
 800ee0c:	3fd287a7 	.word	0x3fd287a7
 800ee10:	8b60c8b3 	.word	0x8b60c8b3
 800ee14:	3fc68a28 	.word	0x3fc68a28
 800ee18:	509f79fb 	.word	0x509f79fb
 800ee1c:	3fd34413 	.word	0x3fd34413
 800ee20:	08056f95 	.word	0x08056f95
 800ee24:	08056fac 	.word	0x08056fac
 800ee28:	7ff00000 	.word	0x7ff00000
 800ee2c:	080124c0 	.word	0x080124c0
 800ee30:	08056f8c 	.word	0x08056f8c
 800ee34:	080115be 	.word	0x080115be
 800ee38:	3ff80000 	.word	0x3ff80000
 800ee3c:	08057100 	.word	0x08057100
 800ee40:	08057007 	.word	0x08057007
 800ee44:	2501      	movs	r5, #1
 800ee46:	2300      	movs	r3, #0
 800ee48:	9306      	str	r3, [sp, #24]
 800ee4a:	9508      	str	r5, [sp, #32]
 800ee4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ee50:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ee54:	2200      	movs	r2, #0
 800ee56:	2312      	movs	r3, #18
 800ee58:	e7b0      	b.n	800edbc <_dtoa_r+0x26c>
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	9308      	str	r3, [sp, #32]
 800ee5e:	e7f5      	b.n	800ee4c <_dtoa_r+0x2fc>
 800ee60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee62:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ee66:	e7b8      	b.n	800edda <_dtoa_r+0x28a>
 800ee68:	3101      	adds	r1, #1
 800ee6a:	6041      	str	r1, [r0, #4]
 800ee6c:	0052      	lsls	r2, r2, #1
 800ee6e:	e7b8      	b.n	800ede2 <_dtoa_r+0x292>
 800ee70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee72:	9a01      	ldr	r2, [sp, #4]
 800ee74:	601a      	str	r2, [r3, #0]
 800ee76:	9b03      	ldr	r3, [sp, #12]
 800ee78:	2b0e      	cmp	r3, #14
 800ee7a:	f200 809d 	bhi.w	800efb8 <_dtoa_r+0x468>
 800ee7e:	2d00      	cmp	r5, #0
 800ee80:	f000 809a 	beq.w	800efb8 <_dtoa_r+0x468>
 800ee84:	9b00      	ldr	r3, [sp, #0]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	dd32      	ble.n	800eef0 <_dtoa_r+0x3a0>
 800ee8a:	4ab7      	ldr	r2, [pc, #732]	; (800f168 <_dtoa_r+0x618>)
 800ee8c:	f003 030f 	and.w	r3, r3, #15
 800ee90:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ee94:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ee98:	9b00      	ldr	r3, [sp, #0]
 800ee9a:	05d8      	lsls	r0, r3, #23
 800ee9c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800eea0:	d516      	bpl.n	800eed0 <_dtoa_r+0x380>
 800eea2:	4bb2      	ldr	r3, [pc, #712]	; (800f16c <_dtoa_r+0x61c>)
 800eea4:	ec51 0b19 	vmov	r0, r1, d9
 800eea8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eeac:	f7f1 fcf6 	bl	800089c <__aeabi_ddiv>
 800eeb0:	f007 070f 	and.w	r7, r7, #15
 800eeb4:	4682      	mov	sl, r0
 800eeb6:	468b      	mov	fp, r1
 800eeb8:	2503      	movs	r5, #3
 800eeba:	4eac      	ldr	r6, [pc, #688]	; (800f16c <_dtoa_r+0x61c>)
 800eebc:	b957      	cbnz	r7, 800eed4 <_dtoa_r+0x384>
 800eebe:	4642      	mov	r2, r8
 800eec0:	464b      	mov	r3, r9
 800eec2:	4650      	mov	r0, sl
 800eec4:	4659      	mov	r1, fp
 800eec6:	f7f1 fce9 	bl	800089c <__aeabi_ddiv>
 800eeca:	4682      	mov	sl, r0
 800eecc:	468b      	mov	fp, r1
 800eece:	e028      	b.n	800ef22 <_dtoa_r+0x3d2>
 800eed0:	2502      	movs	r5, #2
 800eed2:	e7f2      	b.n	800eeba <_dtoa_r+0x36a>
 800eed4:	07f9      	lsls	r1, r7, #31
 800eed6:	d508      	bpl.n	800eeea <_dtoa_r+0x39a>
 800eed8:	4640      	mov	r0, r8
 800eeda:	4649      	mov	r1, r9
 800eedc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800eee0:	f7f1 fbb2 	bl	8000648 <__aeabi_dmul>
 800eee4:	3501      	adds	r5, #1
 800eee6:	4680      	mov	r8, r0
 800eee8:	4689      	mov	r9, r1
 800eeea:	107f      	asrs	r7, r7, #1
 800eeec:	3608      	adds	r6, #8
 800eeee:	e7e5      	b.n	800eebc <_dtoa_r+0x36c>
 800eef0:	f000 809b 	beq.w	800f02a <_dtoa_r+0x4da>
 800eef4:	9b00      	ldr	r3, [sp, #0]
 800eef6:	4f9d      	ldr	r7, [pc, #628]	; (800f16c <_dtoa_r+0x61c>)
 800eef8:	425e      	negs	r6, r3
 800eefa:	4b9b      	ldr	r3, [pc, #620]	; (800f168 <_dtoa_r+0x618>)
 800eefc:	f006 020f 	and.w	r2, r6, #15
 800ef00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef08:	ec51 0b19 	vmov	r0, r1, d9
 800ef0c:	f7f1 fb9c 	bl	8000648 <__aeabi_dmul>
 800ef10:	1136      	asrs	r6, r6, #4
 800ef12:	4682      	mov	sl, r0
 800ef14:	468b      	mov	fp, r1
 800ef16:	2300      	movs	r3, #0
 800ef18:	2502      	movs	r5, #2
 800ef1a:	2e00      	cmp	r6, #0
 800ef1c:	d17a      	bne.n	800f014 <_dtoa_r+0x4c4>
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d1d3      	bne.n	800eeca <_dtoa_r+0x37a>
 800ef22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	f000 8082 	beq.w	800f02e <_dtoa_r+0x4de>
 800ef2a:	4b91      	ldr	r3, [pc, #580]	; (800f170 <_dtoa_r+0x620>)
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	4650      	mov	r0, sl
 800ef30:	4659      	mov	r1, fp
 800ef32:	f7f1 fdfb 	bl	8000b2c <__aeabi_dcmplt>
 800ef36:	2800      	cmp	r0, #0
 800ef38:	d079      	beq.n	800f02e <_dtoa_r+0x4de>
 800ef3a:	9b03      	ldr	r3, [sp, #12]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d076      	beq.n	800f02e <_dtoa_r+0x4de>
 800ef40:	9b02      	ldr	r3, [sp, #8]
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	dd36      	ble.n	800efb4 <_dtoa_r+0x464>
 800ef46:	9b00      	ldr	r3, [sp, #0]
 800ef48:	4650      	mov	r0, sl
 800ef4a:	4659      	mov	r1, fp
 800ef4c:	1e5f      	subs	r7, r3, #1
 800ef4e:	2200      	movs	r2, #0
 800ef50:	4b88      	ldr	r3, [pc, #544]	; (800f174 <_dtoa_r+0x624>)
 800ef52:	f7f1 fb79 	bl	8000648 <__aeabi_dmul>
 800ef56:	9e02      	ldr	r6, [sp, #8]
 800ef58:	4682      	mov	sl, r0
 800ef5a:	468b      	mov	fp, r1
 800ef5c:	3501      	adds	r5, #1
 800ef5e:	4628      	mov	r0, r5
 800ef60:	f7f1 fb08 	bl	8000574 <__aeabi_i2d>
 800ef64:	4652      	mov	r2, sl
 800ef66:	465b      	mov	r3, fp
 800ef68:	f7f1 fb6e 	bl	8000648 <__aeabi_dmul>
 800ef6c:	4b82      	ldr	r3, [pc, #520]	; (800f178 <_dtoa_r+0x628>)
 800ef6e:	2200      	movs	r2, #0
 800ef70:	f7f1 f9b4 	bl	80002dc <__adddf3>
 800ef74:	46d0      	mov	r8, sl
 800ef76:	46d9      	mov	r9, fp
 800ef78:	4682      	mov	sl, r0
 800ef7a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ef7e:	2e00      	cmp	r6, #0
 800ef80:	d158      	bne.n	800f034 <_dtoa_r+0x4e4>
 800ef82:	4b7e      	ldr	r3, [pc, #504]	; (800f17c <_dtoa_r+0x62c>)
 800ef84:	2200      	movs	r2, #0
 800ef86:	4640      	mov	r0, r8
 800ef88:	4649      	mov	r1, r9
 800ef8a:	f7f1 f9a5 	bl	80002d8 <__aeabi_dsub>
 800ef8e:	4652      	mov	r2, sl
 800ef90:	465b      	mov	r3, fp
 800ef92:	4680      	mov	r8, r0
 800ef94:	4689      	mov	r9, r1
 800ef96:	f7f1 fde7 	bl	8000b68 <__aeabi_dcmpgt>
 800ef9a:	2800      	cmp	r0, #0
 800ef9c:	f040 8295 	bne.w	800f4ca <_dtoa_r+0x97a>
 800efa0:	4652      	mov	r2, sl
 800efa2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800efa6:	4640      	mov	r0, r8
 800efa8:	4649      	mov	r1, r9
 800efaa:	f7f1 fdbf 	bl	8000b2c <__aeabi_dcmplt>
 800efae:	2800      	cmp	r0, #0
 800efb0:	f040 8289 	bne.w	800f4c6 <_dtoa_r+0x976>
 800efb4:	ec5b ab19 	vmov	sl, fp, d9
 800efb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800efba:	2b00      	cmp	r3, #0
 800efbc:	f2c0 8148 	blt.w	800f250 <_dtoa_r+0x700>
 800efc0:	9a00      	ldr	r2, [sp, #0]
 800efc2:	2a0e      	cmp	r2, #14
 800efc4:	f300 8144 	bgt.w	800f250 <_dtoa_r+0x700>
 800efc8:	4b67      	ldr	r3, [pc, #412]	; (800f168 <_dtoa_r+0x618>)
 800efca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800efce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800efd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	f280 80d5 	bge.w	800f184 <_dtoa_r+0x634>
 800efda:	9b03      	ldr	r3, [sp, #12]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	f300 80d1 	bgt.w	800f184 <_dtoa_r+0x634>
 800efe2:	f040 826f 	bne.w	800f4c4 <_dtoa_r+0x974>
 800efe6:	4b65      	ldr	r3, [pc, #404]	; (800f17c <_dtoa_r+0x62c>)
 800efe8:	2200      	movs	r2, #0
 800efea:	4640      	mov	r0, r8
 800efec:	4649      	mov	r1, r9
 800efee:	f7f1 fb2b 	bl	8000648 <__aeabi_dmul>
 800eff2:	4652      	mov	r2, sl
 800eff4:	465b      	mov	r3, fp
 800eff6:	f7f1 fdad 	bl	8000b54 <__aeabi_dcmpge>
 800effa:	9e03      	ldr	r6, [sp, #12]
 800effc:	4637      	mov	r7, r6
 800effe:	2800      	cmp	r0, #0
 800f000:	f040 8245 	bne.w	800f48e <_dtoa_r+0x93e>
 800f004:	9d01      	ldr	r5, [sp, #4]
 800f006:	2331      	movs	r3, #49	; 0x31
 800f008:	f805 3b01 	strb.w	r3, [r5], #1
 800f00c:	9b00      	ldr	r3, [sp, #0]
 800f00e:	3301      	adds	r3, #1
 800f010:	9300      	str	r3, [sp, #0]
 800f012:	e240      	b.n	800f496 <_dtoa_r+0x946>
 800f014:	07f2      	lsls	r2, r6, #31
 800f016:	d505      	bpl.n	800f024 <_dtoa_r+0x4d4>
 800f018:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f01c:	f7f1 fb14 	bl	8000648 <__aeabi_dmul>
 800f020:	3501      	adds	r5, #1
 800f022:	2301      	movs	r3, #1
 800f024:	1076      	asrs	r6, r6, #1
 800f026:	3708      	adds	r7, #8
 800f028:	e777      	b.n	800ef1a <_dtoa_r+0x3ca>
 800f02a:	2502      	movs	r5, #2
 800f02c:	e779      	b.n	800ef22 <_dtoa_r+0x3d2>
 800f02e:	9f00      	ldr	r7, [sp, #0]
 800f030:	9e03      	ldr	r6, [sp, #12]
 800f032:	e794      	b.n	800ef5e <_dtoa_r+0x40e>
 800f034:	9901      	ldr	r1, [sp, #4]
 800f036:	4b4c      	ldr	r3, [pc, #304]	; (800f168 <_dtoa_r+0x618>)
 800f038:	4431      	add	r1, r6
 800f03a:	910d      	str	r1, [sp, #52]	; 0x34
 800f03c:	9908      	ldr	r1, [sp, #32]
 800f03e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f042:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f046:	2900      	cmp	r1, #0
 800f048:	d043      	beq.n	800f0d2 <_dtoa_r+0x582>
 800f04a:	494d      	ldr	r1, [pc, #308]	; (800f180 <_dtoa_r+0x630>)
 800f04c:	2000      	movs	r0, #0
 800f04e:	f7f1 fc25 	bl	800089c <__aeabi_ddiv>
 800f052:	4652      	mov	r2, sl
 800f054:	465b      	mov	r3, fp
 800f056:	f7f1 f93f 	bl	80002d8 <__aeabi_dsub>
 800f05a:	9d01      	ldr	r5, [sp, #4]
 800f05c:	4682      	mov	sl, r0
 800f05e:	468b      	mov	fp, r1
 800f060:	4649      	mov	r1, r9
 800f062:	4640      	mov	r0, r8
 800f064:	f7f1 fda0 	bl	8000ba8 <__aeabi_d2iz>
 800f068:	4606      	mov	r6, r0
 800f06a:	f7f1 fa83 	bl	8000574 <__aeabi_i2d>
 800f06e:	4602      	mov	r2, r0
 800f070:	460b      	mov	r3, r1
 800f072:	4640      	mov	r0, r8
 800f074:	4649      	mov	r1, r9
 800f076:	f7f1 f92f 	bl	80002d8 <__aeabi_dsub>
 800f07a:	3630      	adds	r6, #48	; 0x30
 800f07c:	f805 6b01 	strb.w	r6, [r5], #1
 800f080:	4652      	mov	r2, sl
 800f082:	465b      	mov	r3, fp
 800f084:	4680      	mov	r8, r0
 800f086:	4689      	mov	r9, r1
 800f088:	f7f1 fd50 	bl	8000b2c <__aeabi_dcmplt>
 800f08c:	2800      	cmp	r0, #0
 800f08e:	d163      	bne.n	800f158 <_dtoa_r+0x608>
 800f090:	4642      	mov	r2, r8
 800f092:	464b      	mov	r3, r9
 800f094:	4936      	ldr	r1, [pc, #216]	; (800f170 <_dtoa_r+0x620>)
 800f096:	2000      	movs	r0, #0
 800f098:	f7f1 f91e 	bl	80002d8 <__aeabi_dsub>
 800f09c:	4652      	mov	r2, sl
 800f09e:	465b      	mov	r3, fp
 800f0a0:	f7f1 fd44 	bl	8000b2c <__aeabi_dcmplt>
 800f0a4:	2800      	cmp	r0, #0
 800f0a6:	f040 80b5 	bne.w	800f214 <_dtoa_r+0x6c4>
 800f0aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f0ac:	429d      	cmp	r5, r3
 800f0ae:	d081      	beq.n	800efb4 <_dtoa_r+0x464>
 800f0b0:	4b30      	ldr	r3, [pc, #192]	; (800f174 <_dtoa_r+0x624>)
 800f0b2:	2200      	movs	r2, #0
 800f0b4:	4650      	mov	r0, sl
 800f0b6:	4659      	mov	r1, fp
 800f0b8:	f7f1 fac6 	bl	8000648 <__aeabi_dmul>
 800f0bc:	4b2d      	ldr	r3, [pc, #180]	; (800f174 <_dtoa_r+0x624>)
 800f0be:	4682      	mov	sl, r0
 800f0c0:	468b      	mov	fp, r1
 800f0c2:	4640      	mov	r0, r8
 800f0c4:	4649      	mov	r1, r9
 800f0c6:	2200      	movs	r2, #0
 800f0c8:	f7f1 fabe 	bl	8000648 <__aeabi_dmul>
 800f0cc:	4680      	mov	r8, r0
 800f0ce:	4689      	mov	r9, r1
 800f0d0:	e7c6      	b.n	800f060 <_dtoa_r+0x510>
 800f0d2:	4650      	mov	r0, sl
 800f0d4:	4659      	mov	r1, fp
 800f0d6:	f7f1 fab7 	bl	8000648 <__aeabi_dmul>
 800f0da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f0dc:	9d01      	ldr	r5, [sp, #4]
 800f0de:	930f      	str	r3, [sp, #60]	; 0x3c
 800f0e0:	4682      	mov	sl, r0
 800f0e2:	468b      	mov	fp, r1
 800f0e4:	4649      	mov	r1, r9
 800f0e6:	4640      	mov	r0, r8
 800f0e8:	f7f1 fd5e 	bl	8000ba8 <__aeabi_d2iz>
 800f0ec:	4606      	mov	r6, r0
 800f0ee:	f7f1 fa41 	bl	8000574 <__aeabi_i2d>
 800f0f2:	3630      	adds	r6, #48	; 0x30
 800f0f4:	4602      	mov	r2, r0
 800f0f6:	460b      	mov	r3, r1
 800f0f8:	4640      	mov	r0, r8
 800f0fa:	4649      	mov	r1, r9
 800f0fc:	f7f1 f8ec 	bl	80002d8 <__aeabi_dsub>
 800f100:	f805 6b01 	strb.w	r6, [r5], #1
 800f104:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f106:	429d      	cmp	r5, r3
 800f108:	4680      	mov	r8, r0
 800f10a:	4689      	mov	r9, r1
 800f10c:	f04f 0200 	mov.w	r2, #0
 800f110:	d124      	bne.n	800f15c <_dtoa_r+0x60c>
 800f112:	4b1b      	ldr	r3, [pc, #108]	; (800f180 <_dtoa_r+0x630>)
 800f114:	4650      	mov	r0, sl
 800f116:	4659      	mov	r1, fp
 800f118:	f7f1 f8e0 	bl	80002dc <__adddf3>
 800f11c:	4602      	mov	r2, r0
 800f11e:	460b      	mov	r3, r1
 800f120:	4640      	mov	r0, r8
 800f122:	4649      	mov	r1, r9
 800f124:	f7f1 fd20 	bl	8000b68 <__aeabi_dcmpgt>
 800f128:	2800      	cmp	r0, #0
 800f12a:	d173      	bne.n	800f214 <_dtoa_r+0x6c4>
 800f12c:	4652      	mov	r2, sl
 800f12e:	465b      	mov	r3, fp
 800f130:	4913      	ldr	r1, [pc, #76]	; (800f180 <_dtoa_r+0x630>)
 800f132:	2000      	movs	r0, #0
 800f134:	f7f1 f8d0 	bl	80002d8 <__aeabi_dsub>
 800f138:	4602      	mov	r2, r0
 800f13a:	460b      	mov	r3, r1
 800f13c:	4640      	mov	r0, r8
 800f13e:	4649      	mov	r1, r9
 800f140:	f7f1 fcf4 	bl	8000b2c <__aeabi_dcmplt>
 800f144:	2800      	cmp	r0, #0
 800f146:	f43f af35 	beq.w	800efb4 <_dtoa_r+0x464>
 800f14a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f14c:	1e6b      	subs	r3, r5, #1
 800f14e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f150:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f154:	2b30      	cmp	r3, #48	; 0x30
 800f156:	d0f8      	beq.n	800f14a <_dtoa_r+0x5fa>
 800f158:	9700      	str	r7, [sp, #0]
 800f15a:	e049      	b.n	800f1f0 <_dtoa_r+0x6a0>
 800f15c:	4b05      	ldr	r3, [pc, #20]	; (800f174 <_dtoa_r+0x624>)
 800f15e:	f7f1 fa73 	bl	8000648 <__aeabi_dmul>
 800f162:	4680      	mov	r8, r0
 800f164:	4689      	mov	r9, r1
 800f166:	e7bd      	b.n	800f0e4 <_dtoa_r+0x594>
 800f168:	08057100 	.word	0x08057100
 800f16c:	080570d8 	.word	0x080570d8
 800f170:	3ff00000 	.word	0x3ff00000
 800f174:	40240000 	.word	0x40240000
 800f178:	401c0000 	.word	0x401c0000
 800f17c:	40140000 	.word	0x40140000
 800f180:	3fe00000 	.word	0x3fe00000
 800f184:	9d01      	ldr	r5, [sp, #4]
 800f186:	4656      	mov	r6, sl
 800f188:	465f      	mov	r7, fp
 800f18a:	4642      	mov	r2, r8
 800f18c:	464b      	mov	r3, r9
 800f18e:	4630      	mov	r0, r6
 800f190:	4639      	mov	r1, r7
 800f192:	f7f1 fb83 	bl	800089c <__aeabi_ddiv>
 800f196:	f7f1 fd07 	bl	8000ba8 <__aeabi_d2iz>
 800f19a:	4682      	mov	sl, r0
 800f19c:	f7f1 f9ea 	bl	8000574 <__aeabi_i2d>
 800f1a0:	4642      	mov	r2, r8
 800f1a2:	464b      	mov	r3, r9
 800f1a4:	f7f1 fa50 	bl	8000648 <__aeabi_dmul>
 800f1a8:	4602      	mov	r2, r0
 800f1aa:	460b      	mov	r3, r1
 800f1ac:	4630      	mov	r0, r6
 800f1ae:	4639      	mov	r1, r7
 800f1b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f1b4:	f7f1 f890 	bl	80002d8 <__aeabi_dsub>
 800f1b8:	f805 6b01 	strb.w	r6, [r5], #1
 800f1bc:	9e01      	ldr	r6, [sp, #4]
 800f1be:	9f03      	ldr	r7, [sp, #12]
 800f1c0:	1bae      	subs	r6, r5, r6
 800f1c2:	42b7      	cmp	r7, r6
 800f1c4:	4602      	mov	r2, r0
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	d135      	bne.n	800f236 <_dtoa_r+0x6e6>
 800f1ca:	f7f1 f887 	bl	80002dc <__adddf3>
 800f1ce:	4642      	mov	r2, r8
 800f1d0:	464b      	mov	r3, r9
 800f1d2:	4606      	mov	r6, r0
 800f1d4:	460f      	mov	r7, r1
 800f1d6:	f7f1 fcc7 	bl	8000b68 <__aeabi_dcmpgt>
 800f1da:	b9d0      	cbnz	r0, 800f212 <_dtoa_r+0x6c2>
 800f1dc:	4642      	mov	r2, r8
 800f1de:	464b      	mov	r3, r9
 800f1e0:	4630      	mov	r0, r6
 800f1e2:	4639      	mov	r1, r7
 800f1e4:	f7f1 fc98 	bl	8000b18 <__aeabi_dcmpeq>
 800f1e8:	b110      	cbz	r0, 800f1f0 <_dtoa_r+0x6a0>
 800f1ea:	f01a 0f01 	tst.w	sl, #1
 800f1ee:	d110      	bne.n	800f212 <_dtoa_r+0x6c2>
 800f1f0:	4620      	mov	r0, r4
 800f1f2:	ee18 1a10 	vmov	r1, s16
 800f1f6:	f000 fd0b 	bl	800fc10 <_Bfree>
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	9800      	ldr	r0, [sp, #0]
 800f1fe:	702b      	strb	r3, [r5, #0]
 800f200:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f202:	3001      	adds	r0, #1
 800f204:	6018      	str	r0, [r3, #0]
 800f206:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f208:	2b00      	cmp	r3, #0
 800f20a:	f43f acf1 	beq.w	800ebf0 <_dtoa_r+0xa0>
 800f20e:	601d      	str	r5, [r3, #0]
 800f210:	e4ee      	b.n	800ebf0 <_dtoa_r+0xa0>
 800f212:	9f00      	ldr	r7, [sp, #0]
 800f214:	462b      	mov	r3, r5
 800f216:	461d      	mov	r5, r3
 800f218:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f21c:	2a39      	cmp	r2, #57	; 0x39
 800f21e:	d106      	bne.n	800f22e <_dtoa_r+0x6de>
 800f220:	9a01      	ldr	r2, [sp, #4]
 800f222:	429a      	cmp	r2, r3
 800f224:	d1f7      	bne.n	800f216 <_dtoa_r+0x6c6>
 800f226:	9901      	ldr	r1, [sp, #4]
 800f228:	2230      	movs	r2, #48	; 0x30
 800f22a:	3701      	adds	r7, #1
 800f22c:	700a      	strb	r2, [r1, #0]
 800f22e:	781a      	ldrb	r2, [r3, #0]
 800f230:	3201      	adds	r2, #1
 800f232:	701a      	strb	r2, [r3, #0]
 800f234:	e790      	b.n	800f158 <_dtoa_r+0x608>
 800f236:	4ba6      	ldr	r3, [pc, #664]	; (800f4d0 <_dtoa_r+0x980>)
 800f238:	2200      	movs	r2, #0
 800f23a:	f7f1 fa05 	bl	8000648 <__aeabi_dmul>
 800f23e:	2200      	movs	r2, #0
 800f240:	2300      	movs	r3, #0
 800f242:	4606      	mov	r6, r0
 800f244:	460f      	mov	r7, r1
 800f246:	f7f1 fc67 	bl	8000b18 <__aeabi_dcmpeq>
 800f24a:	2800      	cmp	r0, #0
 800f24c:	d09d      	beq.n	800f18a <_dtoa_r+0x63a>
 800f24e:	e7cf      	b.n	800f1f0 <_dtoa_r+0x6a0>
 800f250:	9a08      	ldr	r2, [sp, #32]
 800f252:	2a00      	cmp	r2, #0
 800f254:	f000 80d7 	beq.w	800f406 <_dtoa_r+0x8b6>
 800f258:	9a06      	ldr	r2, [sp, #24]
 800f25a:	2a01      	cmp	r2, #1
 800f25c:	f300 80ba 	bgt.w	800f3d4 <_dtoa_r+0x884>
 800f260:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f262:	2a00      	cmp	r2, #0
 800f264:	f000 80b2 	beq.w	800f3cc <_dtoa_r+0x87c>
 800f268:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f26c:	9e07      	ldr	r6, [sp, #28]
 800f26e:	9d04      	ldr	r5, [sp, #16]
 800f270:	9a04      	ldr	r2, [sp, #16]
 800f272:	441a      	add	r2, r3
 800f274:	9204      	str	r2, [sp, #16]
 800f276:	9a05      	ldr	r2, [sp, #20]
 800f278:	2101      	movs	r1, #1
 800f27a:	441a      	add	r2, r3
 800f27c:	4620      	mov	r0, r4
 800f27e:	9205      	str	r2, [sp, #20]
 800f280:	f000 fd7e 	bl	800fd80 <__i2b>
 800f284:	4607      	mov	r7, r0
 800f286:	2d00      	cmp	r5, #0
 800f288:	dd0c      	ble.n	800f2a4 <_dtoa_r+0x754>
 800f28a:	9b05      	ldr	r3, [sp, #20]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	dd09      	ble.n	800f2a4 <_dtoa_r+0x754>
 800f290:	42ab      	cmp	r3, r5
 800f292:	9a04      	ldr	r2, [sp, #16]
 800f294:	bfa8      	it	ge
 800f296:	462b      	movge	r3, r5
 800f298:	1ad2      	subs	r2, r2, r3
 800f29a:	9204      	str	r2, [sp, #16]
 800f29c:	9a05      	ldr	r2, [sp, #20]
 800f29e:	1aed      	subs	r5, r5, r3
 800f2a0:	1ad3      	subs	r3, r2, r3
 800f2a2:	9305      	str	r3, [sp, #20]
 800f2a4:	9b07      	ldr	r3, [sp, #28]
 800f2a6:	b31b      	cbz	r3, 800f2f0 <_dtoa_r+0x7a0>
 800f2a8:	9b08      	ldr	r3, [sp, #32]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	f000 80af 	beq.w	800f40e <_dtoa_r+0x8be>
 800f2b0:	2e00      	cmp	r6, #0
 800f2b2:	dd13      	ble.n	800f2dc <_dtoa_r+0x78c>
 800f2b4:	4639      	mov	r1, r7
 800f2b6:	4632      	mov	r2, r6
 800f2b8:	4620      	mov	r0, r4
 800f2ba:	f000 fe21 	bl	800ff00 <__pow5mult>
 800f2be:	ee18 2a10 	vmov	r2, s16
 800f2c2:	4601      	mov	r1, r0
 800f2c4:	4607      	mov	r7, r0
 800f2c6:	4620      	mov	r0, r4
 800f2c8:	f000 fd70 	bl	800fdac <__multiply>
 800f2cc:	ee18 1a10 	vmov	r1, s16
 800f2d0:	4680      	mov	r8, r0
 800f2d2:	4620      	mov	r0, r4
 800f2d4:	f000 fc9c 	bl	800fc10 <_Bfree>
 800f2d8:	ee08 8a10 	vmov	s16, r8
 800f2dc:	9b07      	ldr	r3, [sp, #28]
 800f2de:	1b9a      	subs	r2, r3, r6
 800f2e0:	d006      	beq.n	800f2f0 <_dtoa_r+0x7a0>
 800f2e2:	ee18 1a10 	vmov	r1, s16
 800f2e6:	4620      	mov	r0, r4
 800f2e8:	f000 fe0a 	bl	800ff00 <__pow5mult>
 800f2ec:	ee08 0a10 	vmov	s16, r0
 800f2f0:	2101      	movs	r1, #1
 800f2f2:	4620      	mov	r0, r4
 800f2f4:	f000 fd44 	bl	800fd80 <__i2b>
 800f2f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	4606      	mov	r6, r0
 800f2fe:	f340 8088 	ble.w	800f412 <_dtoa_r+0x8c2>
 800f302:	461a      	mov	r2, r3
 800f304:	4601      	mov	r1, r0
 800f306:	4620      	mov	r0, r4
 800f308:	f000 fdfa 	bl	800ff00 <__pow5mult>
 800f30c:	9b06      	ldr	r3, [sp, #24]
 800f30e:	2b01      	cmp	r3, #1
 800f310:	4606      	mov	r6, r0
 800f312:	f340 8081 	ble.w	800f418 <_dtoa_r+0x8c8>
 800f316:	f04f 0800 	mov.w	r8, #0
 800f31a:	6933      	ldr	r3, [r6, #16]
 800f31c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f320:	6918      	ldr	r0, [r3, #16]
 800f322:	f000 fcdd 	bl	800fce0 <__hi0bits>
 800f326:	f1c0 0020 	rsb	r0, r0, #32
 800f32a:	9b05      	ldr	r3, [sp, #20]
 800f32c:	4418      	add	r0, r3
 800f32e:	f010 001f 	ands.w	r0, r0, #31
 800f332:	f000 8092 	beq.w	800f45a <_dtoa_r+0x90a>
 800f336:	f1c0 0320 	rsb	r3, r0, #32
 800f33a:	2b04      	cmp	r3, #4
 800f33c:	f340 808a 	ble.w	800f454 <_dtoa_r+0x904>
 800f340:	f1c0 001c 	rsb	r0, r0, #28
 800f344:	9b04      	ldr	r3, [sp, #16]
 800f346:	4403      	add	r3, r0
 800f348:	9304      	str	r3, [sp, #16]
 800f34a:	9b05      	ldr	r3, [sp, #20]
 800f34c:	4403      	add	r3, r0
 800f34e:	4405      	add	r5, r0
 800f350:	9305      	str	r3, [sp, #20]
 800f352:	9b04      	ldr	r3, [sp, #16]
 800f354:	2b00      	cmp	r3, #0
 800f356:	dd07      	ble.n	800f368 <_dtoa_r+0x818>
 800f358:	ee18 1a10 	vmov	r1, s16
 800f35c:	461a      	mov	r2, r3
 800f35e:	4620      	mov	r0, r4
 800f360:	f000 fe28 	bl	800ffb4 <__lshift>
 800f364:	ee08 0a10 	vmov	s16, r0
 800f368:	9b05      	ldr	r3, [sp, #20]
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	dd05      	ble.n	800f37a <_dtoa_r+0x82a>
 800f36e:	4631      	mov	r1, r6
 800f370:	461a      	mov	r2, r3
 800f372:	4620      	mov	r0, r4
 800f374:	f000 fe1e 	bl	800ffb4 <__lshift>
 800f378:	4606      	mov	r6, r0
 800f37a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d06e      	beq.n	800f45e <_dtoa_r+0x90e>
 800f380:	ee18 0a10 	vmov	r0, s16
 800f384:	4631      	mov	r1, r6
 800f386:	f000 fe85 	bl	8010094 <__mcmp>
 800f38a:	2800      	cmp	r0, #0
 800f38c:	da67      	bge.n	800f45e <_dtoa_r+0x90e>
 800f38e:	9b00      	ldr	r3, [sp, #0]
 800f390:	3b01      	subs	r3, #1
 800f392:	ee18 1a10 	vmov	r1, s16
 800f396:	9300      	str	r3, [sp, #0]
 800f398:	220a      	movs	r2, #10
 800f39a:	2300      	movs	r3, #0
 800f39c:	4620      	mov	r0, r4
 800f39e:	f000 fc59 	bl	800fc54 <__multadd>
 800f3a2:	9b08      	ldr	r3, [sp, #32]
 800f3a4:	ee08 0a10 	vmov	s16, r0
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	f000 81b1 	beq.w	800f710 <_dtoa_r+0xbc0>
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	4639      	mov	r1, r7
 800f3b2:	220a      	movs	r2, #10
 800f3b4:	4620      	mov	r0, r4
 800f3b6:	f000 fc4d 	bl	800fc54 <__multadd>
 800f3ba:	9b02      	ldr	r3, [sp, #8]
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	4607      	mov	r7, r0
 800f3c0:	f300 808e 	bgt.w	800f4e0 <_dtoa_r+0x990>
 800f3c4:	9b06      	ldr	r3, [sp, #24]
 800f3c6:	2b02      	cmp	r3, #2
 800f3c8:	dc51      	bgt.n	800f46e <_dtoa_r+0x91e>
 800f3ca:	e089      	b.n	800f4e0 <_dtoa_r+0x990>
 800f3cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f3ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f3d2:	e74b      	b.n	800f26c <_dtoa_r+0x71c>
 800f3d4:	9b03      	ldr	r3, [sp, #12]
 800f3d6:	1e5e      	subs	r6, r3, #1
 800f3d8:	9b07      	ldr	r3, [sp, #28]
 800f3da:	42b3      	cmp	r3, r6
 800f3dc:	bfbf      	itttt	lt
 800f3de:	9b07      	ldrlt	r3, [sp, #28]
 800f3e0:	9607      	strlt	r6, [sp, #28]
 800f3e2:	1af2      	sublt	r2, r6, r3
 800f3e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f3e6:	bfb6      	itet	lt
 800f3e8:	189b      	addlt	r3, r3, r2
 800f3ea:	1b9e      	subge	r6, r3, r6
 800f3ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 800f3ee:	9b03      	ldr	r3, [sp, #12]
 800f3f0:	bfb8      	it	lt
 800f3f2:	2600      	movlt	r6, #0
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	bfb7      	itett	lt
 800f3f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800f3fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800f400:	1a9d      	sublt	r5, r3, r2
 800f402:	2300      	movlt	r3, #0
 800f404:	e734      	b.n	800f270 <_dtoa_r+0x720>
 800f406:	9e07      	ldr	r6, [sp, #28]
 800f408:	9d04      	ldr	r5, [sp, #16]
 800f40a:	9f08      	ldr	r7, [sp, #32]
 800f40c:	e73b      	b.n	800f286 <_dtoa_r+0x736>
 800f40e:	9a07      	ldr	r2, [sp, #28]
 800f410:	e767      	b.n	800f2e2 <_dtoa_r+0x792>
 800f412:	9b06      	ldr	r3, [sp, #24]
 800f414:	2b01      	cmp	r3, #1
 800f416:	dc18      	bgt.n	800f44a <_dtoa_r+0x8fa>
 800f418:	f1ba 0f00 	cmp.w	sl, #0
 800f41c:	d115      	bne.n	800f44a <_dtoa_r+0x8fa>
 800f41e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f422:	b993      	cbnz	r3, 800f44a <_dtoa_r+0x8fa>
 800f424:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f428:	0d1b      	lsrs	r3, r3, #20
 800f42a:	051b      	lsls	r3, r3, #20
 800f42c:	b183      	cbz	r3, 800f450 <_dtoa_r+0x900>
 800f42e:	9b04      	ldr	r3, [sp, #16]
 800f430:	3301      	adds	r3, #1
 800f432:	9304      	str	r3, [sp, #16]
 800f434:	9b05      	ldr	r3, [sp, #20]
 800f436:	3301      	adds	r3, #1
 800f438:	9305      	str	r3, [sp, #20]
 800f43a:	f04f 0801 	mov.w	r8, #1
 800f43e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f440:	2b00      	cmp	r3, #0
 800f442:	f47f af6a 	bne.w	800f31a <_dtoa_r+0x7ca>
 800f446:	2001      	movs	r0, #1
 800f448:	e76f      	b.n	800f32a <_dtoa_r+0x7da>
 800f44a:	f04f 0800 	mov.w	r8, #0
 800f44e:	e7f6      	b.n	800f43e <_dtoa_r+0x8ee>
 800f450:	4698      	mov	r8, r3
 800f452:	e7f4      	b.n	800f43e <_dtoa_r+0x8ee>
 800f454:	f43f af7d 	beq.w	800f352 <_dtoa_r+0x802>
 800f458:	4618      	mov	r0, r3
 800f45a:	301c      	adds	r0, #28
 800f45c:	e772      	b.n	800f344 <_dtoa_r+0x7f4>
 800f45e:	9b03      	ldr	r3, [sp, #12]
 800f460:	2b00      	cmp	r3, #0
 800f462:	dc37      	bgt.n	800f4d4 <_dtoa_r+0x984>
 800f464:	9b06      	ldr	r3, [sp, #24]
 800f466:	2b02      	cmp	r3, #2
 800f468:	dd34      	ble.n	800f4d4 <_dtoa_r+0x984>
 800f46a:	9b03      	ldr	r3, [sp, #12]
 800f46c:	9302      	str	r3, [sp, #8]
 800f46e:	9b02      	ldr	r3, [sp, #8]
 800f470:	b96b      	cbnz	r3, 800f48e <_dtoa_r+0x93e>
 800f472:	4631      	mov	r1, r6
 800f474:	2205      	movs	r2, #5
 800f476:	4620      	mov	r0, r4
 800f478:	f000 fbec 	bl	800fc54 <__multadd>
 800f47c:	4601      	mov	r1, r0
 800f47e:	4606      	mov	r6, r0
 800f480:	ee18 0a10 	vmov	r0, s16
 800f484:	f000 fe06 	bl	8010094 <__mcmp>
 800f488:	2800      	cmp	r0, #0
 800f48a:	f73f adbb 	bgt.w	800f004 <_dtoa_r+0x4b4>
 800f48e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f490:	9d01      	ldr	r5, [sp, #4]
 800f492:	43db      	mvns	r3, r3
 800f494:	9300      	str	r3, [sp, #0]
 800f496:	f04f 0800 	mov.w	r8, #0
 800f49a:	4631      	mov	r1, r6
 800f49c:	4620      	mov	r0, r4
 800f49e:	f000 fbb7 	bl	800fc10 <_Bfree>
 800f4a2:	2f00      	cmp	r7, #0
 800f4a4:	f43f aea4 	beq.w	800f1f0 <_dtoa_r+0x6a0>
 800f4a8:	f1b8 0f00 	cmp.w	r8, #0
 800f4ac:	d005      	beq.n	800f4ba <_dtoa_r+0x96a>
 800f4ae:	45b8      	cmp	r8, r7
 800f4b0:	d003      	beq.n	800f4ba <_dtoa_r+0x96a>
 800f4b2:	4641      	mov	r1, r8
 800f4b4:	4620      	mov	r0, r4
 800f4b6:	f000 fbab 	bl	800fc10 <_Bfree>
 800f4ba:	4639      	mov	r1, r7
 800f4bc:	4620      	mov	r0, r4
 800f4be:	f000 fba7 	bl	800fc10 <_Bfree>
 800f4c2:	e695      	b.n	800f1f0 <_dtoa_r+0x6a0>
 800f4c4:	2600      	movs	r6, #0
 800f4c6:	4637      	mov	r7, r6
 800f4c8:	e7e1      	b.n	800f48e <_dtoa_r+0x93e>
 800f4ca:	9700      	str	r7, [sp, #0]
 800f4cc:	4637      	mov	r7, r6
 800f4ce:	e599      	b.n	800f004 <_dtoa_r+0x4b4>
 800f4d0:	40240000 	.word	0x40240000
 800f4d4:	9b08      	ldr	r3, [sp, #32]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	f000 80ca 	beq.w	800f670 <_dtoa_r+0xb20>
 800f4dc:	9b03      	ldr	r3, [sp, #12]
 800f4de:	9302      	str	r3, [sp, #8]
 800f4e0:	2d00      	cmp	r5, #0
 800f4e2:	dd05      	ble.n	800f4f0 <_dtoa_r+0x9a0>
 800f4e4:	4639      	mov	r1, r7
 800f4e6:	462a      	mov	r2, r5
 800f4e8:	4620      	mov	r0, r4
 800f4ea:	f000 fd63 	bl	800ffb4 <__lshift>
 800f4ee:	4607      	mov	r7, r0
 800f4f0:	f1b8 0f00 	cmp.w	r8, #0
 800f4f4:	d05b      	beq.n	800f5ae <_dtoa_r+0xa5e>
 800f4f6:	6879      	ldr	r1, [r7, #4]
 800f4f8:	4620      	mov	r0, r4
 800f4fa:	f000 fb49 	bl	800fb90 <_Balloc>
 800f4fe:	4605      	mov	r5, r0
 800f500:	b928      	cbnz	r0, 800f50e <_dtoa_r+0x9be>
 800f502:	4b87      	ldr	r3, [pc, #540]	; (800f720 <_dtoa_r+0xbd0>)
 800f504:	4602      	mov	r2, r0
 800f506:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f50a:	f7ff bb3b 	b.w	800eb84 <_dtoa_r+0x34>
 800f50e:	693a      	ldr	r2, [r7, #16]
 800f510:	3202      	adds	r2, #2
 800f512:	0092      	lsls	r2, r2, #2
 800f514:	f107 010c 	add.w	r1, r7, #12
 800f518:	300c      	adds	r0, #12
 800f51a:	f7fe f9b9 	bl	800d890 <memcpy>
 800f51e:	2201      	movs	r2, #1
 800f520:	4629      	mov	r1, r5
 800f522:	4620      	mov	r0, r4
 800f524:	f000 fd46 	bl	800ffb4 <__lshift>
 800f528:	9b01      	ldr	r3, [sp, #4]
 800f52a:	f103 0901 	add.w	r9, r3, #1
 800f52e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800f532:	4413      	add	r3, r2
 800f534:	9305      	str	r3, [sp, #20]
 800f536:	f00a 0301 	and.w	r3, sl, #1
 800f53a:	46b8      	mov	r8, r7
 800f53c:	9304      	str	r3, [sp, #16]
 800f53e:	4607      	mov	r7, r0
 800f540:	4631      	mov	r1, r6
 800f542:	ee18 0a10 	vmov	r0, s16
 800f546:	f7ff fa75 	bl	800ea34 <quorem>
 800f54a:	4641      	mov	r1, r8
 800f54c:	9002      	str	r0, [sp, #8]
 800f54e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f552:	ee18 0a10 	vmov	r0, s16
 800f556:	f000 fd9d 	bl	8010094 <__mcmp>
 800f55a:	463a      	mov	r2, r7
 800f55c:	9003      	str	r0, [sp, #12]
 800f55e:	4631      	mov	r1, r6
 800f560:	4620      	mov	r0, r4
 800f562:	f000 fdb3 	bl	80100cc <__mdiff>
 800f566:	68c2      	ldr	r2, [r0, #12]
 800f568:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800f56c:	4605      	mov	r5, r0
 800f56e:	bb02      	cbnz	r2, 800f5b2 <_dtoa_r+0xa62>
 800f570:	4601      	mov	r1, r0
 800f572:	ee18 0a10 	vmov	r0, s16
 800f576:	f000 fd8d 	bl	8010094 <__mcmp>
 800f57a:	4602      	mov	r2, r0
 800f57c:	4629      	mov	r1, r5
 800f57e:	4620      	mov	r0, r4
 800f580:	9207      	str	r2, [sp, #28]
 800f582:	f000 fb45 	bl	800fc10 <_Bfree>
 800f586:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800f58a:	ea43 0102 	orr.w	r1, r3, r2
 800f58e:	9b04      	ldr	r3, [sp, #16]
 800f590:	430b      	orrs	r3, r1
 800f592:	464d      	mov	r5, r9
 800f594:	d10f      	bne.n	800f5b6 <_dtoa_r+0xa66>
 800f596:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f59a:	d02a      	beq.n	800f5f2 <_dtoa_r+0xaa2>
 800f59c:	9b03      	ldr	r3, [sp, #12]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	dd02      	ble.n	800f5a8 <_dtoa_r+0xa58>
 800f5a2:	9b02      	ldr	r3, [sp, #8]
 800f5a4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800f5a8:	f88b a000 	strb.w	sl, [fp]
 800f5ac:	e775      	b.n	800f49a <_dtoa_r+0x94a>
 800f5ae:	4638      	mov	r0, r7
 800f5b0:	e7ba      	b.n	800f528 <_dtoa_r+0x9d8>
 800f5b2:	2201      	movs	r2, #1
 800f5b4:	e7e2      	b.n	800f57c <_dtoa_r+0xa2c>
 800f5b6:	9b03      	ldr	r3, [sp, #12]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	db04      	blt.n	800f5c6 <_dtoa_r+0xa76>
 800f5bc:	9906      	ldr	r1, [sp, #24]
 800f5be:	430b      	orrs	r3, r1
 800f5c0:	9904      	ldr	r1, [sp, #16]
 800f5c2:	430b      	orrs	r3, r1
 800f5c4:	d122      	bne.n	800f60c <_dtoa_r+0xabc>
 800f5c6:	2a00      	cmp	r2, #0
 800f5c8:	ddee      	ble.n	800f5a8 <_dtoa_r+0xa58>
 800f5ca:	ee18 1a10 	vmov	r1, s16
 800f5ce:	2201      	movs	r2, #1
 800f5d0:	4620      	mov	r0, r4
 800f5d2:	f000 fcef 	bl	800ffb4 <__lshift>
 800f5d6:	4631      	mov	r1, r6
 800f5d8:	ee08 0a10 	vmov	s16, r0
 800f5dc:	f000 fd5a 	bl	8010094 <__mcmp>
 800f5e0:	2800      	cmp	r0, #0
 800f5e2:	dc03      	bgt.n	800f5ec <_dtoa_r+0xa9c>
 800f5e4:	d1e0      	bne.n	800f5a8 <_dtoa_r+0xa58>
 800f5e6:	f01a 0f01 	tst.w	sl, #1
 800f5ea:	d0dd      	beq.n	800f5a8 <_dtoa_r+0xa58>
 800f5ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f5f0:	d1d7      	bne.n	800f5a2 <_dtoa_r+0xa52>
 800f5f2:	2339      	movs	r3, #57	; 0x39
 800f5f4:	f88b 3000 	strb.w	r3, [fp]
 800f5f8:	462b      	mov	r3, r5
 800f5fa:	461d      	mov	r5, r3
 800f5fc:	3b01      	subs	r3, #1
 800f5fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f602:	2a39      	cmp	r2, #57	; 0x39
 800f604:	d071      	beq.n	800f6ea <_dtoa_r+0xb9a>
 800f606:	3201      	adds	r2, #1
 800f608:	701a      	strb	r2, [r3, #0]
 800f60a:	e746      	b.n	800f49a <_dtoa_r+0x94a>
 800f60c:	2a00      	cmp	r2, #0
 800f60e:	dd07      	ble.n	800f620 <_dtoa_r+0xad0>
 800f610:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f614:	d0ed      	beq.n	800f5f2 <_dtoa_r+0xaa2>
 800f616:	f10a 0301 	add.w	r3, sl, #1
 800f61a:	f88b 3000 	strb.w	r3, [fp]
 800f61e:	e73c      	b.n	800f49a <_dtoa_r+0x94a>
 800f620:	9b05      	ldr	r3, [sp, #20]
 800f622:	f809 ac01 	strb.w	sl, [r9, #-1]
 800f626:	4599      	cmp	r9, r3
 800f628:	d047      	beq.n	800f6ba <_dtoa_r+0xb6a>
 800f62a:	ee18 1a10 	vmov	r1, s16
 800f62e:	2300      	movs	r3, #0
 800f630:	220a      	movs	r2, #10
 800f632:	4620      	mov	r0, r4
 800f634:	f000 fb0e 	bl	800fc54 <__multadd>
 800f638:	45b8      	cmp	r8, r7
 800f63a:	ee08 0a10 	vmov	s16, r0
 800f63e:	f04f 0300 	mov.w	r3, #0
 800f642:	f04f 020a 	mov.w	r2, #10
 800f646:	4641      	mov	r1, r8
 800f648:	4620      	mov	r0, r4
 800f64a:	d106      	bne.n	800f65a <_dtoa_r+0xb0a>
 800f64c:	f000 fb02 	bl	800fc54 <__multadd>
 800f650:	4680      	mov	r8, r0
 800f652:	4607      	mov	r7, r0
 800f654:	f109 0901 	add.w	r9, r9, #1
 800f658:	e772      	b.n	800f540 <_dtoa_r+0x9f0>
 800f65a:	f000 fafb 	bl	800fc54 <__multadd>
 800f65e:	4639      	mov	r1, r7
 800f660:	4680      	mov	r8, r0
 800f662:	2300      	movs	r3, #0
 800f664:	220a      	movs	r2, #10
 800f666:	4620      	mov	r0, r4
 800f668:	f000 faf4 	bl	800fc54 <__multadd>
 800f66c:	4607      	mov	r7, r0
 800f66e:	e7f1      	b.n	800f654 <_dtoa_r+0xb04>
 800f670:	9b03      	ldr	r3, [sp, #12]
 800f672:	9302      	str	r3, [sp, #8]
 800f674:	9d01      	ldr	r5, [sp, #4]
 800f676:	ee18 0a10 	vmov	r0, s16
 800f67a:	4631      	mov	r1, r6
 800f67c:	f7ff f9da 	bl	800ea34 <quorem>
 800f680:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f684:	9b01      	ldr	r3, [sp, #4]
 800f686:	f805 ab01 	strb.w	sl, [r5], #1
 800f68a:	1aea      	subs	r2, r5, r3
 800f68c:	9b02      	ldr	r3, [sp, #8]
 800f68e:	4293      	cmp	r3, r2
 800f690:	dd09      	ble.n	800f6a6 <_dtoa_r+0xb56>
 800f692:	ee18 1a10 	vmov	r1, s16
 800f696:	2300      	movs	r3, #0
 800f698:	220a      	movs	r2, #10
 800f69a:	4620      	mov	r0, r4
 800f69c:	f000 fada 	bl	800fc54 <__multadd>
 800f6a0:	ee08 0a10 	vmov	s16, r0
 800f6a4:	e7e7      	b.n	800f676 <_dtoa_r+0xb26>
 800f6a6:	9b02      	ldr	r3, [sp, #8]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	bfc8      	it	gt
 800f6ac:	461d      	movgt	r5, r3
 800f6ae:	9b01      	ldr	r3, [sp, #4]
 800f6b0:	bfd8      	it	le
 800f6b2:	2501      	movle	r5, #1
 800f6b4:	441d      	add	r5, r3
 800f6b6:	f04f 0800 	mov.w	r8, #0
 800f6ba:	ee18 1a10 	vmov	r1, s16
 800f6be:	2201      	movs	r2, #1
 800f6c0:	4620      	mov	r0, r4
 800f6c2:	f000 fc77 	bl	800ffb4 <__lshift>
 800f6c6:	4631      	mov	r1, r6
 800f6c8:	ee08 0a10 	vmov	s16, r0
 800f6cc:	f000 fce2 	bl	8010094 <__mcmp>
 800f6d0:	2800      	cmp	r0, #0
 800f6d2:	dc91      	bgt.n	800f5f8 <_dtoa_r+0xaa8>
 800f6d4:	d102      	bne.n	800f6dc <_dtoa_r+0xb8c>
 800f6d6:	f01a 0f01 	tst.w	sl, #1
 800f6da:	d18d      	bne.n	800f5f8 <_dtoa_r+0xaa8>
 800f6dc:	462b      	mov	r3, r5
 800f6de:	461d      	mov	r5, r3
 800f6e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6e4:	2a30      	cmp	r2, #48	; 0x30
 800f6e6:	d0fa      	beq.n	800f6de <_dtoa_r+0xb8e>
 800f6e8:	e6d7      	b.n	800f49a <_dtoa_r+0x94a>
 800f6ea:	9a01      	ldr	r2, [sp, #4]
 800f6ec:	429a      	cmp	r2, r3
 800f6ee:	d184      	bne.n	800f5fa <_dtoa_r+0xaaa>
 800f6f0:	9b00      	ldr	r3, [sp, #0]
 800f6f2:	3301      	adds	r3, #1
 800f6f4:	9300      	str	r3, [sp, #0]
 800f6f6:	2331      	movs	r3, #49	; 0x31
 800f6f8:	7013      	strb	r3, [r2, #0]
 800f6fa:	e6ce      	b.n	800f49a <_dtoa_r+0x94a>
 800f6fc:	4b09      	ldr	r3, [pc, #36]	; (800f724 <_dtoa_r+0xbd4>)
 800f6fe:	f7ff ba95 	b.w	800ec2c <_dtoa_r+0xdc>
 800f702:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f704:	2b00      	cmp	r3, #0
 800f706:	f47f aa6e 	bne.w	800ebe6 <_dtoa_r+0x96>
 800f70a:	4b07      	ldr	r3, [pc, #28]	; (800f728 <_dtoa_r+0xbd8>)
 800f70c:	f7ff ba8e 	b.w	800ec2c <_dtoa_r+0xdc>
 800f710:	9b02      	ldr	r3, [sp, #8]
 800f712:	2b00      	cmp	r3, #0
 800f714:	dcae      	bgt.n	800f674 <_dtoa_r+0xb24>
 800f716:	9b06      	ldr	r3, [sp, #24]
 800f718:	2b02      	cmp	r3, #2
 800f71a:	f73f aea8 	bgt.w	800f46e <_dtoa_r+0x91e>
 800f71e:	e7a9      	b.n	800f674 <_dtoa_r+0xb24>
 800f720:	08057007 	.word	0x08057007
 800f724:	080115bd 	.word	0x080115bd
 800f728:	08056f8c 	.word	0x08056f8c

0800f72c <__sflush_r>:
 800f72c:	898a      	ldrh	r2, [r1, #12]
 800f72e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f732:	4605      	mov	r5, r0
 800f734:	0710      	lsls	r0, r2, #28
 800f736:	460c      	mov	r4, r1
 800f738:	d458      	bmi.n	800f7ec <__sflush_r+0xc0>
 800f73a:	684b      	ldr	r3, [r1, #4]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	dc05      	bgt.n	800f74c <__sflush_r+0x20>
 800f740:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f742:	2b00      	cmp	r3, #0
 800f744:	dc02      	bgt.n	800f74c <__sflush_r+0x20>
 800f746:	2000      	movs	r0, #0
 800f748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f74c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f74e:	2e00      	cmp	r6, #0
 800f750:	d0f9      	beq.n	800f746 <__sflush_r+0x1a>
 800f752:	2300      	movs	r3, #0
 800f754:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f758:	682f      	ldr	r7, [r5, #0]
 800f75a:	602b      	str	r3, [r5, #0]
 800f75c:	d032      	beq.n	800f7c4 <__sflush_r+0x98>
 800f75e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f760:	89a3      	ldrh	r3, [r4, #12]
 800f762:	075a      	lsls	r2, r3, #29
 800f764:	d505      	bpl.n	800f772 <__sflush_r+0x46>
 800f766:	6863      	ldr	r3, [r4, #4]
 800f768:	1ac0      	subs	r0, r0, r3
 800f76a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f76c:	b10b      	cbz	r3, 800f772 <__sflush_r+0x46>
 800f76e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f770:	1ac0      	subs	r0, r0, r3
 800f772:	2300      	movs	r3, #0
 800f774:	4602      	mov	r2, r0
 800f776:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f778:	6a21      	ldr	r1, [r4, #32]
 800f77a:	4628      	mov	r0, r5
 800f77c:	47b0      	blx	r6
 800f77e:	1c43      	adds	r3, r0, #1
 800f780:	89a3      	ldrh	r3, [r4, #12]
 800f782:	d106      	bne.n	800f792 <__sflush_r+0x66>
 800f784:	6829      	ldr	r1, [r5, #0]
 800f786:	291d      	cmp	r1, #29
 800f788:	d82c      	bhi.n	800f7e4 <__sflush_r+0xb8>
 800f78a:	4a2a      	ldr	r2, [pc, #168]	; (800f834 <__sflush_r+0x108>)
 800f78c:	40ca      	lsrs	r2, r1
 800f78e:	07d6      	lsls	r6, r2, #31
 800f790:	d528      	bpl.n	800f7e4 <__sflush_r+0xb8>
 800f792:	2200      	movs	r2, #0
 800f794:	6062      	str	r2, [r4, #4]
 800f796:	04d9      	lsls	r1, r3, #19
 800f798:	6922      	ldr	r2, [r4, #16]
 800f79a:	6022      	str	r2, [r4, #0]
 800f79c:	d504      	bpl.n	800f7a8 <__sflush_r+0x7c>
 800f79e:	1c42      	adds	r2, r0, #1
 800f7a0:	d101      	bne.n	800f7a6 <__sflush_r+0x7a>
 800f7a2:	682b      	ldr	r3, [r5, #0]
 800f7a4:	b903      	cbnz	r3, 800f7a8 <__sflush_r+0x7c>
 800f7a6:	6560      	str	r0, [r4, #84]	; 0x54
 800f7a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f7aa:	602f      	str	r7, [r5, #0]
 800f7ac:	2900      	cmp	r1, #0
 800f7ae:	d0ca      	beq.n	800f746 <__sflush_r+0x1a>
 800f7b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f7b4:	4299      	cmp	r1, r3
 800f7b6:	d002      	beq.n	800f7be <__sflush_r+0x92>
 800f7b8:	4628      	mov	r0, r5
 800f7ba:	f7fe f87f 	bl	800d8bc <_free_r>
 800f7be:	2000      	movs	r0, #0
 800f7c0:	6360      	str	r0, [r4, #52]	; 0x34
 800f7c2:	e7c1      	b.n	800f748 <__sflush_r+0x1c>
 800f7c4:	6a21      	ldr	r1, [r4, #32]
 800f7c6:	2301      	movs	r3, #1
 800f7c8:	4628      	mov	r0, r5
 800f7ca:	47b0      	blx	r6
 800f7cc:	1c41      	adds	r1, r0, #1
 800f7ce:	d1c7      	bne.n	800f760 <__sflush_r+0x34>
 800f7d0:	682b      	ldr	r3, [r5, #0]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d0c4      	beq.n	800f760 <__sflush_r+0x34>
 800f7d6:	2b1d      	cmp	r3, #29
 800f7d8:	d001      	beq.n	800f7de <__sflush_r+0xb2>
 800f7da:	2b16      	cmp	r3, #22
 800f7dc:	d101      	bne.n	800f7e2 <__sflush_r+0xb6>
 800f7de:	602f      	str	r7, [r5, #0]
 800f7e0:	e7b1      	b.n	800f746 <__sflush_r+0x1a>
 800f7e2:	89a3      	ldrh	r3, [r4, #12]
 800f7e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f7e8:	81a3      	strh	r3, [r4, #12]
 800f7ea:	e7ad      	b.n	800f748 <__sflush_r+0x1c>
 800f7ec:	690f      	ldr	r7, [r1, #16]
 800f7ee:	2f00      	cmp	r7, #0
 800f7f0:	d0a9      	beq.n	800f746 <__sflush_r+0x1a>
 800f7f2:	0793      	lsls	r3, r2, #30
 800f7f4:	680e      	ldr	r6, [r1, #0]
 800f7f6:	bf08      	it	eq
 800f7f8:	694b      	ldreq	r3, [r1, #20]
 800f7fa:	600f      	str	r7, [r1, #0]
 800f7fc:	bf18      	it	ne
 800f7fe:	2300      	movne	r3, #0
 800f800:	eba6 0807 	sub.w	r8, r6, r7
 800f804:	608b      	str	r3, [r1, #8]
 800f806:	f1b8 0f00 	cmp.w	r8, #0
 800f80a:	dd9c      	ble.n	800f746 <__sflush_r+0x1a>
 800f80c:	6a21      	ldr	r1, [r4, #32]
 800f80e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f810:	4643      	mov	r3, r8
 800f812:	463a      	mov	r2, r7
 800f814:	4628      	mov	r0, r5
 800f816:	47b0      	blx	r6
 800f818:	2800      	cmp	r0, #0
 800f81a:	dc06      	bgt.n	800f82a <__sflush_r+0xfe>
 800f81c:	89a3      	ldrh	r3, [r4, #12]
 800f81e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f822:	81a3      	strh	r3, [r4, #12]
 800f824:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f828:	e78e      	b.n	800f748 <__sflush_r+0x1c>
 800f82a:	4407      	add	r7, r0
 800f82c:	eba8 0800 	sub.w	r8, r8, r0
 800f830:	e7e9      	b.n	800f806 <__sflush_r+0xda>
 800f832:	bf00      	nop
 800f834:	20400001 	.word	0x20400001

0800f838 <_fflush_r>:
 800f838:	b538      	push	{r3, r4, r5, lr}
 800f83a:	690b      	ldr	r3, [r1, #16]
 800f83c:	4605      	mov	r5, r0
 800f83e:	460c      	mov	r4, r1
 800f840:	b913      	cbnz	r3, 800f848 <_fflush_r+0x10>
 800f842:	2500      	movs	r5, #0
 800f844:	4628      	mov	r0, r5
 800f846:	bd38      	pop	{r3, r4, r5, pc}
 800f848:	b118      	cbz	r0, 800f852 <_fflush_r+0x1a>
 800f84a:	6983      	ldr	r3, [r0, #24]
 800f84c:	b90b      	cbnz	r3, 800f852 <_fflush_r+0x1a>
 800f84e:	f000 f887 	bl	800f960 <__sinit>
 800f852:	4b14      	ldr	r3, [pc, #80]	; (800f8a4 <_fflush_r+0x6c>)
 800f854:	429c      	cmp	r4, r3
 800f856:	d11b      	bne.n	800f890 <_fflush_r+0x58>
 800f858:	686c      	ldr	r4, [r5, #4]
 800f85a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d0ef      	beq.n	800f842 <_fflush_r+0xa>
 800f862:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f864:	07d0      	lsls	r0, r2, #31
 800f866:	d404      	bmi.n	800f872 <_fflush_r+0x3a>
 800f868:	0599      	lsls	r1, r3, #22
 800f86a:	d402      	bmi.n	800f872 <_fflush_r+0x3a>
 800f86c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f86e:	f000 f91a 	bl	800faa6 <__retarget_lock_acquire_recursive>
 800f872:	4628      	mov	r0, r5
 800f874:	4621      	mov	r1, r4
 800f876:	f7ff ff59 	bl	800f72c <__sflush_r>
 800f87a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f87c:	07da      	lsls	r2, r3, #31
 800f87e:	4605      	mov	r5, r0
 800f880:	d4e0      	bmi.n	800f844 <_fflush_r+0xc>
 800f882:	89a3      	ldrh	r3, [r4, #12]
 800f884:	059b      	lsls	r3, r3, #22
 800f886:	d4dd      	bmi.n	800f844 <_fflush_r+0xc>
 800f888:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f88a:	f000 f90e 	bl	800faaa <__retarget_lock_release_recursive>
 800f88e:	e7d9      	b.n	800f844 <_fflush_r+0xc>
 800f890:	4b05      	ldr	r3, [pc, #20]	; (800f8a8 <_fflush_r+0x70>)
 800f892:	429c      	cmp	r4, r3
 800f894:	d101      	bne.n	800f89a <_fflush_r+0x62>
 800f896:	68ac      	ldr	r4, [r5, #8]
 800f898:	e7df      	b.n	800f85a <_fflush_r+0x22>
 800f89a:	4b04      	ldr	r3, [pc, #16]	; (800f8ac <_fflush_r+0x74>)
 800f89c:	429c      	cmp	r4, r3
 800f89e:	bf08      	it	eq
 800f8a0:	68ec      	ldreq	r4, [r5, #12]
 800f8a2:	e7da      	b.n	800f85a <_fflush_r+0x22>
 800f8a4:	08057038 	.word	0x08057038
 800f8a8:	08057058 	.word	0x08057058
 800f8ac:	08057018 	.word	0x08057018

0800f8b0 <std>:
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	b510      	push	{r4, lr}
 800f8b4:	4604      	mov	r4, r0
 800f8b6:	e9c0 3300 	strd	r3, r3, [r0]
 800f8ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f8be:	6083      	str	r3, [r0, #8]
 800f8c0:	8181      	strh	r1, [r0, #12]
 800f8c2:	6643      	str	r3, [r0, #100]	; 0x64
 800f8c4:	81c2      	strh	r2, [r0, #14]
 800f8c6:	6183      	str	r3, [r0, #24]
 800f8c8:	4619      	mov	r1, r3
 800f8ca:	2208      	movs	r2, #8
 800f8cc:	305c      	adds	r0, #92	; 0x5c
 800f8ce:	f7fd ffed 	bl	800d8ac <memset>
 800f8d2:	4b05      	ldr	r3, [pc, #20]	; (800f8e8 <std+0x38>)
 800f8d4:	6263      	str	r3, [r4, #36]	; 0x24
 800f8d6:	4b05      	ldr	r3, [pc, #20]	; (800f8ec <std+0x3c>)
 800f8d8:	62a3      	str	r3, [r4, #40]	; 0x28
 800f8da:	4b05      	ldr	r3, [pc, #20]	; (800f8f0 <std+0x40>)
 800f8dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f8de:	4b05      	ldr	r3, [pc, #20]	; (800f8f4 <std+0x44>)
 800f8e0:	6224      	str	r4, [r4, #32]
 800f8e2:	6323      	str	r3, [r4, #48]	; 0x30
 800f8e4:	bd10      	pop	{r4, pc}
 800f8e6:	bf00      	nop
 800f8e8:	080102c5 	.word	0x080102c5
 800f8ec:	080102e7 	.word	0x080102e7
 800f8f0:	0801031f 	.word	0x0801031f
 800f8f4:	08010343 	.word	0x08010343

0800f8f8 <_cleanup_r>:
 800f8f8:	4901      	ldr	r1, [pc, #4]	; (800f900 <_cleanup_r+0x8>)
 800f8fa:	f000 b8af 	b.w	800fa5c <_fwalk_reent>
 800f8fe:	bf00      	nop
 800f900:	0800f839 	.word	0x0800f839

0800f904 <__sfmoreglue>:
 800f904:	b570      	push	{r4, r5, r6, lr}
 800f906:	2268      	movs	r2, #104	; 0x68
 800f908:	1e4d      	subs	r5, r1, #1
 800f90a:	4355      	muls	r5, r2
 800f90c:	460e      	mov	r6, r1
 800f90e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f912:	f7fe f83f 	bl	800d994 <_malloc_r>
 800f916:	4604      	mov	r4, r0
 800f918:	b140      	cbz	r0, 800f92c <__sfmoreglue+0x28>
 800f91a:	2100      	movs	r1, #0
 800f91c:	e9c0 1600 	strd	r1, r6, [r0]
 800f920:	300c      	adds	r0, #12
 800f922:	60a0      	str	r0, [r4, #8]
 800f924:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f928:	f7fd ffc0 	bl	800d8ac <memset>
 800f92c:	4620      	mov	r0, r4
 800f92e:	bd70      	pop	{r4, r5, r6, pc}

0800f930 <__sfp_lock_acquire>:
 800f930:	4801      	ldr	r0, [pc, #4]	; (800f938 <__sfp_lock_acquire+0x8>)
 800f932:	f000 b8b8 	b.w	800faa6 <__retarget_lock_acquire_recursive>
 800f936:	bf00      	nop
 800f938:	20001cb6 	.word	0x20001cb6

0800f93c <__sfp_lock_release>:
 800f93c:	4801      	ldr	r0, [pc, #4]	; (800f944 <__sfp_lock_release+0x8>)
 800f93e:	f000 b8b4 	b.w	800faaa <__retarget_lock_release_recursive>
 800f942:	bf00      	nop
 800f944:	20001cb6 	.word	0x20001cb6

0800f948 <__sinit_lock_acquire>:
 800f948:	4801      	ldr	r0, [pc, #4]	; (800f950 <__sinit_lock_acquire+0x8>)
 800f94a:	f000 b8ac 	b.w	800faa6 <__retarget_lock_acquire_recursive>
 800f94e:	bf00      	nop
 800f950:	20001cb7 	.word	0x20001cb7

0800f954 <__sinit_lock_release>:
 800f954:	4801      	ldr	r0, [pc, #4]	; (800f95c <__sinit_lock_release+0x8>)
 800f956:	f000 b8a8 	b.w	800faaa <__retarget_lock_release_recursive>
 800f95a:	bf00      	nop
 800f95c:	20001cb7 	.word	0x20001cb7

0800f960 <__sinit>:
 800f960:	b510      	push	{r4, lr}
 800f962:	4604      	mov	r4, r0
 800f964:	f7ff fff0 	bl	800f948 <__sinit_lock_acquire>
 800f968:	69a3      	ldr	r3, [r4, #24]
 800f96a:	b11b      	cbz	r3, 800f974 <__sinit+0x14>
 800f96c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f970:	f7ff bff0 	b.w	800f954 <__sinit_lock_release>
 800f974:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f978:	6523      	str	r3, [r4, #80]	; 0x50
 800f97a:	4b13      	ldr	r3, [pc, #76]	; (800f9c8 <__sinit+0x68>)
 800f97c:	4a13      	ldr	r2, [pc, #76]	; (800f9cc <__sinit+0x6c>)
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	62a2      	str	r2, [r4, #40]	; 0x28
 800f982:	42a3      	cmp	r3, r4
 800f984:	bf04      	itt	eq
 800f986:	2301      	moveq	r3, #1
 800f988:	61a3      	streq	r3, [r4, #24]
 800f98a:	4620      	mov	r0, r4
 800f98c:	f000 f820 	bl	800f9d0 <__sfp>
 800f990:	6060      	str	r0, [r4, #4]
 800f992:	4620      	mov	r0, r4
 800f994:	f000 f81c 	bl	800f9d0 <__sfp>
 800f998:	60a0      	str	r0, [r4, #8]
 800f99a:	4620      	mov	r0, r4
 800f99c:	f000 f818 	bl	800f9d0 <__sfp>
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	60e0      	str	r0, [r4, #12]
 800f9a4:	2104      	movs	r1, #4
 800f9a6:	6860      	ldr	r0, [r4, #4]
 800f9a8:	f7ff ff82 	bl	800f8b0 <std>
 800f9ac:	68a0      	ldr	r0, [r4, #8]
 800f9ae:	2201      	movs	r2, #1
 800f9b0:	2109      	movs	r1, #9
 800f9b2:	f7ff ff7d 	bl	800f8b0 <std>
 800f9b6:	68e0      	ldr	r0, [r4, #12]
 800f9b8:	2202      	movs	r2, #2
 800f9ba:	2112      	movs	r1, #18
 800f9bc:	f7ff ff78 	bl	800f8b0 <std>
 800f9c0:	2301      	movs	r3, #1
 800f9c2:	61a3      	str	r3, [r4, #24]
 800f9c4:	e7d2      	b.n	800f96c <__sinit+0xc>
 800f9c6:	bf00      	nop
 800f9c8:	08056e44 	.word	0x08056e44
 800f9cc:	0800f8f9 	.word	0x0800f8f9

0800f9d0 <__sfp>:
 800f9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9d2:	4607      	mov	r7, r0
 800f9d4:	f7ff ffac 	bl	800f930 <__sfp_lock_acquire>
 800f9d8:	4b1e      	ldr	r3, [pc, #120]	; (800fa54 <__sfp+0x84>)
 800f9da:	681e      	ldr	r6, [r3, #0]
 800f9dc:	69b3      	ldr	r3, [r6, #24]
 800f9de:	b913      	cbnz	r3, 800f9e6 <__sfp+0x16>
 800f9e0:	4630      	mov	r0, r6
 800f9e2:	f7ff ffbd 	bl	800f960 <__sinit>
 800f9e6:	3648      	adds	r6, #72	; 0x48
 800f9e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f9ec:	3b01      	subs	r3, #1
 800f9ee:	d503      	bpl.n	800f9f8 <__sfp+0x28>
 800f9f0:	6833      	ldr	r3, [r6, #0]
 800f9f2:	b30b      	cbz	r3, 800fa38 <__sfp+0x68>
 800f9f4:	6836      	ldr	r6, [r6, #0]
 800f9f6:	e7f7      	b.n	800f9e8 <__sfp+0x18>
 800f9f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f9fc:	b9d5      	cbnz	r5, 800fa34 <__sfp+0x64>
 800f9fe:	4b16      	ldr	r3, [pc, #88]	; (800fa58 <__sfp+0x88>)
 800fa00:	60e3      	str	r3, [r4, #12]
 800fa02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fa06:	6665      	str	r5, [r4, #100]	; 0x64
 800fa08:	f000 f84c 	bl	800faa4 <__retarget_lock_init_recursive>
 800fa0c:	f7ff ff96 	bl	800f93c <__sfp_lock_release>
 800fa10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fa14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fa18:	6025      	str	r5, [r4, #0]
 800fa1a:	61a5      	str	r5, [r4, #24]
 800fa1c:	2208      	movs	r2, #8
 800fa1e:	4629      	mov	r1, r5
 800fa20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fa24:	f7fd ff42 	bl	800d8ac <memset>
 800fa28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fa2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fa30:	4620      	mov	r0, r4
 800fa32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa34:	3468      	adds	r4, #104	; 0x68
 800fa36:	e7d9      	b.n	800f9ec <__sfp+0x1c>
 800fa38:	2104      	movs	r1, #4
 800fa3a:	4638      	mov	r0, r7
 800fa3c:	f7ff ff62 	bl	800f904 <__sfmoreglue>
 800fa40:	4604      	mov	r4, r0
 800fa42:	6030      	str	r0, [r6, #0]
 800fa44:	2800      	cmp	r0, #0
 800fa46:	d1d5      	bne.n	800f9f4 <__sfp+0x24>
 800fa48:	f7ff ff78 	bl	800f93c <__sfp_lock_release>
 800fa4c:	230c      	movs	r3, #12
 800fa4e:	603b      	str	r3, [r7, #0]
 800fa50:	e7ee      	b.n	800fa30 <__sfp+0x60>
 800fa52:	bf00      	nop
 800fa54:	08056e44 	.word	0x08056e44
 800fa58:	ffff0001 	.word	0xffff0001

0800fa5c <_fwalk_reent>:
 800fa5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa60:	4606      	mov	r6, r0
 800fa62:	4688      	mov	r8, r1
 800fa64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fa68:	2700      	movs	r7, #0
 800fa6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fa6e:	f1b9 0901 	subs.w	r9, r9, #1
 800fa72:	d505      	bpl.n	800fa80 <_fwalk_reent+0x24>
 800fa74:	6824      	ldr	r4, [r4, #0]
 800fa76:	2c00      	cmp	r4, #0
 800fa78:	d1f7      	bne.n	800fa6a <_fwalk_reent+0xe>
 800fa7a:	4638      	mov	r0, r7
 800fa7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa80:	89ab      	ldrh	r3, [r5, #12]
 800fa82:	2b01      	cmp	r3, #1
 800fa84:	d907      	bls.n	800fa96 <_fwalk_reent+0x3a>
 800fa86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fa8a:	3301      	adds	r3, #1
 800fa8c:	d003      	beq.n	800fa96 <_fwalk_reent+0x3a>
 800fa8e:	4629      	mov	r1, r5
 800fa90:	4630      	mov	r0, r6
 800fa92:	47c0      	blx	r8
 800fa94:	4307      	orrs	r7, r0
 800fa96:	3568      	adds	r5, #104	; 0x68
 800fa98:	e7e9      	b.n	800fa6e <_fwalk_reent+0x12>
	...

0800fa9c <_localeconv_r>:
 800fa9c:	4800      	ldr	r0, [pc, #0]	; (800faa0 <_localeconv_r+0x4>)
 800fa9e:	4770      	bx	lr
 800faa0:	200001a4 	.word	0x200001a4

0800faa4 <__retarget_lock_init_recursive>:
 800faa4:	4770      	bx	lr

0800faa6 <__retarget_lock_acquire_recursive>:
 800faa6:	4770      	bx	lr

0800faa8 <__retarget_lock_release>:
 800faa8:	4770      	bx	lr

0800faaa <__retarget_lock_release_recursive>:
 800faaa:	4770      	bx	lr

0800faac <__swhatbuf_r>:
 800faac:	b570      	push	{r4, r5, r6, lr}
 800faae:	460e      	mov	r6, r1
 800fab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fab4:	2900      	cmp	r1, #0
 800fab6:	b096      	sub	sp, #88	; 0x58
 800fab8:	4614      	mov	r4, r2
 800faba:	461d      	mov	r5, r3
 800fabc:	da08      	bge.n	800fad0 <__swhatbuf_r+0x24>
 800fabe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fac2:	2200      	movs	r2, #0
 800fac4:	602a      	str	r2, [r5, #0]
 800fac6:	061a      	lsls	r2, r3, #24
 800fac8:	d410      	bmi.n	800faec <__swhatbuf_r+0x40>
 800faca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800face:	e00e      	b.n	800faee <__swhatbuf_r+0x42>
 800fad0:	466a      	mov	r2, sp
 800fad2:	f000 fc5d 	bl	8010390 <_fstat_r>
 800fad6:	2800      	cmp	r0, #0
 800fad8:	dbf1      	blt.n	800fabe <__swhatbuf_r+0x12>
 800fada:	9a01      	ldr	r2, [sp, #4]
 800fadc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fae0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fae4:	425a      	negs	r2, r3
 800fae6:	415a      	adcs	r2, r3
 800fae8:	602a      	str	r2, [r5, #0]
 800faea:	e7ee      	b.n	800faca <__swhatbuf_r+0x1e>
 800faec:	2340      	movs	r3, #64	; 0x40
 800faee:	2000      	movs	r0, #0
 800faf0:	6023      	str	r3, [r4, #0]
 800faf2:	b016      	add	sp, #88	; 0x58
 800faf4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800faf8 <__smakebuf_r>:
 800faf8:	898b      	ldrh	r3, [r1, #12]
 800fafa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fafc:	079d      	lsls	r5, r3, #30
 800fafe:	4606      	mov	r6, r0
 800fb00:	460c      	mov	r4, r1
 800fb02:	d507      	bpl.n	800fb14 <__smakebuf_r+0x1c>
 800fb04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fb08:	6023      	str	r3, [r4, #0]
 800fb0a:	6123      	str	r3, [r4, #16]
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	6163      	str	r3, [r4, #20]
 800fb10:	b002      	add	sp, #8
 800fb12:	bd70      	pop	{r4, r5, r6, pc}
 800fb14:	ab01      	add	r3, sp, #4
 800fb16:	466a      	mov	r2, sp
 800fb18:	f7ff ffc8 	bl	800faac <__swhatbuf_r>
 800fb1c:	9900      	ldr	r1, [sp, #0]
 800fb1e:	4605      	mov	r5, r0
 800fb20:	4630      	mov	r0, r6
 800fb22:	f7fd ff37 	bl	800d994 <_malloc_r>
 800fb26:	b948      	cbnz	r0, 800fb3c <__smakebuf_r+0x44>
 800fb28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb2c:	059a      	lsls	r2, r3, #22
 800fb2e:	d4ef      	bmi.n	800fb10 <__smakebuf_r+0x18>
 800fb30:	f023 0303 	bic.w	r3, r3, #3
 800fb34:	f043 0302 	orr.w	r3, r3, #2
 800fb38:	81a3      	strh	r3, [r4, #12]
 800fb3a:	e7e3      	b.n	800fb04 <__smakebuf_r+0xc>
 800fb3c:	4b0d      	ldr	r3, [pc, #52]	; (800fb74 <__smakebuf_r+0x7c>)
 800fb3e:	62b3      	str	r3, [r6, #40]	; 0x28
 800fb40:	89a3      	ldrh	r3, [r4, #12]
 800fb42:	6020      	str	r0, [r4, #0]
 800fb44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb48:	81a3      	strh	r3, [r4, #12]
 800fb4a:	9b00      	ldr	r3, [sp, #0]
 800fb4c:	6163      	str	r3, [r4, #20]
 800fb4e:	9b01      	ldr	r3, [sp, #4]
 800fb50:	6120      	str	r0, [r4, #16]
 800fb52:	b15b      	cbz	r3, 800fb6c <__smakebuf_r+0x74>
 800fb54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fb58:	4630      	mov	r0, r6
 800fb5a:	f000 fc2b 	bl	80103b4 <_isatty_r>
 800fb5e:	b128      	cbz	r0, 800fb6c <__smakebuf_r+0x74>
 800fb60:	89a3      	ldrh	r3, [r4, #12]
 800fb62:	f023 0303 	bic.w	r3, r3, #3
 800fb66:	f043 0301 	orr.w	r3, r3, #1
 800fb6a:	81a3      	strh	r3, [r4, #12]
 800fb6c:	89a0      	ldrh	r0, [r4, #12]
 800fb6e:	4305      	orrs	r5, r0
 800fb70:	81a5      	strh	r5, [r4, #12]
 800fb72:	e7cd      	b.n	800fb10 <__smakebuf_r+0x18>
 800fb74:	0800f8f9 	.word	0x0800f8f9

0800fb78 <__malloc_lock>:
 800fb78:	4801      	ldr	r0, [pc, #4]	; (800fb80 <__malloc_lock+0x8>)
 800fb7a:	f7ff bf94 	b.w	800faa6 <__retarget_lock_acquire_recursive>
 800fb7e:	bf00      	nop
 800fb80:	20001cb5 	.word	0x20001cb5

0800fb84 <__malloc_unlock>:
 800fb84:	4801      	ldr	r0, [pc, #4]	; (800fb8c <__malloc_unlock+0x8>)
 800fb86:	f7ff bf90 	b.w	800faaa <__retarget_lock_release_recursive>
 800fb8a:	bf00      	nop
 800fb8c:	20001cb5 	.word	0x20001cb5

0800fb90 <_Balloc>:
 800fb90:	b570      	push	{r4, r5, r6, lr}
 800fb92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fb94:	4604      	mov	r4, r0
 800fb96:	460d      	mov	r5, r1
 800fb98:	b976      	cbnz	r6, 800fbb8 <_Balloc+0x28>
 800fb9a:	2010      	movs	r0, #16
 800fb9c:	f7f9 fcd4 	bl	8009548 <__wrap_malloc>
 800fba0:	4602      	mov	r2, r0
 800fba2:	6260      	str	r0, [r4, #36]	; 0x24
 800fba4:	b920      	cbnz	r0, 800fbb0 <_Balloc+0x20>
 800fba6:	4b18      	ldr	r3, [pc, #96]	; (800fc08 <_Balloc+0x78>)
 800fba8:	4818      	ldr	r0, [pc, #96]	; (800fc0c <_Balloc+0x7c>)
 800fbaa:	2166      	movs	r1, #102	; 0x66
 800fbac:	f7fd fe00 	bl	800d7b0 <__assert_func>
 800fbb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fbb4:	6006      	str	r6, [r0, #0]
 800fbb6:	60c6      	str	r6, [r0, #12]
 800fbb8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fbba:	68f3      	ldr	r3, [r6, #12]
 800fbbc:	b183      	cbz	r3, 800fbe0 <_Balloc+0x50>
 800fbbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fbc0:	68db      	ldr	r3, [r3, #12]
 800fbc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fbc6:	b9b8      	cbnz	r0, 800fbf8 <_Balloc+0x68>
 800fbc8:	2101      	movs	r1, #1
 800fbca:	fa01 f605 	lsl.w	r6, r1, r5
 800fbce:	1d72      	adds	r2, r6, #5
 800fbd0:	0092      	lsls	r2, r2, #2
 800fbd2:	4620      	mov	r0, r4
 800fbd4:	f000 fb60 	bl	8010298 <_calloc_r>
 800fbd8:	b160      	cbz	r0, 800fbf4 <_Balloc+0x64>
 800fbda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fbde:	e00e      	b.n	800fbfe <_Balloc+0x6e>
 800fbe0:	2221      	movs	r2, #33	; 0x21
 800fbe2:	2104      	movs	r1, #4
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	f000 fb57 	bl	8010298 <_calloc_r>
 800fbea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fbec:	60f0      	str	r0, [r6, #12]
 800fbee:	68db      	ldr	r3, [r3, #12]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d1e4      	bne.n	800fbbe <_Balloc+0x2e>
 800fbf4:	2000      	movs	r0, #0
 800fbf6:	bd70      	pop	{r4, r5, r6, pc}
 800fbf8:	6802      	ldr	r2, [r0, #0]
 800fbfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fbfe:	2300      	movs	r3, #0
 800fc00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fc04:	e7f7      	b.n	800fbf6 <_Balloc+0x66>
 800fc06:	bf00      	nop
 800fc08:	08056f95 	.word	0x08056f95
 800fc0c:	08057078 	.word	0x08057078

0800fc10 <_Bfree>:
 800fc10:	b570      	push	{r4, r5, r6, lr}
 800fc12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fc14:	4605      	mov	r5, r0
 800fc16:	460c      	mov	r4, r1
 800fc18:	b976      	cbnz	r6, 800fc38 <_Bfree+0x28>
 800fc1a:	2010      	movs	r0, #16
 800fc1c:	f7f9 fc94 	bl	8009548 <__wrap_malloc>
 800fc20:	4602      	mov	r2, r0
 800fc22:	6268      	str	r0, [r5, #36]	; 0x24
 800fc24:	b920      	cbnz	r0, 800fc30 <_Bfree+0x20>
 800fc26:	4b09      	ldr	r3, [pc, #36]	; (800fc4c <_Bfree+0x3c>)
 800fc28:	4809      	ldr	r0, [pc, #36]	; (800fc50 <_Bfree+0x40>)
 800fc2a:	218a      	movs	r1, #138	; 0x8a
 800fc2c:	f7fd fdc0 	bl	800d7b0 <__assert_func>
 800fc30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fc34:	6006      	str	r6, [r0, #0]
 800fc36:	60c6      	str	r6, [r0, #12]
 800fc38:	b13c      	cbz	r4, 800fc4a <_Bfree+0x3a>
 800fc3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fc3c:	6862      	ldr	r2, [r4, #4]
 800fc3e:	68db      	ldr	r3, [r3, #12]
 800fc40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fc44:	6021      	str	r1, [r4, #0]
 800fc46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fc4a:	bd70      	pop	{r4, r5, r6, pc}
 800fc4c:	08056f95 	.word	0x08056f95
 800fc50:	08057078 	.word	0x08057078

0800fc54 <__multadd>:
 800fc54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc58:	690d      	ldr	r5, [r1, #16]
 800fc5a:	4607      	mov	r7, r0
 800fc5c:	460c      	mov	r4, r1
 800fc5e:	461e      	mov	r6, r3
 800fc60:	f101 0c14 	add.w	ip, r1, #20
 800fc64:	2000      	movs	r0, #0
 800fc66:	f8dc 3000 	ldr.w	r3, [ip]
 800fc6a:	b299      	uxth	r1, r3
 800fc6c:	fb02 6101 	mla	r1, r2, r1, r6
 800fc70:	0c1e      	lsrs	r6, r3, #16
 800fc72:	0c0b      	lsrs	r3, r1, #16
 800fc74:	fb02 3306 	mla	r3, r2, r6, r3
 800fc78:	b289      	uxth	r1, r1
 800fc7a:	3001      	adds	r0, #1
 800fc7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fc80:	4285      	cmp	r5, r0
 800fc82:	f84c 1b04 	str.w	r1, [ip], #4
 800fc86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fc8a:	dcec      	bgt.n	800fc66 <__multadd+0x12>
 800fc8c:	b30e      	cbz	r6, 800fcd2 <__multadd+0x7e>
 800fc8e:	68a3      	ldr	r3, [r4, #8]
 800fc90:	42ab      	cmp	r3, r5
 800fc92:	dc19      	bgt.n	800fcc8 <__multadd+0x74>
 800fc94:	6861      	ldr	r1, [r4, #4]
 800fc96:	4638      	mov	r0, r7
 800fc98:	3101      	adds	r1, #1
 800fc9a:	f7ff ff79 	bl	800fb90 <_Balloc>
 800fc9e:	4680      	mov	r8, r0
 800fca0:	b928      	cbnz	r0, 800fcae <__multadd+0x5a>
 800fca2:	4602      	mov	r2, r0
 800fca4:	4b0c      	ldr	r3, [pc, #48]	; (800fcd8 <__multadd+0x84>)
 800fca6:	480d      	ldr	r0, [pc, #52]	; (800fcdc <__multadd+0x88>)
 800fca8:	21b5      	movs	r1, #181	; 0xb5
 800fcaa:	f7fd fd81 	bl	800d7b0 <__assert_func>
 800fcae:	6922      	ldr	r2, [r4, #16]
 800fcb0:	3202      	adds	r2, #2
 800fcb2:	f104 010c 	add.w	r1, r4, #12
 800fcb6:	0092      	lsls	r2, r2, #2
 800fcb8:	300c      	adds	r0, #12
 800fcba:	f7fd fde9 	bl	800d890 <memcpy>
 800fcbe:	4621      	mov	r1, r4
 800fcc0:	4638      	mov	r0, r7
 800fcc2:	f7ff ffa5 	bl	800fc10 <_Bfree>
 800fcc6:	4644      	mov	r4, r8
 800fcc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fccc:	3501      	adds	r5, #1
 800fcce:	615e      	str	r6, [r3, #20]
 800fcd0:	6125      	str	r5, [r4, #16]
 800fcd2:	4620      	mov	r0, r4
 800fcd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcd8:	08057007 	.word	0x08057007
 800fcdc:	08057078 	.word	0x08057078

0800fce0 <__hi0bits>:
 800fce0:	0c03      	lsrs	r3, r0, #16
 800fce2:	041b      	lsls	r3, r3, #16
 800fce4:	b9d3      	cbnz	r3, 800fd1c <__hi0bits+0x3c>
 800fce6:	0400      	lsls	r0, r0, #16
 800fce8:	2310      	movs	r3, #16
 800fcea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fcee:	bf04      	itt	eq
 800fcf0:	0200      	lsleq	r0, r0, #8
 800fcf2:	3308      	addeq	r3, #8
 800fcf4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800fcf8:	bf04      	itt	eq
 800fcfa:	0100      	lsleq	r0, r0, #4
 800fcfc:	3304      	addeq	r3, #4
 800fcfe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800fd02:	bf04      	itt	eq
 800fd04:	0080      	lsleq	r0, r0, #2
 800fd06:	3302      	addeq	r3, #2
 800fd08:	2800      	cmp	r0, #0
 800fd0a:	db05      	blt.n	800fd18 <__hi0bits+0x38>
 800fd0c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800fd10:	f103 0301 	add.w	r3, r3, #1
 800fd14:	bf08      	it	eq
 800fd16:	2320      	moveq	r3, #32
 800fd18:	4618      	mov	r0, r3
 800fd1a:	4770      	bx	lr
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	e7e4      	b.n	800fcea <__hi0bits+0xa>

0800fd20 <__lo0bits>:
 800fd20:	6803      	ldr	r3, [r0, #0]
 800fd22:	f013 0207 	ands.w	r2, r3, #7
 800fd26:	4601      	mov	r1, r0
 800fd28:	d00b      	beq.n	800fd42 <__lo0bits+0x22>
 800fd2a:	07da      	lsls	r2, r3, #31
 800fd2c:	d423      	bmi.n	800fd76 <__lo0bits+0x56>
 800fd2e:	0798      	lsls	r0, r3, #30
 800fd30:	bf49      	itett	mi
 800fd32:	085b      	lsrmi	r3, r3, #1
 800fd34:	089b      	lsrpl	r3, r3, #2
 800fd36:	2001      	movmi	r0, #1
 800fd38:	600b      	strmi	r3, [r1, #0]
 800fd3a:	bf5c      	itt	pl
 800fd3c:	600b      	strpl	r3, [r1, #0]
 800fd3e:	2002      	movpl	r0, #2
 800fd40:	4770      	bx	lr
 800fd42:	b298      	uxth	r0, r3
 800fd44:	b9a8      	cbnz	r0, 800fd72 <__lo0bits+0x52>
 800fd46:	0c1b      	lsrs	r3, r3, #16
 800fd48:	2010      	movs	r0, #16
 800fd4a:	b2da      	uxtb	r2, r3
 800fd4c:	b90a      	cbnz	r2, 800fd52 <__lo0bits+0x32>
 800fd4e:	3008      	adds	r0, #8
 800fd50:	0a1b      	lsrs	r3, r3, #8
 800fd52:	071a      	lsls	r2, r3, #28
 800fd54:	bf04      	itt	eq
 800fd56:	091b      	lsreq	r3, r3, #4
 800fd58:	3004      	addeq	r0, #4
 800fd5a:	079a      	lsls	r2, r3, #30
 800fd5c:	bf04      	itt	eq
 800fd5e:	089b      	lsreq	r3, r3, #2
 800fd60:	3002      	addeq	r0, #2
 800fd62:	07da      	lsls	r2, r3, #31
 800fd64:	d403      	bmi.n	800fd6e <__lo0bits+0x4e>
 800fd66:	085b      	lsrs	r3, r3, #1
 800fd68:	f100 0001 	add.w	r0, r0, #1
 800fd6c:	d005      	beq.n	800fd7a <__lo0bits+0x5a>
 800fd6e:	600b      	str	r3, [r1, #0]
 800fd70:	4770      	bx	lr
 800fd72:	4610      	mov	r0, r2
 800fd74:	e7e9      	b.n	800fd4a <__lo0bits+0x2a>
 800fd76:	2000      	movs	r0, #0
 800fd78:	4770      	bx	lr
 800fd7a:	2020      	movs	r0, #32
 800fd7c:	4770      	bx	lr
	...

0800fd80 <__i2b>:
 800fd80:	b510      	push	{r4, lr}
 800fd82:	460c      	mov	r4, r1
 800fd84:	2101      	movs	r1, #1
 800fd86:	f7ff ff03 	bl	800fb90 <_Balloc>
 800fd8a:	4602      	mov	r2, r0
 800fd8c:	b928      	cbnz	r0, 800fd9a <__i2b+0x1a>
 800fd8e:	4b05      	ldr	r3, [pc, #20]	; (800fda4 <__i2b+0x24>)
 800fd90:	4805      	ldr	r0, [pc, #20]	; (800fda8 <__i2b+0x28>)
 800fd92:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800fd96:	f7fd fd0b 	bl	800d7b0 <__assert_func>
 800fd9a:	2301      	movs	r3, #1
 800fd9c:	6144      	str	r4, [r0, #20]
 800fd9e:	6103      	str	r3, [r0, #16]
 800fda0:	bd10      	pop	{r4, pc}
 800fda2:	bf00      	nop
 800fda4:	08057007 	.word	0x08057007
 800fda8:	08057078 	.word	0x08057078

0800fdac <__multiply>:
 800fdac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdb0:	4691      	mov	r9, r2
 800fdb2:	690a      	ldr	r2, [r1, #16]
 800fdb4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fdb8:	429a      	cmp	r2, r3
 800fdba:	bfb8      	it	lt
 800fdbc:	460b      	movlt	r3, r1
 800fdbe:	460c      	mov	r4, r1
 800fdc0:	bfbc      	itt	lt
 800fdc2:	464c      	movlt	r4, r9
 800fdc4:	4699      	movlt	r9, r3
 800fdc6:	6927      	ldr	r7, [r4, #16]
 800fdc8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fdcc:	68a3      	ldr	r3, [r4, #8]
 800fdce:	6861      	ldr	r1, [r4, #4]
 800fdd0:	eb07 060a 	add.w	r6, r7, sl
 800fdd4:	42b3      	cmp	r3, r6
 800fdd6:	b085      	sub	sp, #20
 800fdd8:	bfb8      	it	lt
 800fdda:	3101      	addlt	r1, #1
 800fddc:	f7ff fed8 	bl	800fb90 <_Balloc>
 800fde0:	b930      	cbnz	r0, 800fdf0 <__multiply+0x44>
 800fde2:	4602      	mov	r2, r0
 800fde4:	4b44      	ldr	r3, [pc, #272]	; (800fef8 <__multiply+0x14c>)
 800fde6:	4845      	ldr	r0, [pc, #276]	; (800fefc <__multiply+0x150>)
 800fde8:	f240 115d 	movw	r1, #349	; 0x15d
 800fdec:	f7fd fce0 	bl	800d7b0 <__assert_func>
 800fdf0:	f100 0514 	add.w	r5, r0, #20
 800fdf4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fdf8:	462b      	mov	r3, r5
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	4543      	cmp	r3, r8
 800fdfe:	d321      	bcc.n	800fe44 <__multiply+0x98>
 800fe00:	f104 0314 	add.w	r3, r4, #20
 800fe04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800fe08:	f109 0314 	add.w	r3, r9, #20
 800fe0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800fe10:	9202      	str	r2, [sp, #8]
 800fe12:	1b3a      	subs	r2, r7, r4
 800fe14:	3a15      	subs	r2, #21
 800fe16:	f022 0203 	bic.w	r2, r2, #3
 800fe1a:	3204      	adds	r2, #4
 800fe1c:	f104 0115 	add.w	r1, r4, #21
 800fe20:	428f      	cmp	r7, r1
 800fe22:	bf38      	it	cc
 800fe24:	2204      	movcc	r2, #4
 800fe26:	9201      	str	r2, [sp, #4]
 800fe28:	9a02      	ldr	r2, [sp, #8]
 800fe2a:	9303      	str	r3, [sp, #12]
 800fe2c:	429a      	cmp	r2, r3
 800fe2e:	d80c      	bhi.n	800fe4a <__multiply+0x9e>
 800fe30:	2e00      	cmp	r6, #0
 800fe32:	dd03      	ble.n	800fe3c <__multiply+0x90>
 800fe34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d05a      	beq.n	800fef2 <__multiply+0x146>
 800fe3c:	6106      	str	r6, [r0, #16]
 800fe3e:	b005      	add	sp, #20
 800fe40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe44:	f843 2b04 	str.w	r2, [r3], #4
 800fe48:	e7d8      	b.n	800fdfc <__multiply+0x50>
 800fe4a:	f8b3 a000 	ldrh.w	sl, [r3]
 800fe4e:	f1ba 0f00 	cmp.w	sl, #0
 800fe52:	d024      	beq.n	800fe9e <__multiply+0xf2>
 800fe54:	f104 0e14 	add.w	lr, r4, #20
 800fe58:	46a9      	mov	r9, r5
 800fe5a:	f04f 0c00 	mov.w	ip, #0
 800fe5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800fe62:	f8d9 1000 	ldr.w	r1, [r9]
 800fe66:	fa1f fb82 	uxth.w	fp, r2
 800fe6a:	b289      	uxth	r1, r1
 800fe6c:	fb0a 110b 	mla	r1, sl, fp, r1
 800fe70:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800fe74:	f8d9 2000 	ldr.w	r2, [r9]
 800fe78:	4461      	add	r1, ip
 800fe7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fe7e:	fb0a c20b 	mla	r2, sl, fp, ip
 800fe82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fe86:	b289      	uxth	r1, r1
 800fe88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fe8c:	4577      	cmp	r7, lr
 800fe8e:	f849 1b04 	str.w	r1, [r9], #4
 800fe92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fe96:	d8e2      	bhi.n	800fe5e <__multiply+0xb2>
 800fe98:	9a01      	ldr	r2, [sp, #4]
 800fe9a:	f845 c002 	str.w	ip, [r5, r2]
 800fe9e:	9a03      	ldr	r2, [sp, #12]
 800fea0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fea4:	3304      	adds	r3, #4
 800fea6:	f1b9 0f00 	cmp.w	r9, #0
 800feaa:	d020      	beq.n	800feee <__multiply+0x142>
 800feac:	6829      	ldr	r1, [r5, #0]
 800feae:	f104 0c14 	add.w	ip, r4, #20
 800feb2:	46ae      	mov	lr, r5
 800feb4:	f04f 0a00 	mov.w	sl, #0
 800feb8:	f8bc b000 	ldrh.w	fp, [ip]
 800febc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800fec0:	fb09 220b 	mla	r2, r9, fp, r2
 800fec4:	4492      	add	sl, r2
 800fec6:	b289      	uxth	r1, r1
 800fec8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800fecc:	f84e 1b04 	str.w	r1, [lr], #4
 800fed0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fed4:	f8be 1000 	ldrh.w	r1, [lr]
 800fed8:	0c12      	lsrs	r2, r2, #16
 800feda:	fb09 1102 	mla	r1, r9, r2, r1
 800fede:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800fee2:	4567      	cmp	r7, ip
 800fee4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fee8:	d8e6      	bhi.n	800feb8 <__multiply+0x10c>
 800feea:	9a01      	ldr	r2, [sp, #4]
 800feec:	50a9      	str	r1, [r5, r2]
 800feee:	3504      	adds	r5, #4
 800fef0:	e79a      	b.n	800fe28 <__multiply+0x7c>
 800fef2:	3e01      	subs	r6, #1
 800fef4:	e79c      	b.n	800fe30 <__multiply+0x84>
 800fef6:	bf00      	nop
 800fef8:	08057007 	.word	0x08057007
 800fefc:	08057078 	.word	0x08057078

0800ff00 <__pow5mult>:
 800ff00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff04:	4615      	mov	r5, r2
 800ff06:	f012 0203 	ands.w	r2, r2, #3
 800ff0a:	4606      	mov	r6, r0
 800ff0c:	460f      	mov	r7, r1
 800ff0e:	d007      	beq.n	800ff20 <__pow5mult+0x20>
 800ff10:	4c25      	ldr	r4, [pc, #148]	; (800ffa8 <__pow5mult+0xa8>)
 800ff12:	3a01      	subs	r2, #1
 800ff14:	2300      	movs	r3, #0
 800ff16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ff1a:	f7ff fe9b 	bl	800fc54 <__multadd>
 800ff1e:	4607      	mov	r7, r0
 800ff20:	10ad      	asrs	r5, r5, #2
 800ff22:	d03d      	beq.n	800ffa0 <__pow5mult+0xa0>
 800ff24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ff26:	b97c      	cbnz	r4, 800ff48 <__pow5mult+0x48>
 800ff28:	2010      	movs	r0, #16
 800ff2a:	f7f9 fb0d 	bl	8009548 <__wrap_malloc>
 800ff2e:	4602      	mov	r2, r0
 800ff30:	6270      	str	r0, [r6, #36]	; 0x24
 800ff32:	b928      	cbnz	r0, 800ff40 <__pow5mult+0x40>
 800ff34:	4b1d      	ldr	r3, [pc, #116]	; (800ffac <__pow5mult+0xac>)
 800ff36:	481e      	ldr	r0, [pc, #120]	; (800ffb0 <__pow5mult+0xb0>)
 800ff38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ff3c:	f7fd fc38 	bl	800d7b0 <__assert_func>
 800ff40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ff44:	6004      	str	r4, [r0, #0]
 800ff46:	60c4      	str	r4, [r0, #12]
 800ff48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ff4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ff50:	b94c      	cbnz	r4, 800ff66 <__pow5mult+0x66>
 800ff52:	f240 2171 	movw	r1, #625	; 0x271
 800ff56:	4630      	mov	r0, r6
 800ff58:	f7ff ff12 	bl	800fd80 <__i2b>
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ff62:	4604      	mov	r4, r0
 800ff64:	6003      	str	r3, [r0, #0]
 800ff66:	f04f 0900 	mov.w	r9, #0
 800ff6a:	07eb      	lsls	r3, r5, #31
 800ff6c:	d50a      	bpl.n	800ff84 <__pow5mult+0x84>
 800ff6e:	4639      	mov	r1, r7
 800ff70:	4622      	mov	r2, r4
 800ff72:	4630      	mov	r0, r6
 800ff74:	f7ff ff1a 	bl	800fdac <__multiply>
 800ff78:	4639      	mov	r1, r7
 800ff7a:	4680      	mov	r8, r0
 800ff7c:	4630      	mov	r0, r6
 800ff7e:	f7ff fe47 	bl	800fc10 <_Bfree>
 800ff82:	4647      	mov	r7, r8
 800ff84:	106d      	asrs	r5, r5, #1
 800ff86:	d00b      	beq.n	800ffa0 <__pow5mult+0xa0>
 800ff88:	6820      	ldr	r0, [r4, #0]
 800ff8a:	b938      	cbnz	r0, 800ff9c <__pow5mult+0x9c>
 800ff8c:	4622      	mov	r2, r4
 800ff8e:	4621      	mov	r1, r4
 800ff90:	4630      	mov	r0, r6
 800ff92:	f7ff ff0b 	bl	800fdac <__multiply>
 800ff96:	6020      	str	r0, [r4, #0]
 800ff98:	f8c0 9000 	str.w	r9, [r0]
 800ff9c:	4604      	mov	r4, r0
 800ff9e:	e7e4      	b.n	800ff6a <__pow5mult+0x6a>
 800ffa0:	4638      	mov	r0, r7
 800ffa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ffa6:	bf00      	nop
 800ffa8:	080571c8 	.word	0x080571c8
 800ffac:	08056f95 	.word	0x08056f95
 800ffb0:	08057078 	.word	0x08057078

0800ffb4 <__lshift>:
 800ffb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffb8:	460c      	mov	r4, r1
 800ffba:	6849      	ldr	r1, [r1, #4]
 800ffbc:	6923      	ldr	r3, [r4, #16]
 800ffbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ffc2:	68a3      	ldr	r3, [r4, #8]
 800ffc4:	4607      	mov	r7, r0
 800ffc6:	4691      	mov	r9, r2
 800ffc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ffcc:	f108 0601 	add.w	r6, r8, #1
 800ffd0:	42b3      	cmp	r3, r6
 800ffd2:	db0b      	blt.n	800ffec <__lshift+0x38>
 800ffd4:	4638      	mov	r0, r7
 800ffd6:	f7ff fddb 	bl	800fb90 <_Balloc>
 800ffda:	4605      	mov	r5, r0
 800ffdc:	b948      	cbnz	r0, 800fff2 <__lshift+0x3e>
 800ffde:	4602      	mov	r2, r0
 800ffe0:	4b2a      	ldr	r3, [pc, #168]	; (801008c <__lshift+0xd8>)
 800ffe2:	482b      	ldr	r0, [pc, #172]	; (8010090 <__lshift+0xdc>)
 800ffe4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ffe8:	f7fd fbe2 	bl	800d7b0 <__assert_func>
 800ffec:	3101      	adds	r1, #1
 800ffee:	005b      	lsls	r3, r3, #1
 800fff0:	e7ee      	b.n	800ffd0 <__lshift+0x1c>
 800fff2:	2300      	movs	r3, #0
 800fff4:	f100 0114 	add.w	r1, r0, #20
 800fff8:	f100 0210 	add.w	r2, r0, #16
 800fffc:	4618      	mov	r0, r3
 800fffe:	4553      	cmp	r3, sl
 8010000:	db37      	blt.n	8010072 <__lshift+0xbe>
 8010002:	6920      	ldr	r0, [r4, #16]
 8010004:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010008:	f104 0314 	add.w	r3, r4, #20
 801000c:	f019 091f 	ands.w	r9, r9, #31
 8010010:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010014:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010018:	d02f      	beq.n	801007a <__lshift+0xc6>
 801001a:	f1c9 0e20 	rsb	lr, r9, #32
 801001e:	468a      	mov	sl, r1
 8010020:	f04f 0c00 	mov.w	ip, #0
 8010024:	681a      	ldr	r2, [r3, #0]
 8010026:	fa02 f209 	lsl.w	r2, r2, r9
 801002a:	ea42 020c 	orr.w	r2, r2, ip
 801002e:	f84a 2b04 	str.w	r2, [sl], #4
 8010032:	f853 2b04 	ldr.w	r2, [r3], #4
 8010036:	4298      	cmp	r0, r3
 8010038:	fa22 fc0e 	lsr.w	ip, r2, lr
 801003c:	d8f2      	bhi.n	8010024 <__lshift+0x70>
 801003e:	1b03      	subs	r3, r0, r4
 8010040:	3b15      	subs	r3, #21
 8010042:	f023 0303 	bic.w	r3, r3, #3
 8010046:	3304      	adds	r3, #4
 8010048:	f104 0215 	add.w	r2, r4, #21
 801004c:	4290      	cmp	r0, r2
 801004e:	bf38      	it	cc
 8010050:	2304      	movcc	r3, #4
 8010052:	f841 c003 	str.w	ip, [r1, r3]
 8010056:	f1bc 0f00 	cmp.w	ip, #0
 801005a:	d001      	beq.n	8010060 <__lshift+0xac>
 801005c:	f108 0602 	add.w	r6, r8, #2
 8010060:	3e01      	subs	r6, #1
 8010062:	4638      	mov	r0, r7
 8010064:	612e      	str	r6, [r5, #16]
 8010066:	4621      	mov	r1, r4
 8010068:	f7ff fdd2 	bl	800fc10 <_Bfree>
 801006c:	4628      	mov	r0, r5
 801006e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010072:	f842 0f04 	str.w	r0, [r2, #4]!
 8010076:	3301      	adds	r3, #1
 8010078:	e7c1      	b.n	800fffe <__lshift+0x4a>
 801007a:	3904      	subs	r1, #4
 801007c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010080:	f841 2f04 	str.w	r2, [r1, #4]!
 8010084:	4298      	cmp	r0, r3
 8010086:	d8f9      	bhi.n	801007c <__lshift+0xc8>
 8010088:	e7ea      	b.n	8010060 <__lshift+0xac>
 801008a:	bf00      	nop
 801008c:	08057007 	.word	0x08057007
 8010090:	08057078 	.word	0x08057078

08010094 <__mcmp>:
 8010094:	b530      	push	{r4, r5, lr}
 8010096:	6902      	ldr	r2, [r0, #16]
 8010098:	690c      	ldr	r4, [r1, #16]
 801009a:	1b12      	subs	r2, r2, r4
 801009c:	d10e      	bne.n	80100bc <__mcmp+0x28>
 801009e:	f100 0314 	add.w	r3, r0, #20
 80100a2:	3114      	adds	r1, #20
 80100a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80100a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80100ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80100b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80100b4:	42a5      	cmp	r5, r4
 80100b6:	d003      	beq.n	80100c0 <__mcmp+0x2c>
 80100b8:	d305      	bcc.n	80100c6 <__mcmp+0x32>
 80100ba:	2201      	movs	r2, #1
 80100bc:	4610      	mov	r0, r2
 80100be:	bd30      	pop	{r4, r5, pc}
 80100c0:	4283      	cmp	r3, r0
 80100c2:	d3f3      	bcc.n	80100ac <__mcmp+0x18>
 80100c4:	e7fa      	b.n	80100bc <__mcmp+0x28>
 80100c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80100ca:	e7f7      	b.n	80100bc <__mcmp+0x28>

080100cc <__mdiff>:
 80100cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100d0:	460c      	mov	r4, r1
 80100d2:	4606      	mov	r6, r0
 80100d4:	4611      	mov	r1, r2
 80100d6:	4620      	mov	r0, r4
 80100d8:	4690      	mov	r8, r2
 80100da:	f7ff ffdb 	bl	8010094 <__mcmp>
 80100de:	1e05      	subs	r5, r0, #0
 80100e0:	d110      	bne.n	8010104 <__mdiff+0x38>
 80100e2:	4629      	mov	r1, r5
 80100e4:	4630      	mov	r0, r6
 80100e6:	f7ff fd53 	bl	800fb90 <_Balloc>
 80100ea:	b930      	cbnz	r0, 80100fa <__mdiff+0x2e>
 80100ec:	4b3a      	ldr	r3, [pc, #232]	; (80101d8 <__mdiff+0x10c>)
 80100ee:	4602      	mov	r2, r0
 80100f0:	f240 2132 	movw	r1, #562	; 0x232
 80100f4:	4839      	ldr	r0, [pc, #228]	; (80101dc <__mdiff+0x110>)
 80100f6:	f7fd fb5b 	bl	800d7b0 <__assert_func>
 80100fa:	2301      	movs	r3, #1
 80100fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010100:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010104:	bfa4      	itt	ge
 8010106:	4643      	movge	r3, r8
 8010108:	46a0      	movge	r8, r4
 801010a:	4630      	mov	r0, r6
 801010c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010110:	bfa6      	itte	ge
 8010112:	461c      	movge	r4, r3
 8010114:	2500      	movge	r5, #0
 8010116:	2501      	movlt	r5, #1
 8010118:	f7ff fd3a 	bl	800fb90 <_Balloc>
 801011c:	b920      	cbnz	r0, 8010128 <__mdiff+0x5c>
 801011e:	4b2e      	ldr	r3, [pc, #184]	; (80101d8 <__mdiff+0x10c>)
 8010120:	4602      	mov	r2, r0
 8010122:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010126:	e7e5      	b.n	80100f4 <__mdiff+0x28>
 8010128:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801012c:	6926      	ldr	r6, [r4, #16]
 801012e:	60c5      	str	r5, [r0, #12]
 8010130:	f104 0914 	add.w	r9, r4, #20
 8010134:	f108 0514 	add.w	r5, r8, #20
 8010138:	f100 0e14 	add.w	lr, r0, #20
 801013c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010140:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010144:	f108 0210 	add.w	r2, r8, #16
 8010148:	46f2      	mov	sl, lr
 801014a:	2100      	movs	r1, #0
 801014c:	f859 3b04 	ldr.w	r3, [r9], #4
 8010150:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010154:	fa1f f883 	uxth.w	r8, r3
 8010158:	fa11 f18b 	uxtah	r1, r1, fp
 801015c:	0c1b      	lsrs	r3, r3, #16
 801015e:	eba1 0808 	sub.w	r8, r1, r8
 8010162:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010166:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801016a:	fa1f f888 	uxth.w	r8, r8
 801016e:	1419      	asrs	r1, r3, #16
 8010170:	454e      	cmp	r6, r9
 8010172:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010176:	f84a 3b04 	str.w	r3, [sl], #4
 801017a:	d8e7      	bhi.n	801014c <__mdiff+0x80>
 801017c:	1b33      	subs	r3, r6, r4
 801017e:	3b15      	subs	r3, #21
 8010180:	f023 0303 	bic.w	r3, r3, #3
 8010184:	3304      	adds	r3, #4
 8010186:	3415      	adds	r4, #21
 8010188:	42a6      	cmp	r6, r4
 801018a:	bf38      	it	cc
 801018c:	2304      	movcc	r3, #4
 801018e:	441d      	add	r5, r3
 8010190:	4473      	add	r3, lr
 8010192:	469e      	mov	lr, r3
 8010194:	462e      	mov	r6, r5
 8010196:	4566      	cmp	r6, ip
 8010198:	d30e      	bcc.n	80101b8 <__mdiff+0xec>
 801019a:	f10c 0203 	add.w	r2, ip, #3
 801019e:	1b52      	subs	r2, r2, r5
 80101a0:	f022 0203 	bic.w	r2, r2, #3
 80101a4:	3d03      	subs	r5, #3
 80101a6:	45ac      	cmp	ip, r5
 80101a8:	bf38      	it	cc
 80101aa:	2200      	movcc	r2, #0
 80101ac:	441a      	add	r2, r3
 80101ae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80101b2:	b17b      	cbz	r3, 80101d4 <__mdiff+0x108>
 80101b4:	6107      	str	r7, [r0, #16]
 80101b6:	e7a3      	b.n	8010100 <__mdiff+0x34>
 80101b8:	f856 8b04 	ldr.w	r8, [r6], #4
 80101bc:	fa11 f288 	uxtah	r2, r1, r8
 80101c0:	1414      	asrs	r4, r2, #16
 80101c2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80101c6:	b292      	uxth	r2, r2
 80101c8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80101cc:	f84e 2b04 	str.w	r2, [lr], #4
 80101d0:	1421      	asrs	r1, r4, #16
 80101d2:	e7e0      	b.n	8010196 <__mdiff+0xca>
 80101d4:	3f01      	subs	r7, #1
 80101d6:	e7ea      	b.n	80101ae <__mdiff+0xe2>
 80101d8:	08057007 	.word	0x08057007
 80101dc:	08057078 	.word	0x08057078

080101e0 <__d2b>:
 80101e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80101e4:	4689      	mov	r9, r1
 80101e6:	2101      	movs	r1, #1
 80101e8:	ec57 6b10 	vmov	r6, r7, d0
 80101ec:	4690      	mov	r8, r2
 80101ee:	f7ff fccf 	bl	800fb90 <_Balloc>
 80101f2:	4604      	mov	r4, r0
 80101f4:	b930      	cbnz	r0, 8010204 <__d2b+0x24>
 80101f6:	4602      	mov	r2, r0
 80101f8:	4b25      	ldr	r3, [pc, #148]	; (8010290 <__d2b+0xb0>)
 80101fa:	4826      	ldr	r0, [pc, #152]	; (8010294 <__d2b+0xb4>)
 80101fc:	f240 310a 	movw	r1, #778	; 0x30a
 8010200:	f7fd fad6 	bl	800d7b0 <__assert_func>
 8010204:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010208:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801020c:	bb35      	cbnz	r5, 801025c <__d2b+0x7c>
 801020e:	2e00      	cmp	r6, #0
 8010210:	9301      	str	r3, [sp, #4]
 8010212:	d028      	beq.n	8010266 <__d2b+0x86>
 8010214:	4668      	mov	r0, sp
 8010216:	9600      	str	r6, [sp, #0]
 8010218:	f7ff fd82 	bl	800fd20 <__lo0bits>
 801021c:	9900      	ldr	r1, [sp, #0]
 801021e:	b300      	cbz	r0, 8010262 <__d2b+0x82>
 8010220:	9a01      	ldr	r2, [sp, #4]
 8010222:	f1c0 0320 	rsb	r3, r0, #32
 8010226:	fa02 f303 	lsl.w	r3, r2, r3
 801022a:	430b      	orrs	r3, r1
 801022c:	40c2      	lsrs	r2, r0
 801022e:	6163      	str	r3, [r4, #20]
 8010230:	9201      	str	r2, [sp, #4]
 8010232:	9b01      	ldr	r3, [sp, #4]
 8010234:	61a3      	str	r3, [r4, #24]
 8010236:	2b00      	cmp	r3, #0
 8010238:	bf14      	ite	ne
 801023a:	2202      	movne	r2, #2
 801023c:	2201      	moveq	r2, #1
 801023e:	6122      	str	r2, [r4, #16]
 8010240:	b1d5      	cbz	r5, 8010278 <__d2b+0x98>
 8010242:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010246:	4405      	add	r5, r0
 8010248:	f8c9 5000 	str.w	r5, [r9]
 801024c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010250:	f8c8 0000 	str.w	r0, [r8]
 8010254:	4620      	mov	r0, r4
 8010256:	b003      	add	sp, #12
 8010258:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801025c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010260:	e7d5      	b.n	801020e <__d2b+0x2e>
 8010262:	6161      	str	r1, [r4, #20]
 8010264:	e7e5      	b.n	8010232 <__d2b+0x52>
 8010266:	a801      	add	r0, sp, #4
 8010268:	f7ff fd5a 	bl	800fd20 <__lo0bits>
 801026c:	9b01      	ldr	r3, [sp, #4]
 801026e:	6163      	str	r3, [r4, #20]
 8010270:	2201      	movs	r2, #1
 8010272:	6122      	str	r2, [r4, #16]
 8010274:	3020      	adds	r0, #32
 8010276:	e7e3      	b.n	8010240 <__d2b+0x60>
 8010278:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801027c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010280:	f8c9 0000 	str.w	r0, [r9]
 8010284:	6918      	ldr	r0, [r3, #16]
 8010286:	f7ff fd2b 	bl	800fce0 <__hi0bits>
 801028a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801028e:	e7df      	b.n	8010250 <__d2b+0x70>
 8010290:	08057007 	.word	0x08057007
 8010294:	08057078 	.word	0x08057078

08010298 <_calloc_r>:
 8010298:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801029a:	fba1 2402 	umull	r2, r4, r1, r2
 801029e:	b94c      	cbnz	r4, 80102b4 <_calloc_r+0x1c>
 80102a0:	4611      	mov	r1, r2
 80102a2:	9201      	str	r2, [sp, #4]
 80102a4:	f7fd fb76 	bl	800d994 <_malloc_r>
 80102a8:	9a01      	ldr	r2, [sp, #4]
 80102aa:	4605      	mov	r5, r0
 80102ac:	b930      	cbnz	r0, 80102bc <_calloc_r+0x24>
 80102ae:	4628      	mov	r0, r5
 80102b0:	b003      	add	sp, #12
 80102b2:	bd30      	pop	{r4, r5, pc}
 80102b4:	220c      	movs	r2, #12
 80102b6:	6002      	str	r2, [r0, #0]
 80102b8:	2500      	movs	r5, #0
 80102ba:	e7f8      	b.n	80102ae <_calloc_r+0x16>
 80102bc:	4621      	mov	r1, r4
 80102be:	f7fd faf5 	bl	800d8ac <memset>
 80102c2:	e7f4      	b.n	80102ae <_calloc_r+0x16>

080102c4 <__sread>:
 80102c4:	b510      	push	{r4, lr}
 80102c6:	460c      	mov	r4, r1
 80102c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102cc:	f000 f8a6 	bl	801041c <_read_r>
 80102d0:	2800      	cmp	r0, #0
 80102d2:	bfab      	itete	ge
 80102d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80102d6:	89a3      	ldrhlt	r3, [r4, #12]
 80102d8:	181b      	addge	r3, r3, r0
 80102da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80102de:	bfac      	ite	ge
 80102e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80102e2:	81a3      	strhlt	r3, [r4, #12]
 80102e4:	bd10      	pop	{r4, pc}

080102e6 <__swrite>:
 80102e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102ea:	461f      	mov	r7, r3
 80102ec:	898b      	ldrh	r3, [r1, #12]
 80102ee:	05db      	lsls	r3, r3, #23
 80102f0:	4605      	mov	r5, r0
 80102f2:	460c      	mov	r4, r1
 80102f4:	4616      	mov	r6, r2
 80102f6:	d505      	bpl.n	8010304 <__swrite+0x1e>
 80102f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102fc:	2302      	movs	r3, #2
 80102fe:	2200      	movs	r2, #0
 8010300:	f000 f868 	bl	80103d4 <_lseek_r>
 8010304:	89a3      	ldrh	r3, [r4, #12]
 8010306:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801030a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801030e:	81a3      	strh	r3, [r4, #12]
 8010310:	4632      	mov	r2, r6
 8010312:	463b      	mov	r3, r7
 8010314:	4628      	mov	r0, r5
 8010316:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801031a:	f000 b817 	b.w	801034c <_write_r>

0801031e <__sseek>:
 801031e:	b510      	push	{r4, lr}
 8010320:	460c      	mov	r4, r1
 8010322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010326:	f000 f855 	bl	80103d4 <_lseek_r>
 801032a:	1c43      	adds	r3, r0, #1
 801032c:	89a3      	ldrh	r3, [r4, #12]
 801032e:	bf15      	itete	ne
 8010330:	6560      	strne	r0, [r4, #84]	; 0x54
 8010332:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010336:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801033a:	81a3      	strheq	r3, [r4, #12]
 801033c:	bf18      	it	ne
 801033e:	81a3      	strhne	r3, [r4, #12]
 8010340:	bd10      	pop	{r4, pc}

08010342 <__sclose>:
 8010342:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010346:	f000 b813 	b.w	8010370 <_close_r>
	...

0801034c <_write_r>:
 801034c:	b538      	push	{r3, r4, r5, lr}
 801034e:	4d07      	ldr	r5, [pc, #28]	; (801036c <_write_r+0x20>)
 8010350:	4604      	mov	r4, r0
 8010352:	4608      	mov	r0, r1
 8010354:	4611      	mov	r1, r2
 8010356:	2200      	movs	r2, #0
 8010358:	602a      	str	r2, [r5, #0]
 801035a:	461a      	mov	r2, r3
 801035c:	f7f9 f8b0 	bl	80094c0 <_write>
 8010360:	1c43      	adds	r3, r0, #1
 8010362:	d102      	bne.n	801036a <_write_r+0x1e>
 8010364:	682b      	ldr	r3, [r5, #0]
 8010366:	b103      	cbz	r3, 801036a <_write_r+0x1e>
 8010368:	6023      	str	r3, [r4, #0]
 801036a:	bd38      	pop	{r3, r4, r5, pc}
 801036c:	20001cb8 	.word	0x20001cb8

08010370 <_close_r>:
 8010370:	b538      	push	{r3, r4, r5, lr}
 8010372:	4d06      	ldr	r5, [pc, #24]	; (801038c <_close_r+0x1c>)
 8010374:	2300      	movs	r3, #0
 8010376:	4604      	mov	r4, r0
 8010378:	4608      	mov	r0, r1
 801037a:	602b      	str	r3, [r5, #0]
 801037c:	f7f1 fa2a 	bl	80017d4 <_close>
 8010380:	1c43      	adds	r3, r0, #1
 8010382:	d102      	bne.n	801038a <_close_r+0x1a>
 8010384:	682b      	ldr	r3, [r5, #0]
 8010386:	b103      	cbz	r3, 801038a <_close_r+0x1a>
 8010388:	6023      	str	r3, [r4, #0]
 801038a:	bd38      	pop	{r3, r4, r5, pc}
 801038c:	20001cb8 	.word	0x20001cb8

08010390 <_fstat_r>:
 8010390:	b538      	push	{r3, r4, r5, lr}
 8010392:	4d07      	ldr	r5, [pc, #28]	; (80103b0 <_fstat_r+0x20>)
 8010394:	2300      	movs	r3, #0
 8010396:	4604      	mov	r4, r0
 8010398:	4608      	mov	r0, r1
 801039a:	4611      	mov	r1, r2
 801039c:	602b      	str	r3, [r5, #0]
 801039e:	f7f1 fa1d 	bl	80017dc <_fstat>
 80103a2:	1c43      	adds	r3, r0, #1
 80103a4:	d102      	bne.n	80103ac <_fstat_r+0x1c>
 80103a6:	682b      	ldr	r3, [r5, #0]
 80103a8:	b103      	cbz	r3, 80103ac <_fstat_r+0x1c>
 80103aa:	6023      	str	r3, [r4, #0]
 80103ac:	bd38      	pop	{r3, r4, r5, pc}
 80103ae:	bf00      	nop
 80103b0:	20001cb8 	.word	0x20001cb8

080103b4 <_isatty_r>:
 80103b4:	b538      	push	{r3, r4, r5, lr}
 80103b6:	4d06      	ldr	r5, [pc, #24]	; (80103d0 <_isatty_r+0x1c>)
 80103b8:	2300      	movs	r3, #0
 80103ba:	4604      	mov	r4, r0
 80103bc:	4608      	mov	r0, r1
 80103be:	602b      	str	r3, [r5, #0]
 80103c0:	f7f1 fa12 	bl	80017e8 <_isatty>
 80103c4:	1c43      	adds	r3, r0, #1
 80103c6:	d102      	bne.n	80103ce <_isatty_r+0x1a>
 80103c8:	682b      	ldr	r3, [r5, #0]
 80103ca:	b103      	cbz	r3, 80103ce <_isatty_r+0x1a>
 80103cc:	6023      	str	r3, [r4, #0]
 80103ce:	bd38      	pop	{r3, r4, r5, pc}
 80103d0:	20001cb8 	.word	0x20001cb8

080103d4 <_lseek_r>:
 80103d4:	b538      	push	{r3, r4, r5, lr}
 80103d6:	4d07      	ldr	r5, [pc, #28]	; (80103f4 <_lseek_r+0x20>)
 80103d8:	4604      	mov	r4, r0
 80103da:	4608      	mov	r0, r1
 80103dc:	4611      	mov	r1, r2
 80103de:	2200      	movs	r2, #0
 80103e0:	602a      	str	r2, [r5, #0]
 80103e2:	461a      	mov	r2, r3
 80103e4:	f7f1 fa02 	bl	80017ec <_lseek>
 80103e8:	1c43      	adds	r3, r0, #1
 80103ea:	d102      	bne.n	80103f2 <_lseek_r+0x1e>
 80103ec:	682b      	ldr	r3, [r5, #0]
 80103ee:	b103      	cbz	r3, 80103f2 <_lseek_r+0x1e>
 80103f0:	6023      	str	r3, [r4, #0]
 80103f2:	bd38      	pop	{r3, r4, r5, pc}
 80103f4:	20001cb8 	.word	0x20001cb8

080103f8 <__ascii_mbtowc>:
 80103f8:	b082      	sub	sp, #8
 80103fa:	b901      	cbnz	r1, 80103fe <__ascii_mbtowc+0x6>
 80103fc:	a901      	add	r1, sp, #4
 80103fe:	b142      	cbz	r2, 8010412 <__ascii_mbtowc+0x1a>
 8010400:	b14b      	cbz	r3, 8010416 <__ascii_mbtowc+0x1e>
 8010402:	7813      	ldrb	r3, [r2, #0]
 8010404:	600b      	str	r3, [r1, #0]
 8010406:	7812      	ldrb	r2, [r2, #0]
 8010408:	1e10      	subs	r0, r2, #0
 801040a:	bf18      	it	ne
 801040c:	2001      	movne	r0, #1
 801040e:	b002      	add	sp, #8
 8010410:	4770      	bx	lr
 8010412:	4610      	mov	r0, r2
 8010414:	e7fb      	b.n	801040e <__ascii_mbtowc+0x16>
 8010416:	f06f 0001 	mvn.w	r0, #1
 801041a:	e7f8      	b.n	801040e <__ascii_mbtowc+0x16>

0801041c <_read_r>:
 801041c:	b538      	push	{r3, r4, r5, lr}
 801041e:	4d07      	ldr	r5, [pc, #28]	; (801043c <_read_r+0x20>)
 8010420:	4604      	mov	r4, r0
 8010422:	4608      	mov	r0, r1
 8010424:	4611      	mov	r1, r2
 8010426:	2200      	movs	r2, #0
 8010428:	602a      	str	r2, [r5, #0]
 801042a:	461a      	mov	r2, r3
 801042c:	f7f1 f9c4 	bl	80017b8 <_read>
 8010430:	1c43      	adds	r3, r0, #1
 8010432:	d102      	bne.n	801043a <_read_r+0x1e>
 8010434:	682b      	ldr	r3, [r5, #0]
 8010436:	b103      	cbz	r3, 801043a <_read_r+0x1e>
 8010438:	6023      	str	r3, [r4, #0]
 801043a:	bd38      	pop	{r3, r4, r5, pc}
 801043c:	20001cb8 	.word	0x20001cb8

08010440 <__ascii_wctomb>:
 8010440:	b149      	cbz	r1, 8010456 <__ascii_wctomb+0x16>
 8010442:	2aff      	cmp	r2, #255	; 0xff
 8010444:	bf85      	ittet	hi
 8010446:	238a      	movhi	r3, #138	; 0x8a
 8010448:	6003      	strhi	r3, [r0, #0]
 801044a:	700a      	strbls	r2, [r1, #0]
 801044c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8010450:	bf98      	it	ls
 8010452:	2001      	movls	r0, #1
 8010454:	4770      	bx	lr
 8010456:	4608      	mov	r0, r1
 8010458:	4770      	bx	lr
	...

0801045c <_init>:
 801045c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801045e:	bf00      	nop
 8010460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010462:	bc08      	pop	{r3}
 8010464:	469e      	mov	lr, r3
 8010466:	4770      	bx	lr

08010468 <_fini>:
 8010468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801046a:	bf00      	nop
 801046c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801046e:	bc08      	pop	{r3}
 8010470:	469e      	mov	lr, r3
 8010472:	4770      	bx	lr
