   1              		.file	"mss_ddr.c"
   2              		.option nopic
   3              		.attribute arch, "rv64i2p0_m2p0_a2p0_f2p0_d2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.delay,"ax",@progbits
  10              		.align	1
  12              	delay:
  13              	.LFB23:
  14              		.file 1 "../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h"
   1:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /*******************************************************************************
   2:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * Copyright 2019-2022 Microchip FPGA Embedded Systems Solutions.
   3:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *
   4:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * SPDX-License-Identifier: MIT
   5:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *
   6:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * MPFS HAL Embedded Software
   7:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *
   8:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  */
   9:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  10:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /*******************************************************************************
  11:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * @file mss_nwc_init.h
  12:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * @author Microchip-FPGA Embedded Systems Solutions
  13:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * @brief defines for mss_nwc_init.c
  14:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *
  15:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  */
  16:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  17:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /*=========================================================================*//**
  18:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   @page MPFS MSS NWC configuration
  19:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  20:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   @section intro_sec Introduction
  21:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  22:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   The MPFS microcontroller subsystem (MSS) includes a number of hard core
  23:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   components physically located in the north west corner of the MSS on the die.
  24:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  25:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  26:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   @section Items located in the north west corner
  27:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  28:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   MSS PLL
  29:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   SGMII
  30:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   DDR phy
  31:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   MSSIO
  32:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  33:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  34:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   @section Flow diagram
  35:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  36:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   todo: remove, added line here as test *****
  37:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   Simplified flow diagram
  38:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-----------------+
  39:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |     start       |
  40:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |  NWC setup      |
  41:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  42:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       v
  43:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-----------------+
  44:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |   set SCB access|
  45:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |   Parameters    |
  46:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  47:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  48:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  49:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Release APB NWC |
  50:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Turn on APB clk |
  51:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  52:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  53:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  54:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Set Dynamic     |
  55:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | enable bits     |
  56:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------++--------+
  57:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  58:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  59:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Setup signals   |
  60:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | DCE,CORE_UP,    |
  61:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Flash_Valid,    |
  62:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | MSS_IO_EN       |
  63:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  64:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  65:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  66:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Setup SGMII     |
  67:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |                 |
  68:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  69:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  70:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  71:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Setup DDR       |
  72:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |                 |
  73:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  74:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  75:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  76:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Setup MSSIO     |
  77:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |                 |
  78:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  79:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  80:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  81:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |    Finished     |
  82:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-----------------+
  83:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  84:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *//*=========================================================================*/
  85:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #ifndef __MSS_NWC_INIT_H_
  86:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define __MSS_NWC_INIT_H_ 1
  87:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  88:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  89:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #include <stddef.h>
  90:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #include <stdint.h>
  91:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #include "../encoding.h"
  92:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  93:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #ifdef __cplusplus
  94:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** extern "C" {
  95:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #endif
  96:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  97:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_500_NS            ((uint32_t)(0.0000005 * LIBERO_SETTING_MSS_COREPLEX_CPU_CLK)
  98:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_1_MICRO           ((uint32_t)(DELAY_CYCLES_500_NS * 2U))
  99:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_5_MICRO           ((uint32_t)(DELAY_CYCLES_500_NS * 10U))
 100:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_50_MICRO          ((uint32_t)(DELAY_CYCLES_500_NS * 100U))
 101:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_150_MICRO         ((uint32_t)(DELAY_CYCLES_500_NS * 300U))
 102:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_250_MICRO         ((uint32_t)(DELAY_CYCLES_500_NS * 500U))
 103:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_500_MICRO         ((uint32_t)(DELAY_CYCLES_500_NS * 1000U))
 104:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_2MS               ((uint32_t)(DELAY_CYCLES_500_NS * 4000U))
 105:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_100MS             ((uint32_t)(DELAY_CYCLES_2MS * 50U))
 106:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
 107:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /***************************************************************************//**
 108:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
 109:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  */
 110:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** typedef enum {
 111:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     DDR_BOOT_PROGRESS      = 0x00      //!< DDR_BOOT_PROGRESS
 112:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** } MSS_REPORT_STATUS;
 113:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
 114:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /*-------------------------------------------------------------------------*//**
 115:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * delay()
 116:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * Simple wait delay based on mcycles count
 117:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * @param n Number of mcycles to wait.
 118:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  */
 119:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** static inline void delay(uint32_t n)
 120:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** {
  15              		.loc 1 120 1
  16              		.cfi_startproc
  17 0000 3971     		addi	sp,sp,-64
  18              		.cfi_def_cfa_offset 64
  19 0002 22FC     		sd	s0,56(sp)
  20              		.cfi_offset 8, -8
  21 0004 8000     		addi	s0,sp,64
  22              		.cfi_def_cfa 8, 0
  23 0006 AA87     		mv	a5,a0
  24 0008 2326F4FC 		sw	a5,-52(s0)
  25              	.LBB2:
 121:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     volatile uint64_t cycles_end = rdcycle() + n ;
  26              		.loc 1 121 36
  27              	 #APP
  28              	# 121 "../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h" 1
 122              	    while (rdcycle() < cycles_end)
  29              		csrr a5, cycle
  30              	# 0 "" 2
  31              	 #NO_APP
  32 0010 2334F4FE 		sd	a5,-24(s0)
  33 0014 033784FE 		ld	a4,-24(s0)
  34              	.LBE2:
 121:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     volatile uint64_t cycles_end = rdcycle() + n ;
  35              		.loc 1 121 46
  36 0018 8367C4FC 		lwu	a5,-52(s0)
  37 001c BA97     		add	a5,a4,a5
 121:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     volatile uint64_t cycles_end = rdcycle() + n ;
  38              		.loc 1 121 23
  39 001e 233CF4FC 		sd	a5,-40(s0)
  40              		.loc 1 122 11
  41 0022 0100     		nop
  42              	.L2:
  43              	.LBB3:
  44              		.loc 1 122 12 discriminator 1
  45              	 #APP
  46              	# 122 "../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h" 1
 123              	    {
  47              		csrr a5, cycle
  48              	# 0 "" 2
  49              	 #NO_APP
  50 0028 2330F4FE 		sd	a5,-32(s0)
  51 002c 033704FE 		ld	a4,-32(s0)
  52              	.LBE3:
 122:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     {
  53              		.loc 1 122 22 discriminator 1
  54 0030 833784FD 		ld	a5,-40(s0)
 122:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     {
  55              		.loc 1 122 11 discriminator 1
  56 0034 E368F7FE 		bltu	a4,a5,.L2
 124:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
 125:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     }
 126:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** }
  57              		.loc 1 126 1
  58 0038 0100     		nop
  59 003a 6274     		ld	s0,56(sp)
  60              		.cfi_restore 8
  61              		.cfi_def_cfa 2, 64
  62 003c 2161     		addi	sp,sp,64
  63              		.cfi_def_cfa_offset 0
  64 003e 8280     		jr	ra
  65              		.cfi_endproc
  66              	.LFE23:
  68              		.comm	calib_data,128,8
  69              		.comm	ddr_diag,16,8
  70              		.section	.sbss.rpc_166_fifo_offset,"aw",@nobits
  71              		.align	2
  74              	rpc_166_fifo_offset:
  75 0000 00000000 		.zero	4
  76              		.section	.sbss.ddr_error_count,"aw",@nobits
  77              		.align	2
  80              	ddr_error_count:
  81 0000 00000000 		.zero	4
  82              		.section	.text.ddr_state_machine,"ax",@progbits
  83              		.align	1
  84              		.globl	ddr_state_machine
  86              	ddr_state_machine:
  87              	.LFB24:
  88              		.file 2 "../src/platform/mpfs_hal/common/nwc/mss_ddr.c"
   1:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
   2:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Copyright 2019-2022 Microchip FPGA Embedded Systems Solutions.
   3:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
   4:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * SPDX-License-Identifier: MIT
   5:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
   6:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * MPFS HAL Embedded Software
   7:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
   8:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
   9:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
  10:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
  11:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @file mss_ddr.h
  12:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @author Microchip-FPGA Embedded Systems Solutions
  13:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @brief DDR related code
  14:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
  15:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
  16:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** //#define PRINT_CA_VREF_WINDOW "1"
  17:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define MOVE_CK
  18:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define MANUAL_ADDCMD_TRAINIG
  19:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** //#define FABRIC_NOISE_TEST
  20:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include <string.h>
  21:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include <stdio.h>
  22:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "mpfs_hal/mss_hal.h"
  23:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "mss_nwc_init.h"
  24:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SUPPORT
  25:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "mss_ddr_debug.h"
  26:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "simulation.h"
  27:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef FABRIC_NOISE_TEST
  28:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "drivers/mss_gpio/mss_gpio.h"
  29:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
  30:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
  31:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
  32:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Local Defines
  33:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
  34:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* This string is updated if any change to ddr driver */
  35:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define DDR_DRIVER_VERSION_STRING   "0.4.018"
  36:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* Version     |  Comment                                                     */
  37:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.018     |  Corrected error introduced for DDR3 in 0.4.14               */
  38:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.017     |  made SW_TRAING_BCLK_SCLK_OFFSET seperate for each mem type  */
  39:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.016     |  DDR3-Added support for DDR3L removed in v0.3.027            */
  40:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Corrected dpc value update during write leveling            */
  41:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.015     |  Added some debug feedback in verify state.                  */
  42:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.014     |  Tidy-up, replace some majic numbers.No functional change.   */
  43:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.013     |  ddr3- Corrected dpc value update during write leveling      */
  44:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.012     |  ADD_CMD_CLK_MOVE_ORDER 0,1,2 for 1333Mhz, 1,2,0 for 1600MHz */
  45:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  LIBERO_SETTING_RPC_156_VALUE 1 for 1333Mhz, 6 for 1600MHz   */
  46:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.011     |  ADD_CMD_CLK_MOVE_ORDER changed from 0,1,2 to 1,2,0          */
  47:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.010     |  LIBERO_SETTING_RPC_156_VALUE default changed from 1 to 6    */
  48:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.009     |  vrgen, modify during write leveling for DDR3 corrected      */
  49:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.008     |  DQ/DQS push order has been parameterised                    */
  50:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.007     |  Corrected write_latency print message                       */
  51:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.006     |  Refactored delay() routine, skips extra checking in write   */
  52:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  calibration once a failure has occured to shorten training  */
  53:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  time.                                                       */
  54:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.005     |  When LIBERO_FAST_START, now slects random as opposed to     */
  55:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  counting pattern.                                           */
  56:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.004     |  Upadted tip_register_status() to show dual ranks            */
  57:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.003     |  Added FAST_START option - can reduce post training checks   */
  58:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.002     |  Added stat recording ddr training time                      */
  59:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.001     |  Fixed DDR3 DDR_1333_MHZ define to match Libero gen version  */
  60:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.000     |  corrected incorrect offset introduced in last commit        */
  61:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.030     |  Added setting of rpc136, required for board tuning to pass  */
  62:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  DQ/DQS Window when too small. Moves test start from the     */
  63:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  starting edge.                                              */
  64:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.029     |  LIBERO_SETTING_REFCLK_DDR3_1067_NUM_OFFSETS changed 2 to 1  */
  65:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.028     |  ddr3_address_cmd_training() routine added                   */
  66:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.027     |  ddr3 mod- vrgen, modify during write leveling               */
  67:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.026     |  SW_TRAING_BCLK_SCLK_OFFSET changed from 0 to 5              */
  68:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.025     |  LPDDR4@1600 ref clk offsets 4,3,2,4 changed to 3,4,2,5      */
  69:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.024     |  lpddr4_manual_training() improved                           */
  70:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.023     |  Changing the common mode of the Receiver to low common mode */
  71:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.022     |  DDR_VERIFY_PATTERN_IN_CACHE added tests                     */
  72:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.021     |  Turn off ODT during write leveling                          */
  73:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.020     |  added for retrain reset                                     */
  74:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.019     |  SAR122487 training not converging at 125C Min condition on  */
  75:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  rev-c devices.                                              */
  76:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.018     |  SAR121393 relates to DDR3 robustness when ECC not being used*/
  77:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Note: DDR3 with no ECC only affected varient                */
  78:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.017     |  Removed some warnings, some tidy-up, removed sweep code     */
  79:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  as not being used.                                          */
  80:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  restriced INIT_AUTOINIT_DISABLE=0x1; in DDR_TRAINING_RESET  */
  81:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  state to lpddr4 only, as only in lpddr4 DCT version         */
  82:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  and causes issue for DDR3                                   */
  83:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.016     |  Multiple LPDDR4 updates.                                    */
  84:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.015     |  REFCLK change for LPDDR3, rpc168 = 0x0U for LPDDR3          */
  85:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.014     |  DDR3 WPU/WPD overridden, REFCLK (0,1) -> (7,0)              */
  86:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.013     |  DDR4 refclk offsets updated by dct                          */
  87:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.012     |  DDR Controller reset toggled on start-up, DDR refclk        */
  88:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  default offsets updated                                     */
  89:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.011     |  Update to DDR4 ADD CMD sweep @800 <0,7,1> to <7,0>          */
  90:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.010     |  Update to LPDDR4 ADD CMD sweep values <5,4,6,3> to <1,5,1,5>*/
  91:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.009     |  Corrected refclk_offset used for lower frequecies           */
  92:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  See function: ddr_manual_addcmd_refclk_offset()             */
  93:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.008     |  Removed weak rand() function, which continually returned 0  */
  94:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.007     |  Updated DDR3 add cmd offsets                                */
  95:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Updated DDR4 add cmd offsets                                */
  96:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.006     |  modified debug printing after failure                       */
  97:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.005     |  modified addcmd offsets DDR3/DDR3L @ 1333 = 0,1             */
  98:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  DDR3/DDR3L to 0,1                                           */
  99:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Also some ADD CMD training improvments from Jaswanth        */
 100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.004     |  Removed dq setting before claibration for DDR3/4 and lpddr3 */
 101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Some tidy up                                                */
 102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.003     |  Modified latency sweep from 0-8 to 0-3. Speeded u[p MCC test*/
 103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  when faulure                                                */
 104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.002     |  Move refclk offset outside manual training loop             */
 105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.001     |  wip - adding in manual add cmd training                     */
 106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.000     |  wip - adding in manual add cmd training                     */
 107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.2.003     |  Updated SEG setup to match Libero 12.7, Removed warnings,   */
 108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  shortened timeout in mtc_test                               */
 109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.2.002     |  MTC_test() update -added more tests                         */
 110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.2.001     |  Reverted ADDCMD training command                            */
 111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.2.000     |  RPC166 now does short retrain by default                    */
 112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.009     |  Removed AXI overrides. Agreed better placed in              */
 113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  mss_sw_config.h util until corrected in configurator v3.0   */
 114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.008     |  Added manual addcmd traing for all variants                 */
 115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.007     |  Added some updates from SVG and DCT. Also overrides AXI     */
 116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  ranges if incorrectly set (Liber0 v12.5 and Liber0 v12.6    */
 117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.006     |  Added tuning for rpc166, read lane FIFO alignement          */
 118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.005     |  Added parameter to modify rpc166, lane out of sync on read  */
 119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.004     |  Corrected default RPC220 setting so dq/dqs window centred   */
 120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.003     |  refclk_phase correctly masked during bclk sclk sw training  */
 121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.002     |  Reset modified- corrects softreset on retry issue  (1.8.x)  */
 122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.001     |  Reset modified- corrects softreset on retry issue  (1.7.2)  */
 123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.016     |  Added #define DDR_FULL_32BIT_NC_CHECK_EN to mss_ddr.h       */
 124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.016     |  updated mss_ddr_debug.c with additio of 32-bit write test   */
 125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.015     |  DDR3L - Use Software Bclk Sclk training                     */
 126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.014     |  DDR3 and DDR update to sync with SVG proven golden version  */
 127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.013     |  Added code to turn off DM if DDR4 and using ECC             */
 128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.012     |  Added support for turning off unused I/O from Libero        */
 129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*
 131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Calibration data records calculated write calibration values during training
 132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** mss_ddr_calibration calib_data;
 134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** mss_ddr_diag    ddr_diag;
 135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* rx lane FIFO used for tuning  */
 137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
 138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t rpc_166_fifo_offset;
 139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* auto tunes rpc156 when enabled */
 142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef TUNE_RPC_156_DQDQS_INIT_VALUE
 143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t rpc_156_dqdqs_init_offset = LIBERO_SETTING_MIN_RPC_156_VALUE;
 144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*
 147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * This string is used as a quick sanity check of write/read to DDR.
 148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * The memory test core is used for more comprehensive testing during and
 149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * post calibration
 150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
 152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static const uint32_t test_string[] = {
 153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         0x12345678,23211234,0x35675678,0x4456789,0x56789123,0x65432198,\
 154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         0x45673214,0xABCD1234,0x99999999,0xaaaaaaaa,0xbbbbbbbb,0xcccccccc,\
 155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         0xdddddddd,0xeeeeeeee,0x12121212,0x12345678};
 156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * external functions
 160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* Use to record instance of errors during calibration */
 163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t ddr_error_count;
 164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Local function declarations
 167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef ZQ_CAL
 169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t zq_cal(void);
 170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_masked_write(uint32_t address);
 172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_masked_write_x5(uint32_t address);
 173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t ddr_setup(void);
 174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void init_ddrc(void);
 175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t write_calibration_using_mtc(uint8_t num_of_lanes_to_calibrate);
 176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*static uint8_t mode_register_write(uint32_t MR_ADDR, uint32_t MR_DATA);*/
 177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t MTC_test(uint8_t mask, uint64_t start_address, uint32_t size, MTC_PATTERN pattern, M
 178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef VREFDQ_CALIB
 179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t FPGA_VREFDQ_calibration_using_mtc(void);
 180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t VREFDQ_calibration_using_mtc(void);
 181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
 183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t rw_sanity_chk(uint64_t * address, uint32_t count);
 184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t mtc_sanity_check(uint64_t start_address);
 185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SET_VREF_LPDDR4_MODE_REGS
 187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t mode_register_write(uint32_t MR_ADDR, uint32_t MR_DATA);
 188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MODE_WRITE1_USED
 190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_write1(uint32_t address, uint32_t data);
 191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
 193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t memory_tests(void);
 194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void ddr_off_mode(void);
 196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_ddr_mode_reg_and_vs_bits(uint32_t dpc_bits);
 197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_ddr_rpc_regs(DDR_TYPE ddr_type);
 198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t get_num_lanes(void);
 199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void load_dq(uint8_t lane);
 200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t use_software_bclk_sclk_training(DDR_TYPE ddr_type);
 201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t bclk_sclk_offset(DDR_TYPE ddr_type);
 202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void config_ddr_io_pull_up_downs_rpc_bits(DDR_TYPE ddr_type);
 203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
 204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t ddr_manual_addcmd_refclk_offset(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index);
 205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void lpddr4_manual_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32_t retry_
 207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void non_lpddr4_address_cmd_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32
 208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void ddr3_address_cmd_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32_t ret
 209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * External function declarations
 212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** extern mss_uart_instance_t *g_debug_uart;
 215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_DDRCFG
 216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** void debug_read_ddrcfg(void);
 217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef FABRIC_NOISE_TEST
 221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t fabric_noise_en = 1;
 222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t fabric_noise_en_log = 1;
 223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t num_of_noise_blocks_en = 3; /* do not set less than 1 */
 224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t noise_ena = 0x0;
 225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Instance definitions
 229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Public Functions - API
 233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  ******************************************************************************/
 234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
 237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * ddr_state_machine(DDR_SS_COMMAND)
 238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * call this routine if you do not require the state machine
 239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
 240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
 241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t  ddr_state_machine(DDR_SS_COMMAND command)
 243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
  89              		.loc 2 243 1
  90              		.cfi_startproc
  91 0000 0111     		addi	sp,sp,-32
  92              		.cfi_def_cfa_offset 32
  93 0002 06EC     		sd	ra,24(sp)
  94 0004 22E8     		sd	s0,16(sp)
  95              		.cfi_offset 1, -8
  96              		.cfi_offset 8, -16
  97 0006 0010     		addi	s0,sp,32
  98              		.cfi_def_cfa 8, 0
  99 0008 AA87     		mv	a5,a0
 100 000a 2326F4FE 		sw	a5,-20(s0)
 244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static DDR_SM_STATES ddr_state;
 245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t return_status;
 246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if (command == DDR_SS__INIT)
 101              		.loc 2 246 8
 102 000e 8327C4FE 		lw	a5,-20(s0)
 103 0012 8127     		sext.w	a5,a5
 104 0014 99E7     		bne	a5,zero,.L4
 247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         ddr_state = DDR_STATE_INIT;
 105              		.loc 2 248 19
 106 0016 97070000 		lla	a5,ddr_state.14220
 106      93870700 
 107 001e 23A00700 		sw	zero,0(a5)
 108              	.L4:
 249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK0(100U + ddr_state);
 251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(ddr_state);
 252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_state)
 109              		.loc 2 252 5
 110 0022 97070000 		lla	a5,ddr_state.14220
 110      93870700 
 111 002a 9843     		lw	a4,0(a5)
 112 002c BA86     		mv	a3,a4
 113 002e 8547     		li	a5,1
 114 0030 638FF602 		beq	a3,a5,.L9
 115 0034 8947     		li	a5,2
 116 0036 630FF700 		beq	a4,a5,.L6
 253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
 255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_STATE_INIT:
 256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_state = DDR_STATE_TRAINING;
 117              		.loc 2 256 23
 118 003a 97070000 		lla	a5,ddr_state.14220
 118      93870700 
 119 0042 0947     		li	a4,2
 120 0044 98C3     		sw	a4,0(a5)
 257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             return_status = 0U;
 121              		.loc 2 257 27
 122 0046 97070000 		lla	a5,return_status.14221
 122      93870700 
 123 004e 23A00700 		sw	zero,0(a5)
 258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 124              		.loc 2 258 13
 125 0052 39A8     		j	.L7
 126              	.L6:
 259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_STATE_TRAINING:
 261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * We stay in this state until finished training/fail training
 263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             return_status = ddr_setup();
 127              		.loc 2 264 29
 128 0054 97000000 		call	ddr_setup
 128      E7800000 
 129 005c AA87     		mv	a5,a0
 130 005e 1B870700 		sext.w	a4,a5
 131              		.loc 2 264 27
 132 0062 97070000 		lla	a5,return_status.14221
 132      93870700 
 133 006a 98C3     		sw	a4,0(a5)
 265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 134              		.loc 2 265 13
 135 006c 11A0     		j	.L7
 136              	.L9:
 266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_STATE_MONITOR:
 268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 1. Periodically check DDR access
 270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 2. Run any tests, as directed
 271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** //            return_status = ddr_monitor();
 273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 137              		.loc 2 273 13
 138 006e 0100     		nop
 139              	.L7:
 274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0xFF000000UL + return_status);
 276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (return_status);
 140              		.loc 2 276 12
 141 0070 97070000 		lla	a5,return_status.14221
 141      93870700 
 142 0078 9C43     		lw	a5,0(a5)
 277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 143              		.loc 2 277 1
 144 007a 3E85     		mv	a0,a5
 145 007c E260     		ld	ra,24(sp)
 146              		.cfi_restore 1
 147 007e 4264     		ld	s0,16(sp)
 148              		.cfi_restore 8
 149              		.cfi_def_cfa 2, 32
 150 0080 0561     		addi	sp,sp,32
 151              		.cfi_def_cfa_offset 0
 152 0082 8280     		jr	ra
 153              		.cfi_endproc
 154              	.LFE24:
 156              		.section	.text.ddr_setup,"ax",@progbits
 157              		.align	1
 159              	ddr_setup:
 160              	.LFB25:
 278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
 281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * ddr_setup(DDR_TYPE ddr_type)
 282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * call this routine if you do not require the state machine
 283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
 284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
 285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t ddr_setup(void)
 287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 161              		.loc 2 287 1
 162              		.cfi_startproc
 163 0000 1171     		addi	sp,sp,-256
 164              		.cfi_def_cfa_offset 256
 165 0002 86FD     		sd	ra,248(sp)
 166 0004 A2F9     		sd	s0,240(sp)
 167              		.cfi_offset 1, -8
 168              		.cfi_offset 8, -16
 169 0006 0002     		addi	s0,sp,256
 170              		.cfi_def_cfa 8, 0
 288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static DDR_TRAINING_SM ddr_training_state = DDR_TRAINING_INIT;
 289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t error;
 290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t timeout;
 291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t addr_cmd_value;
 293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t bclk_sclk_offset_value;
 294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t dpc_vrgen_v_value;
 295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t dpc_vrgen_h_value;
 296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t dpc_vrgen_vs_value;
 297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t retry_count;
 299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t write_latency;
 300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t tip_cfg_params;
 301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t dpc_bits;
 302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint64_t training_start_cycle;
 303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
 304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint8_t num_rpc_166_retires = 0U;
 305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
 307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint8_t refclk_offset;
 308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static  uint8_t refclk_sweep_index =0xFU;
 309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t bclk_answer = 0U;
 311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDR_TYPE ddr_type;
 312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t ret_status = 0U;
 171              		.loc 2 312 14
 172 0008 232204FE 		sw	zero,-28(s0)
 313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t number_of_lanes_to_calibrate;
 314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     ddr_type = LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_MASK;
 173              		.loc 2 315 14
 174 000c 9147     		li	a5,4
 175 000e 232EF4F6 		sw	a5,-132(s0)
 316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK0(200U + ddr_training_state);
 318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0U);
 319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_training_state)
 176              		.loc 2 320 5
 177 0012 97070000 		lla	a5,ddr_training_state.14230
 177      93870700 
 178 001a 9C43     		lw	a5,0(a5)
 179 001c BE86     		mv	a3,a5
 180 001e 1307A003 		li	a4,58
 181 0022 6374D700 		bgtu	a3,a4,.L198
 181      6F20C05A 
 182 002a 13972700 		slli	a4,a5,2
 183 002e 97070000 		lla	a5,.L13
 183      93870700 
 184 0036 BA97     		add	a5,a4,a5
 185 0038 9C43     		lw	a5,0(a5)
 186 003a 1B870700 		sext.w	a4,a5
 187 003e 97070000 		lla	a5,.L13
 187      93870700 
 188 0046 BA97     		add	a5,a4,a5
 189 0048 8287     		jr	a5
 190              		.section	.rodata.ddr_setup,"a",@progbits
 191              		.align	2
 192              		.align	2
 193              	.L13:
 194 0000 00000000 		.word	.L68-.L13
 195 0004 00000000 		.word	.L67-.L13
 196 0008 00000000 		.word	.L198-.L13
 197 000c 00000000 		.word	.L198-.L13
 198 0010 00000000 		.word	.L66-.L13
 199 0014 00000000 		.word	.L65-.L13
 200 0018 00000000 		.word	.L64-.L13
 201 001c 00000000 		.word	.L63-.L13
 202 0020 00000000 		.word	.L62-.L13
 203 0024 00000000 		.word	.L61-.L13
 204 0028 00000000 		.word	.L60-.L13
 205 002c 00000000 		.word	.L59-.L13
 206 0030 00000000 		.word	.L58-.L13
 207 0034 00000000 		.word	.L57-.L13
 208 0038 00000000 		.word	.L56-.L13
 209 003c 00000000 		.word	.L55-.L13
 210 0040 00000000 		.word	.L54-.L13
 211 0044 00000000 		.word	.L53-.L13
 212 0048 00000000 		.word	.L52-.L13
 213 004c 00000000 		.word	.L51-.L13
 214 0050 00000000 		.word	.L50-.L13
 215 0054 00000000 		.word	.L49-.L13
 216 0058 00000000 		.word	.L194-.L13
 217 005c 00000000 		.word	.L195-.L13
 218 0060 00000000 		.word	.L46-.L13
 219 0064 00000000 		.word	.L196-.L13
 220 0068 00000000 		.word	.L44-.L13
 221 006c 00000000 		.word	.L43-.L13
 222 0070 00000000 		.word	.L42-.L13
 223 0074 00000000 		.word	.L41-.L13
 224 0078 00000000 		.word	.L40-.L13
 225 007c 00000000 		.word	.L39-.L13
 226 0080 00000000 		.word	.L38-.L13
 227 0084 00000000 		.word	.L37-.L13
 228 0088 00000000 		.word	.L36-.L13
 229 008c 00000000 		.word	.L35-.L13
 230 0090 00000000 		.word	.L34-.L13
 231 0094 00000000 		.word	.L33-.L13
 232 0098 00000000 		.word	.L32-.L13
 233 009c 00000000 		.word	.L31-.L13
 234 00a0 00000000 		.word	.L30-.L13
 235 00a4 00000000 		.word	.L29-.L13
 236 00a8 00000000 		.word	.L28-.L13
 237 00ac 00000000 		.word	.L27-.L13
 238 00b0 00000000 		.word	.L198-.L13
 239 00b4 00000000 		.word	.L26-.L13
 240 00b8 00000000 		.word	.L25-.L13
 241 00bc 00000000 		.word	.L24-.L13
 242 00c0 00000000 		.word	.L23-.L13
 243 00c4 00000000 		.word	.L22-.L13
 244 00c8 00000000 		.word	.L21-.L13
 245 00cc 00000000 		.word	.L20-.L13
 246 00d0 00000000 		.word	.L19-.L13
 247 00d4 00000000 		.word	.L18-.L13
 248 00d8 00000000 		.word	.L17-.L13
 249 00dc 00000000 		.word	.L16-.L13
 250 00e0 00000000 		.word	.L15-.L13
 251 00e4 00000000 		.word	.L14-.L13
 252 00e8 00000000 		.word	.L198-.L13
 253              		.section	.text.ddr_setup
 254              	.L68:
 255              	.LBB4:
 321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_INIT:
 323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             training_start_cycle = rdcycle();
 256              		.loc 2 323 36
 257              	 #APP
 258              	# 323 "../src/platform/mpfs_hal/common/nwc/mss_ddr.c" 1
 324              	            tip_cfg_params = LIBERO_SETTING_TIP_CFG_PARAMS;
 259              		csrr a5, cycle
 260              	# 0 "" 2
 261              	 #NO_APP
 262 004e 2338F4F6 		sd	a5,-144(s0)
 263 0052 033704F7 		ld	a4,-144(s0)
 264              	.LBE4:
 323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             training_start_cycle = rdcycle();
 265              		.loc 2 323 34
 266 0056 97070000 		lla	a5,training_start_cycle.14237
 266      93870700 
 267 005e 98E3     		sd	a4,0(a5)
 268              		.loc 2 324 28
 269 0060 97070000 		lla	a5,tip_cfg_params.14235
 269      93870700 
 270 0068 37E7CF07 		li	a4,131063808
 271 006c 1307F702 		addi	a4,a4,47
 272 0070 98C3     		sw	a4,0(a5)
 325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits = LIBERO_SETTING_DPC_BITS ;
 273              		.loc 2 325 22
 274 0072 97070000 		lla	a5,dpc_bits.14236
 274      93870700 
 275 007a 37070500 		li	a4,327680
 276 007e 13072742 		addi	a4,a4,1058
 277 0082 98C3     		sw	a4,0(a5)
 326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency = LIBERO_SETTING_CFG_WRITE_LATENCY_SET;
 278              		.loc 2 326 27
 279 0084 97070000 		lla	a5,write_latency.14234
 279      93870700 
 280 008c 23A00700 		sw	zero,0(a5)
 327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
 328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
 281              		.loc 2 328 33
 282 0090 97070000 		lla	a5,rpc_166_fifo_offset
 282      93870700 
 283 0098 0947     		li	a4,2
 284 009a 98C3     		sw	a4,0(a5)
 329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
 331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             refclk_offset = LIBERO_SETTING_MAX_MANUAL_REF_CLK_PHASE_OFFSET + 1U;
 285              		.loc 2 331 27
 286 009c 97070000 		lla	a5,refclk_offset.14239
 286      93870700 
 287 00a4 1547     		li	a4,5
 288 00a6 2380E700 		sb	a4,0(a5)
 332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count = 0U;
 289              		.loc 2 333 29
 290 00aa 97070000 		lla	a5,ddr_error_count
 290      93870700 
 291 00b2 23A00700 		sw	zero,0(a5)
 334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 0U;
 292              		.loc 2 334 19
 293 00b6 97070000 		lla	a5,error.14231
 293      93870700 
 294 00be 23A00700 		sw	zero,0(a5)
 335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 295              		.loc 2 335 13
 296 00c2 13060008 		li	a2,128
 297 00c6 8145     		li	a1,0
 298 00c8 17050000 		lla	a0,calib_data
 298      13050500 
 299 00d0 97000000 		call	memfill
 299      E7800000 
 336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&ddr_diag,0U,sizeof(ddr_diag));
 300              		.loc 2 336 13
 301 00d8 4146     		li	a2,16
 302 00da 8145     		li	a1,0
 303 00dc 17050000 		lla	a0,ddr_diag
 303      13050500 
 304 00e4 97000000 		call	memfill
 304      E7800000 
 337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             retry_count = 0U;
 305              		.loc 2 337 25
 306 00ec 97070000 		lla	a5,retry_count.14233
 306      93870700 
 307 00f4 23A00700 		sw	zero,0(a5)
 338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r Start training. TIP_CFG_PARAMS:"\
 340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     , LIBERO_SETTING_TIP_CFG_PARAMS);
 341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CHECK_FOR_OFFMODE;
 308              		.loc 2 342 32
 309 00f8 97070000 		lla	a5,ddr_training_state.14230
 309      93870700 
 310 0100 1147     		li	a4,4
 311 0102 98C3     		sw	a4,0(a5)
 343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 312              		.loc 2 343 13
 313 0104 6F20004F 		j	.L69
 314              	.L26:
 344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM2_VERIFY:
 345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM2_VERIFY: ",addr_cmd_value);
 347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 315              		.loc 2 348 32
 316 0108 97070000 		lla	a5,ddr_training_state.14230
 316      93870700 
 317 0110 0547     		li	a4,1
 318 0112 98C3     		sw	a4,0(a5)
 349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 319              		.loc 2 349 13
 320 0114 6F20004E 		j	.L69
 321              	.L25:
 350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_VERIFY:
 351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_VERIFY: ",addr_cmd_value);
 353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 322              		.loc 2 354 32
 323 0118 97070000 		lla	a5,ddr_training_state.14230
 323      93870700 
 324 0120 0547     		li	a4,1
 325 0122 98C3     		sw	a4,0(a5)
 355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 326              		.loc 2 355 13
 327 0124 6F20004D 		j	.L69
 328              	.L24:
 356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_DQ_DQS:
 357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_DQ_DQS: ",addr_cmd_value);
 359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 329              		.loc 2 360 32
 330 0128 97070000 		lla	a5,ddr_training_state.14230
 330      93870700 
 331 0130 0547     		li	a4,1
 332 0132 98C3     		sw	a4,0(a5)
 361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 333              		.loc 2 361 13
 334 0134 6F20004C 		j	.L69
 335              	.L23:
 362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_RDGATE:
 363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_RDGATE: ",addr_cmd_value);
 365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 336              		.loc 2 366 32
 337 0138 97070000 		lla	a5,ddr_training_state.14230
 337      93870700 
 338 0140 0547     		li	a4,1
 339 0142 98C3     		sw	a4,0(a5)
 367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 340              		.loc 2 367 13
 341 0144 6F20004B 		j	.L69
 342              	.L22:
 368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_WRLVL:
 369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_WRLVL: ",addr_cmd_value);
 371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 343              		.loc 2 372 32
 344 0148 97070000 		lla	a5,ddr_training_state.14230
 344      93870700 
 345 0150 0547     		li	a4,1
 346 0152 98C3     		sw	a4,0(a5)
 373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 347              		.loc 2 373 13
 348 0154 6F20004A 		j	.L69
 349              	.L21:
 374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_ADDCMD:
 375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_ADDCMD: ",addr_cmd_value);
 377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 350              		.loc 2 378 32
 351 0158 97070000 		lla	a5,ddr_training_state.14230
 351      93870700 
 352 0160 0547     		li	a4,1
 353 0162 98C3     		sw	a4,0(a5)
 379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 354              		.loc 2 379 13
 355 0164 6F200049 		j	.L69
 356              	.L20:
 380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_BCLKSCLK:
 381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r BCLKSCLK_SWY: ",addr_cmd_value);
 383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 357              		.loc 2 384 32
 358 0168 97070000 		lla	a5,ddr_training_state.14230
 358      93870700 
 359 0170 0547     		li	a4,1
 360 0172 98C3     		sw	a4,0(a5)
 385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 361              		.loc 2 385 13
 362 0174 6F200048 		j	.L69
 363              	.L19:
 386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_BCLKSCLK_SW:
 387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r BCLKSCLK_SW: ",addr_cmd_value);
 389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 364              		.loc 2 390 32
 365 0178 97070000 		lla	a5,ddr_training_state.14230
 365      93870700 
 366 0180 0547     		li	a4,1
 367 0182 98C3     		sw	a4,0(a5)
 391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 368              		.loc 2 391 13
 369 0184 6F200047 		j	.L69
 370              	.L18:
 392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_FULL_32BIT_NC_CHECK:
 393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r 32BIT_NC_CHECK: ",addr_cmd_value);
 395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 371              		.loc 2 396 32
 372 0188 97070000 		lla	a5,ddr_training_state.14230
 372      93870700 
 373 0190 0547     		li	a4,1
 374 0192 98C3     		sw	a4,0(a5)
 397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 375              		.loc 2 397 13
 376 0194 6F200046 		j	.L69
 377              	.L17:
 398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_32BIT_CACHE_CHECK:
 399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r 32BIT_CACHE_CHECK: ",addr_cmd_value);
 401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 378              		.loc 2 402 32
 379 0198 97070000 		lla	a5,ddr_training_state.14230
 379      93870700 
 380 01a0 0547     		li	a4,1
 381 01a2 98C3     		sw	a4,0(a5)
 403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 382              		.loc 2 403 13
 383 01a4 6F200045 		j	.L69
 384              	.L16:
 404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_MIN_LATENCY:
 405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r MIN_LATENCY: ",addr_cmd_value);
 407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 385              		.loc 2 408 32
 386 01a8 97070000 		lla	a5,ddr_training_state.14230
 386      93870700 
 387 01b0 0547     		li	a4,1
 388 01b2 98C3     		sw	a4,0(a5)
 409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 389              		.loc 2 409 13
 390 01b4 6F200044 		j	.L69
 391              	.L15:
 410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_START_CHECK:
 411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r START_CHECK: ",addr_cmd_value);
 413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 392              		.loc 2 414 32
 393 01b8 97070000 		lla	a5,ddr_training_state.14230
 393      93870700 
 394 01c0 0547     		li	a4,1
 395 01c2 98C3     		sw	a4,0(a5)
 415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 396              		.loc 2 415 13
 397 01c4 6F200043 		j	.L69
 398              	.L14:
 416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_PLL_LOCK:
 417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r PLL LOCK FAIL: ",addr_cmd_value);
 419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 399              		.loc 2 420 32
 400 01c8 97070000 		lla	a5,ddr_training_state.14230
 400      93870700 
 401 01d0 0547     		li	a4,1
 402 01d2 98C3     		sw	a4,0(a5)
 421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 403              		.loc 2 421 13
 404 01d4 6F200042 		j	.L69
 405              	.L67:
 422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_DDR_SANITY_CHECKS:
 423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r DDR_SANITY_CHECKS FAIL: ",\
 425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 addr_cmd_value);
 426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL:
 431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 tip_register_status (g_debug_uart);
 434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r ************************************************
 435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 406              		.loc 2 438 19
 407 01d8 97070000 		lla	a5,DDRCFG
 407      93870700 
 408 01e0 9863     		ld	a4,0(a5)
 409              		.loc 2 438 46
 410 01e2 9167     		li	a5,16384
 411 01e4 BA97     		add	a5,a4,a5
 412 01e6 0547     		li	a4,1
 413 01e8 98D3     		sw	a4,32(a5)
 439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 414              		.loc 2 439 19
 415 01ea 97070000 		lla	a5,DDRCFG
 415      93870700 
 416 01f2 9863     		ld	a4,0(a5)
 417              		.loc 2 439 64
 418 01f4 9167     		li	a5,16384
 419 01f6 BA97     		add	a5,a4,a5
 420 01f8 0547     		li	a4,1
 421 01fa D8CF     		sw	a4,28(a5)
 440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_5_MICRO);
 422              		.loc 2 440 13
 423 01fc 8567     		li	a5,4096
 424 01fe 138587BB 		addi	a0,a5,-1096
 425 0202 97000000 		call	delay
 425      E7800000 
 441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 426              		.loc 2 441 19
 427 020a 97070000 		lla	a5,DDRCFG
 427      93870700 
 428 0212 9863     		ld	a4,0(a5)
 429              		.loc 2 441 64
 430 0214 9167     		li	a5,16384
 431 0216 BA97     		add	a5,a4,a5
 432 0218 0547     		li	a4,1
 433 021a D8CB     		sw	a4,20(a5)
 442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_2MS);
 434              		.loc 2 442 13
 435 021c B7571200 		li	a5,1200128
 436 0220 138507F8 		addi	a0,a5,-128
 437 0224 97000000 		call	delay
 437      E7800000 
 443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             retry_count++;
 438              		.loc 2 443 24
 439 022c 97070000 		lla	a5,retry_count.14233
 439      93870700 
 440 0234 9C43     		lw	a5,0(a5)
 441 0236 8527     		addiw	a5,a5,1
 442 0238 1B870700 		sext.w	a4,a5
 443 023c 97070000 		lla	a5,retry_count.14233
 443      93870700 
 444 0244 98C3     		sw	a4,0(a5)
 444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.num_retrains = retry_count;
 445              		.loc 2 444 35
 446 0246 97070000 		lla	a5,retry_count.14233
 446      93870700 
 447 024e 9843     		lw	a4,0(a5)
 448 0250 97070000 		lla	a5,ddr_diag
 448      93870700 
 449 0258 98C7     		sw	a4,8(a5)
 445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r\n\r DDR_TRAINING_FAIL: ",\
 447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         ddr_training_state);
 448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r Retry Count: ", retry_count);
 449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Init */
 451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count = 0U;
 450              		.loc 2 451 29
 451 025a 97070000 		lla	a5,ddr_error_count
 451      93870700 
 452 0262 23A00700 		sw	zero,0(a5)
 452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 0U;
 453              		.loc 2 452 19
 454 0266 97070000 		lla	a5,error.14231
 454      93870700 
 455 026e 23A00700 		sw	zero,0(a5)
 453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 456              		.loc 2 453 13
 457 0272 13060008 		li	a2,128
 458 0276 8145     		li	a1,0
 459 0278 17050000 		lla	a0,calib_data
 459      13050500 
 460 0280 97000000 		call	memfill
 460      E7800000 
 454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   = 0x0U;
 461              		.loc 2 454 19
 462 0288 97070000 		lla	a5,DDRCFG
 462      93870700 
 463 0290 9863     		ld	a4,0(a5)
 464              		.loc 2 454 65
 465 0292 C167     		li	a5,65536
 466 0294 BA97     		add	a5,a4,a5
 467 0296 23A80704 		sw	zero,80(a5)
 455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* reset controller */
 456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x0U;
 468              		.loc 2 456 19
 469 029a 97070000 		lla	a5,DDRCFG
 469      93870700 
 470 02a2 9863     		ld	a4,0(a5)
 471              		.loc 2 456 52
 472 02a4 9167     		li	a5,16384
 473 02a6 BA97     		add	a5,a4,a5
 474 02a8 23AC0702 		sw	zero,56(a5)
 457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->training_start.training_start = 0x0U;
 475              		.loc 2 457 30
 476 02ac 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 476      93870700 
 477 02b4 9863     		ld	a4,0(a5)
 478              		.loc 2 457 62
 479 02b6 8567     		li	a5,4096
 480 02b8 BA97     		add	a5,a4,a5
 481 02ba 23A80780 		sw	zero,-2032(a5)
 458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CHECK_FOR_OFFMODE;
 482              		.loc 2 459 32
 483 02be 97070000 		lla	a5,ddr_training_state.14230
 483      93870700 
 484 02c6 1147     		li	a4,4
 485 02c8 98C3     		sw	a4,0(a5)
 460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 486              		.loc 2 460 13
 487 02ca 6F20A032 		j	.L69
 488              	.L66:
 461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_CHECK_FOR_OFFMODE:
 463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * check if we are in off mode
 465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (ddr_type == DDR_OFF_MODE)
 489              		.loc 2 466 16
 490 02ce 8327C4F7 		lw	a5,-132(s0)
 491 02d2 1B870700 		sext.w	a4,a5
 492 02d6 9D47     		li	a5,7
 493 02d8 6310F702 		bne	a4,a5,.L70
 467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_off_mode();
 494              		.loc 2 468 17
 495 02dc 97000000 		call	ddr_off_mode
 495      E7800000 
 469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ret_status |= DDR_SETUP_DONE;
 496              		.loc 2 469 28
 497 02e4 832744FE 		lw	a5,-28(s0)
 498 02e8 93E71700 		ori	a5,a5,1
 499 02ec 2322F4FE 		sw	a5,-28(s0)
 470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 return (ret_status);
 500              		.loc 2 470 24
 501 02f0 832744FE 		lw	a5,-28(s0)
 502 02f4 6F204030 		j	.L71
 503              	.L70:
 471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
 473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
 475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * set initial conditions
 476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
 477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* enable fabric noise */
 478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef FABRIC_NOISE_TEST
 479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                if(fabric_noise_en)
 480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                {
 481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SYSREG->SOFT_RESET_CR &= 0x00U;
 482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SYSREG->SUBBLK_CLOCK_CR = 0xffffffffUL;
 483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SYSREG->GPIO_INTERRUPT_FAB_CR = 0x00000000UL;
 484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_init();
 485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority_Threshold(0);
 486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     __enable_irq();
 487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* bit0-bit15 used to enable noise logic in steps of 5%
 488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       bit 16 noise logic reset
 489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       bit 17 clkmux sel
 490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       bit 18 pll powerdown
 491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       bit 19 external io enable for GCLKINT */
 492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT0_or_GPIO2_BIT0_PLIC_0, 4U);
 493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT1_or_GPIO2_BIT1_PLIC_1, 4U);
 494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT2_or_GPIO2_BIT2_PLIC_2, 4U);
 495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT3_or_GPIO2_BIT3_PLIC_3, 4U);
 496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT4_or_GPIO2_BIT4_PLIC_4, 4U);
 497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT5_or_GPIO2_BIT5_PLIC_5, 4U);
 498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT6_or_GPIO2_BIT6_PLIC_6, 4U);
 499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT7_or_GPIO2_BIT7_PLIC_7, 4U);
 500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT8_or_GPIO2_BIT8_PLIC_8, 4U);
 501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT9_or_GPIO2_BIT9_PLIC_9, 4U);
 502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT10_or_GPIO2_BIT10_PLIC_10, 4U);
 503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT11_or_GPIO2_BIT11_PLIC_11, 4U);
 504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT12_or_GPIO2_BIT12_PLIC_12, 4U);
 505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT13_or_GPIO2_BIT13_PLIC_13, 4U);
 506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT0_or_GPIO2_BIT14_PLIC_14, 4U);
 507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT1_or_GPIO2_BIT15_PLIC_15, 4U);
 508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT2_or_GPIO2_BIT16_PLIC_16, 4U);
 509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT3_or_GPIO2_BIT17_PLIC_17, 4U);
 510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT4_or_GPIO2_BIT18_PLIC_18, 4U);
 511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT5_or_GPIO2_BIT19_PLIC_19, 4U);
 512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_GPIO_init(GPIO2_LO);
 514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_GPIO_config_all(GPIO2_LO, MSS_GPIO_OUTPUT_MODE);
 515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_GPIO_set_outputs(GPIO2_LO, 0x00000UL);      /* bits 15:0 - 0, noise logic  
 516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_5_MICRO);
 517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*MSS_GPIO_set_outputs(GPIO2_LO, 0x00FFFUL);*/    /* bits 12:0 - 1,  56% enable
 518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     noise_ena = (1 << num_of_noise_blocks_en) - 1;
 519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_GPIO_set_outputs(GPIO2_LO, noise_ena);      /* num_of_noise_blocks_en * 4.7
 520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     fabric_noise_en = 0;
 521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif /* FABRIC_NOISE_TEST */
 523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 write_latency = DDR_CAL_MIN_LATENCY;
 504              		.loc 2 523 31
 505 02f8 97070000 		lla	a5,write_latency.14234
 505      93870700 
 506 0300 23A00700 		sw	zero,0(a5)
 524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_SET_MODE_VS_BITS;
 507              		.loc 2 524 36
 508 0304 97070000 		lla	a5,ddr_training_state.14230
 508      93870700 
 509 030c 1547     		li	a4,5
 510 030e 98C3     		sw	a4,0(a5)
 525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 511              		.loc 2 526 13
 512 0310 6F20402E 		j	.L69
 513              	.L65:
 527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SET_MODE_VS_BITS:
 529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r dpc_bits: ",\
 531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                       dpc_bits);
 532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Set the training mode
 535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             set_ddr_mode_reg_and_vs_bits(dpc_bits);
 514              		.loc 2 536 13
 515 0314 97070000 		lla	a5,dpc_bits.14236
 515      93870700 
 516 031c 9C43     		lw	a5,0(a5)
 517 031e 3E85     		mv	a0,a5
 518 0320 97000000 		call	set_ddr_mode_reg_and_vs_bits
 518      E7800000 
 537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (ddr_type == LPDDR4)
 519              		.loc 2 538 16
 520 0328 8327C4F7 		lw	a5,-132(s0)
 521 032c 1B870700 		sext.w	a4,a5
 522 0330 9147     		li	a5,4
 523 0332 631DF702 		bne	a4,a5,.L72
 539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             	/* vrgen, modify during write leveling,  turns off ODT */
 541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
 542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (dpc_bits & ~DDR_DPC_VRGEN_H_MASK)| (DPC_VRGEN_H_LPDDR4_WR_LVL_VAL << DDR_D
 524              		.loc 2 542 35
 525 0336 97070000 		lla	a5,dpc_bits.14236
 525      93870700 
 526 033e 9C43     		lw	a5,0(a5)
 527 0340 93F7F7C0 		andi	a5,a5,-1009
 528 0344 1B870700 		sext.w	a4,a5
 541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (dpc_bits & ~DDR_DPC_VRGEN_H_MASK)| (DPC_VRGEN_H_LPDDR4_WR_LVL_VAL << DDR_D
 529              		.loc 2 541 34
 530 0348 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 530      93870700 
 531 0350 9C63     		ld	a5,0(a5)
 532              		.loc 2 542 59
 533 0352 13670705 		ori	a4,a4,80
 534 0356 0127     		sext.w	a4,a4
 541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (dpc_bits & ~DDR_DPC_VRGEN_H_MASK)| (DPC_VRGEN_H_LPDDR4_WR_LVL_VAL << DDR_D
 535              		.loc 2 541 54
 536 0358 23A2E718 		sw	a4,388(a5)
 543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = 0x0;
 537              		.loc 2 543 34
 538 035c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 538      93870700 
 539 0364 9C63     		ld	a5,0(a5)
 540              		.loc 2 543 54
 541 0366 23A60738 		sw	zero,908(a5)
 542 036a 1DA8     		j	.L73
 543              	.L72:
 544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if ((ddr_type == DDR3)||(ddr_type == DDR3L))
 544              		.loc 2 545 21
 545 036c 8327C4F7 		lw	a5,-132(s0)
 546 0370 8127     		sext.w	a5,a5
 547 0372 81CB     		beq	a5,zero,.L74
 548              		.loc 2 545 40 discriminator 1
 549 0374 8327C4F7 		lw	a5,-132(s0)
 550 0378 1B870700 		sext.w	a4,a5
 551 037c 8547     		li	a5,1
 552 037e 6311F702 		bne	a4,a5,.L73
 553              	.L74:
 546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* vrgen, modify during write leveling */
 548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS = dpc_bits | (DPC_VRGEN_H_DDR3_WR_LVL_VAL<<DDR
 554              		.loc 2 548 65
 555 0382 97070000 		lla	a5,dpc_bits.14236
 555      93870700 
 556 038a 9843     		lw	a4,0(a5)
 557              		.loc 2 548 34
 558 038c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 558      93870700 
 559 0394 9C63     		ld	a5,0(a5)
 560              		.loc 2 548 65
 561 0396 13670702 		ori	a4,a4,32
 562 039a 0127     		sext.w	a4,a4
 563              		.loc 2 548 54
 564 039c 23A2E718 		sw	a4,388(a5)
 565              	.L73:
 549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FLASH_REGS;
 566              		.loc 2 550 32
 567 03a0 97070000 		lla	a5,ddr_training_state.14230
 567      93870700 
 568 03a8 1947     		li	a4,6
 569 03aa 98C3     		sw	a4,0(a5)
 551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 570              		.loc 2 551 13
 571 03ac 6F208024 		j	.L69
 572              	.L64:
 552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FLASH_REGS:
 554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * flash registers with RPC values
 556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *   Enable DDR IO decoders
 557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *   Note :
 558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *      rpc sequence:
 559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *          power-up -> mss_boot -> re-flash nv_map -> override
 560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *      any changes (to fix issues)
 561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *
 562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *   SOFT_RESET_  bit 0 == periph soft reset, auto cleared
 563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_DRIVER.SOFT_RESET_DECODER_DRIVER = 1U;
 573              		.loc 2 564 30
 574 03b0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 574      93870700 
 575 03b8 9C63     		ld	a5,0(a5)
 576              		.loc 2 564 84
 577 03ba 0547     		li	a4,1
 578 03bc 23A0E730 		sw	a4,768(a5)
 565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_ODT.SOFT_RESET_DECODER_ODT=1U;
 579              		.loc 2 565 30
 580 03c0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 580      93870700 
 581 03c8 9C63     		ld	a5,0(a5)
 582              		.loc 2 565 77
 583 03ca 0547     		li	a4,1
 584 03cc 23A0E738 		sw	a4,896(a5)
 566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_IO.SOFT_RESET_DECODER_IO = 1U;
 585              		.loc 2 566 30
 586 03d0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 586      93870700 
 587 03d8 9C63     		ld	a5,0(a5)
 588              		.loc 2 566 76
 589 03da 0547     		li	a4,1
 590 03dc 23A0E740 		sw	a4,1024(a5)
 567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CORRECT_RPC;
 591              		.loc 2 567 32
 592 03e0 97070000 		lla	a5,ddr_training_state.14230
 592      93870700 
 593 03e8 1D47     		li	a4,7
 594 03ea 98C3     		sw	a4,0(a5)
 568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 595              		.loc 2 568 13
 596 03ec 6F208020 		j	.L69
 597              	.L63:
 569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        case DDR_TRAINING_CORRECT_RPC:
 571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * correct some rpc registers, which were incorrectly set in mode
 573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * setting
 574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             set_ddr_rpc_regs(ddr_type);
 598              		.loc 2 575 13
 599 03f0 8327C4F7 		lw	a5,-132(s0)
 600 03f4 3E85     		mv	a0,a5
 601 03f6 97000000 		call	set_ddr_rpc_regs
 601      E7800000 
 576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SOFT_RESET;
 602              		.loc 2 576 32
 603 03fe 97070000 		lla	a5,ddr_training_state.14230
 603      93870700 
 604 0406 2147     		li	a4,8
 605 0408 98C3     		sw	a4,0(a5)
 577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 606              		.loc 2 577 13
 607 040a 6F20A01E 		j	.L69
 608              	.L62:
 578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SOFT_RESET:
 579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Set soft reset on IP to load RPC to SCB regs (dynamic mode)
 581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Bring the DDR bank controller out of reset
 582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 609              		.loc 2 583 31
 610 040e B707023E 		li	a5,1040318464
 611              		.loc 2 583 44
 612 0412 0547     		li	a4,1
 613 0414 98C3     		sw	a4,0(a5)
 584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CALIBRATE_IO;
 614              		.loc 2 584 32
 615 0416 97070000 		lla	a5,ddr_training_state.14230
 615      93870700 
 616 041e 2547     		li	a4,9
 617 0420 98C3     		sw	a4,0(a5)
 585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 618              		.loc 2 585 13
 619 0422 6F20201D 		j	.L69
 620              	.L61:
 586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_CALIBRATE_IO:
 587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Calibrate DDR I/O here, once all RPC settings correct
 589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_pvt_calibration();
 621              		.loc 2 590 13
 622 0426 97000000 		call	ddr_pvt_calibration
 622      E7800000 
 591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r PCODE = ",\
 593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (CFG_DDR_SGMII_PHY->IOC_REG2.IOC_REG2 & 0x7FU));
 594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r NCODE = ", \
 595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (((CFG_DDR_SGMII_PHY->IOC_REG2.IOC_REG2) >> 7U) & 0x7FU));
 596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r addr_cmd_value: ",\
 597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                 addr_cmd_value);
 598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r bclk_sclk_offset_value: ",\
 599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                     bclk_sclk_offset_value);
 600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r dpc_vrgen_v_value: ",\
 601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                dpc_vrgen_v_value);
 602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r dpc_vrgen_h_value: ",\
 603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                dpc_vrgen_h_value);
 604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r dpc_vrgen_vs_value: ",\
 605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                dpc_vrgen_vs_value);
 606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CONFIG_PLL;
 623              		.loc 2 607 32
 624 042e 97070000 		lla	a5,ddr_training_state.14230
 624      93870700 
 625 0436 2947     		li	a4,10
 626 0438 98C3     		sw	a4,0(a5)
 608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 627              		.loc 2 608 13
 628 043a 6F20A01B 		j	.L69
 629              	.L60:
 609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_CONFIG_PLL:
 610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  Configure the DDR PLL
 612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_pll_config(SCB_UPDATE);
 630              		.loc 2 613 13
 631 043e 0145     		li	a0,0
 632 0440 97000000 		call	ddr_pll_config
 632      E7800000 
 614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             timeout = 0xFFFF;
 633              		.loc 2 614 21
 634 0448 97070000 		lla	a5,timeout.14232
 634      93870700 
 635 0450 4167     		li	a4,65536
 636 0452 7D17     		addi	a4,a4,-1
 637 0454 98C3     		sw	a4,0(a5)
 615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_VERIFY_PLL_LOCK;
 638              		.loc 2 615 32
 639 0456 97070000 		lla	a5,ddr_training_state.14230
 639      93870700 
 640 045e 3147     		li	a4,12
 641 0460 98C3     		sw	a4,0(a5)
 616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 642              		.loc 2 616 13
 643 0462 6F202019 		j	.L69
 644              	.L58:
 617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_VERIFY_PLL_LOCK:
 618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  Verify DDR PLL lock
 620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (ddr_pll_lock_scb() == 0U)
 645              		.loc 2 621 17
 646 0466 97000000 		call	ddr_pll_lock_scb
 646      E7800000 
 647 046e AA87     		mv	a5,a0
 648              		.loc 2 621 16
 649 0470 89EB     		bne	a5,zero,.L75
 622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_SETUP_SEGS;
 650              		.loc 2 623 36
 651 0472 97070000 		lla	a5,ddr_training_state.14230
 651      93870700 
 652 047a 2D47     		li	a4,11
 653 047c 98C3     		sw	a4,0(a5)
 624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(--timeout == 0U)
 626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_PLL_LOCK;
 628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 654              		.loc 2 629 13
 655 047e 6F208015 		j	.L199
 656              	.L75:
 625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 657              		.loc 2 625 21
 658 0482 97070000 		lla	a5,timeout.14232
 658      93870700 
 659 048a 9C43     		lw	a5,0(a5)
 660 048c FD37     		addiw	a5,a5,-1
 661 048e 1B870700 		sext.w	a4,a5
 625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 662              		.loc 2 625 20
 663 0492 97070000 		lla	a5,timeout.14232
 663      93870700 
 664 049a 98C3     		sw	a4,0(a5)
 625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 665              		.loc 2 625 21
 666 049c 97070000 		lla	a5,timeout.14232
 666      93870700 
 667 04a4 9C43     		lw	a5,0(a5)
 625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 668              		.loc 2 625 20
 669 04a6 99C36F20 		bne	a5,zero,.L199
 669      E012
 627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 670              		.loc 2 627 36
 671 04ac 97070000 		lla	a5,ddr_training_state.14230
 671      93870700 
 672 04b4 13079003 		li	a4,57
 673 04b8 98C3     		sw	a4,0(a5)
 674              		.loc 2 629 13
 675 04ba 6F20C011 		j	.L199
 676              	.L59:
 630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SETUP_SEGS:
 631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Configure Segments- address mapping,  CFG0/CFG1
 633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             setup_ddr_segments(DEFAULT_SEG_SETUP);
 677              		.loc 2 634 13
 678 04be 0145     		li	a0,0
 679 04c0 97000000 		call	setup_ddr_segments
 679      E7800000 
 635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * enable the  DDRC
 637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Turn on DDRC clock */
 639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SYSREG->SUBBLK_CLOCK_CR |= SUBBLK_CLOCK_CR_DDRC_MASK;
 680              		.loc 2 639 37
 681 04c8 B7270020 		li	a5,536879104
 682 04cc 83A74708 		lw	a5,132(a5)
 683 04d0 1B870700 		sext.w	a4,a5
 684 04d4 B7270020 		li	a5,536879104
 685 04d8 BA86     		mv	a3,a4
 686 04da 37078000 		li	a4,8388608
 687 04de 558F     		or	a4,a3,a4
 688 04e0 0127     		sext.w	a4,a4
 689 04e2 23A2E708 		sw	a4,132(a5)
 640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Remove soft reset */
 641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SYSREG->SOFT_RESET_CR   |= (uint32_t)SOFT_RESET_CR_DDRC_MASK;
 690              		.loc 2 641 37
 691 04e6 B7270020 		li	a5,536879104
 692 04ea 83A78708 		lw	a5,136(a5)
 693 04ee 1B870700 		sext.w	a4,a5
 694 04f2 B7270020 		li	a5,536879104
 695 04f6 BA86     		mv	a3,a4
 696 04f8 37078000 		li	a4,8388608
 697 04fc 558F     		or	a4,a3,a4
 698 04fe 0127     		sext.w	a4,a4
 699 0500 23A4E708 		sw	a4,136(a5)
 642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SYSREG->SOFT_RESET_CR   &= (uint32_t)~SOFT_RESET_CR_DDRC_MASK;
 700              		.loc 2 642 37
 701 0504 B7270020 		li	a5,536879104
 702 0508 83A78708 		lw	a5,136(a5)
 703 050c 1B870700 		sext.w	a4,a5
 704 0510 B7270020 		li	a5,536879104
 705 0514 BA86     		mv	a3,a4
 706 0516 370780FF 		li	a4,-8388608
 707 051a 7D17     		addi	a4,a4,-1
 708 051c 758F     		and	a4,a3,a4
 709 051e 0127     		sext.w	a4,a4
 710 0520 23A4E708 		sw	a4,136(a5)
 643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SETUP_DDRC;
 711              		.loc 2 643 32
 712 0524 97070000 		lla	a5,ddr_training_state.14230
 712      93870700 
 713 052c 3547     		li	a4,13
 714 052e 98C3     		sw	a4,0(a5)
 644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 715              		.loc 2 644 13
 716 0530 6F20400C 		j	.L69
 717              	.L57:
 645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SETUP_DDRC:
 646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * set-up DDRC
 648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Configuration taken from the user.
 649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 init_ddrc();
 718              		.loc 2 651 17
 719 0534 97000000 		call	init_ddrc
 719      E7800000 
 652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_RESET;
 720              		.loc 2 652 36
 721 053c 97070000 		lla	a5,ddr_training_state.14230
 721      93870700 
 722 0544 3947     		li	a4,14
 723 0546 98C3     		sw	a4,0(a5)
 653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 724              		.loc 2 654 13
 725 0548 6F20C00A 		j	.L69
 726              	.L56:
 655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_RESET:
 656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Assert training reset
 658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  reset pin is bit [1]
 659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * and load skip setting
 660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* leave in reset */
 662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* To verify if separate reset required for DDR4 - believe it is not */
 663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef SPECIAL_TRAINIG_RESET
 664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->training_reset.training_reset    = 0x00000002U;
 727              		.loc 2 664 30
 728 054c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 728      93870700 
 729 0554 9863     		ld	a4,0(a5)
 730              		.loc 2 664 65
 731 0556 8567     		li	a5,4096
 732 0558 BA97     		add	a5,a4,a5
 733 055a 0947     		li	a4,2
 734 055c 23ACE780 		sw	a4,-2024(a5)
 665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef     SOFT_RESET_PRE_TAG_172
 666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (ddr_type == LPDDR4)
 735              		.loc 2 666 16
 736 0560 8327C4F7 		lw	a5,-132(s0)
 737 0564 1B870700 		sext.w	a4,a5
 738 0568 9147     		li	a5,4
 739 056a 631BF700 		bne	a4,a5,.L77
 667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //ALISTER 7/16/21
 669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MC_BASE2.INIT_AUTOINIT_DISABLE.INIT_AUTOINIT_DISABLE=0x1;
 740              		.loc 2 669 23
 741 056e 97070000 		lla	a5,DDRCFG
 741      93870700 
 742 0576 9863     		ld	a4,0(a5)
 743              		.loc 2 669 77
 744 0578 9167     		li	a5,16384
 745 057a BA97     		add	a5,a4,a5
 746 057c 0547     		li	a4,1
 747 057e 98CB     		sw	a4,16(a5)
 748              	.L77:
 670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 749              		.loc 2 671 19
 750 0580 97070000 		lla	a5,DDRCFG
 750      93870700 
 751 0588 9863     		ld	a4,0(a5)
 752              		.loc 2 671 69
 753 058a 9167     		li	a5,16384
 754 058c BA97     		add	a5,a4,a5
 755 058e 23A00700 		sw	zero,0(a5)
 672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 0x00000000U;
 673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 756              		.loc 2 673 19
 757 0592 97070000 		lla	a5,DDRCFG
 757      93870700 
 758 059a 9863     		ld	a4,0(a5)
 759              		.loc 2 673 69
 760 059c 9167     		li	a5,16384
 761 059e BA97     		add	a5,a4,a5
 762 05a0 0547     		li	a4,1
 763 05a2 98C3     		sw	a4,0(a5)
 674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 0x00000001U;
 675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif      /* !SOFT_RESET_PRE_TAG_172 */
 676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
 677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Disable CKE */
 678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Assert FORCE_RESET */
 681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_5_MICRO);
 683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* release reset to memory here, set INIT_FORCE_RESET to 0 */
 684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_2MS); /* 2MS */
 686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Enable CKE */
 688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_50_MICRO);
 690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* reset pin is bit [1] */
 692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->training_reset.training_reset    = 0x00000002U;
 693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_ROTATE_CLK;
 764              		.loc 2 695 32
 765 05a4 97070000 		lla	a5,ddr_training_state.14230
 765      93870700 
 766 05ac 3D47     		li	a4,15
 767 05ae 98C3     		sw	a4,0(a5)
 696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 768              		.loc 2 696 13
 769 05b0 6F204004 		j	.L69
 770              	.L55:
 697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_ROTATE_CLK:
 698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * Rotate bclk90 by 90 deg
 700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
 701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt = 0x00000004U;
 771              		.loc 2 701 30
 772 05b4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 772      93870700 
 773 05bc 9863     		ld	a4,0(a5)
 774              		.loc 2 701 60
 775 05be 8567     		li	a5,4096
 776 05c0 BA97     		add	a5,a4,a5
 777 05c2 1147     		li	a4,4
 778 05c4 23A2E78A 		sw	a4,-1884(a5)
 702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*expert mode enabling */
 703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000002U;
 779              		.loc 2 703 30
 780 05c8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 780      93870700 
 781 05d0 9863     		ld	a4,0(a5)
 782              		.loc 2 703 62
 783 05d2 8567     		li	a5,4096
 784 05d4 BA97     		add	a5,a4,a5
 785 05d6 0947     		li	a4,2
 786 05d8 23ACE786 		sw	a4,-1928(a5)
 704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*   */
 705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x7CU; /* loading */
 787              		.loc 2 705 30
 788 05dc 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 788      93870700 
 789 05e4 9863     		ld	a4,0(a5)
 790              		.loc 2 705 59
 791 05e6 8567     		li	a5,4096
 792 05e8 BA97     		add	a5,a4,a5
 793 05ea 1307C007 		li	a4,124
 794 05ee 23A2E78A 		sw	a4,-1884(a5)
 706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 795              		.loc 2 706 30
 796 05f2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 796      93870700 
 797 05fa 9863     		ld	a4,0(a5)
 798              		.loc 2 706 59
 799 05fc 8567     		li	a5,4096
 800 05fe BA97     		add	a5,a4,a5
 801 0600 13078007 		li	a4,120
 802 0604 23A2E78A 		sw	a4,-1884(a5)
 707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 803              		.loc 2 707 30
 804 0608 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 804      93870700 
 805 0610 9863     		ld	a4,0(a5)
 806              		.loc 2 707 59
 807 0612 8567     		li	a5,4096
 808 0614 BA97     		add	a5,a4,a5
 809 0616 13078007 		li	a4,120
 810 061a 23A2E78A 		sw	a4,-1884(a5)
 708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x7CU;
 811              		.loc 2 708 30
 812 061e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 812      93870700 
 813 0626 9863     		ld	a4,0(a5)
 814              		.loc 2 708 59
 815 0628 8567     		li	a5,4096
 816 062a BA97     		add	a5,a4,a5
 817 062c 1307C007 		li	a4,124
 818 0630 23A2E78A 		sw	a4,-1884(a5)
 709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 819              		.loc 2 709 30
 820 0634 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 820      93870700 
 821 063c 9863     		ld	a4,0(a5)
 822              		.loc 2 709 59
 823 063e 8567     		li	a5,4096
 824 0640 BA97     		add	a5,a4,a5
 825 0642 1147     		li	a4,4
 826 0644 23A2E78A 		sw	a4,-1884(a5)
 710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x64U;
 827              		.loc 2 710 30
 828 0648 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 828      93870700 
 829 0650 9863     		ld	a4,0(a5)
 830              		.loc 2 710 59
 831 0652 8567     		li	a5,4096
 832 0654 BA97     		add	a5,a4,a5
 833 0656 13074006 		li	a4,100
 834 065a 23A2E78A 		sw	a4,-1884(a5)
 711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U; /* increment */
 835              		.loc 2 711 30
 836 065e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 836      93870700 
 837 0666 9863     		ld	a4,0(a5)
 838              		.loc 2 711 59
 839 0668 8567     		li	a5,4096
 840 066a BA97     		add	a5,a4,a5
 841 066c 13076006 		li	a4,102
 842 0670 23A2E78A 		sw	a4,-1884(a5)
 843              	.LBB5:
 712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t d=0;d< \
 844              		.loc 2 712 27
 845 0674 232004FE 		sw	zero,-32(s0)
 846              		.loc 2 712 13
 847 0678 25A8     		j	.L78
 848              	.L79:
 713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 LIBERO_SETTING_TIP_CONFIG_PARAMS_BCLK_VCOPHS_OFFSET;d++)
 714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x67U;
 849              		.loc 2 715 34
 850 067a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 850      93870700 
 851 0682 9863     		ld	a4,0(a5)
 852              		.loc 2 715 63
 853 0684 8567     		li	a5,4096
 854 0686 BA97     		add	a5,a4,a5
 855 0688 13077006 		li	a4,103
 856 068c 23A2E78A 		sw	a4,-1884(a5)
 716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U;
 857              		.loc 2 716 34
 858 0690 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 858      93870700 
 859 0698 9863     		ld	a4,0(a5)
 860              		.loc 2 716 63
 861 069a 8567     		li	a5,4096
 862 069c BA97     		add	a5,a4,a5
 863 069e 13076006 		li	a4,102
 864 06a2 23A2E78A 		sw	a4,-1884(a5)
 713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 LIBERO_SETTING_TIP_CONFIG_PARAMS_BCLK_VCOPHS_OFFSET;d++)
 865              		.loc 2 713 70
 866 06a6 832704FE 		lw	a5,-32(s0)
 867 06aa 8527     		addiw	a5,a5,1
 868 06ac 2320F4FE 		sw	a5,-32(s0)
 869              	.L78:
 712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t d=0;d< \
 870              		.loc 2 712 13 discriminator 1
 871 06b0 832704FE 		lw	a5,-32(s0)
 872 06b4 1B870700 		sext.w	a4,a5
 873 06b8 8547     		li	a5,1
 874 06ba E3F0E7FC 		bleu	a4,a5,.L79
 875              	.LBE5:
 717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x64U;
 876              		.loc 2 718 30
 877 06be 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 877      93870700 
 878 06c6 9863     		ld	a4,0(a5)
 879              		.loc 2 718 59
 880 06c8 8567     		li	a5,4096
 881 06ca BA97     		add	a5,a4,a5
 882 06cc 13074006 		li	a4,100
 883 06d0 23A2E78A 		sw	a4,-1884(a5)
 719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 884              		.loc 2 719 30
 885 06d4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 885      93870700 
 886 06dc 9863     		ld	a4,0(a5)
 887              		.loc 2 719 59
 888 06de 8567     		li	a5,4096
 889 06e0 BA97     		add	a5,a4,a5
 890 06e2 1147     		li	a4,4
 891 06e4 23A2E78A 		sw	a4,-1884(a5)
 720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* setting load delay lines */
 722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_mv_rd_dly_reg.expert_dlycnt_mv_rd_dly_reg\
 892              		.loc 2 722 30
 893 06e8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 893      93870700 
 894 06f0 9863     		ld	a4,0(a5)
 723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = 0x1FU;
 895              		.loc 2 723 17
 896 06f2 8567     		li	a5,4096
 897 06f4 BA97     		add	a5,a4,a5
 898 06f6 7D47     		li	a4,31
 899 06f8 23AEE788 		sw	a4,-1892(a5)
 724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 900              		.loc 2 724 30
 901 06fc 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 901      93870700 
 902 0704 9863     		ld	a4,0(a5)
 903              		.loc 2 724 79
 904 0706 8567     		li	a5,4096
 905 0708 BA97     		add	a5,a4,a5
 906 070a 7D57     		li	a4,-1
 907 070c 23A8E788 		sw	a4,-1904(a5)
 725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;  /* setting to 1 to load delaylines */
 726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 908              		.loc 2 726 30
 909 0710 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 909      93870700 
 910 0718 9863     		ld	a4,0(a5)
 911              		.loc 2 726 79
 912 071a 8567     		li	a5,4096
 913 071c BA97     		add	a5,a4,a5
 914 071e 23A80788 		sw	zero,-1904(a5)
 727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* write w DFICFG_REG mv_rd_dly 0x00000000 #
 730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                tip_apb_write(12'h89C, 32'h0);   mv_rd_dly  */
 731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_mv_rd_dly_reg.expert_dlycnt_mv_rd_dly_reg \
 915              		.loc 2 731 30
 916 0722 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 916      93870700 
 917 072a 9863     		ld	a4,0(a5)
 732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = 0x0U;
 918              		.loc 2 732 17
 919 072c 8567     		li	a5,4096
 920 072e BA97     		add	a5,a4,a5
 921 0730 23AE0788 		sw	zero,-1892(a5)
 733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 922              		.loc 2 734 30
 923 0734 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 923      93870700 
 924 073c 9863     		ld	a4,0(a5)
 925              		.loc 2 734 79
 926 073e 8567     		li	a5,4096
 927 0740 BA97     		add	a5,a4,a5
 928 0742 7D57     		li	a4,-1
 929 0744 23A8E788 		sw	a4,-1904(a5)
 735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;  /* setting to 1 to load delaylines */
 736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 930              		.loc 2 736 30
 931 0748 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 931      93870700 
 932 0750 9863     		ld	a4,0(a5)
 933              		.loc 2 736 79
 934 0752 8567     		li	a5,4096
 935 0754 BA97     		add	a5,a4,a5
 936 0756 23A80788 		sw	zero,-1904(a5)
 737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 937              		.loc 2 740 30
 938 075a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 938      93870700 
 939 0762 9863     		ld	a4,0(a5)
 940              		.loc 2 740 78
 941 0764 8567     		li	a5,4096
 942 0766 BA97     		add	a5,a4,a5
 943 0768 1307F003 		li	a4,63
 944 076c 23A0E78A 		sw	a4,-1888(a5)
 741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0000003FU;
 742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 945              		.loc 2 742 30
 946 0770 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 946      93870700 
 947 0778 9863     		ld	a4,0(a5)
 948              		.loc 2 742 78
 949 077a 8567     		li	a5,4096
 950 077c BA97     		add	a5,a4,a5
 951 077e 23A0078A 		sw	zero,-1888(a5)
 743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* DQ */
 746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*    dfi_training_complete_shim = 1'b1
 747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   dfi_wrlvl_en_shim = 1'b1 */
 748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shi
 952              		.loc 2 748 30
 953 0782 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 953      93870700 
 954 078a 9863     		ld	a4,0(a5)
 955              		.loc 2 748 102
 956 078c 8567     		li	a5,4096
 957 078e BA97     		add	a5,a4,a5
 958 0790 1947     		li	a4,6
 959 0792 23A6E78C 		sw	a4,-1844(a5)
 749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 960              		.loc 2 749 30
 961 0796 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 961      93870700 
 962 079e 9863     		ld	a4,0(a5)
 963              		.loc 2 749 79
 964 07a0 8567     		li	a5,4096
 965 07a2 BA97     		add	a5,a4,a5
 966 07a4 7D57     		li	a4,-1
 967 07a6 23A6E788 		sw	a4,-1908(a5)
 750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;   /* load output delays */
 751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 968              		.loc 2 751 30
 969 07aa 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 969      93870700 
 970 07b2 9863     		ld	a4,0(a5)
 971              		.loc 2 751 79
 972 07b4 8567     		li	a5,4096
 973 07b6 BA97     		add	a5,a4,a5
 974 07b8 3D47     		li	a4,15
 975 07ba 23A8E788 		sw	a4,-1904(a5)
 752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xF;           /* (ECC) - load output delays */
 753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 976              		.loc 2 753 30
 977 07be 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 977      93870700 
 978 07c6 9863     		ld	a4,0(a5)
 979              		.loc 2 753 79
 980 07c8 8567     		li	a5,4096
 981 07ca BA97     		add	a5,a4,a5
 982 07cc 23A60788 		sw	zero,-1908(a5)
 754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* clear */
 755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 983              		.loc 2 755 30
 984 07d0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 984      93870700 
 985 07d8 9863     		ld	a4,0(a5)
 986              		.loc 2 755 79
 987 07da 8567     		li	a5,4096
 988 07dc BA97     		add	a5,a4,a5
 989 07de 23A80788 		sw	zero,-1904(a5)
 756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* (ECC) clear */
 757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* DQS
 759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * dfi_wrlvl_en_shim = 1'b1 */
 760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shi
 990              		.loc 2 760 30
 991 07e2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 991      93870700 
 992 07ea 9863     		ld	a4,0(a5)
 993              		.loc 2 760 102
 994 07ec 8567     		li	a5,4096
 995 07ee BA97     		add	a5,a4,a5
 996 07f0 1147     		li	a4,4
 997 07f2 23A6E78C 		sw	a4,-1844(a5)
 761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 998              		.loc 2 761 30
 999 07f6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 999      93870700 
 1000 07fe 9863     		ld	a4,0(a5)
 1001              		.loc 2 761 79
 1002 0800 8567     		li	a5,4096
 1003 0802 BA97     		add	a5,a4,a5
 1004 0804 7D57     		li	a4,-1
 1005 0806 23A6E788 		sw	a4,-1908(a5)
 762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;   /* load output delays */
 763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 1006              		.loc 2 763 30
 1007 080a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1007      93870700 
 1008 0812 9863     		ld	a4,0(a5)
 1009              		.loc 2 763 79
 1010 0814 8567     		li	a5,4096
 1011 0816 BA97     		add	a5,a4,a5
 1012 0818 3D47     		li	a4,15
 1013 081a 23A8E788 		sw	a4,-1904(a5)
 764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xF;           /* (ECC) - load output delays */
 765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 1014              		.loc 2 765 30
 1015 081e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1015      93870700 
 1016 0826 9863     		ld	a4,0(a5)
 1017              		.loc 2 765 79
 1018 0828 8567     		li	a5,4096
 1019 082a BA97     		add	a5,a4,a5
 1020 082c 23A60788 		sw	zero,-1908(a5)
 766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* clear */
 767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 1021              		.loc 2 767 30
 1022 0830 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1022      93870700 
 1023 0838 9863     		ld	a4,0(a5)
 1024              		.loc 2 767 79
 1025 083a 8567     		li	a5,4096
 1026 083c BA97     		add	a5,a4,a5
 1027 083e 23A80788 		sw	zero,-1904(a5)
 768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* (ECC) clear */
 769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shi
 1028              		.loc 2 770 30
 1029 0842 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1029      93870700 
 1030 084a 9863     		ld	a4,0(a5)
 1031              		.loc 2 770 102
 1032 084c 8567     		li	a5,4096
 1033 084e BA97     		add	a5,a4,a5
 1034 0850 23A6078C 		sw	zero,-1844(a5)
 771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 1035              		.loc 2 772 30
 1036 0854 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1036      93870700 
 1037 085c 9863     		ld	a4,0(a5)
 1038              		.loc 2 772 78
 1039 085e 8567     		li	a5,4096
 1040 0860 BA97     		add	a5,a4,a5
 1041 0862 1307F003 		li	a4,63
 1042 0866 23A0E78A 		sw	a4,-1888(a5)
 773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0000003FU;
 774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 1043              		.loc 2 774 30
 1044 086a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1044      93870700 
 1045 0872 9863     		ld	a4,0(a5)
 1046              		.loc 2 774 78
 1047 0874 8567     		li	a5,4096
 1048 0876 BA97     		add	a5,a4,a5
 1049 0878 23A0078A 		sw	zero,-1888(a5)
 775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* expert mode disabling */
 778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en                 =\
 1050              		.loc 2 778 30
 1051 087c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1051      93870700 
 1052 0884 9863     		ld	a4,0(a5)
 1053              		.loc 2 778 78
 1054 0886 8567     		li	a5,4096
 1055 0888 BA97     		add	a5,a4,a5
 1056 088a 23AC0786 		sw	zero,-1928(a5)
 779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SET_TRAINING_PARAMETERS;
 1057              		.loc 2 780 32
 1058 088e 97070000 		lla	a5,ddr_training_state.14230
 1058      93870700 
 1059 0896 4147     		li	a4,16
 1060 0898 98C3     		sw	a4,0(a5)
 781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1061              		.loc 2 781 13
 1062 089a 6F10B055 		j	.L69
 1063              	.L54:
 782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SET_TRAINING_PARAMETERS:
 783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * SET TRAINING PARAMETERS
 785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *
 786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * TIP STATIC PARAMETERS 0
 787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *
 788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  30:22   Number of VCO Phase offsets between BCLK and SCLK
 789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  21:13   Number of VCO Phase offsets between BCLK and SCLK
 790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  12:6    Number of VCO Phase offsets between BCLK and SCLK
 791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  5:3     Number of VCO Phase offsets between BCLK and SCLK
 792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  2:0  Number of VCO Phase offsets between REFCLK and ADDCMD bits
 793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r tip_cfg_params: ",\
 797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 tip_cfg_params);
 798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->tip_cfg_params.tip_cfg_params =\
 1064              		.loc 2 800 34
 1065 089e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1065      93870700 
 1066 08a6 9463     		ld	a3,0(a5)
 1067              		.loc 2 800 66
 1068 08a8 97070000 		lla	a5,tip_cfg_params.14235
 1068      93870700 
 1069 08b0 9843     		lw	a4,0(a5)
 1070 08b2 8567     		li	a5,4096
 1071 08b4 B697     		add	a5,a3,a5
 1072 08b6 23A8E78C 		sw	a4,-1840(a5)
 801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 tip_cfg_params;
 802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
 1073              		.loc 2 802 25
 1074 08ba 97070000 		lla	a5,timeout.14232
 1074      93870700 
 1075 08c2 4167     		li	a4,65536
 1076 08c4 7D17     		addi	a4,a4,-1
 1077 08c6 98C3     		sw	a4,0(a5)
 803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(use_software_bclk_sclk_training(ddr_type) == 1U)
 1078              		.loc 2 804 20
 1079 08c8 8327C4F7 		lw	a5,-132(s0)
 1080 08cc 3E85     		mv	a0,a5
 1081 08ce 97000000 		call	use_software_bclk_sclk_training
 1081      E7800000 
 1082 08d6 AA87     		mv	a5,a0
 1083              		.loc 2 804 19
 1084 08d8 3E87     		mv	a4,a5
 1085 08da 8547     		li	a5,1
 1086 08dc 631AF700 		bne	a4,a5,.L80
 805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
 807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Initiate software training
 808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
 809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef     SOFT_RESET_PRE_TAG_172
 810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000001U;
 812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_BCLKSCLK_SW;
 1087              		.loc 2 813 40
 1088 08e0 97070000 		lla	a5,ddr_training_state.14230
 1088      93870700 
 1089 08e8 4547     		li	a4,17
 1090 08ea 98C3     		sw	a4,0(a5)
 814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
 816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
 818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Initiate IP training and wait for dfi_init_complete
 819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
 820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*asserting training_reset */
 821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (!((ddr_type == DDR3)||(ddr_type == DDR3L)))
 822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->training_reset.training_reset =\
 824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             0x00000000U;
 825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else
 827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                    0x00000001U;
 830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_START;
 832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1091              		.loc 2 834 13
 1092 08ec 6F109050 		j	.L69
 1093              	.L80:
 821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 1094              		.loc 2 821 24
 1095 08f0 8327C4F7 		lw	a5,-132(s0)
 1096 08f4 8127     		sext.w	a5,a5
 1097 08f6 95C3     		beq	a5,zero,.L82
 821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 1098              		.loc 2 821 25 discriminator 1
 1099 08f8 8327C4F7 		lw	a5,-132(s0)
 1100 08fc 1B870700 		sext.w	a4,a5
 1101 0900 8547     		li	a5,1
 1102 0902 630CF700 		beq	a4,a5,.L82
 823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             0x00000000U;
 1103              		.loc 2 823 42
 1104 0906 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1104      93870700 
 1105 090e 9863     		ld	a4,0(a5)
 823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             0x00000000U;
 1106              		.loc 2 823 74
 1107 0910 8567     		li	a5,4096
 1108 0912 BA97     		add	a5,a4,a5
 1109 0914 23AC0780 		sw	zero,-2024(a5)
 1110 0918 11A8     		j	.L83
 1111              	.L82:
 828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                    0x00000001U;
 1112              		.loc 2 828 31
 1113 091a 97070000 		lla	a5,DDRCFG
 1113      93870700 
 1114 0922 9863     		ld	a4,0(a5)
 828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                    0x00000001U;
 1115              		.loc 2 828 81
 1116 0924 9167     		li	a5,16384
 1117 0926 BA97     		add	a5,a4,a5
 1118 0928 0547     		li	a4,1
 1119 092a 98C3     		sw	a4,0(a5)
 1120              	.L83:
 831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 1121              		.loc 2 831 40
 1122 092c 97070000 		lla	a5,ddr_training_state.14230
 1122      93870700 
 1123 0934 4D47     		li	a4,19
 1124 0936 98C3     		sw	a4,0(a5)
 1125              		.loc 2 834 13
 1126 0938 6F10D04B 		j	.L69
 1127              	.L53:
 1128              	.LBB6:
 835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_BCLKSCLK_SW:
 837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * We have chosen to use software bclk sclk sweep instead of IP
 839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              
 841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t bclk_phase, bclk90_phase,refclk_phase;
 843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 bclk_answer = 0U;
 1129              		.loc 2 843 29
 1130 093c 97070000 		lla	a5,bclk_answer.14241
 1130      93870700 
 1131 0944 23A00700 		sw	zero,0(a5)
 1132              	.LBB7:
 844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
 846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * BEGIN MANUAL BCLKSCLK TRAINING
 847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
 848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t rx_previous=0x3U;
 1133              		.loc 2 848 30
 1134 0948 8D47     		li	a5,3
 1135 094a 232EF4FC 		sw	a5,-36(s0)
 849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t rx_current=0U;
 1136              		.loc 2 849 30
 1137 094e 232604F6 		sw	zero,-148(s0)
 850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t answer_count[8U]={0U,0U,0U,0U,0U,0U,0U,0U};
 1138              		.loc 2 850 30
 1139 0952 232404F0 		sw	zero,-248(s0)
 1140 0956 232604F0 		sw	zero,-244(s0)
 1141 095a 232804F0 		sw	zero,-240(s0)
 1142 095e 232A04F0 		sw	zero,-236(s0)
 1143 0962 232C04F0 		sw	zero,-232(s0)
 1144 0966 232E04F0 		sw	zero,-228(s0)
 1145 096a 232004F2 		sw	zero,-224(s0)
 1146 096e 232204F2 		sw	zero,-220(s0)
 851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t answer_index=0U;
 1147              		.loc 2 851 30
 1148 0972 232404F6 		sw	zero,-152(s0)
 1149              	.LBB8:
 852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*UPPER LIMIT MUST BE MULTIPLE OF 8 */
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     for (uint32_t i=0U; i<(8U * 100); i++)
 1150              		.loc 2 854 35
 1151 0976 232C04FC 		sw	zero,-40(s0)
 1152              		.loc 2 854 21
 1153 097a 8DAA     		j	.L84
 1154              	.L89:
 1155              	.LBB9:
 855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk_phase   = ( i    & 0x07UL ) << 8U;
 1156              		.loc 2 857 58
 1157 097c 832784FD 		lw	a5,-40(s0)
 1158 0980 9B978700 		slliw	a5,a5,8
 1159 0984 8127     		sext.w	a5,a5
 1160 0986 93F70770 		andi	a5,a5,1792
 1161 098a 8127     		sext.w	a5,a5
 1162              		.loc 2 857 38
 1163 098c 232AF4F2 		sw	a5,-204(s0)
 858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase = ((i+2U) & 0x07UL ) << 11U;
 1164              		.loc 2 858 43
 1165 0990 832784FD 		lw	a5,-40(s0)
 1166 0994 8927     		addiw	a5,a5,2
 1167 0996 8127     		sext.w	a5,a5
 1168              		.loc 2 858 59
 1169 0998 9B97B700 		slliw	a5,a5,11
 1170 099c 8127     		sext.w	a5,a5
 1171 099e 3E87     		mv	a4,a5
 1172 09a0 9167     		li	a5,16384
 1173 09a2 93870780 		addi	a5,a5,-2048
 1174 09a6 F98F     		and	a5,a4,a5
 1175 09a8 8127     		sext.w	a5,a5
 1176              		.loc 2 858 38
 1177 09aa 2328F4F2 		sw	a5,-208(s0)
 859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * LOAD BCLK90 PHASE
 861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          */
 862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 1178              		.loc 2 862 52
 1179 09ae 032744F3 		lw	a4,-204(s0)
 1180 09b2 832704F3 		lw	a5,-208(s0)
 1181 09b6 D98F     		or	a5,a4,a5
 1182 09b8 1B870700 		sext.w	a4,a5
 1183              		.loc 2 862 40
 1184 09bc 97070000 		lla	a5,MSS_SCB_DDR_PLL
 1184      93870700 
 1185 09c4 9C63     		ld	a5,0(a5)
 1186              		.loc 2 862 52
 1187 09c6 BA86     		mv	a3,a4
 1188 09c8 1167     		li	a4,16384
 1189 09ca 0D07     		addi	a4,a4,3
 1190 09cc 558F     		or	a4,a3,a4
 1191 09ce 0127     		sext.w	a4,a4
 1192 09d0 98D3     		sw	a4,32(a5)
 863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00000003UL | bclk_phase | bclk90_phase);
 1193              		.loc 2 863 52
 1194 09d2 032744F3 		lw	a4,-204(s0)
 1195 09d6 832704F3 		lw	a5,-208(s0)
 1196 09da D98F     		or	a5,a4,a5
 1197 09dc 1B870700 		sext.w	a4,a5
 1198              		.loc 2 863 40
 1199 09e0 97070000 		lla	a5,MSS_SCB_DDR_PLL
 1199      93870700 
 1200 09e8 9C63     		ld	a5,0(a5)
 1201              		.loc 2 863 52
 1202 09ea 13673700 		ori	a4,a4,3
 1203 09ee 0127     		sext.w	a4,a4
 1204 09f0 98D3     		sw	a4,32(a5)
 864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 1205              		.loc 2 864 52
 1206 09f2 032744F3 		lw	a4,-204(s0)
 1207 09f6 832704F3 		lw	a5,-208(s0)
 1208 09fa D98F     		or	a5,a4,a5
 1209 09fc 1B870700 		sext.w	a4,a5
 1210              		.loc 2 864 40
 1211 0a00 97070000 		lla	a5,MSS_SCB_DDR_PLL
 1211      93870700 
 1212 0a08 9C63     		ld	a5,0(a5)
 1213              		.loc 2 864 52
 1214 0a0a BA86     		mv	a3,a4
 1215 0a0c 1167     		li	a4,16384
 1216 0a0e 0D07     		addi	a4,a4,3
 1217 0a10 558F     		or	a4,a3,a4
 1218 0a12 0127     		sext.w	a4,a4
 1219 0a14 98D3     		sw	a4,32(a5)
 865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         * No pause required, causes an issue
 868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         */
 869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         * SAMPLE RX_BCLK
 872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         */
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rx_current = ((CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_l
 1220              		.loc 2 873 57
 1221 0a16 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1221      93870700 
 1222 0a1e 9863     		ld	a4,0(a5)
 1223              		.loc 2 873 84
 1224 0a20 8567     		li	a5,4096
 1225 0a22 BA97     		add	a5,a4,a5
 1226 0a24 83A7C78A 		lw	a5,-1876(a5)
 1227 0a28 8127     		sext.w	a5,a5
 1228              		.loc 2 873 112
 1229 0a2a 9BD7C700 		srliw	a5,a5,12
 1230 0a2e 8127     		sext.w	a5,a5
 1231              		.loc 2 873 36
 1232 0a30 8D8B     		andi	a5,a5,3
 1233 0a32 2326F4F6 		sw	a5,-148(s0)
 874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if ((rx_current & (~rx_previous)) != 0x00000000UL)
 1234              		.loc 2 875 44
 1235 0a36 8327C4FD 		lw	a5,-36(s0)
 1236 0a3a 93C7F7FF 		not	a5,a5
 1237 0a3e 1B870700 		sext.w	a4,a5
 1238              		.loc 2 875 41
 1239 0a42 8327C4F6 		lw	a5,-148(s0)
 1240 0a46 F98F     		and	a5,a5,a4
 1241 0a48 8127     		sext.w	a5,a5
 1242              		.loc 2 875 28
 1243 0a4a 8DCB     		beq	a5,zero,.L85
 876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             answer_index=i&0x07U;
 1244              		.loc 2 877 41
 1245 0a4c 832784FD 		lw	a5,-40(s0)
 1246 0a50 9D8B     		andi	a5,a5,7
 1247 0a52 2324F4F6 		sw	a5,-152(s0)
 878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             /* increment the answer count for this index */
 879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             answer_count[answer_index]++;
 1248              		.loc 2 879 41
 1249 0a56 836784F6 		lwu	a5,-152(s0)
 1250 0a5a 8A07     		slli	a5,a5,2
 1251 0a5c 130704FF 		addi	a4,s0,-16
 1252 0a60 BA97     		add	a5,a4,a5
 1253 0a62 83A787F1 		lw	a5,-232(a5)
 1254              		.loc 2 879 55
 1255 0a66 8527     		addiw	a5,a5,1
 1256 0a68 1B870700 		sext.w	a4,a5
 1257 0a6c 836784F6 		lwu	a5,-152(s0)
 1258 0a70 8A07     		slli	a5,a5,2
 1259 0a72 930604FF 		addi	a3,s0,-16
 1260 0a76 B697     		add	a5,a3,a5
 1261 0a78 23ACE7F0 		sw	a4,-232(a5)
 1262              	.L85:
 880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rx_previous = rx_current;
 1263              		.loc 2 882 37
 1264 0a7c 8327C4F6 		lw	a5,-148(s0)
 1265 0a80 232EF4FC 		sw	a5,-36(s0)
 883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t max=0U;
 1266              		.loc 2 883 34
 1267 0a84 232604FE 		sw	zero,-20(s0)
 1268              	.LBB10:
 884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t j=0U;j<8U;j++)
 1269              		.loc 2 884 39
 1270 0a88 232404FE 		sw	zero,-24(s0)
 1271              		.loc 2 884 25
 1272 0a8c A1A0     		j	.L86
 1273              	.L88:
 885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             /* sweep through found answers and select the most common */
 887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (answer_count[j] > max)
 1274              		.loc 2 887 45
 1275 0a8e 836784FE 		lwu	a5,-24(s0)
 1276 0a92 8A07     		slli	a5,a5,2
 1277 0a94 130704FF 		addi	a4,s0,-16
 1278 0a98 BA97     		add	a5,a4,a5
 1279 0a9a 03A787F1 		lw	a4,-232(a5)
 1280              		.loc 2 887 32
 1281 0a9e 8327C4FE 		lw	a5,-20(s0)
 1282 0aa2 8127     		sext.w	a5,a5
 1283 0aa4 63F3E702 		bgeu	a5,a4,.L87
 888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 bclk_answer = j;
 1284              		.loc 2 889 45
 1285 0aa8 97070000 		lla	a5,bclk_answer.14241
 1285      93870700 
 1286 0ab0 032784FE 		lw	a4,-24(s0)
 1287 0ab4 98C3     		sw	a4,0(a5)
 890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 max=answer_count[j];
 1288              		.loc 2 890 36
 1289 0ab6 836784FE 		lwu	a5,-24(s0)
 1290 0aba 8A07     		slli	a5,a5,2
 1291 0abc 130704FF 		addi	a4,s0,-16
 1292 0ac0 BA97     		add	a5,a4,a5
 1293 0ac2 83A787F1 		lw	a5,-232(a5)
 1294 0ac6 2326F4FE 		sw	a5,-20(s0)
 1295              	.L87:
 884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 1296              		.loc 2 884 50 discriminator 2
 1297 0aca 832784FE 		lw	a5,-24(s0)
 1298 0ace 8527     		addiw	a5,a5,1
 1299 0ad0 2324F4FE 		sw	a5,-24(s0)
 1300              	.L86:
 884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 1301              		.loc 2 884 25 discriminator 1
 1302 0ad4 832784FE 		lw	a5,-24(s0)
 1303 0ad8 1B870700 		sext.w	a4,a5
 1304 0adc 9D47     		li	a5,7
 1305 0ade E3F8E7FA 		bleu	a4,a5,.L88
 1306              	.LBE10:
 1307              	.LBE9:
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 1308              		.loc 2 854 56 discriminator 2
 1309 0ae2 832784FD 		lw	a5,-40(s0)
 1310 0ae6 8527     		addiw	a5,a5,1
 1311 0ae8 232CF4FC 		sw	a5,-40(s0)
 1312              	.L84:
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 1313              		.loc 2 854 21 discriminator 1
 1314 0aec 832784FD 		lw	a5,-40(s0)
 1315 0af0 1B870700 		sext.w	a4,a5
 1316 0af4 9307F031 		li	a5,799
 1317 0af8 E3F2E7E8 		bleu	a4,a5,.L89
 1318              	.LBE8:
 1319              	.LBE7:
 891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
 892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_MANUAL_ADDCMD_TRAINING_SW;
 1320              		.loc 2 895 36
 1321 0afc 97070000 		lla	a5,ddr_training_state.14230
 1321      93870700 
 1322 0b04 4947     		li	a4,18
 1323 0b06 98C3     		sw	a4,0(a5)
 1324 0b08 6F10D02E 		j	.L69
 1325              	.L52:
 1326              	.LBB11:
 896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****           case DDR_MANUAL_ADDCMD_TRAINING_SW:
 899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
 901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * APPLY OFFSET & LOAD THE PHASE
 902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * bclk_sclk_offset_value
 903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * BCLK_SCLK_OFFSET_BASE
 904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
 905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk_phase = ((bclk_answer+bclk_sclk_offset(ddr_type))    & 0x07UL ) << 8U;
 1327              		.loc 2 906 52
 1328 0b0c 8327C4F7 		lw	a5,-132(s0)
 1329 0b10 3E85     		mv	a0,a5
 1330 0b12 97000000 		call	bclk_sclk_offset
 1330      E7800000 
 1331 0b1a AA87     		mv	a5,a0
 1332 0b1c 1B870700 		sext.w	a4,a5
 1333              		.loc 2 906 51
 1334 0b20 97070000 		lla	a5,bclk_answer.14241
 1334      93870700 
 1335 0b28 9C43     		lw	a5,0(a5)
 1336 0b2a B99F     		addw	a5,a4,a5
 1337 0b2c 8127     		sext.w	a5,a5
 1338              		.loc 2 906 94
 1339 0b2e 9B978700 		slliw	a5,a5,8
 1340 0b32 8127     		sext.w	a5,a5
 1341 0b34 93F70770 		andi	a5,a5,1792
 1342 0b38 8127     		sext.w	a5,a5
 1343              		.loc 2 906 36
 1344 0b3a 232AF4F2 		sw	a5,-204(s0)
 907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11
 1345              		.loc 2 907 52
 1346 0b3e 8327C4F7 		lw	a5,-132(s0)
 1347 0b42 3E85     		mv	a0,a5
 1348 0b44 97000000 		call	bclk_sclk_offset
 1348      E7800000 
 1349 0b4c AA87     		mv	a5,a0
 1350 0b4e 1B870700 		sext.w	a4,a5
 1351              		.loc 2 907 51
 1352 0b52 97070000 		lla	a5,bclk_answer.14241
 1352      93870700 
 1353 0b5a 9C43     		lw	a5,0(a5)
 1354 0b5c B99F     		addw	a5,a4,a5
 1355 0b5e 8127     		sext.w	a5,a5
 1356              		.loc 2 907 78
 1357 0b60 8927     		addiw	a5,a5,2
 1358 0b62 8127     		sext.w	a5,a5
 1359              		.loc 2 907 95
 1360 0b64 9B97B700 		slliw	a5,a5,11
 1361 0b68 8127     		sext.w	a5,a5
 1362 0b6a 3E87     		mv	a4,a5
 1363 0b6c 9167     		li	a5,16384
 1364 0b6e 93870780 		addi	a5,a5,-2048
 1365 0b72 F98F     		and	a5,a4,a5
 1366 0b74 8127     		sext.w	a5,a5
 1367              		.loc 2 907 37
 1368 0b76 2328F4F2 		sw	a5,-208(s0)
 908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 1369              		.loc 2 908 57
 1370 0b7a 032744F3 		lw	a4,-204(s0)
 1371 0b7e 832704F3 		lw	a5,-208(s0)
 1372 0b82 D98F     		or	a5,a4,a5
 1373 0b84 1B870700 		sext.w	a4,a5
 1374              		.loc 2 908 40
 1375 0b88 97070000 		lla	a5,MSS_SCB_DDR_PLL
 1375      93870700 
 1376 0b90 9C63     		ld	a5,0(a5)
 1377              		.loc 2 908 57
 1378 0b92 BA86     		mv	a3,a4
 1379 0b94 1167     		li	a4,16384
 1380 0b96 0D07     		addi	a4,a4,3
 1381 0b98 558F     		or	a4,a3,a4
 1382 0b9a 0127     		sext.w	a4,a4
 1383 0b9c 98D3     		sw	a4,32(a5)
 909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
 1384              		.loc 2 909 57
 1385 0b9e 032744F3 		lw	a4,-204(s0)
 1386 0ba2 832704F3 		lw	a5,-208(s0)
 1387 0ba6 D98F     		or	a5,a4,a5
 1388 0ba8 1B870700 		sext.w	a4,a5
 1389              		.loc 2 909 40
 1390 0bac 97070000 		lla	a5,MSS_SCB_DDR_PLL
 1390      93870700 
 1391 0bb4 9C63     		ld	a5,0(a5)
 1392              		.loc 2 909 57
 1393 0bb6 13673700 		ori	a4,a4,3
 1394 0bba 0127     		sext.w	a4,a4
 1395 0bbc 98D3     		sw	a4,32(a5)
 910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 1396              		.loc 2 910 57
 1397 0bbe 032744F3 		lw	a4,-204(s0)
 1398 0bc2 832704F3 		lw	a5,-208(s0)
 1399 0bc6 D98F     		or	a5,a4,a5
 1400 0bc8 1B870700 		sext.w	a4,a5
 1401              		.loc 2 910 40
 1402 0bcc 97070000 		lla	a5,MSS_SCB_DDR_PLL
 1402      93870700 
 1403 0bd4 9C63     		ld	a5,0(a5)
 1404              		.loc 2 910 57
 1405 0bd6 BA86     		mv	a3,a4
 1406 0bd8 1167     		li	a4,16384
 1407 0bda 0D07     		addi	a4,a4,3
 1408 0bdc 558F     		or	a4,a3,a4
 1409 0bde 0127     		sext.w	a4,a4
 1410 0be0 98D3     		sw	a4,32(a5)
 911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart,  "\n\r bclk_phase ", bclk_phase);
 915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart,  "\n\r bclk_sclk_offset value ", bclk_sclk_offset(
 916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET Store DRV & VREF initial values (to be re-applied after CA training) */
 918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t ca_drv=CFG_DDR_SGMII_PHY->rpc1_DRV.rpc1_DRV;
 1411              		.loc 2 918 54
 1412 0be2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1412      93870700 
 1413 0bea 9C63     		ld	a5,0(a5)
 1414              		.loc 2 918 30
 1415 0bec 83A74730 		lw	a5,772(a5)
 1416 0bf0 2322F4F6 		sw	a5,-156(s0)
 919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t ca_vref=(CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS >>12)&0x3F;
 1417              		.loc 2 919 56
 1418 0bf4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1418      93870700 
 1419 0bfc 9C63     		ld	a5,0(a5)
 1420              		.loc 2 919 66
 1421 0bfe 83A74718 		lw	a5,388(a5)
 1422 0c02 8127     		sext.w	a5,a5
 1423              		.loc 2 919 76
 1424 0c04 9BD7C700 		srliw	a5,a5,12
 1425 0c08 8127     		sext.w	a5,a5
 1426              		.loc 2 919 30
 1427 0c0a 93F7F703 		andi	a5,a5,63
 1428 0c0e 2320F4F6 		sw	a5,-160(s0)
 1429              	.LBB12:
 920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET DRIVE TO MAX */
 922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     { /* vref training begins */
 923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t dpc_bits_new;
 924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t vref_answer;
 925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t transition_a5_min_last = 129U;
 1430              		.loc 2 925 34
 1431 0c12 93071008 		li	a5,129
 1432 0c16 2326F4FC 		sw	a5,-52(s0)
 926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000001U;
 1433              		.loc 2 926 42
 1434 0c1a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1434      93870700 
 1435 0c22 9863     		ld	a4,0(a5)
 1436              		.loc 2 926 74
 1437 0c24 8567     		li	a5,4096
 1438 0c26 BA97     		add	a5,a4,a5
 1439 0c28 0547     		li	a4,1
 1440 0c2a 23ACE786 		sw	a4,-1928(a5)
 1441              	.LBB13:
 927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 1442              		.loc 2 927 39
 1443 0c2e 232404FC 		sw	zero,-56(s0)
 1444              		.loc 2 927 25
 1445 0c32 19A1     		j	.L90
 1446              	.L116:
 1447              	.LBB14:
 928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->rpc145.rpc145 = ca_indly;//TEMPORARY
 1448              		.loc 2 929 46
 1449 0c34 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1449      93870700 
 1450 0c3c 9C63     		ld	a5,0(a5)
 1451              		.loc 2 929 62
 1452 0c3e 032784FC 		lw	a4,-56(s0)
 1453 0c42 23A2E764 		sw	a4,1604(a5)
 930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 1454              		.loc 2 930 46
 1455 0c46 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1455      93870700 
 1456 0c4e 9C63     		ld	a5,0(a5)
 1457              		.loc 2 930 62
 1458 0c50 032784FC 		lw	a4,-56(s0)
 1459 0c54 23A6E764 		sw	a4,1612(a5)
 931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t break_loop=1;
 1460              		.loc 2 931 38
 1461 0c58 8547     		li	a5,1
 1462 0c5a 2322F4FC 		sw	a5,-60(s0)
 932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t in_window=0;
 1463              		.loc 2 932 38
 1464 0c5e 232004FC 		sw	zero,-64(s0)
 933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             vref_answer=128;
 1465              		.loc 2 933 40
 1466 0c62 93070008 		li	a5,128
 1467 0c66 2328F4FC 		sw	a5,-48(s0)
 1468              	.LBB15:
 934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t vref=5;vref <30;vref++) //begin vref training
 1469              		.loc 2 934 39
 1470 0c6a 9547     		li	a5,5
 1471 0c6c 232EF4FA 		sw	a5,-68(s0)
 1472              		.loc 2 934 25
 1473 0c70 65A6     		j	.L91
 1474              	.L113:
 1475              	.LBB16:
 935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t transition_a5_max=0;
 1476              		.loc 2 936 38
 1477 0c72 232C04FA 		sw	zero,-72(s0)
 937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t transition_a5_min=128;
 1478              		.loc 2 937 38
 1479 0c76 93070008 		li	a5,128
 1480 0c7a 232AF4FA 		sw	a5,-76(s0)
 938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t rx_a5_last,rx_a5;
 939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t transition_a5;
 940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t range_a5=0;
 1481              		.loc 2 940 38
 1482 0c7e 232E04F4 		sw	zero,-164(s0)
 941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(transition_a5_min_last > 128U)
 1483              		.loc 2 942 31
 1484 0c82 8327C4FC 		lw	a5,-52(s0)
 1485 0c86 1B870700 		sext.w	a4,a5
 1486 0c8a 93070008 		li	a5,128
 1487 0c8e 63F6E700 		bleu	a4,a5,.L92
 943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 transition_a5_min_last=128U;
 1488              		.loc 2 944 55
 1489 0c92 93070008 		li	a5,128
 1490 0c96 2326F4FC 		sw	a5,-52(s0)
 1491              	.L92:
 945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
 946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 1492              		.loc 2 947 47
 1493 0c9a B707023E 		li	a5,1040318464
 1494              		.loc 2 947 60
 1495 0c9e 23A00700 		sw	zero,0(a5)
 948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             //SET VREF HERE
 949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 1496              		.loc 2 949 29
 1497 0ca2 1305C012 		li	a0,300
 1498 0ca6 97000000 		call	delay
 1498      E7800000 
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (v
 1499              		.loc 2 950 61
 1500 0cae 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1500      93870700 
 1501 0cb6 9C63     		ld	a5,0(a5)
 1502              		.loc 2 950 71
 1503 0cb8 83A74718 		lw	a5,388(a5)
 1504 0cbc 8127     		sext.w	a5,a5
 1505              		.loc 2 950 81
 1506 0cbe 3E87     		mv	a4,a5
 1507 0cc0 B717FCFF 		li	a5,-258048
 1508 0cc4 FD17     		addi	a5,a5,-1
 1509 0cc6 F98F     		and	a5,a4,a5
 1510 0cc8 1B870700 		sext.w	a4,a5
 1511              		.loc 2 950 104
 1512 0ccc 8327C4FB 		lw	a5,-68(s0)
 1513 0cd0 9B97C700 		slliw	a5,a5,12
 1514 0cd4 8127     		sext.w	a5,a5
 1515              		.loc 2 950 96
 1516 0cd6 D98F     		or	a5,a4,a5
 1517 0cd8 8127     		sext.w	a5,a5
 1518              		.loc 2 950 41
 1519 0cda 3E87     		mv	a4,a5
 1520 0cdc B7070400 		li	a5,262144
 1521 0ce0 D98F     		or	a5,a4,a5
 1522 0ce2 232AF4FC 		sw	a5,-44(s0)
 951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 1523              		.loc 2 951 46
 1524 0ce6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1524      93870700 
 1525 0cee 9C63     		ld	a5,0(a5)
 1526              		.loc 2 951 65
 1527 0cf0 032744FD 		lw	a4,-44(s0)
 1528 0cf4 23A2E718 		sw	a4,388(a5)
 952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 1529              		.loc 2 952 29
 1530 0cf8 1305C012 		li	a0,300
 1531 0cfc 97000000 		call	delay
 1531      E7800000 
 953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 1532              		.loc 2 953 47
 1533 0d04 B707023E 		li	a5,1040318464
 1534              		.loc 2 953 60
 1535 0d08 0547     		li	a4,1
 1536 0d0a 98C3     		sw	a4,0(a5)
 954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 1537              		.loc 2 954 29
 1538 0d0c 1305C012 		li	a0,300
 1539 0d10 97000000 		call	delay
 1539      E7800000 
 955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              //ADDCMD Training improvement , adds delay on A9 loopback path - Sugge
 958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              //CFG_DDR_SGMII_PHY->rpc145.rpc145 = 0x8U;
 959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t deltat = 128UL;
 1540              		.loc 2 960 38
 1541 0d18 93070008 		li	a5,128
 1542 0d1c 2324F4FA 		sw	a5,-88(s0)
 1543              	.LBB17:
 961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             for (uint32_t j = 0; j<20 ; j++)
 1544              		.loc 2 962 43
 1545 0d20 232204FA 		sw	zero,-92(s0)
 1546              		.loc 2 962 29
 1547 0d24 29AC     		j	.L93
 1548              	.L104:
 963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 //LOAD INDLY
 966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direc
 1549              		.loc 2 966 50
 1550 0d26 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1550      93870700 
 1551 0d2e 9863     		ld	a4,0(a5)
 1552              		.loc 2 966 110
 1553 0d30 8567     		li	a5,4096
 1554 0d32 BA97     		add	a5,a4,a5
 1555 0d34 23A40788 		sw	zero,-1912(a5)
 967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 1556              		.loc 2 967 50
 1557 0d38 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1557      93870700 
 1558 0d40 9863     		ld	a4,0(a5)
 1559              		.loc 2 967 100
 1560 0d42 8567     		li	a5,4096
 1561 0d44 BA97     		add	a5,a4,a5
 1562 0d46 23A80788 		sw	zero,-1904(a5)
 968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 1563              		.loc 2 968 50
 1564 0d4a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1564      93870700 
 1565 0d52 9863     		ld	a4,0(a5)
 1566              		.loc 2 968 100
 1567 0d54 8567     		li	a5,4096
 1568 0d56 BA97     		add	a5,a4,a5
 1569 0d58 37071800 		li	a4,1572864
 1570 0d5c 23A8E788 		sw	a4,-1904(a5)
 969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 1571              		.loc 2 969 50
 1572 0d60 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1572      93870700 
 1573 0d68 9863     		ld	a4,0(a5)
 1574              		.loc 2 969 100
 1575 0d6a 8567     		li	a5,4096
 1576 0d6c BA97     		add	a5,a4,a5
 1577 0d6e 23A80788 		sw	zero,-1904(a5)
 970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 //LOAD OUTDLY
 972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direc
 1578              		.loc 2 972 50
 1579 0d72 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1579      93870700 
 1580 0d7a 9863     		ld	a4,0(a5)
 1581              		.loc 2 972 110
 1582 0d7c 8567     		li	a5,4096
 1583 0d7e BA97     		add	a5,a4,a5
 1584 0d80 37071800 		li	a4,1572864
 1585 0d84 23A4E788 		sw	a4,-1912(a5)
 973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 1586              		.loc 2 973 50
 1587 0d88 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1587      93870700 
 1588 0d90 9863     		ld	a4,0(a5)
 1589              		.loc 2 973 100
 1590 0d92 8567     		li	a5,4096
 1591 0d94 BA97     		add	a5,a4,a5
 1592 0d96 23A80788 		sw	zero,-1904(a5)
 974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 1593              		.loc 2 974 50
 1594 0d9a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1594      93870700 
 1595 0da2 9863     		ld	a4,0(a5)
 1596              		.loc 2 974 100
 1597 0da4 8567     		li	a5,4096
 1598 0da6 BA97     		add	a5,a4,a5
 1599 0da8 37071800 		li	a4,1572864
 1600 0dac 23A8E788 		sw	a4,-1904(a5)
 975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 1601              		.loc 2 975 50
 1602 0db0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1602      93870700 
 1603 0db8 9863     		ld	a4,0(a5)
 1604              		.loc 2 975 100
 1605 0dba 8567     		li	a5,4096
 1606 0dbc BA97     		add	a5,a4,a5
 1607 0dbe 23A80788 		sw	zero,-1904(a5)
 976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                // rx_a5_last=0x0;
 978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 rx_a5_last=0xF;
 1608              		.loc 2 978 43
 1609 0dc2 BD47     		li	a5,15
 1610 0dc4 2328F4FA 		sw	a5,-80(s0)
 979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 transition_a5=0;
 1611              		.loc 2 979 46
 1612 0dc8 232604FA 		sw	zero,-84(s0)
 980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 deltat=128;
 1613              		.loc 2 980 39
 1614 0dcc 93070008 		li	a5,128
 1615 0dd0 2324F4FA 		sw	a5,-88(s0)
 981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 delay(DELAY_CYCLES_500_NS);
 1616              		.loc 2 981 33
 1617 0dd4 1305C012 		li	a0,300
 1618 0dd8 97000000 		call	delay
 1618      E7800000 
 1619              	.LBB18:
 982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 for (uint32_t i=0; i < (128-ca_indly);i++)
 1620              		.loc 2 983 47
 1621 0de0 232004FA 		sw	zero,-96(s0)
 1622              		.loc 2 983 33
 1623 0de4 EDA8     		j	.L94
 1624              	.L101:
 984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 1625              		.loc 2 985 54
 1626 0de6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1626      93870700 
 1627 0dee 9863     		ld	a4,0(a5)
 1628              		.loc 2 985 104
 1629 0df0 8567     		li	a5,4096
 1630 0df2 BA97     		add	a5,a4,a5
 1631 0df4 23A00788 		sw	zero,-1920(a5)
 986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 1632              		.loc 2 986 54
 1633 0df8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1633      93870700 
 1634 0e00 9863     		ld	a4,0(a5)
 1635              		.loc 2 986 104
 1636 0e02 8567     		li	a5,4096
 1637 0e04 BA97     		add	a5,a4,a5
 1638 0e06 37071800 		li	a4,1572864
 1639 0e0a 23A0E788 		sw	a4,-1920(a5)
 987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 1640              		.loc 2 987 54
 1641 0e0e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1641      93870700 
 1642 0e16 9863     		ld	a4,0(a5)
 1643              		.loc 2 987 104
 1644 0e18 8567     		li	a5,4096
 1645 0e1a BA97     		add	a5,a4,a5
 1646 0e1c 23A00788 		sw	zero,-1920(a5)
 988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     delay(DELAY_CYCLES_500_NS);
 1647              		.loc 2 988 37
 1648 0e20 1305C012 		li	a0,300
 1649 0e24 97000000 		call	delay
 1649      E7800000 
 989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_ad
 1650              		.loc 2 989 63
 1651 0e2c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1651      93870700 
 1652 0e34 9863     		ld	a4,0(a5)
 1653              		.loc 2 989 90
 1654 0e36 8567     		li	a5,4096
 1655 0e38 BA97     		add	a5,a4,a5
 1656 0e3a 83A7C78A 		lw	a5,-1876(a5)
 1657 0e3e 8127     		sext.w	a5,a5
 1658              		.loc 2 989 127
 1659 0e40 9BD78700 		srliw	a5,a5,8
 1660 0e44 8127     		sext.w	a5,a5
 1661              		.loc 2 989 43
 1662 0e46 8D8B     		andi	a5,a5,3
 1663 0e48 232CF4F4 		sw	a5,-168(s0)
 990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     if (transition_a5 != 0){
 1664              		.loc 2 991 40
 1665 0e4c 8327C4FA 		lw	a5,-84(s0)
 1666 0e50 8127     		sext.w	a5,a5
 1667 0e52 81CF     		beq	a5,zero,.L95
 992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                        if (((i - transition_a5) > 8) ){ //was 8 ////////////
 1668              		.loc 2 992 48
 1669 0e54 032704FA 		lw	a4,-96(s0)
 1670 0e58 8327C4FA 		lw	a5,-84(s0)
 1671 0e5c BB07F740 		subw	a5,a4,a5
 1672 0e60 8127     		sext.w	a5,a5
 1673              		.loc 2 992 43
 1674 0e62 3E87     		mv	a4,a5
 1675 0e64 A147     		li	a5,8
 1676 0e66 63EAE708 		bgtu	a4,a5,.L200
 1677              	.L95:
 993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                            break;
 994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                        }
 995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     }
 996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     if (transition_a5 ==0) {
 1678              		.loc 2 997 40
 1679 0e6a 8327C4FA 		lw	a5,-84(s0)
 1680 0e6e 8127     		sext.w	a5,a5
 1681 0e70 95E7     		bne	a5,zero,.L97
 998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          // if ( ((rx_a5 ^ rx_a5_last) & (~rx_a5) )  ){
 999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 1682              		.loc 2 999 69
 1683 0e72 832704FB 		lw	a5,-80(s0)
 1684 0e76 93C7F7FF 		not	a5,a5
 1685 0e7a 1B870700 		sext.w	a4,a5
 1686 0e7e 832784F5 		lw	a5,-168(s0)
 1687 0e82 F98F     		and	a5,a5,a4
 1688 0e84 8127     		sext.w	a5,a5
 1689              		.loc 2 999 45
 1690 0e86 91C7     		beq	a5,zero,.L98
1000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              transition_a5 = i;
 1691              		.loc 2 1000 60
 1692 0e88 832704FA 		lw	a5,-96(s0)
 1693 0e8c 2326F4FA 		sw	a5,-84(s0)
 1694 0e90 91A0     		j	.L100
 1695              	.L98:
1001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          }
1002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          else{
1003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          rx_a5_last=rx_a5;
 1696              		.loc 2 1003 52
 1697 0e92 832784F5 		lw	a5,-168(s0)
 1698 0e96 2328F4FA 		sw	a5,-80(s0)
 1699 0e9a 2DA8     		j	.L100
 1700              	.L97:
1004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          }
1005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      }
1006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      else {
1007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          if ((i - transition_a5) == 4)  //was 4 ////////////
 1701              		.loc 2 1007 49
 1702 0e9c 032704FA 		lw	a4,-96(s0)
 1703 0ea0 8327C4FA 		lw	a5,-84(s0)
 1704 0ea4 BB07F740 		subw	a5,a4,a5
 1705 0ea8 8127     		sext.w	a5,a5
 1706              		.loc 2 1007 45
 1707 0eaa 3E87     		mv	a4,a5
 1708 0eac 9147     		li	a5,4
 1709 0eae 6313F702 		bne	a4,a5,.L100
1008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              //if (rx_a5!=rx_a5_last) //IF rx_ca not stable after 4
1009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                             // if(!((rx_a5 ^ rx_a5_last) & (~rx_a5) ))
1010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 1710              		.loc 2 1010 72
 1711 0eb2 832704FB 		lw	a5,-80(s0)
 1712 0eb6 93C7F7FF 		not	a5,a5
 1713 0eba 1B870700 		sext.w	a4,a5
 1714 0ebe 832784F5 		lw	a5,-168(s0)
 1715 0ec2 F98F     		and	a5,a5,a4
 1716 0ec4 8127     		sext.w	a5,a5
 1717              		.loc 2 1010 48
 1718 0ec6 99E7     		bne	a5,zero,.L100
1011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              {
1012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                  transition_a5=0; //Continue looking for transition
 1719              		.loc 2 1012 63
 1720 0ec8 232604FA 		sw	zero,-84(s0)
1013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                  rx_a5_last=rx_a5;
 1721              		.loc 2 1013 60
 1722 0ecc 832784F5 		lw	a5,-168(s0)
 1723 0ed0 2328F4FA 		sw	a5,-80(s0)
 1724              	.L100:
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 1725              		.loc 2 983 72 discriminator 2
 1726 0ed4 832704FA 		lw	a5,-96(s0)
 1727 0ed8 8527     		addiw	a5,a5,1
 1728 0eda 2320F4FA 		sw	a5,-96(s0)
 1729              	.L94:
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 1730              		.loc 2 983 60 discriminator 1
 1731 0ede 13070008 		li	a4,128
 1732 0ee2 832784FC 		lw	a5,-56(s0)
 1733 0ee6 BB07F740 		subw	a5,a4,a5
 1734 0eea 1B870700 		sext.w	a4,a5
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 1735              		.loc 2 983 33 discriminator 1
 1736 0eee 832704FA 		lw	a5,-96(s0)
 1737 0ef2 8127     		sext.w	a5,a5
 1738 0ef4 E3E9E7EE 		bltu	a5,a4,.L101
 1739 0ef8 11A0     		j	.L96
 1740              	.L200:
 993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                        }
 1741              		.loc 2 993 44
 1742 0efa 0100     		nop
 1743              	.L96:
 1744              	.LBE18:
1014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              }
1015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      }
1016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }//delay loop ends here
1020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 if (transition_a5 !=0)
 1745              		.loc 2 1020 36
 1746 0efc 8327C4FA 		lw	a5,-84(s0)
 1747 0f00 8127     		sext.w	a5,a5
 1748 0f02 8DCB     		beq	a5,zero,.L102
1021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     if (transition_a5 > transition_a5_max)
 1749              		.loc 2 1022 40
 1750 0f04 0327C4FA 		lw	a4,-84(s0)
 1751 0f08 832784FB 		lw	a5,-72(s0)
 1752 0f0c 0127     		sext.w	a4,a4
 1753 0f0e 8127     		sext.w	a5,a5
 1754 0f10 63F6E700 		bleu	a4,a5,.L103
1023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     {
1024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         transition_a5_max = transition_a5;
 1755              		.loc 2 1024 59
 1756 0f14 8327C4FA 		lw	a5,-84(s0)
 1757 0f18 232CF4FA 		sw	a5,-72(s0)
 1758              	.L103:
1025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     }
1026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     if (transition_a5 < transition_a5_min)
 1759              		.loc 2 1026 40
 1760 0f1c 0327C4FA 		lw	a4,-84(s0)
 1761 0f20 832744FB 		lw	a5,-76(s0)
 1762 0f24 0127     		sext.w	a4,a4
 1763 0f26 8127     		sext.w	a5,a5
 1764 0f28 6376F700 		bgeu	a4,a5,.L102
1027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     {
1028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         transition_a5_min = transition_a5;
 1765              		.loc 2 1029 59
 1766 0f2c 8327C4FA 		lw	a5,-84(s0)
 1767 0f30 232AF4FA 		sw	a5,-76(s0)
 1768              	.L102:
 962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 1769              		.loc 2 962 58 discriminator 2
 1770 0f34 832744FA 		lw	a5,-92(s0)
 1771 0f38 8527     		addiw	a5,a5,1
 1772 0f3a 2322F4FA 		sw	a5,-92(s0)
 1773              	.L93:
 962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 1774              		.loc 2 962 29 discriminator 1
 1775 0f3e 832744FA 		lw	a5,-92(s0)
 1776 0f42 1B870700 		sext.w	a4,a5
 1777 0f46 CD47     		li	a5,19
 1778 0f48 E3FFE7DC 		bleu	a4,a5,.L104
 1779              	.LBE17:
1030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     }
1031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }//Sample loop ends here
1033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             range_a5=transition_a5_max-transition_a5_min;
 1780              		.loc 2 1033 37
 1781 0f4c 032784FB 		lw	a4,-72(s0)
 1782 0f50 832744FB 		lw	a5,-76(s0)
 1783 0f54 BB07F740 		subw	a5,a4,a5
 1784 0f58 232EF4F4 		sw	a5,-164(s0)
1034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (transition_a5_min < 10){
 1785              		.loc 2 1034 32
 1786 0f5c 832744FB 		lw	a5,-76(s0)
 1787 0f60 1B870700 		sext.w	a4,a5
 1788 0f64 A547     		li	a5,9
 1789 0f66 63E4E700 		bgtu	a4,a5,.L105
1035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 break_loop=0;
 1790              		.loc 2 1035 43
 1791 0f6a 232204FC 		sw	zero,-60(s0)
 1792              	.L105:
1036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (range_a5 <=5)
 1793              		.loc 2 1039 32
 1794 0f6e 8327C4F5 		lw	a5,-164(s0)
 1795 0f72 1B870700 		sext.w	a4,a5
 1796 0f76 9547     		li	a5,5
 1797 0f78 63ECE704 		bgtu	a4,a5,.L106
1040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 //(min(transition_a5_min - transition_a5_min_last,transition_a5_min
1042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 if (transition_a5_min > transition_a5_min_last)
 1798              		.loc 2 1042 36
 1799 0f7c 032744FB 		lw	a4,-76(s0)
 1800 0f80 8327C4FC 		lw	a5,-52(s0)
 1801 0f84 0127     		sext.w	a4,a4
 1802 0f86 8127     		sext.w	a5,a5
 1803 0f88 63FBE700 		bleu	a4,a5,.L107
1043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     deltat=transition_a5_min-transition_a5_min_last;
 1804              		.loc 2 1044 43
 1805 0f8c 032744FB 		lw	a4,-76(s0)
 1806 0f90 8327C4FC 		lw	a5,-52(s0)
 1807 0f94 BB07F740 		subw	a5,a4,a5
 1808 0f98 2324F4FA 		sw	a5,-88(s0)
 1809 0f9c 09A8     		j	.L108
 1810              	.L107:
1045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 else
1047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     deltat=transition_a5_min_last-transition_a5_min;
 1811              		.loc 2 1048 43
 1812 0f9e 0327C4FC 		lw	a4,-52(s0)
 1813 0fa2 832744FB 		lw	a5,-76(s0)
 1814 0fa6 BB07F740 		subw	a5,a4,a5
 1815 0faa 2324F4FA 		sw	a5,-88(s0)
 1816              	.L108:
1049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 if (deltat <=5)
 1817              		.loc 2 1050 36
 1818 0fae 832784FA 		lw	a5,-88(s0)
 1819 0fb2 1B870700 		sext.w	a4,a5
 1820 0fb6 9547     		li	a5,5
 1821 0fb8 63E2E702 		bgtu	a4,a5,.L110
1051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     in_window=(in_window<<1)|1;
 1822              		.loc 2 1052 57
 1823 0fbc 832704FC 		lw	a5,-64(s0)
 1824 0fc0 9B971700 		slliw	a5,a5,1
 1825 0fc4 8127     		sext.w	a5,a5
 1826              		.loc 2 1052 46
 1827 0fc6 93E71700 		ori	a5,a5,1
 1828 0fca 2320F4FC 		sw	a5,-64(s0)
 1829 0fce 39A0     		j	.L110
 1830              	.L106:
1053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             else
1056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 in_window=(in_window<<1)|0;
 1831              		.loc 2 1057 42
 1832 0fd0 832704FC 		lw	a5,-64(s0)
 1833 0fd4 9B971700 		slliw	a5,a5,1
 1834 0fd8 2320F4FC 		sw	a5,-64(s0)
 1835              	.L110:
1058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  "\n\r ca_indly ", ca_indly);
1062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " vref ", vref);
1063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " a5_dly_max:", transition_a5_max);
1064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " a5_dly_min:", transition_a5_min);
1065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " a5_dly_min_last:", transition_a5_min_la
1066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " range_a5:", range_a5);
1067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " deltat:", deltat);
1068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " in_window:", in_window);
1069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " vref_answer:", vref_answer);
1070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(vref_answer==128)
 1836              		.loc 2 1071 31
 1837 0fdc 832704FD 		lw	a5,-48(s0)
 1838 0fe0 1B870700 		sext.w	a4,a5
 1839 0fe4 93070008 		li	a5,128
 1840 0fe8 631FF700 		bne	a4,a5,.L111
1072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 if ((in_window &0x3)==0x3) //ALISTER CHANGE 2/17/2021
 1841              		.loc 2 1073 48
 1842 0fec 832704FC 		lw	a5,-64(s0)
 1843 0ff0 8D8B     		andi	a5,a5,3
 1844 0ff2 8127     		sext.w	a5,a5
 1845              		.loc 2 1073 36
 1846 0ff4 3E87     		mv	a4,a5
 1847 0ff6 8D47     		li	a5,3
 1848 0ff8 6317F700 		bne	a4,a5,.L111
1074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     vref_answer=vref; //ALISTER CHANGE
 1849              		.loc 2 1075 48
 1850 0ffc 8327C4FB 		lw	a5,-68(s0)
 1851 1000 2328F4FC 		sw	a5,-48(s0)
1076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef PRINT_CA_VREF_WINDOW
1077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     break;
 1852              		.loc 2 1077 37
 1853 1004 0DA0     		j	.L112
 1854              	.L111:
1078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             transition_a5_min_last=transition_a5_min;
 1855              		.loc 2 1081 51 discriminator 2
 1856 1006 832744FB 		lw	a5,-76(s0)
 1857 100a 2326F4FC 		sw	a5,-52(s0)
 1858              	.LBE16:
 934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 1859              		.loc 2 934 59 discriminator 2
 1860 100e 8327C4FB 		lw	a5,-68(s0)
 1861 1012 8527     		addiw	a5,a5,1
 1862 1014 232EF4FA 		sw	a5,-68(s0)
 1863              	.L91:
 934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 1864              		.loc 2 934 25 discriminator 1
 1865 1018 8327C4FB 		lw	a5,-68(s0)
 1866 101c 1B870700 		sext.w	a4,a5
 1867 1020 F547     		li	a5,29
 1868 1022 E3F8E7C4 		bleu	a4,a5,.L113
 1869              	.L112:
 1870              	.LBE15:
1082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (break_loop)
 1871              		.loc 2 1083 32
 1872 1026 832744FC 		lw	a5,-60(s0)
 1873 102a 8127     		sext.w	a5,a5
 1874 102c 91EF     		bne	a5,zero,.L201
 1875              	.LBE14:
 927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 1876              		.loc 2 927 73 discriminator 2
 1877 102e 832784FC 		lw	a5,-56(s0)
 1878 1032 9527     		addiw	a5,a5,5
 1879 1034 2324F4FC 		sw	a5,-56(s0)
 1880              	.L90:
 927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 1881              		.loc 2 927 25 discriminator 1
 1882 1038 832784FC 		lw	a5,-56(s0)
 1883 103c 1B870700 		sext.w	a4,a5
 1884 1040 F547     		li	a5,29
 1885 1042 E3F9E7BE 		bleu	a4,a5,.L116
 1886 1046 11A0     		j	.L115
 1887              	.L201:
 1888              	.LBB19:
1084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 break;
 1889              		.loc 2 1085 33
 1890 1048 0100     		nop
 1891              	.L115:
 1892              	.LBE19:
 1893              	.LBE13:
1086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (vref_answer!=128U)
1090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  "\n\r vref_answer found", vref_answer);
1092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         else
1094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  "\n\r CA_VREF training failed! ", vref_an
1096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 1894              		.loc 2 1099 43
 1895 104a B707023E 		li	a5,1040318464
 1896              		.loc 2 1099 56
 1897 104e 23A00700 		sw	zero,0(a5)
1100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* SET VREF HERE */
1101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 1898              		.loc 2 1101 25
 1899 1052 1305C012 		li	a0,300
 1900 1056 97000000 		call	delay
 1900      E7800000 
1102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if(vref_answer == 128U)
 1901              		.loc 2 1102 27
 1902 105e 832704FD 		lw	a5,-48(s0)
 1903 1062 1B870700 		sext.w	a4,a5
 1904 1066 93070008 		li	a5,128
 1905 106a 6312F704 		bne	a4,a5,.L117
1103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             vref_answer = 0x10U;
 1906              		.loc 2 1104 41
 1907 106e C147     		li	a5,16
 1908 1070 2328F4FC 		sw	a5,-48(s0)
1105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (v
 1909              		.loc 2 1105 61
 1910 1074 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1910      93870700 
 1911 107c 9C63     		ld	a5,0(a5)
 1912              		.loc 2 1105 71
 1913 107e 83A74718 		lw	a5,388(a5)
 1914 1082 8127     		sext.w	a5,a5
 1915              		.loc 2 1105 81
 1916 1084 3E87     		mv	a4,a5
 1917 1086 B717FCFF 		li	a5,-258048
 1918 108a FD17     		addi	a5,a5,-1
 1919 108c F98F     		and	a5,a4,a5
 1920 108e 1B870700 		sext.w	a4,a5
 1921              		.loc 2 1105 111
 1922 1092 832704FD 		lw	a5,-48(s0)
 1923 1096 9B97C700 		slliw	a5,a5,12
 1924 109a 8127     		sext.w	a5,a5
 1925              		.loc 2 1105 96
 1926 109c D98F     		or	a5,a4,a5
 1927 109e 8127     		sext.w	a5,a5
 1928              		.loc 2 1105 41
 1929 10a0 3E87     		mv	a4,a5
 1930 10a2 B7070400 		li	a5,262144
 1931 10a6 D98F     		or	a5,a4,a5
 1932 10a8 232AF4FC 		sw	a5,-44(s0)
 1933 10ac 2DA8     		j	.L118
 1934              	.L117:
1106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         else
1108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             vref_answer = vref_answer;
1110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (v
 1935              		.loc 2 1110 61
 1936 10ae 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1936      93870700 
 1937 10b6 9C63     		ld	a5,0(a5)
 1938              		.loc 2 1110 71
 1939 10b8 83A74718 		lw	a5,388(a5)
 1940 10bc 8127     		sext.w	a5,a5
 1941              		.loc 2 1110 81
 1942 10be 3E87     		mv	a4,a5
 1943 10c0 B717FCFF 		li	a5,-258048
 1944 10c4 FD17     		addi	a5,a5,-1
 1945 10c6 F98F     		and	a5,a4,a5
 1946 10c8 1B870700 		sext.w	a4,a5
 1947              		.loc 2 1110 111
 1948 10cc 832704FD 		lw	a5,-48(s0)
 1949 10d0 9B97C700 		slliw	a5,a5,12
 1950 10d4 8127     		sext.w	a5,a5
 1951              		.loc 2 1110 96
 1952 10d6 D98F     		or	a5,a4,a5
 1953 10d8 8127     		sext.w	a5,a5
 1954              		.loc 2 1110 41
 1955 10da 3E87     		mv	a4,a5
 1956 10dc B7070400 		li	a5,262144
 1957 10e0 D98F     		or	a5,a4,a5
 1958 10e2 232AF4FC 		sw	a5,-44(s0)
 1959              	.L118:
1111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 1960              		.loc 2 1113 42
 1961 10e6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1961      93870700 
 1962 10ee 9C63     		ld	a5,0(a5)
 1963              		.loc 2 1113 61
 1964 10f0 032744FD 		lw	a4,-44(s0)
 1965 10f4 23A2E718 		sw	a4,388(a5)
1114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 1966              		.loc 2 1114 25
 1967 10f8 1305C012 		li	a0,300
 1968 10fc 97000000 		call	delay
 1968      E7800000 
1115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 1969              		.loc 2 1115 43
 1970 1104 B707023E 		li	a5,1040318464
 1971              		.loc 2 1115 56
 1972 1108 0547     		li	a4,1
 1973 110a 98C3     		sw	a4,0(a5)
1116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_MICRO);
 1974              		.loc 2 1116 25
 1975 110c B7970400 		li	a5,299008
 1976 1110 1385073E 		addi	a0,a5,992
 1977 1114 97000000 		call	delay
 1977      E7800000 
 1978              	.LBE12:
1117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }/* end vref_training; */
1119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((ddr_type == DDR3)||(ddr_type == DDR3L))
 1979              		.loc 2 1120 24
 1980 111c 8327C4F7 		lw	a5,-132(s0)
 1981 1120 8127     		sext.w	a5,a5
 1982 1122 81CB     		beq	a5,zero,.L119
 1983              		.loc 2 1120 43 discriminator 1
 1984 1124 8327C4F7 		lw	a5,-132(s0)
 1985 1128 1B870700 		sext.w	a4,a5
 1986 112c 8547     		li	a5,1
 1987 112e 631CF702 		bne	a4,a5,.L120
 1988              	.L119:
1121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         ddr3_address_cmd_training(ddr_type, &refclk_sweep_index, retry_count, &bclk
 1989              		.loc 2 1122 25
 1990 1132 97070000 		lla	a5,retry_count.14233
 1990      93870700 
 1991 113a 9043     		lw	a2,0(a5)
 1992 113c 9307C4F2 		addi	a5,s0,-212
 1993 1140 130704F3 		addi	a4,s0,-208
 1994 1144 930644F3 		addi	a3,s0,-204
 1995 1148 0325C4F7 		lw	a0,-132(s0)
 1996 114c 17080000 		lla	a6,refclk_offset.14239
 1996      13080800 
 1997 1154 97050000 		lla	a1,refclk_sweep_index.14240
 1997      93850500 
 1998 115c 97000000 		call	ddr3_address_cmd_training
 1998      E7800000 
 1999 1164 09A2     		j	.L121
 2000              	.L120:
1123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else if (ddr_type != LPDDR4)
 2001              		.loc 2 1124 29
 2002 1166 8327C4F7 		lw	a5,-132(s0)
 2003 116a 1B870700 		sext.w	a4,a5
 2004 116e 9147     		li	a5,4
 2005 1170 6304F702 		beq	a4,a5,.L122
1125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         non_lpddr4_address_cmd_training(ddr_type, &refclk_sweep_index, &bclk_phase,
 2006              		.loc 2 1126 25
 2007 1174 1307C4F2 		addi	a4,s0,-212
 2008 1178 930604F3 		addi	a3,s0,-208
 2009 117c 130644F3 		addi	a2,s0,-204
 2010 1180 8327C4F7 		lw	a5,-132(s0)
 2011 1184 97050000 		lla	a1,refclk_sweep_index.14240
 2011      93850500 
 2012 118c 3E85     		mv	a0,a5
 2013 118e 97000000 		call	non_lpddr4_address_cmd_training
 2013      E7800000 
 2014 1196 C1A8     		j	.L121
 2015              	.L122:
1127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }   /* END MANUAL BCLKSCLK TRAINING */
1128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else /* LPDDR4 */
1129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* PRE_INITIALIZATION when using LPDDR4 */
1131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         refclk_phase =(0x7U)<<2U;
 2016              		.loc 2 1131 38
 2017 1198 F147     		li	a5,28
 2018 119a 2326F4F2 		sw	a5,-212(s0)
1132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x700;
 2019              		.loc 2 1132 51
 2020 119e 97070000 		lla	a5,MSS_SCB_DDR_PLL
 2020      93870700 
 2021 11a6 9C63     		ld	a5,0(a5)
 2022 11a8 9C53     		lw	a5,32(a5)
 2023 11aa 8127     		sext.w	a5,a5
 2024              		.loc 2 1132 63
 2025 11ac 93F70770 		andi	a5,a5,1792
 2026 11b0 8127     		sext.w	a5,a5
 2027              		.loc 2 1132 35
 2028 11b2 232AF4F2 		sw	a5,-204(s0)
1133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 2029              		.loc 2 1133 53
 2030 11b6 97070000 		lla	a5,MSS_SCB_DDR_PLL
 2030      93870700 
 2031 11be 9C63     		ld	a5,0(a5)
 2032 11c0 9C53     		lw	a5,32(a5)
 2033 11c2 8127     		sext.w	a5,a5
 2034              		.loc 2 1133 65
 2035 11c4 3E87     		mv	a4,a5
 2036 11c6 9167     		li	a5,16384
 2037 11c8 93870780 		addi	a5,a5,-2048
 2038 11cc F98F     		and	a5,a4,a5
 2039 11ce 8127     		sext.w	a5,a5
 2040              		.loc 2 1133 37
 2041 11d0 2328F4F2 		sw	a5,-208(s0)
1134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 2042              		.loc 2 1134 57
 2043 11d4 032744F3 		lw	a4,-204(s0)
 2044 11d8 832704F3 		lw	a5,-208(s0)
 2045 11dc D98F     		or	a5,a4,a5
 2046 11de 1B870700 		sext.w	a4,a5
 2047 11e2 8327C4F2 		lw	a5,-212(s0)
 2048 11e6 D98F     		or	a5,a4,a5
 2049 11e8 1B870700 		sext.w	a4,a5
 2050              		.loc 2 1134 40
 2051 11ec 97070000 		lla	a5,MSS_SCB_DDR_PLL
 2051      93870700 
 2052 11f4 9C63     		ld	a5,0(a5)
 2053              		.loc 2 1134 57
 2054 11f6 BA86     		mv	a3,a4
 2055 11f8 1167     		li	a4,16384
 2056 11fa 0D07     		addi	a4,a4,3
 2057 11fc 558F     		or	a4,a3,a4
 2058 11fe 0127     		sext.w	a4,a4
 2059 1200 98D3     		sw	a4,32(a5)
1135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
 2060              		.loc 2 1135 57
 2061 1202 032744F3 		lw	a4,-204(s0)
 2062 1206 832704F3 		lw	a5,-208(s0)
 2063 120a D98F     		or	a5,a4,a5
 2064 120c 1B870700 		sext.w	a4,a5
 2065 1210 8327C4F2 		lw	a5,-212(s0)
 2066 1214 D98F     		or	a5,a4,a5
 2067 1216 1B870700 		sext.w	a4,a5
 2068              		.loc 2 1135 40
 2069 121a 97070000 		lla	a5,MSS_SCB_DDR_PLL
 2069      93870700 
 2070 1222 9C63     		ld	a5,0(a5)
 2071              		.loc 2 1135 57
 2072 1224 13673700 		ori	a4,a4,3
 2073 1228 0127     		sext.w	a4,a4
 2074 122a 98D3     		sw	a4,32(a5)
1136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 2075              		.loc 2 1136 57
 2076 122c 032744F3 		lw	a4,-204(s0)
 2077 1230 832704F3 		lw	a5,-208(s0)
 2078 1234 D98F     		or	a5,a4,a5
 2079 1236 1B870700 		sext.w	a4,a5
 2080 123a 8327C4F2 		lw	a5,-212(s0)
 2081 123e D98F     		or	a5,a4,a5
 2082 1240 1B870700 		sext.w	a4,a5
 2083              		.loc 2 1136 40
 2084 1244 97070000 		lla	a5,MSS_SCB_DDR_PLL
 2084      93870700 
 2085 124c 9C63     		ld	a5,0(a5)
 2086              		.loc 2 1136 57
 2087 124e BA86     		mv	a3,a4
 2088 1250 1167     		li	a4,16384
 2089 1252 0D07     		addi	a4,a4,3
 2090 1254 558F     		or	a4,a3,a4
 2091 1256 0127     		sext.w	a4,a4
 2092 1258 98D3     		sw	a4,32(a5)
1137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 2093              		.loc 2 1137 25
 2094 125a 1305C012 		li	a0,300
 2095 125e 97000000 		call	delay
 2095      E7800000 
 2096              	.L121:
1138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                             
1140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart,  "\n\r Returning FPGA CA VREF & CA drive to user s
1142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET VREF BACK TO CONFIGURED VALUE */
1144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 2097              		.loc 2 1144 39
 2098 1266 B707023E 		li	a5,1040318464
 2099              		.loc 2 1144 52
 2100 126a 23A00700 		sw	zero,0(a5)
1145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 2101              		.loc 2 1145 21
 2102 126e 1305C012 		li	a0,300
 2103 1272 97000000 		call	delay
 2103      E7800000 
1146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=\
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (ca_vref <<12U)
 2104              		.loc 2 1148 48
 2105 127a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2105      93870700 
 2106 1282 9C63     		ld	a5,0(a5)
 2107              		.loc 2 1148 58
 2108 1284 83A74718 		lw	a5,388(a5)
 2109 1288 8127     		sext.w	a5,a5
 2110              		.loc 2 1148 68
 2111 128a 3E87     		mv	a4,a5
 2112 128c B717FCFF 		li	a5,-258048
 2113 1290 FD17     		addi	a5,a5,-1
 2114 1292 F98F     		and	a5,a4,a5
 2115 1294 1B870700 		sext.w	a4,a5
 2116              		.loc 2 1148 94
 2117 1298 832704F6 		lw	a5,-160(s0)
 2118 129c 9B97C700 		slliw	a5,a5,12
 2119 12a0 8127     		sext.w	a5,a5
 2120              		.loc 2 1148 83
 2121 12a2 D98F     		or	a5,a4,a5
 2122 12a4 1B870700 		sext.w	a4,a5
1147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (ca_vref <<12U)
 2123              		.loc 2 1147 38
 2124 12a8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2124      93870700 
 2125 12b0 9C63     		ld	a5,0(a5)
 2126              		.loc 2 1148 101
 2127 12b2 BA86     		mv	a3,a4
 2128 12b4 37070400 		li	a4,262144
 2129 12b8 558F     		or	a4,a3,a4
 2130 12ba 0127     		sext.w	a4,a4
1147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (ca_vref <<12U)
 2131              		.loc 2 1147 57
 2132 12bc 23A2E718 		sw	a4,388(a5)
1149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 2133              		.loc 2 1149 21
 2134 12c0 1305C012 		li	a0,300
 2135 12c4 97000000 		call	delay
 2135      E7800000 
1150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 2136              		.loc 2 1150 39
 2137 12cc B707023E 		li	a5,1040318464
 2138              		.loc 2 1150 52
 2139 12d0 0547     		li	a4,1
 2140 12d2 98C3     		sw	a4,0(a5)
1151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 2141              		.loc 2 1151 21
 2142 12d4 1305C012 		li	a0,300
 2143 12d8 97000000 		call	delay
 2143      E7800000 
1152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET CA DRV BACK TO CONFIGURED VALUE */
1153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc1_DRV.rpc1_DRV=ca_drv; //return ca_drv to original value
 2144              		.loc 2 1153 38
 2145 12e0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2145      93870700 
 2146 12e8 9C63     		ld	a5,0(a5)
 2147              		.loc 2 1153 57
 2148 12ea 032744F6 		lw	a4,-156(s0)
 2149 12ee 23A2E730 		sw	a4,772(a5)
1154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_START;
 2150              		.loc 2 1154 40
 2151 12f2 97070000 		lla	a5,ddr_training_state.14230
 2151      93870700 
 2152 12fa 4D47     		li	a4,19
 2153 12fc 98C3     		sw	a4,0(a5)
 2154              	.LBE11:
 2155              	.LBE6:
1155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
 2156              		.loc 2 1157 16
 2157 12fe 97070000 		lla	a5,timeout.14232
 2157      93870700 
 2158 1306 9C43     		lw	a5,0(a5)
 2159 1308 FD37     		addiw	a5,a5,-1
 2160 130a 1B870700 		sext.w	a4,a5
 2161              		.loc 2 1157 15
 2162 130e 97070000 		lla	a5,timeout.14232
 2162      93870700 
 2163 1316 98C3     		sw	a4,0(a5)
 2164              		.loc 2 1157 16
 2165 1318 97070000 		lla	a5,timeout.14232
 2165      93870700 
 2166 1320 9C43     		lw	a5,0(a5)
 2167              		.loc 2 1157 15
 2168 1322 99C36F10 		bne	a5,zero,.L202
 2168      602B
1158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_BCLKSCLK_SW;
 2169              		.loc 2 1159 36
 2170 1328 97070000 		lla	a5,ddr_training_state.14230
 2170      93870700 
 2171 1330 13074003 		li	a4,52
 2172 1334 98C3     		sw	a4,0(a5)
1160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2173              		.loc 2 1161 13
 2174 1336 6F10402A 		j	.L202
 2175              	.L51:
1162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_START:
1163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->training_skip.training_skip      =\
 2176              		.loc 2 1164 34
 2177 133a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2177      93870700 
 2178 1342 9863     		ld	a4,0(a5)
 2179              		.loc 2 1164 69
 2180 1344 8567     		li	a5,4096
 2181 1346 BA97     		add	a5,a4,a5
 2182 1348 0947     		li	a4,2
 2183 134a 23A6E780 		sw	a4,-2036(a5)
1165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         LIBERO_SETTING_TRAINING_SKIP_SETTING;
1166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if ((ddr_type == DDR3)||(ddr_type == DDR3L)||(ddr_type == LPDDR3)||(ddr_type == LPD
 2184              		.loc 2 1166 20
 2185 134e 8327C4F7 		lw	a5,-132(s0)
 2186 1352 8127     		sext.w	a5,a5
 2187 1354 8DCF     		beq	a5,zero,.L124
 2188              		.loc 2 1166 39 discriminator 1
 2189 1356 8327C4F7 		lw	a5,-132(s0)
 2190 135a 1B870700 		sext.w	a4,a5
 2191 135e 8547     		li	a5,1
 2192 1360 6307F702 		beq	a4,a5,.L124
 2193              		.loc 2 1166 60 discriminator 2
 2194 1364 8327C4F7 		lw	a5,-132(s0)
 2195 1368 1B870700 		sext.w	a4,a5
 2196 136c 8D47     		li	a5,3
 2197 136e 6300F702 		beq	a4,a5,.L124
 2198              		.loc 2 1166 82 discriminator 3
 2199 1372 8327C4F7 		lw	a5,-132(s0)
 2200 1376 1B870700 		sext.w	a4,a5
 2201 137a 9147     		li	a5,4
 2202 137c 6309F700 		beq	a4,a5,.L124
 2203              		.loc 2 1166 104 discriminator 4
 2204 1380 8327C4F7 		lw	a5,-132(s0)
 2205 1384 1B870700 		sext.w	a4,a5
 2206 1388 8947     		li	a5,2
 2207 138a 6319F700 		bne	a4,a5,.L125
 2208              	.L124:
1167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* RX_MD_CLKN */
1169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc168.rpc168 = 0x0U;
 2209              		.loc 2 1169 38
 2210 138e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2210      93870700 
 2211 1396 9C63     		ld	a5,0(a5)
 2212              		.loc 2 1169 54
 2213 1398 23A0076A 		sw	zero,1696(a5)
 2214              	.L125:
1170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 
1172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_TRAINING_IP_SM_START_DELAY
1173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_5_MICRO);
1174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* release reset to training */
1176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->training_reset.training_reset    = 0x00000000U;
 2215              		.loc 2 1176 34
 2216 139c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2216      93870700 
 2217 13a4 9863     		ld	a4,0(a5)
 2218              		.loc 2 1176 69
 2219 13a6 8567     		li	a5,4096
 2220 13a8 BA97     		add	a5,a4,a5
 2221 13aa 23AC0780 		sw	zero,-2024(a5)
1177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef IP_SM_START_TRAINING_PAUSE
1178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0xffU;
1179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_5_MICRO);
1180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x00000000U;
1181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x0000003FU;
1182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x00000000U;
1183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_5_MICRO);
1184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00U;
1185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_5_MICRO);
1186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   =\
 2222              		.loc 2 1189 23
 2223 13ae 97070000 		lla	a5,DDRCFG
 2223      93870700 
 2224 13b6 9863     		ld	a4,0(a5)
 2225              		.loc 2 1189 69
 2226 13b8 C167     		li	a5,65536
 2227 13ba BA97     		add	a5,a4,a5
 2228 13bc 23A80704 		sw	zero,80(a5)
1190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000000U;
1191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* kick off training- DDRC, set dfi_init_start */
1192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   =\
 2229              		.loc 2 1192 23
 2230 13c0 97070000 		lla	a5,DDRCFG
 2230      93870700 
 2231 13c8 9863     		ld	a4,0(a5)
 2232              		.loc 2 1192 69
 2233 13ca C167     		li	a5,65536
 2234 13cc BA97     		add	a5,a4,a5
 2235 13ce 0547     		li	a4,1
 2236 13d0 B8CB     		sw	a4,80(a5)
1193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000001U;
1194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x00000000U;
 2237              		.loc 2 1194 23
 2238 13d2 97070000 		lla	a5,DDRCFG
 2238      93870700 
 2239 13da 9863     		ld	a4,0(a5)
 2240              		.loc 2 1194 56
 2241 13dc 9167     		li	a5,16384
 2242 13de BA97     		add	a5,a4,a5
 2243 13e0 23AC0702 		sw	zero,56(a5)
1195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x00000001U;
 2244              		.loc 2 1195 23
 2245 13e4 97070000 		lla	a5,DDRCFG
 2245      93870700 
 2246 13ec 9863     		ld	a4,0(a5)
 2247              		.loc 2 1195 56
 2248 13ee 9167     		li	a5,16384
 2249 13f0 BA97     		add	a5,a4,a5
 2250 13f2 0547     		li	a4,1
 2251 13f4 98DF     		sw	a4,56(a5)
1196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
 2252              		.loc 2 1197 25
 2253 13f6 97070000 		lla	a5,timeout.14232
 2253      93870700 
 2254 13fe 4167     		li	a4,65536
 2255 1400 7D17     		addi	a4,a4,-1
 2256 1402 98C3     		sw	a4,0(a5)
1198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_START_CHECK;
 2257              		.loc 2 1198 36
 2258 1404 97070000 		lla	a5,ddr_training_state.14230
 2258      93870700 
 2259 140c 5147     		li	a4,20
 2260 140e 98C3     		sw	a4,0(a5)
1199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
1202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r\n\r ADDCMD_OFFSET ", refclk_offset);
1203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2261              		.loc 2 1205 13
 2262 1410 6F10401E 		j	.L69
 2263              	.L50:
1206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_START_CHECK:
1207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef RENODE_DEBUG
1208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if((DDRCFG->DFI.STAT_DFI_INIT_COMPLETE.STAT_DFI_INIT_COMPLETE\
 2264              		.loc 2 1208 23
 2265 1414 97070000 		lla	a5,DDRCFG
 2265      93870700 
 2266 141c 9863     		ld	a4,0(a5)
 2267              		.loc 2 1208 51
 2268 141e C167     		li	a5,65536
 2269 1420 BA97     		add	a5,a4,a5
 2270 1422 DC5B     		lw	a5,52(a5)
 2271 1424 8127     		sext.w	a5,a5
1209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     & 0x01U) == 0x01U)
 2272              		.loc 2 1209 21
 2273 1426 858B     		andi	a5,a5,1
 2274 1428 8127     		sext.w	a5,a5
1208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     & 0x01U) == 0x01U)
 2275              		.loc 2 1208 15
 2276 142a 3E87     		mv	a4,a5
 2277 142c 8547     		li	a5,1
 2278 142e 631BF704 		bne	a4,a5,.L126
1210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef LANE_ALIGNMENT_RESET_REQUIRED
1213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->lane_alignment_fifo_control.lane_alignment_fifo_control = 0x00U;
1214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->lane_alignment_fifo_control.lane_alignment_fifo_control = 0x02U;
1215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(ddr_type == LPDDR4)
 2279              		.loc 2 1216 19
 2280 1432 8327C4F7 		lw	a5,-132(s0)
 2281 1436 1B870700 		sext.w	a4,a5
 2282 143a 9147     		li	a5,4
 2283 143c 6317F702 		bne	a4,a5,.L197
1217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     lpddr4_manual_training(ddr_type, &refclk_sweep_index, retry_count, &refclk_offs
 2284              		.loc 2 1218 21
 2285 1440 97070000 		lla	a5,retry_count.14233
 2285      93870700 
 2286 1448 9843     		lw	a4,0(a5)
 2287 144a 8327C4F7 		lw	a5,-132(s0)
 2288 144e 97060000 		lla	a3,refclk_offset.14239
 2288      93860600 
 2289 1456 3A86     		mv	a2,a4
 2290 1458 97050000 		lla	a1,refclk_sweep_index.14240
 2290      93850500 
 2291 1460 3E85     		mv	a0,a5
 2292 1462 97000000 		call	lpddr4_manual_training
 2292      E7800000 
 2293              	.L197:
1219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 } /* end of LPDDR4 exclusive */
1220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, \
1223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         "\n\r\n\r pll_phadj_after_hw_training ",\
1224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         MSS_SCB_DDR_PLL->PLL_DIV_2_3);
1225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, \
1226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         "\n\r\n\r pll_phadj_after_hw_training ",\
1227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         MSS_SCB_DDR_PLL->PLL_DIV_0_1);
1228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(LIBERO_SETTING_TRAINING_SKIP_SETTING & BCLK_SCLK_BIT)
1231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_ADDCMD;
1233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_BCLKSCLK;
 2294              		.loc 2 1236 40
 2295 146a 97070000 		lla	a5,ddr_training_state.14230
 2295      93870700 
 2296 1472 5547     		li	a4,21
 2297 1474 98C3     		sw	a4,0(a5)
1237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
 2298              		.loc 2 1238 25
 2299 1476 97070000 		lla	a5,timeout.14232
 2299      93870700 
 2300 147e 4167     		li	a4,65536
 2301 1480 7D17     		addi	a4,a4,-1
 2302 1482 98C3     		sw	a4,0(a5)
 2303              	.L126:
1239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
 2304              		.loc 2 1240 16
 2305 1484 97070000 		lla	a5,timeout.14232
 2305      93870700 
 2306 148c 9C43     		lw	a5,0(a5)
 2307 148e FD37     		addiw	a5,a5,-1
 2308 1490 1B870700 		sext.w	a4,a5
 2309              		.loc 2 1240 15
 2310 1494 97070000 		lla	a5,timeout.14232
 2310      93870700 
 2311 149c 98C3     		sw	a4,0(a5)
 2312              		.loc 2 1240 16
 2313 149e 97070000 		lla	a5,timeout.14232
 2313      93870700 
 2314 14a6 9C43     		lw	a5,0(a5)
 2315              		.loc 2 1240 15
 2316 14a8 99C36F10 		bne	a5,zero,.L203
 2316      4013
1241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_START_CHECK;
 2317              		.loc 2 1242 36
 2318 14ae 97070000 		lla	a5,ddr_training_state.14230
 2318      93870700 
 2319 14b6 13078003 		li	a4,56
 2320 14ba 98C3     		sw	a4,0(a5)
1243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2321              		.loc 2 1244 13
 2322 14bc 6F102012 		j	.L203
 2323              	.L49:
1245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_BCLKSCLK:
1246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(CFG_DDR_SGMII_PHY->training_status.training_status & BCLK_SCLK_BIT)
 2324              		.loc 2 1246 33
 2325 14c0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2325      93870700 
 2326 14c8 9863     		ld	a4,0(a5)
 2327              		.loc 2 1246 50
 2328 14ca 8567     		li	a5,4096
 2329 14cc BA97     		add	a5,a4,a5
 2330 14ce 83A74781 		lw	a5,-2028(a5)
 2331 14d2 8127     		sext.w	a5,a5
 2332              		.loc 2 1246 67
 2333 14d4 858B     		andi	a5,a5,1
 2334 14d6 8127     		sext.w	a5,a5
 2335              		.loc 2 1246 15
 2336 14d8 91CF     		beq	a5,zero,.L129
1247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
 2337              		.loc 2 1248 25
 2338 14da 97070000 		lla	a5,timeout.14232
 2338      93870700 
 2339 14e2 4167     		li	a4,65536
 2340 14e4 7D17     		addi	a4,a4,-1
 2341 14e6 98C3     		sw	a4,0(a5)
1249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_ADDCMD;
 2342              		.loc 2 1249 36
 2343 14e8 97070000 		lla	a5,ddr_training_state.14230
 2343      93870700 
 2344 14f0 5947     		li	a4,22
 2345 14f2 98C3     		sw	a4,0(a5)
 2346              	.L129:
1250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
 2347              		.loc 2 1251 16
 2348 14f4 97070000 		lla	a5,timeout.14232
 2348      93870700 
 2349 14fc 9C43     		lw	a5,0(a5)
 2350 14fe FD37     		addiw	a5,a5,-1
 2351 1500 1B870700 		sext.w	a4,a5
 2352              		.loc 2 1251 15
 2353 1504 97070000 		lla	a5,timeout.14232
 2353      93870700 
 2354 150c 98C3     		sw	a4,0(a5)
 2355              		.loc 2 1251 16
 2356 150e 97070000 		lla	a5,timeout.14232
 2356      93870700 
 2357 1516 9C43     		lw	a5,0(a5)
 2358              		.loc 2 1251 15
 2359 1518 99C36F10 		bne	a5,zero,.L204
 2359      800C
1252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_BCLKSCLK;
 2360              		.loc 2 1253 36
 2361 151e 97070000 		lla	a5,ddr_training_state.14230
 2361      93870700 
 2362 1526 13073003 		li	a4,51
 2363 152a 98C3     		sw	a4,0(a5)
1254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2364              		.loc 2 1255 13
 2365 152c 6F10600B 		j	.L204
 2366              	.L194:
1256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_ADDCMD:
1258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_TRAINING_SKIP_SETTING & ADDCMD_BIT)
1259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFFF;
 2367              		.loc 2 1260 25
 2368 1530 97070000 		lla	a5,timeout.14232
 2368      93870700 
 2369 1538 37071000 		li	a4,1048576
 2370 153c 7D17     		addi	a4,a4,-1
 2371 153e 98C3     		sw	a4,0(a5)
1261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_WRLVL;
 2372              		.loc 2 1261 36
 2373 1540 97070000 		lla	a5,ddr_training_state.14230
 2373      93870700 
 2374 1548 5D47     		li	a4,23
 2375 154a 98C3     		sw	a4,0(a5)
1262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(CFG_DDR_SGMII_PHY->training_status.training_status & ADDCMD_BIT)
1264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFFF;
1266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_WRLVL;
1267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
 2376              		.loc 2 1268 16
 2377 154c 97070000 		lla	a5,timeout.14232
 2377      93870700 
 2378 1554 9C43     		lw	a5,0(a5)
 2379 1556 FD37     		addiw	a5,a5,-1
 2380 1558 1B870700 		sext.w	a4,a5
 2381              		.loc 2 1268 15
 2382 155c 97070000 		lla	a5,timeout.14232
 2382      93870700 
 2383 1564 98C3     		sw	a4,0(a5)
 2384              		.loc 2 1268 16
 2385 1566 97070000 		lla	a5,timeout.14232
 2385      93870700 
 2386 156e 9C43     		lw	a5,0(a5)
 2387              		.loc 2 1268 15
 2388 1570 99C36F10 		bne	a5,zero,.L205
 2388      4007
1269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
1271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * Typically this can fail for two
1272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * reasons:
1273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * 1. ADD/CMD not being received
1274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * We need to sweep:
1275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * ADDCMD_OFFSET [0:3]   RW value
1276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *  sweep->  0x2 -> 4 -> C -> 0
1277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * 2. DQ not received
1278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * We need to sweep:
1279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * LIBERO_SETTING_DPC_BITS
1280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *  DPC_VRGEN_H [4:6]   value= 0x8->0xC
1281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *
1282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * */
1283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_ADDCMD;
 2389              		.loc 2 1283 36
 2390 1576 97070000 		lla	a5,ddr_training_state.14230
 2390      93870700 
 2391 157e 13072003 		li	a4,50
 2392 1582 98C3     		sw	a4,0(a5)
1284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2393              		.loc 2 1285 13
 2394 1584 6F102006 		j	.L205
 2395              	.L195:
1286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_WRLVL:
1287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //END VREFTRN
1288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_TRAINING_SKIP_SETTING & WRLVL_BIT)
1289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_RDGATE;
1292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(CFG_DDR_SGMII_PHY->training_status.training_status & WRLVL_BIT)
 2396              		.loc 2 1293 38
 2397 1588 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2397      93870700 
 2398 1590 9863     		ld	a4,0(a5)
 2399              		.loc 2 1293 55
 2400 1592 8567     		li	a5,4096
 2401 1594 BA97     		add	a5,a4,a5
 2402 1596 83A74781 		lw	a5,-2028(a5)
 2403 159a 8127     		sext.w	a5,a5
 2404              		.loc 2 1293 72
 2405 159c 918B     		andi	a5,a5,4
 2406 159e 8127     		sext.w	a5,a5
 2407              		.loc 2 1293 20
 2408 15a0 99CF     		beq	a5,zero,.L132
1294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFFF;
 2409              		.loc 2 1295 25
 2410 15a2 97070000 		lla	a5,timeout.14232
 2410      93870700 
 2411 15aa 37071000 		li	a4,1048576
 2412 15ae 7D17     		addi	a4,a4,-1
 2413 15b0 98C3     		sw	a4,0(a5)
1296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_RDGATE;
 2414              		.loc 2 1296 36
 2415 15b2 97070000 		lla	a5,ddr_training_state.14230
 2415      93870700 
 2416 15ba 6147     		li	a4,24
 2417 15bc 98C3     		sw	a4,0(a5)
 2418              	.L132:
1297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
 2419              		.loc 2 1298 16
 2420 15be 97070000 		lla	a5,timeout.14232
 2420      93870700 
 2421 15c6 9C43     		lw	a5,0(a5)
 2422 15c8 FD37     		addiw	a5,a5,-1
 2423 15ca 1B870700 		sext.w	a4,a5
 2424              		.loc 2 1298 15
 2425 15ce 97070000 		lla	a5,timeout.14232
 2425      93870700 
 2426 15d6 98C3     		sw	a4,0(a5)
 2427              		.loc 2 1298 16
 2428 15d8 97070000 		lla	a5,timeout.14232
 2428      93870700 
 2429 15e0 9C43     		lw	a5,0(a5)
 2430              		.loc 2 1298 15
 2431 15e2 99C36F10 		bne	a5,zero,.L206
 2431      6000
1299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_WRLVL;
 2432              		.loc 2 1300 36
 2433 15e8 97070000 		lla	a5,ddr_training_state.14230
 2433      93870700 
 2434 15f0 13071003 		li	a4,49
 2435 15f4 98C3     		sw	a4,0(a5)
1301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2436              		.loc 2 1302 13
 2437 15f6 6F00507F 		j	.L206
 2438              	.L46:
1303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_RDGATE:
1304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              /* vrgen, revert temp change during write leveling for lpddr4,  
1305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 turn back on ODT */
1306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS = dpc_bits ;
 2439              		.loc 2 1306 30
 2440 15fa 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2440      93870700 
 2441 1602 9C63     		ld	a5,0(a5)
 2442              		.loc 2 1306 50
 2443 1604 17070000 		lla	a4,dpc_bits.14236
 2443      13070700 
 2444 160c 1843     		lw	a4,0(a4)
 2445 160e 23A2E718 		sw	a4,388(a5)
1307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 2446              		.loc 2 1307 30
 2447 1612 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2447      93870700 
 2448 161a 9C63     		ld	a5,0(a5)
 2449              		.loc 2 1307 50
 2450 161c 0D47     		li	a4,3
 2451 161e 23A6E738 		sw	a4,908(a5)
1308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* end addition 11th Feb 22 */
1309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_TRAINING_SKIP_SETTING & RDGATE_BIT)
1310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_DQ_DQS;
1313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(CFG_DDR_SGMII_PHY->training_status.training_status & RDGATE_BIT)
 2452              		.loc 2 1314 38
 2453 1622 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2453      93870700 
 2454 162a 9863     		ld	a4,0(a5)
 2455              		.loc 2 1314 55
 2456 162c 8567     		li	a5,4096
 2457 162e BA97     		add	a5,a4,a5
 2458 1630 83A74781 		lw	a5,-2028(a5)
 2459 1634 8127     		sext.w	a5,a5
 2460              		.loc 2 1314 72
 2461 1636 A18B     		andi	a5,a5,8
 2462 1638 8127     		sext.w	a5,a5
 2463              		.loc 2 1314 20
 2464 163a 91CF     		beq	a5,zero,.L134
1315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
 2465              		.loc 2 1316 25
 2466 163c 97070000 		lla	a5,timeout.14232
 2466      93870700 
 2467 1644 4167     		li	a4,65536
 2468 1646 7D17     		addi	a4,a4,-1
 2469 1648 98C3     		sw	a4,0(a5)
1317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_DQ_DQS;
 2470              		.loc 2 1317 36
 2471 164a 97070000 		lla	a5,ddr_training_state.14230
 2471      93870700 
 2472 1652 6547     		li	a4,25
 2473 1654 98C3     		sw	a4,0(a5)
 2474              	.L134:
1318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
 2475              		.loc 2 1319 16
 2476 1656 97070000 		lla	a5,timeout.14232
 2476      93870700 
 2477 165e 9C43     		lw	a5,0(a5)
 2478 1660 FD37     		addiw	a5,a5,-1
 2479 1662 1B870700 		sext.w	a4,a5
 2480              		.loc 2 1319 15
 2481 1666 97070000 		lla	a5,timeout.14232
 2481      93870700 
 2482 166e 98C3     		sw	a4,0(a5)
 2483              		.loc 2 1319 16
 2484 1670 97070000 		lla	a5,timeout.14232
 2484      93870700 
 2485 1678 9C43     		lw	a5,0(a5)
 2486              		.loc 2 1319 15
 2487 167a E39A0776 		bne	a5,zero,.L207
1320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_RDGATE;
 2488              		.loc 2 1321 36
 2489 167e 97070000 		lla	a5,ddr_training_state.14230
 2489      93870700 
 2490 1686 13070003 		li	a4,48
 2491 168a 98C3     		sw	a4,0(a5)
1322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2492              		.loc 2 1323 13
 2493 168c 6F003076 		j	.L207
 2494              	.L196:
1324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_DQ_DQS:
1325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_TRAINING_SKIP_SETTING & DQ_DQS_BIT)
1326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_VERIFY;
1329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(CFG_DDR_SGMII_PHY->training_status.training_status & DQ_DQS_BIT)
 2495              		.loc 2 1330 38
 2496 1690 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2496      93870700 
 2497 1698 9863     		ld	a4,0(a5)
 2498              		.loc 2 1330 55
 2499 169a 8567     		li	a5,4096
 2500 169c BA97     		add	a5,a4,a5
 2501 169e 83A74781 		lw	a5,-2028(a5)
 2502 16a2 8127     		sext.w	a5,a5
 2503              		.loc 2 1330 72
 2504 16a4 C18B     		andi	a5,a5,16
 2505 16a6 8127     		sext.w	a5,a5
 2506              		.loc 2 1330 20
 2507 16a8 91CF     		beq	a5,zero,.L136
1331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
 2508              		.loc 2 1332 25
 2509 16aa 97070000 		lla	a5,timeout.14232
 2509      93870700 
 2510 16b2 4167     		li	a4,65536
 2511 16b4 7D17     		addi	a4,a4,-1
 2512 16b6 98C3     		sw	a4,0(a5)
1333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_VERIFY;
 2513              		.loc 2 1333 36
 2514 16b8 97070000 		lla	a5,ddr_training_state.14230
 2514      93870700 
 2515 16c0 6947     		li	a4,26
 2516 16c2 98C3     		sw	a4,0(a5)
 2517              	.L136:
1334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
 2518              		.loc 2 1335 16
 2519 16c4 97070000 		lla	a5,timeout.14232
 2519      93870700 
 2520 16cc 9C43     		lw	a5,0(a5)
 2521 16ce FD37     		addiw	a5,a5,-1
 2522 16d0 1B870700 		sext.w	a4,a5
 2523              		.loc 2 1335 15
 2524 16d4 97070000 		lla	a5,timeout.14232
 2524      93870700 
 2525 16dc 98C3     		sw	a4,0(a5)
 2526              		.loc 2 1335 16
 2527 16de 97070000 		lla	a5,timeout.14232
 2527      93870700 
 2528 16e6 9C43     		lw	a5,0(a5)
 2529              		.loc 2 1335 15
 2530 16e8 E3950770 		bne	a5,zero,.L208
1336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_DQ_DQS;
 2531              		.loc 2 1337 36
 2532 16ec 97070000 		lla	a5,ddr_training_state.14230
 2532      93870700 
 2533 16f4 1307F002 		li	a4,47
 2534 16f8 98C3     		sw	a4,0(a5)
1338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2535              		.loc 2 1339 13
 2536 16fa 6F00906F 		j	.L208
 2537              	.L44:
1340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_VERIFY:
1342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if ((DDRCFG->DFI.STAT_DFI_TRAINING_COMPLETE.STAT_DFI_TRAINING_COMPLETE & 0x01U) == 0x01
 2538              		.loc 2 1342 24
 2539 16fe 97070000 		lla	a5,DDRCFG
 2539      93870700 
 2540 1706 9863     		ld	a4,0(a5)
 2541              		.loc 2 1342 56
 2542 1708 C167     		li	a5,65536
 2543 170a BA97     		add	a5,a4,a5
 2544 170c 9C5F     		lw	a5,56(a5)
 2545 170e 8127     		sext.w	a5,a5
 2546              		.loc 2 1342 84
 2547 1710 858B     		andi	a5,a5,1
 2548 1712 8127     		sext.w	a5,a5
 2549              		.loc 2 1342 16
 2550 1714 3E87     		mv	a4,a5
 2551 1716 8547     		li	a5,1
 2552 1718 6313F73E 		bne	a4,a5,.L138
 2553              	.LBB20:
1343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  /*
1345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   * Step 15:
1346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   * check worked for each lane
1347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   */
1348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  uint32_t lane_sel, t_status = 0U;
 2554              		.loc 2 1348 37
 2555 171c 232C04F8 		sw	zero,-104(s0)
1349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  for (lane_sel=0U; lane_sel< \
 2556              		.loc 2 1349 31
 2557 1720 232E04F8 		sw	zero,-100(s0)
 2558              		.loc 2 1349 18
 2559 1724 4DA6     		j	.L139
 2560              	.L152:
 2561              	.LBB21:
1350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             LIBERO_SETTING_DATA_LANES_USED; lane_sel++)
1351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
1352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      SIM_FEEDBACK1(1000U);
1353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      delay(10U);
 2562              		.loc 2 1353 22
 2563 1726 2945     		li	a0,10
 2564 1728 97000000 		call	delay
 2564      E7800000 
1354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      SIM_FEEDBACK1(1001U);
1355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      CFG_DDR_SGMII_PHY->lane_select.lane_select =\
 2565              		.loc 2 1355 39
 2566 1730 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2566      93870700 
 2567 1738 9863     		ld	a4,0(a5)
 2568              		.loc 2 1355 65
 2569 173a 8567     		li	a5,4096
 2570 173c BA97     		add	a5,a4,a5
 2571 173e 0327C4F9 		lw	a4,-100(s0)
 2572 1742 23A4E780 		sw	a4,-2040(a5)
1356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              lane_sel;
1357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      delay(10U);
 2573              		.loc 2 1357 22
 2574 1746 2945     		li	a0,10
 2575 1748 97000000 		call	delay
 2575      E7800000 
 2576              	.LBB22:
1358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /*
1359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * verify cmd address results
1360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       *  rejects if not acceptable
1361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * */
1362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t ca_status[8]= {\
1364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 2577              		.loc 2 1364 48
 2578 1750 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2578      93870700 
 2579 1758 9863     		ld	a4,0(a5)
 2580              		.loc 2 1364 64
 2581 175a 8567     		li	a5,4096
 2582 175c BA97     		add	a5,a4,a5
 2583 175e 83A74786 		lw	a5,-1948(a5)
 2584 1762 8127     		sext.w	a5,a5
 2585              		.loc 2 1364 80
 2586 1764 93F7F70F 		andi	a5,a5,255
 2587 1768 8127     		sext.w	a5,a5
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 2588              		.loc 2 1363 34
 2589 176a 2324F4F0 		sw	a5,-248(s0)
1365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>8U)&0xFFU), \
 2590              		.loc 2 1365 48
 2591 176e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2591      93870700 
 2592 1776 9863     		ld	a4,0(a5)
 2593              		.loc 2 1365 64
 2594 1778 8567     		li	a5,4096
 2595 177a BA97     		add	a5,a4,a5
 2596 177c 83A74786 		lw	a5,-1948(a5)
 2597 1780 8127     		sext.w	a5,a5
 2598              		.loc 2 1365 79
 2599 1782 9BD78700 		srliw	a5,a5,8
 2600 1786 8127     		sext.w	a5,a5
 2601              		.loc 2 1365 84
 2602 1788 93F7F70F 		andi	a5,a5,255
 2603 178c 8127     		sext.w	a5,a5
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 2604              		.loc 2 1363 34
 2605 178e 2326F4F0 		sw	a5,-244(s0)
1366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>16U)&0xFFU),\
 2606              		.loc 2 1366 48
 2607 1792 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2607      93870700 
 2608 179a 9863     		ld	a4,0(a5)
 2609              		.loc 2 1366 64
 2610 179c 8567     		li	a5,4096
 2611 179e BA97     		add	a5,a4,a5
 2612 17a0 83A74786 		lw	a5,-1948(a5)
 2613 17a4 8127     		sext.w	a5,a5
 2614              		.loc 2 1366 79
 2615 17a6 9BD70701 		srliw	a5,a5,16
 2616 17aa 8127     		sext.w	a5,a5
 2617              		.loc 2 1366 85
 2618 17ac 93F7F70F 		andi	a5,a5,255
 2619 17b0 8127     		sext.w	a5,a5
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 2620              		.loc 2 1363 34
 2621 17b2 2328F4F0 		sw	a5,-240(s0)
1367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>24U)&0xFFU),\
 2622              		.loc 2 1367 48
 2623 17b6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2623      93870700 
 2624 17be 9863     		ld	a4,0(a5)
 2625              		.loc 2 1367 64
 2626 17c0 8567     		li	a5,4096
 2627 17c2 BA97     		add	a5,a4,a5
 2628 17c4 83A74786 		lw	a5,-1948(a5)
 2629 17c8 8127     		sext.w	a5,a5
 2630              		.loc 2 1367 79
 2631 17ca 9BD78701 		srliw	a5,a5,24
 2632 17ce 8127     		sext.w	a5,a5
 2633              		.loc 2 1367 85
 2634 17d0 93F7F70F 		andi	a5,a5,255
 2635 17d4 8127     		sext.w	a5,a5
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 2636              		.loc 2 1363 34
 2637 17d6 232AF4F0 		sw	a5,-236(s0)
1368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1)&0xFFU),\
 2638              		.loc 2 1368 48
 2639 17da 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2639      93870700 
 2640 17e2 9863     		ld	a4,0(a5)
 2641              		.loc 2 1368 64
 2642 17e4 8567     		li	a5,4096
 2643 17e6 BA97     		add	a5,a4,a5
 2644 17e8 83A78786 		lw	a5,-1944(a5)
 2645 17ec 8127     		sext.w	a5,a5
 2646              		.loc 2 1368 80
 2647 17ee 93F7F70F 		andi	a5,a5,255
 2648 17f2 8127     		sext.w	a5,a5
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 2649              		.loc 2 1363 34
 2650 17f4 232CF4F0 		sw	a5,-232(s0)
1369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>8U)&0xFFU),\
 2651              		.loc 2 1369 48
 2652 17f8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2652      93870700 
 2653 1800 9863     		ld	a4,0(a5)
 2654              		.loc 2 1369 64
 2655 1802 8567     		li	a5,4096
 2656 1804 BA97     		add	a5,a4,a5
 2657 1806 83A78786 		lw	a5,-1944(a5)
 2658 180a 8127     		sext.w	a5,a5
 2659              		.loc 2 1369 79
 2660 180c 9BD78700 		srliw	a5,a5,8
 2661 1810 8127     		sext.w	a5,a5
 2662              		.loc 2 1369 84
 2663 1812 93F7F70F 		andi	a5,a5,255
 2664 1816 8127     		sext.w	a5,a5
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 2665              		.loc 2 1363 34
 2666 1818 232EF4F0 		sw	a5,-228(s0)
1370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>16U)&0xFFU),\
 2667              		.loc 2 1370 48
 2668 181c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2668      93870700 
 2669 1824 9863     		ld	a4,0(a5)
 2670              		.loc 2 1370 64
 2671 1826 8567     		li	a5,4096
 2672 1828 BA97     		add	a5,a4,a5
 2673 182a 83A78786 		lw	a5,-1944(a5)
 2674 182e 8127     		sext.w	a5,a5
 2675              		.loc 2 1370 79
 2676 1830 9BD70701 		srliw	a5,a5,16
 2677 1834 8127     		sext.w	a5,a5
 2678              		.loc 2 1370 85
 2679 1836 93F7F70F 		andi	a5,a5,255
 2680 183a 8127     		sext.w	a5,a5
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 2681              		.loc 2 1363 34
 2682 183c 2320F4F2 		sw	a5,-224(s0)
1371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>24U)&0xFFU)};
 2683              		.loc 2 1371 48
 2684 1840 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2684      93870700 
 2685 1848 9863     		ld	a4,0(a5)
 2686              		.loc 2 1371 64
 2687 184a 8567     		li	a5,4096
 2688 184c BA97     		add	a5,a4,a5
 2689 184e 83A78786 		lw	a5,-1944(a5)
 2690 1852 8127     		sext.w	a5,a5
 2691              		.loc 2 1371 79
 2692 1854 9BD78701 		srliw	a5,a5,24
 2693 1858 8127     		sext.w	a5,a5
 2694              		.loc 2 1371 85
 2695 185a 93F7F70F 		andi	a5,a5,255
 2696 185e 8127     		sext.w	a5,a5
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 2697              		.loc 2 1363 34
 2698 1860 2322F4F2 		sw	a5,-220(s0)
1372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t low_ca_dly_count = 0U;
 2699              		.loc 2 1372 34
 2700 1864 232A04F8 		sw	zero,-108(s0)
1373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t last = 0U;
 2701              		.loc 2 1373 34
 2702 1868 232804F8 		sw	zero,-112(s0)
1374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t decrease_count = 0U;
 2703              		.loc 2 1374 34
 2704 186c 232604F8 		sw	zero,-116(s0)
 2705              	.LBB23:
1375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(uint32_t i =0U; i<8U;i++)
 2706              		.loc 2 1375 38
 2707 1870 232404F8 		sw	zero,-120(s0)
 2708              		.loc 2 1375 25
 2709 1874 9DA0     		j	.L140
 2710              	.L143:
1376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(ca_status[i] < 5U)
 2711              		.loc 2 1377 41
 2712 1876 836784F8 		lwu	a5,-120(s0)
 2713 187a 8A07     		slli	a5,a5,2
 2714 187c 130704FF 		addi	a4,s0,-16
 2715 1880 BA97     		add	a5,a4,a5
 2716 1882 83A787F1 		lw	a5,-232(a5)
 2717              		.loc 2 1377 31
 2718 1886 3E87     		mv	a4,a5
 2719 1888 9147     		li	a5,4
 2720 188a 63E7E700 		bgtu	a4,a5,.L141
1378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 low_ca_dly_count++;
 2721              		.loc 2 1379 49
 2722 188e 832744F9 		lw	a5,-108(s0)
 2723 1892 8527     		addiw	a5,a5,1
 2724 1894 232AF4F8 		sw	a5,-108(s0)
 2725              	.L141:
1380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(ca_status[i]<=last)
 2726              		.loc 2 1381 41
 2727 1898 836784F8 		lwu	a5,-120(s0)
 2728 189c 8A07     		slli	a5,a5,2
 2729 189e 130704FF 		addi	a4,s0,-16
 2730 18a2 BA97     		add	a5,a4,a5
 2731 18a4 03A787F1 		lw	a4,-232(a5)
 2732              		.loc 2 1381 31
 2733 18a8 832704F9 		lw	a5,-112(s0)
 2734 18ac 8127     		sext.w	a5,a5
 2735 18ae 63E7E700 		bltu	a5,a4,.L142
1382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 decrease_count++;
 2736              		.loc 2 1383 47
 2737 18b2 8327C4F8 		lw	a5,-116(s0)
 2738 18b6 8527     		addiw	a5,a5,1
 2739 18b8 2326F4F8 		sw	a5,-116(s0)
 2740              	.L142:
1384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             last = ca_status[i];
 2741              		.loc 2 1385 34 discriminator 2
 2742 18bc 836784F8 		lwu	a5,-120(s0)
 2743 18c0 8A07     		slli	a5,a5,2
 2744 18c2 130704FF 		addi	a4,s0,-16
 2745 18c6 BA97     		add	a5,a4,a5
 2746 18c8 83A787F1 		lw	a5,-232(a5)
 2747 18cc 2328F4F8 		sw	a5,-112(s0)
1375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 2748              		.loc 2 1375 51 discriminator 2
 2749 18d0 832784F8 		lw	a5,-120(s0)
 2750 18d4 8527     		addiw	a5,a5,1
 2751 18d6 2324F4F8 		sw	a5,-120(s0)
 2752              	.L140:
1375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 2753              		.loc 2 1375 25 discriminator 1
 2754 18da 832784F8 		lw	a5,-120(s0)
 2755 18de 1B870700 		sext.w	a4,a5
 2756 18e2 9D47     		li	a5,7
 2757 18e4 E3F9E7F8 		bleu	a4,a5,.L143
 2758              	.LBE23:
1386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if(ca_status[0]<= ca_status[7U])
 2759              		.loc 2 1387 37
 2760 18e8 032784F0 		lw	a4,-248(s0)
 2761              		.loc 2 1387 52
 2762 18ec 832744F2 		lw	a5,-220(s0)
 2763              		.loc 2 1387 27
 2764 18f0 63E7E700 		bgtu	a4,a5,.L144
1388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             decrease_count++;
 2765              		.loc 2 1389 43
 2766 18f4 8327C4F8 		lw	a5,-116(s0)
 2767 18f8 8527     		addiw	a5,a5,1
 2768 18fa 2326F4F8 		sw	a5,-116(s0)
 2769              	.L144:
 2770              	.LBE22:
1390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if((LIBERO_SETTING_TRAINING_SKIP_SETTING & ADDCMD_BIT) != ADDCMD_BIT)
1392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             /* Retrain if abnormal CA training result detected */
1394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(low_ca_dly_count > ABNORMAL_RETRAIN_CA_DLY_DECREASE_COUNT)
1395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 t_status = t_status | 0x01U;
1397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL ABNORMAL_RETR
1399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      low_ca_dly_count);
1400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             /* Retrain if abnormal CA training result detected */
1403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(decrease_count > ABNORMAL_RETRAIN_CA_DECREASE_COUNT)
1404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 t_status = t_status | 0x02U;
1406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL ABNORMAL_RETR
1408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     decrease_count);
1409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /* Check that gate training passed without error  */
1414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      t_status = t_status |\
1415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              CFG_DDR_SGMII_PHY->gt_err_comb.gt_err_comb;
 2771              		.loc 2 1415 47
 2772 18fe 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2772      93870700 
 2773 1906 9863     		ld	a4,0(a5)
 2774              		.loc 2 1415 60
 2775 1908 8567     		li	a5,4096
 2776 190a BA97     		add	a5,a4,a5
 2777 190c 83A7C781 		lw	a5,-2020(a5)
 2778 1910 1B870700 		sext.w	a4,a5
1414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              CFG_DDR_SGMII_PHY->gt_err_comb.gt_err_comb;
 2779              		.loc 2 1414 31
 2780 1914 832784F9 		lw	a5,-104(s0)
 2781 1918 D98F     		or	a5,a5,a4
 2782 191a 232CF4F8 		sw	a5,-104(s0)
1416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      delay(10U);
 2783              		.loc 2 1416 22
 2784 191e 2945     		li	a0,10
 2785 1920 97000000 		call	delay
 2785      E7800000 
1417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /* Check that DQ/DQS training passed without error */
1418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(CFG_DDR_SGMII_PHY->dq_dqs_err_done.dq_dqs_err_done != 8U)
 2786              		.loc 2 1418 42
 2787 1928 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2787      93870700 
 2788 1930 9863     		ld	a4,0(a5)
 2789              		.loc 2 1418 59
 2790 1932 8567     		li	a5,4096
 2791 1934 BA97     		add	a5,a4,a5
 2792 1936 83A74783 		lw	a5,-1996(a5)
 2793 193a 8127     		sext.w	a5,a5
 2794              		.loc 2 1418 24
 2795 193c 3E87     		mv	a4,a5
 2796 193e A147     		li	a5,8
 2797 1940 6308F700 		beq	a4,a5,.L145
1419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          t_status = t_status | 0x01U;
 2798              		.loc 2 1420 35
 2799 1944 832784F9 		lw	a5,-104(s0)
 2800 1948 93E71700 		ori	a5,a5,1
 2801 194c 232CF4F8 		sw	a5,-104(s0)
 2802              	.L145:
1421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL dq_dqs_err_done : ",
1423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              CFG_DDR_SGMII_PHY->dq_dqs_err_done.dq_dqs_err_done);
1424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /* Check that DQ/DQS calculated window is above 5 taps. */
1427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(CFG_DDR_SGMII_PHY->dqdqs_status2.dqdqs_status2 < \
 2803              		.loc 2 1427 42
 2804 1950 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2804      93870700 
 2805 1958 9863     		ld	a4,0(a5)
 2806              		.loc 2 1427 57
 2807 195a 8567     		li	a5,4096
 2808 195c BA97     		add	a5,a4,a5
 2809 195e 83A70785 		lw	a5,-1968(a5)
 2810 1962 8127     		sext.w	a5,a5
 2811              		.loc 2 1427 24
 2812 1964 3E87     		mv	a4,a5
 2813 1966 9147     		li	a5,4
 2814 1968 63E8E700 		bgtu	a4,a5,.L146
1428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                         DQ_DQS_NUM_TAPS)
1429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          t_status = t_status | 0x01U;
 2815              		.loc 2 1430 35
 2816 196c 832784F9 		lw	a5,-104(s0)
 2817 1970 93E71700 		ori	a5,a5,1
 2818 1974 232CF4F8 		sw	a5,-104(s0)
 2819              	.L146:
1431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          /*
1432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                           * Increment startin value to push past starting edge
1433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                           */
1434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef TUNE_RPC_156_DQDQS_INIT_VALUE
1435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if (rpc_156_dqdqs_init_offset <= LIBERO_SETTING_MAX_RPC_156_VALUE)
1436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
1437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              rpc_156_dqdqs_init_offset++;
1438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
1439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          (void)uprint32(g_debug_uart, \
1442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                  "\n\r\n\r Filtering failures DQDQS Windows is too 
1443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef TUNE_RPC_156_DQDQS_INIT_VALUE
1444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          (void)uprint32(g_debug_uart, \
1445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                  "\n\r\n\r rpc_156_dqdqs_init_offset = ",rpc_156_dq
1446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define DCT_EXTRA_CHECKS
1451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DCT_EXTRA_CHECKS  
1452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      uint32_t temp = 0U, gt_clk_sel = (CFG_DDR_SGMII_PHY->gt_clk_sel.gt_clk_sel & 3
 2820              		.loc 2 1452 31
 2821 1978 232204F8 		sw	zero,-124(s0)
 2822              		.loc 2 1452 73
 2823 197c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2823      93870700 
 2824 1984 9863     		ld	a4,0(a5)
 2825              		.loc 2 1452 85
 2826 1986 8567     		li	a5,4096
 2827 1988 BA97     		add	a5,a4,a5
 2828 198a 83A70782 		lw	a5,-2016(a5)
 2829 198e 8127     		sext.w	a5,a5
 2830              		.loc 2 1452 42
 2831 1990 8D8B     		andi	a5,a5,3
 2832 1992 232AF4F4 		sw	a5,-172(s0)
1453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly)&0xFFU) == 0U) // Gate training tx_d
 2833              		.loc 2 1453 44
 2834 1996 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2834      93870700 
 2835 199e 9863     		ld	a4,0(a5)
 2836              		.loc 2 1453 54
 2837 19a0 8567     		li	a5,4096
 2838 19a2 BA97     		add	a5,a4,a5
 2839 19a4 83A74782 		lw	a5,-2012(a5)
 2840 19a8 8127     		sext.w	a5,a5
 2841              		.loc 2 1453 64
 2842 19aa 93F7F70F 		andi	a5,a5,255
 2843 19ae 8127     		sext.w	a5,a5
 2844              		.loc 2 1453 24
 2845 19b0 85E3     		bne	a5,zero,.L147
1454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          temp++;
 2846              		.loc 2 1455 30
 2847 19b2 832744F8 		lw	a5,-124(s0)
 2848 19b6 8527     		addiw	a5,a5,1
 2849 19b8 2322F4F8 		sw	a5,-124(s0)
1456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 0)
 2850              		.loc 2 1456 28
 2851 19bc 832744F5 		lw	a5,-172(s0)
 2852 19c0 8127     		sext.w	a5,a5
 2853 19c2 99E7     		bne	a5,zero,.L147
1457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
1458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              t_status = t_status | 0x01U;
 2854              		.loc 2 1458 39
 2855 19c4 832784F9 		lw	a5,-104(s0)
 2856 19c8 93E71700 		ori	a5,a5,1
 2857 19cc 232CF4F8 		sw	a5,-104(s0)
 2858              	.L147:
1459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL gt_clk_sel :
1461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      gt_clk_sel);
1462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
1464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly>>8U)&0xFFU) == 0U)
 2859              		.loc 2 1465 44
 2860 19d0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2860      93870700 
 2861 19d8 9863     		ld	a4,0(a5)
 2862              		.loc 2 1465 54
 2863 19da 8567     		li	a5,4096
 2864 19dc BA97     		add	a5,a4,a5
 2865 19de 83A74782 		lw	a5,-2012(a5)
 2866 19e2 8127     		sext.w	a5,a5
 2867              		.loc 2 1465 63
 2868 19e4 9BD78700 		srliw	a5,a5,8
 2869 19e8 8127     		sext.w	a5,a5
 2870              		.loc 2 1465 68
 2871 19ea 93F7F70F 		andi	a5,a5,255
 2872 19ee 8127     		sext.w	a5,a5
 2873              		.loc 2 1465 24
 2874 19f0 9DE3     		bne	a5,zero,.L148
1466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          temp++;
 2875              		.loc 2 1467 30
 2876 19f2 832744F8 		lw	a5,-124(s0)
 2877 19f6 8527     		addiw	a5,a5,1
 2878 19f8 2322F4F8 		sw	a5,-124(s0)
1468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 1)
 2879              		.loc 2 1468 28
 2880 19fc 832744F5 		lw	a5,-172(s0)
 2881 1a00 1B870700 		sext.w	a4,a5
 2882 1a04 8547     		li	a5,1
 2883 1a06 6318F700 		bne	a4,a5,.L148
1469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
1470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  t_status = t_status | 0x01U;
 2884              		.loc 2 1470 43
 2885 1a0a 832784F9 		lw	a5,-104(s0)
 2886 1a0e 93E71700 		ori	a5,a5,1
 2887 1a12 232CF4F8 		sw	a5,-104(s0)
 2888              	.L148:
1471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL gt_clk_sel :
1473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      gt_clk_sel);
1474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
1476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly>>16U)&0xFFU) == 0U)
 2889              		.loc 2 1477 44
 2890 1a16 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2890      93870700 
 2891 1a1e 9863     		ld	a4,0(a5)
 2892              		.loc 2 1477 54
 2893 1a20 8567     		li	a5,4096
 2894 1a22 BA97     		add	a5,a4,a5
 2895 1a24 83A74782 		lw	a5,-2012(a5)
 2896 1a28 8127     		sext.w	a5,a5
 2897              		.loc 2 1477 63
 2898 1a2a 9BD70701 		srliw	a5,a5,16
 2899 1a2e 8127     		sext.w	a5,a5
 2900              		.loc 2 1477 69
 2901 1a30 93F7F70F 		andi	a5,a5,255
 2902 1a34 8127     		sext.w	a5,a5
 2903              		.loc 2 1477 24
 2904 1a36 9DE3     		bne	a5,zero,.L149
1478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          temp++;
 2905              		.loc 2 1479 30
 2906 1a38 832744F8 		lw	a5,-124(s0)
 2907 1a3c 8527     		addiw	a5,a5,1
 2908 1a3e 2322F4F8 		sw	a5,-124(s0)
1480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 2)
 2909              		.loc 2 1480 28
 2910 1a42 832744F5 		lw	a5,-172(s0)
 2911 1a46 1B870700 		sext.w	a4,a5
 2912 1a4a 8947     		li	a5,2
 2913 1a4c 6318F700 		bne	a4,a5,.L149
1481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
1482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  t_status = t_status | 0x01U;
 2914              		.loc 2 1482 43
 2915 1a50 832784F9 		lw	a5,-104(s0)
 2916 1a54 93E71700 		ori	a5,a5,1
 2917 1a58 232CF4F8 		sw	a5,-104(s0)
 2918              	.L149:
1483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL gt_clk_sel :
1485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      gt_clk_sel);
1486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
1488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       }
1489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly>>24U)&0xFFU) == 0U)
 2919              		.loc 2 1489 44
 2920 1a5c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2920      93870700 
 2921 1a64 9863     		ld	a4,0(a5)
 2922              		.loc 2 1489 54
 2923 1a66 8567     		li	a5,4096
 2924 1a68 BA97     		add	a5,a4,a5
 2925 1a6a 83A74782 		lw	a5,-2012(a5)
 2926 1a6e 8127     		sext.w	a5,a5
 2927              		.loc 2 1489 63
 2928 1a70 9BD78701 		srliw	a5,a5,24
 2929 1a74 8127     		sext.w	a5,a5
 2930              		.loc 2 1489 69
 2931 1a76 93F7F70F 		andi	a5,a5,255
 2932 1a7a 8127     		sext.w	a5,a5
 2933              		.loc 2 1489 24
 2934 1a7c 9DE3     		bne	a5,zero,.L150
1490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          temp++;
 2935              		.loc 2 1491 30
 2936 1a7e 832744F8 		lw	a5,-124(s0)
 2937 1a82 8527     		addiw	a5,a5,1
 2938 1a84 2322F4F8 		sw	a5,-124(s0)
1492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 3)
 2939              		.loc 2 1492 28
 2940 1a88 832744F5 		lw	a5,-172(s0)
 2941 1a8c 1B870700 		sext.w	a4,a5
 2942 1a90 8D47     		li	a5,3
 2943 1a92 6318F700 		bne	a4,a5,.L150
1493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
1494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              t_status = t_status | 0x01U;
 2944              		.loc 2 1494 39
 2945 1a96 832784F9 		lw	a5,-104(s0)
 2946 1a9a 93E71700 		ori	a5,a5,1
 2947 1a9e 232CF4F8 		sw	a5,-104(s0)
 2948              	.L150:
1495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL gt_clk_sel : ",\
1497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                   gt_clk_sel);
1498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
1500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(temp > 1)
 2949              		.loc 2 1501 24
 2950 1aa2 832744F8 		lw	a5,-124(s0)
 2951 1aa6 1B870700 		sext.w	a4,a5
 2952 1aaa 8547     		li	a5,1
 2953 1aac 63F8E700 		bleu	a4,a5,.L151
1502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          t_status = t_status | 0x01U;
 2954              		.loc 2 1503 35
 2955 1ab0 832784F9 		lw	a5,-104(s0)
 2956 1ab4 93E71700 		ori	a5,a5,1
 2957 1ab8 232CF4F8 		sw	a5,-104(s0)
 2958              	.L151:
 2959              	.LBE21:
1350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
 2960              		.loc 2 1350 69
 2961 1abc 8327C4F9 		lw	a5,-100(s0)
 2962 1ac0 8527     		addiw	a5,a5,1
 2963 1ac2 232EF4F8 		sw	a5,-100(s0)
 2964              	.L139:
1349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             LIBERO_SETTING_DATA_LANES_USED; lane_sel++)
 2965              		.loc 2 1349 18 discriminator 1
 2966 1ac6 8327C4F9 		lw	a5,-100(s0)
 2967 1aca 1B870700 		sext.w	a4,a5
 2968 1ace 8D47     		li	a5,3
 2969 1ad0 E3FBE7C4 		bleu	a4,a5,.L152
1504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
1507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef RENODE_DEBUG
1508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  t_status = 0U;  /* Dummy success -move on to
1509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     next stage */
1510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  if(t_status == 0U)
 2970              		.loc 2 1511 20
 2971 1ad4 832784F9 		lw	a5,-104(s0)
 2972 1ad8 8127     		sext.w	a5,a5
 2973 1ada 89EB     		bne	a5,zero,.L153
1512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
1513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      SIM_FEEDBACK1(21U);
1514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /*
1515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * We can now set vref on the memory
1516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * mode register for lpddr4
1517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * May include other modes, and include a sweep
1518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * Alister looking into this and will revert.
1519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       */
1520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if (ddr_type == LPDDR4)
1521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SET_VREF_LPDDR4_MODE_REGS
1523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          mode_register_write(DDR_MODE_REG_VREF,\
1524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              DDR_MODE_REG_VREF_VALUE);
1525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      ddr_training_state = DDR_TRAINING_SET_FINAL_MODE;
 2974              		.loc 2 1527 41
 2975 1adc 97070000 		lla	a5,ddr_training_state.14230
 2975      93870700 
 2976 1ae4 6D47     		li	a4,27
 2977 1ae6 98C3     		sw	a4,0(a5)
 2978              	.LBE20:
1528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
1529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  else /* fail, try again */
1530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
1531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      SIM_FEEDBACK1(20U);
1532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      ddr_training_state = DDR_TRAINING_FAIL_SM_VERIFY;
1533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
1534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              }
1535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM2_VERIFY;
1538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2979              		.loc 2 1539 13
 2980 1ae8 6F00D030 		j	.L69
 2981              	.L153:
 2982              	.LBB24:
1532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
 2983              		.loc 2 1532 41
 2984 1aec 97070000 		lla	a5,ddr_training_state.14230
 2984      93870700 
 2985 1af4 1307E002 		li	a4,46
 2986 1af8 98C3     		sw	a4,0(a5)
 2987              	.LBE24:
 2988              		.loc 2 1539 13
 2989 1afa 6F00B02F 		j	.L69
 2990              	.L138:
1537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 2991              		.loc 2 1537 36
 2992 1afe 97070000 		lla	a5,ddr_training_state.14230
 2992      93870700 
 2993 1b06 1307D002 		li	a4,45
 2994 1b0a 98C3     		sw	a4,0(a5)
 2995              		.loc 2 1539 13
 2996 1b0c 6F00902E 		j	.L69
 2997              	.L43:
1540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SET_FINAL_MODE:
1543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Set final mode register value.
1545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE =\
 2998              		.loc 2 1546 30
 2999 1b10 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2999      93870700 
 3000 1b18 9C63     		ld	a5,0(a5)
 3001              		.loc 2 1546 56
 3002 1b1a 5567     		li	a4,86016
 3003 1b1c 130747A2 		addi	a4,a4,-1500
 3004 1b20 D8C3     		sw	a4,4(a5)
1547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 LIBERO_SETTING_DDRPHY_MODE;
1548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r\n\r DDR FINAL_MODE: ",\
1550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     LIBERO_SETTING_DDRPHY_MODE);
1551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_CFG_DDR_SGMII_PHY
1552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)print_reg_array(g_debug_uart ,
1553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   (uint32_t *)CFG_DDR_SGMII_PHY,\
1554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                           (sizeof(CFG_DDR_SGMII_PHY_TypeDef)/4U));
1555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_DDRCFG
1557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             debug_read_ddrcfg();
1558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 tip_register_status (g_debug_uart);
1563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r ************************************************
1564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION;
 3005              		.loc 2 1567 32
 3006 1b22 97070000 		lla	a5,ddr_training_state.14230
 3006      93870700 
 3007 1b2a 7147     		li	a4,28
 3008 1b2c 98C3     		sw	a4,0(a5)
1568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3009              		.loc 2 1568 13
 3010 1b2e 6F00702C 		j	.L69
 3011              	.L42:
1569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_WRITE_CALIBRATION:
1571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Does the following in the DDRC need to be checked??
1573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * DDRCFG->DFI.STAT_DFI_TRAINING_COMPLETE.STAT_DFI_TRAINING_COMPLETE;
1574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *
1575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             number_of_lanes_to_calibrate = get_num_lanes();
 3012              		.loc 2 1576 44
 3013 1b32 97000000 		call	get_num_lanes
 3013      E7800000 
 3014 1b3a AA87     		mv	a5,a0
 3015 1b3c A309F4F4 		sb	a5,-173(s0)
1577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  Now start the write calibration as training has been successful
1579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Setting expert mode */
1581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x0000008U;
 3016              		.loc 2 1581 30
 3017 1b40 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3017      93870700 
 3018 1b48 9863     		ld	a4,0(a5)
 3019              		.loc 2 1581 62
 3020 1b4a 8567     		li	a5,4096
 3021 1b4c BA97     		add	a5,a4,a5
 3022 1b4e 2147     		li	a4,8
 3023 1b50 23ACE786 		sw	a4,-1928(a5)
1582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3024              		.loc 2 1582 22
 3025 1b54 97070000 		lla	a5,error.14231
 3025      93870700 
 3026 1b5c 9C43     		lw	a5,0(a5)
 3027              		.loc 2 1582 15
 3028 1b5e F1E3     		bne	a5,zero,.L156
1583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if((ddr_type == DDR3)||(ddr_type == DDR3L)) /* Changing WPU and WPD */
1585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* only run when ECC is on - sar121393 */
1587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_ECC_MASK)
1588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt16.ovrt16 = 0x00000F80UL;
1590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt15.ovrt15 = 0x00000000UL;
1591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt14.ovrt14 = 0x00000000UL;
1592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt13.ovrt13 = 0x00000000UL;
1593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt12.ovrt12 = 0x00000000UL;
1594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (ddr_type == LPDDR4)
 3029              		.loc 2 1596 20
 3030 1b60 8327C4F7 		lw	a5,-132(s0)
 3031 1b64 1B870700 		sext.w	a4,a5
 3032 1b68 9147     		li	a5,4
 3033 1b6a 631AF706 		bne	a4,a5,.L157
1597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SWEEP_DQ_DELAY
1599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint8_t lane;
1600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t dly_firstpass=0xFF;
1601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t dly_right_edge=20U;
1602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t pass=0U;
1603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++) //load DQ
1604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         load_dq(lane);
1606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_50_MICRO);
1609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     for (uint32_t dq_dly=0U;dq_dly < 20U ; dq_dly=dq_dly+1U){
1610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc220.rpc220 = dq_dly; //set DQ load value
1611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++) //load DQ
1612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             load_dq(lane);
1614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         SIM_FEEDBACK1(1U);
1616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          delay(DELAY_CYCLES_50_MICRO);
1618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         pass =\
1619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             write_calibration_using_mtc(\
1620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                   number_of_lanes_to_calibrate);
1621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "\n\r    dq_dly ",\
1623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     dq_dly);
1624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "    pass ",\
1625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     pass);
1626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "    wr calib result ",\
1627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                             calib_data.write_cal.lane_calib_result);
1628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (dly_firstpass != 0xFFU)
1630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (pass !=0U)
1632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 dly_right_edge=dq_dly;
1634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 break;
1635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (dly_firstpass ==0xFFU)
1638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (pass==0U)
1640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 dly_firstpass=dq_dly;
1642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(dly_firstpass == 0xFFU)
1647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         error = 1U;
1649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else
1651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc220.rpc220 = (dly_firstpass + dly_right_edge)/2U;
1653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "\n\r    dq_dly_answer ",\
1655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->rpc220.rpc220);
1656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         //(void)uprint32(g_debug_uart, "    vrefdq_answer ", (vref_firstpass + vref
1657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "    wr calib result ",\
1658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 calib_data.write_cal.lane_calib_result);
1659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++) //load DQ
1661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             load_dq(lane);
1663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_50_MICRO);
1665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         error =\
1666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 write_calibration_using_mtc(\
1667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         number_of_lanes_to_calibrate);
1668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else /* alternate calibration */
1670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(ddr_type == LPDDR4)
 3034              		.loc 2 1670 23
 3035 1b6e 8327C4F7 		lw	a5,-132(s0)
 3036 1b72 1B870700 		sext.w	a4,a5
 3037 1b76 9147     		li	a5,4
 3038 1b78 6313F704 		bne	a4,a5,.L158
 3039              	.LBB25:
1671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint8_t lane;
1673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* Changed default value to centre dq/dqs on window */
1674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc220.rpc220 = 0xCUL;
 3040              		.loc 2 1674 42
 3041 1b7c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3041      93870700 
 3042 1b84 9C63     		ld	a5,0(a5)
 3043              		.loc 2 1674 58
 3044 1b86 3147     		li	a4,12
 3045 1b88 23A8E776 		sw	a4,1904(a5)
1675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++)
 3046              		.loc 2 1675 34
 3047 1b8c A30104F8 		sb	zero,-125(s0)
 3048              		.loc 2 1675 25
 3049 1b90 29A8     		j	.L159
 3050              	.L160:
1676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             load_dq(lane);
 3051              		.loc 2 1677 29 discriminator 3
 3052 1b92 834734F8 		lbu	a5,-125(s0)
 3053 1b96 3E85     		mv	a0,a5
 3054 1b98 97000000 		call	load_dq
 3054      E7800000 
1675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++)
 3055              		.loc 2 1675 81 discriminator 3
 3056 1ba0 834734F8 		lbu	a5,-125(s0)
 3057 1ba4 8527     		addiw	a5,a5,1
 3058 1ba6 A301F4F8 		sb	a5,-125(s0)
 3059              	.L159:
1675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++)
 3060              		.loc 2 1675 25 discriminator 1
 3061 1baa 034734F8 		lbu	a4,-125(s0)
 3062 1bae 834734F5 		lbu	a5,-173(s0)
 3063 1bb2 1377F70F 		andi	a4,a4,0xff
 3064 1bb6 93F7F70F 		andi	a5,a5,0xff
 3065 1bba E36CF7FC 		bltu	a4,a5,.L160
 3066              	.L158:
 3067              	.LBE25:
1678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     error = write_calibration_using_mtc(number_of_lanes_to_calibrate);
 3068              		.loc 2 1680 29
 3069 1bbe 834734F5 		lbu	a5,-173(s0)
 3070 1bc2 3E85     		mv	a0,a5
 3071 1bc4 97000000 		call	write_calibration_using_mtc
 3071      E7800000 
 3072 1bcc AA87     		mv	a5,a0
 3073 1bce 1B870700 		sext.w	a4,a5
 3074              		.loc 2 1680 27
 3075 1bd2 97070000 		lla	a5,error.14231
 3075      93870700 
 3076 1bda 98C3     		sw	a4,0(a5)
 3077 1bdc 05A0     		j	.L161
 3078              	.L157:
1681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif  /* end of alternate calibration */
1682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SIM_FEEDBACK1(2U);
1686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     error =\
1687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       write_calibration_using_mtc(number_of_lanes_to_calibrate);
 3079              		.loc 2 1687 23
 3080 1bde 834734F5 		lbu	a5,-173(s0)
 3081 1be2 3E85     		mv	a0,a5
 3082 1be4 97000000 		call	write_calibration_using_mtc
 3082      E7800000 
 3083 1bec AA87     		mv	a5,a0
 3084 1bee 1B870700 		sext.w	a4,a5
1686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       write_calibration_using_mtc(number_of_lanes_to_calibrate);
 3085              		.loc 2 1686 27
 3086 1bf2 97070000 		lla	a5,error.14231
 3086      93870700 
 3087 1bfa 98C3     		sw	a4,0(a5)
 3088              	.L161:
1688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(error)
 3089              		.loc 2 1690 20
 3090 1bfc 97070000 		lla	a5,error.14231
 3090      93870700 
 3091 1c04 9C43     		lw	a5,0(a5)
 3092              		.loc 2 1690 19
 3093 1c06 91CF     		beq	a5,zero,.L156
1691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_error_count++;
 3094              		.loc 2 1692 36
 3095 1c08 97070000 		lla	a5,ddr_error_count
 3095      93870700 
 3096 1c10 9C43     		lw	a5,0(a5)
 3097 1c12 8527     		addiw	a5,a5,1
 3098 1c14 1B870700 		sext.w	a4,a5
 3099 1c18 97070000 		lla	a5,ddr_error_count
 3099      93870700 
 3100 1c20 98C3     		sw	a4,0(a5)
 3101              	.L156:
1693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SIM_FEEDBACK1(106U);
1694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3102              		.loc 2 1697 22
 3103 1c22 97070000 		lla	a5,error.14231
 3103      93870700 
 3104 1c2a 9C43     		lw	a5,0(a5)
 3105              		.loc 2 1697 15
 3106 1c2c 89EB     		bne	a5,zero,.L162
1698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r\n\r wr calib result ",\
1701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     calib_data.write_cal.lane_calib_result);
1702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_SWEEP_CHECK;
 3107              		.loc 2 1703 36
 3108 1c2e 97070000 		lla	a5,ddr_training_state.14230
 3108      93870700 
 3109 1c36 7947     		li	a4,30
 3110 1c38 98C3     		sw	a4,0(a5)
1704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(error == MTC_TIMEOUT_ERROR)
1706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 0U;
1708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_DDR_SANITY_CHECKS;
1709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 0U;
1713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION_RETRY;
1714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3111              		.loc 2 1715 13
 3112 1c3a 6F00B01B 		j	.L69
 3113              	.L162:
1705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 3114              		.loc 2 1705 27
 3115 1c3e 97070000 		lla	a5,error.14231
 3115      93870700 
 3116 1c46 9C43     		lw	a5,0(a5)
1705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 3117              		.loc 2 1705 20
 3118 1c48 3E87     		mv	a4,a5
 3119 1c4a 8947     		li	a5,2
 3120 1c4c 6311F702 		bne	a4,a5,.L164
1707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_DDR_SANITY_CHECKS;
 3121              		.loc 2 1707 23
 3122 1c50 97070000 		lla	a5,error.14231
 3122      93870700 
 3123 1c58 23A00700 		sw	zero,0(a5)
1708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3124              		.loc 2 1708 36
 3125 1c5c 97070000 		lla	a5,ddr_training_state.14230
 3125      93870700 
 3126 1c64 1307A003 		li	a4,58
 3127 1c68 98C3     		sw	a4,0(a5)
 3128              		.loc 2 1715 13
 3129 1c6a 6F00B018 		j	.L69
 3130              	.L164:
1712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION_RETRY;
 3131              		.loc 2 1712 23
 3132 1c6e 97070000 		lla	a5,error.14231
 3132      93870700 
 3133 1c76 23A00700 		sw	zero,0(a5)
1713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3134              		.loc 2 1713 36
 3135 1c7a 97070000 		lla	a5,ddr_training_state.14230
 3135      93870700 
 3136 1c82 7547     		li	a4,29
 3137 1c84 98C3     		sw	a4,0(a5)
 3138              		.loc 2 1715 13
 3139 1c86 6F00F016 		j	.L69
 3140              	.L41:
1716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_WRITE_CALIBRATION_RETRY:
1718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Clear write calibration data
1720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 3141              		.loc 2 1721 13
 3142 1c8a 13060008 		li	a2,128
 3143 1c8e 8145     		li	a1,0
 3144 1c90 17050000 		lla	a0,calib_data
 3144      13050500 
 3145 1c98 97000000 		call	memfill
 3145      E7800000 
1722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Try the next offset
1724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency = DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT;
 3146              		.loc 2 1725 35
 3147 1ca0 97070000 		lla	a5,DDRCFG
 3147      93870700 
 3148 1ca8 9863     		ld	a4,0(a5)
 3149              		.loc 2 1725 60
 3150 1caa C167     		li	a5,65536
 3151 1cac BA97     		add	a5,a4,a5
 3152 1cae 9C47     		lw	a5,8(a5)
 3153 1cb0 1B870700 		sext.w	a4,a5
 3154              		.loc 2 1725 27
 3155 1cb4 97070000 		lla	a5,write_latency.14234
 3155      93870700 
 3156 1cbc 98C3     		sw	a4,0(a5)
1726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency++;
 3157              		.loc 2 1726 26
 3158 1cbe 97070000 		lla	a5,write_latency.14234
 3158      93870700 
 3159 1cc6 9C43     		lw	a5,0(a5)
 3160 1cc8 8527     		addiw	a5,a5,1
 3161 1cca 1B870700 		sext.w	a4,a5
 3162 1cce 97070000 		lla	a5,write_latency.14234
 3162      93870700 
 3163 1cd6 98C3     		sw	a4,0(a5)
1727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (write_latency > DDR_CAL_MAX_LATENCY)
 3164              		.loc 2 1727 31
 3165 1cd8 97070000 		lla	a5,write_latency.14234
 3165      93870700 
 3166 1ce0 9C43     		lw	a5,0(a5)
 3167              		.loc 2 1727 16
 3168 1ce2 3E87     		mv	a4,a5
 3169 1ce4 8D47     		li	a5,3
 3170 1ce6 63F1E702 		bleu	a4,a5,.L165
1728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 write_latency = DDR_CAL_MIN_LATENCY;
 3171              		.loc 2 1729 31
 3172 1cea 97070000 		lla	a5,write_latency.14234
 3172      93870700 
 3173 1cf2 23A00700 		sw	zero,0(a5)
1730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_MIN_LATENCY;
 3174              		.loc 2 1730 36
 3175 1cf6 97070000 		lla	a5,ddr_training_state.14230
 3175      93870700 
 3176 1cfe 13077003 		li	a4,55
 3177 1d02 98C3     		sw	a4,0(a5)
1731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT =\
1735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         write_latency;
1736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r\n\r wr write latency ",\
1738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 write_latency);
1739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION;
1741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3178              		.loc 2 1742 13
 3179 1d04 6F00100F 		j	.L69
 3180              	.L165:
1734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         write_latency;
 3181              		.loc 2 1734 23
 3182 1d08 97070000 		lla	a5,DDRCFG
 3182      93870700 
 3183 1d10 9463     		ld	a3,0(a5)
1734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         write_latency;
 3184              		.loc 2 1734 69
 3185 1d12 97070000 		lla	a5,write_latency.14234
 3185      93870700 
 3186 1d1a 9843     		lw	a4,0(a5)
 3187 1d1c C167     		li	a5,65536
 3188 1d1e B697     		add	a5,a3,a5
 3189 1d20 98C7     		sw	a4,8(a5)
1740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3190              		.loc 2 1740 36
 3191 1d22 97070000 		lla	a5,ddr_training_state.14230
 3191      93870700 
 3192 1d2a 7147     		li	a4,28
 3193 1d2c 98C3     		sw	a4,0(a5)
 3194              		.loc 2 1742 13
 3195 1d2e 6F00700C 		j	.L69
 3196              	.L40:
1743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_SWEEP_CHECK:
1745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_SANITY_CHECKS;
 3197              		.loc 2 1745 32
 3198 1d32 97070000 		lla	a5,ddr_training_state.14230
 3198      93870700 
 3199 1d3a 7D47     		li	a4,31
 3200 1d3c 98C3     		sw	a4,0(a5)
1746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3201              		.loc 2 1746 13
 3202 1d3e 6F00700B 		j	.L69
 3203              	.L39:
1747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_SANITY_CHECKS:
1749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  Now start the write calibration if training successful
1751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r\n\r DDR SANITY_CHECKS: ",\
1754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                         error);
1755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
1759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = memory_tests();
1760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3204              		.loc 2 1762 22
 3205 1d42 97070000 		lla	a5,error.14231
 3205      93870700 
 3206 1d4a 9C43     		lw	a5,0(a5)
 3207              		.loc 2 1762 15
 3208 1d4c 91EB     		bne	a5,zero,.L167
1763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_MTC_CHECK;
 3209              		.loc 2 1764 36
 3210 1d4e 97070000 		lla	a5,ddr_training_state.14230
 3210      93870700 
 3211 1d56 13070002 		li	a4,32
 3212 1d5a 98C3     		sw	a4,0(a5)
1765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_DDR_SANITY_CHECKS;
1769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3213              		.loc 2 1770 13
 3214 1d5c 6F009009 		j	.L69
 3215              	.L167:
1768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3216              		.loc 2 1768 36
 3217 1d60 97070000 		lla	a5,ddr_training_state.14230
 3217      93870700 
 3218 1d68 1307A003 		li	a4,58
 3219 1d6c 98C3     		sw	a4,0(a5)
 3220              		.loc 2 1770 13
 3221 1d6e 6F007008 		j	.L69
 3222              	.L38:
 3223              	.LBB26:
1771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_MTC_CHECK:
1773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint64_t start_address = 0x0000000000000000ULL;
 3224              		.loc 2 1774 26
 3225 1d72 233404F4 		sd	zero,-184(s0)
1775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t size = ONE_MB_MTC;  /* Number of reads for each iteration 2**size*/
 3226              		.loc 2 1775 26
 3227 1d76 D147     		li	a5,20
 3228 1d78 2322F4F4 		sw	a5,-188(s0)
1776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint8_t mask;
1777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (get_num_lanes() <= 3U)
 3229              		.loc 2 1777 21
 3230 1d7c 97000000 		call	get_num_lanes
 3230      E7800000 
 3231 1d84 AA87     		mv	a5,a0
 3232              		.loc 2 1777 20
 3233 1d86 3E87     		mv	a4,a5
 3234 1d88 8D47     		li	a5,3
 3235 1d8a 63E6E700 		bgtu	a4,a5,.L169
1778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     mask = 0x3U;
 3236              		.loc 2 1779 26
 3237 1d8e 8D47     		li	a5,3
 3238 1d90 2301F4F8 		sb	a5,-126(s0)
 3239 1d94 21A0     		j	.L170
 3240              	.L169:
1780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     mask = 0xFU;
 3241              		.loc 2 1783 26
 3242 1d96 BD47     		li	a5,15
 3243 1d98 2301F4F8 		sb	a5,-126(s0)
 3244              	.L170:
1784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIA
 3245              		.loc 2 1785 25
 3246 1d9c 032644F4 		lw	a2,-188(s0)
 3247 1da0 034524F8 		lbu	a0,-126(s0)
 3248 1da4 97070000 		lla	a5,error.14231
 3248      93870700 
 3249 1dac 0147     		li	a4,0
 3250 1dae 8146     		li	a3,0
 3251 1db0 833584F4 		ld	a1,-184(s0)
 3252 1db4 97000000 		call	MTC_test
 3252      E7800000 
 3253 1dbc AA87     		mv	a5,a0
 3254 1dbe 1B870700 		sext.w	a4,a5
 3255              		.loc 2 1785 23
 3256 1dc2 97070000 		lla	a5,error.14231
 3256      93870700 
 3257 1dca 98C3     		sw	a4,0(a5)
1786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* Read using different patterns */
1787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 0U;
 3258              		.loc 2 1787 23
 3259 1dcc 97070000 		lla	a5,error.14231
 3259      93870700 
 3260 1dd4 23A00700 		sw	zero,0(a5)
1788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL,
 3261              		.loc 2 1788 26
 3262 1dd8 032644F4 		lw	a2,-188(s0)
 3263 1ddc 034524F8 		lbu	a0,-126(s0)
 3264 1de0 97070000 		lla	a5,error.14231
 3264      93870700 
 3265 1de8 0147     		li	a4,0
 3266 1dea 8946     		li	a3,2
 3267 1dec 833584F4 		ld	a1,-184(s0)
 3268 1df0 97000000 		call	MTC_test
 3268      E7800000 
 3269 1df8 AA87     		mv	a5,a0
 3270 1dfa 1B870700 		sext.w	a4,a5
 3271              		.loc 2 1788 23
 3272 1dfe 97070000 		lla	a5,error.14231
 3272      93870700 
 3273 1e06 9C43     		lw	a5,0(a5)
 3274 1e08 D98F     		or	a5,a4,a5
 3275 1e0a 1B870700 		sext.w	a4,a5
 3276 1e0e 97070000 		lla	a5,error.14231
 3276      93870700 
 3277 1e16 98C3     		sw	a4,0(a5)
1789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x02) == 0U)
1790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTI
 3278              		.loc 2 1790 26
 3279 1e18 032644F4 		lw	a2,-188(s0)
 3280 1e1c 034524F8 		lbu	a0,-126(s0)
 3281 1e20 97070000 		lla	a5,error.14231
 3281      93870700 
 3282 1e28 0147     		li	a4,0
 3283 1e2a 8146     		li	a3,0
 3284 1e2c 833584F4 		ld	a1,-184(s0)
 3285 1e30 97000000 		call	MTC_test
 3285      E7800000 
 3286 1e38 AA87     		mv	a5,a0
 3287 1e3a 1B870700 		sext.w	a4,a5
 3288              		.loc 2 1790 23
 3289 1e3e 97070000 		lla	a5,error.14231
 3289      93870700 
 3290 1e46 9C43     		lw	a5,0(a5)
 3291 1e48 D98F     		or	a5,a4,a5
 3292 1e4a 1B870700 		sext.w	a4,a5
 3293 1e4e 97070000 		lla	a5,error.14231
 3293      93870700 
 3294 1e56 98C3     		sw	a4,0(a5)
1791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, &
 3295              		.loc 2 1791 26
 3296 1e58 032644F4 		lw	a2,-188(s0)
 3297 1e5c 034524F8 		lbu	a0,-126(s0)
 3298 1e60 97070000 		lla	a5,error.14231
 3298      93870700 
 3299 1e68 0147     		li	a4,0
 3300 1e6a 8546     		li	a3,1
 3301 1e6c 833584F4 		ld	a1,-184(s0)
 3302 1e70 97000000 		call	MTC_test
 3302      E7800000 
 3303 1e78 AA87     		mv	a5,a0
 3304 1e7a 1B870700 		sext.w	a4,a5
 3305              		.loc 2 1791 23
 3306 1e7e 97070000 		lla	a5,error.14231
 3306      93870700 
 3307 1e86 9C43     		lw	a5,0(a5)
 3308 1e88 D98F     		or	a5,a4,a5
 3309 1e8a 1B870700 		sext.w	a4,a5
 3310 1e8e 97070000 		lla	a5,error.14231
 3310      93870700 
 3311 1e96 98C3     		sw	a4,0(a5)
1792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL,
 3312              		.loc 2 1792 26
 3313 1e98 032644F4 		lw	a2,-188(s0)
 3314 1e9c 034524F8 		lbu	a0,-126(s0)
 3315 1ea0 97070000 		lla	a5,error.14231
 3315      93870700 
 3316 1ea8 0147     		li	a4,0
 3317 1eaa 8946     		li	a3,2
 3318 1eac 833584F4 		ld	a1,-184(s0)
 3319 1eb0 97000000 		call	MTC_test
 3319      E7800000 
 3320 1eb8 AA87     		mv	a5,a0
 3321 1eba 1B870700 		sext.w	a4,a5
 3322              		.loc 2 1792 23
 3323 1ebe 97070000 		lla	a5,error.14231
 3323      93870700 
 3324 1ec6 9C43     		lw	a5,0(a5)
 3325 1ec8 D98F     		or	a5,a4,a5
 3326 1eca 1B870700 		sext.w	a4,a5
 3327 1ece 97070000 		lla	a5,error.14231
 3327      93870700 
 3328 1ed6 98C3     		sw	a4,0(a5)
1793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_AD
 3329              		.loc 2 1793 26
 3330 1ed8 032644F4 		lw	a2,-188(s0)
 3331 1edc 034524F8 		lbu	a0,-126(s0)
 3332 1ee0 97070000 		lla	a5,error.14231
 3332      93870700 
 3333 1ee8 0147     		li	a4,0
 3334 1eea 8D46     		li	a3,3
 3335 1eec 833584F4 		ld	a1,-184(s0)
 3336 1ef0 97000000 		call	MTC_test
 3336      E7800000 
 3337 1ef8 AA87     		mv	a5,a0
 3338 1efa 1B870700 		sext.w	a4,a5
 3339              		.loc 2 1793 23
 3340 1efe 97070000 		lla	a5,error.14231
 3340      93870700 
 3341 1f06 9C43     		lw	a5,0(a5)
 3342 1f08 D98F     		or	a5,a4,a5
 3343 1f0a 1B870700 		sext.w	a4,a5
 3344 1f0e 97070000 		lla	a5,error.14231
 3344      93870700 
 3345 1f16 98C3     		sw	a4,0(a5)
1794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIAL
 3346              		.loc 2 1794 26
 3347 1f18 032644F4 		lw	a2,-188(s0)
 3348 1f1c 034524F8 		lbu	a0,-126(s0)
 3349 1f20 97070000 		lla	a5,error.14231
 3349      93870700 
 3350 1f28 0147     		li	a4,0
 3351 1f2a 9146     		li	a3,4
 3352 1f2c 833584F4 		ld	a1,-184(s0)
 3353 1f30 97000000 		call	MTC_test
 3353      E7800000 
 3354 1f38 AA87     		mv	a5,a0
 3355 1f3a 1B870700 		sext.w	a4,a5
 3356              		.loc 2 1794 23
 3357 1f3e 97070000 		lla	a5,error.14231
 3357      93870700 
 3358 1f46 9C43     		lw	a5,0(a5)
 3359 1f48 D98F     		or	a5,a4,a5
 3360 1f4a 1B870700 		sext.w	a4,a5
 3361 1f4e 97070000 		lla	a5,error.14231
 3361      93870700 
 3362 1f56 98C3     		sw	a4,0(a5)
1795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &erro
 3363              		.loc 2 1795 26
 3364 1f58 032644F4 		lw	a2,-188(s0)
 3365 1f5c 034524F8 		lbu	a0,-126(s0)
 3366 1f60 97070000 		lla	a5,error.14231
 3366      93870700 
 3367 1f68 0147     		li	a4,0
 3368 1f6a 9546     		li	a3,5
 3369 1f6c 833584F4 		ld	a1,-184(s0)
 3370 1f70 97000000 		call	MTC_test
 3370      E7800000 
 3371 1f78 AA87     		mv	a5,a0
 3372 1f7a 1B870700 		sext.w	a4,a5
 3373              		.loc 2 1795 23
 3374 1f7e 97070000 		lla	a5,error.14231
 3374      93870700 
 3375 1f86 9C43     		lw	a5,0(a5)
 3376 1f88 D98F     		or	a5,a4,a5
 3377 1f8a 1B870700 		sext.w	a4,a5
 3378 1f8e 97070000 		lla	a5,error.14231
 3378      93870700 
 3379 1f96 98C3     		sw	a4,0(a5)
1796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQUE
 3380              		.loc 2 1796 26
 3381 1f98 032644F4 		lw	a2,-188(s0)
 3382 1f9c 034524F8 		lbu	a0,-126(s0)
 3383 1fa0 97070000 		lla	a5,error.14231
 3383      93870700 
 3384 1fa8 0147     		li	a4,0
 3385 1faa 9D46     		li	a3,7
 3386 1fac 833584F4 		ld	a1,-184(s0)
 3387 1fb0 97000000 		call	MTC_test
 3387      E7800000 
 3388 1fb8 AA87     		mv	a5,a0
 3389 1fba 1B870700 		sext.w	a4,a5
 3390              		.loc 2 1796 23
 3391 1fbe 97070000 		lla	a5,error.14231
 3391      93870700 
 3392 1fc6 9C43     		lw	a5,0(a5)
 3393 1fc8 D98F     		or	a5,a4,a5
 3394 1fca 1B870700 		sext.w	a4,a5
 3395 1fce 97070000 		lla	a5,error.14231
 3395      93870700 
 3396 1fd6 98C3     		sw	a4,0(a5)
1797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUEN
 3397              		.loc 2 1797 26
 3398 1fd8 032644F4 		lw	a2,-188(s0)
 3399 1fdc 034524F8 		lbu	a0,-126(s0)
 3400 1fe0 97070000 		lla	a5,error.14231
 3400      93870700 
 3401 1fe8 0147     		li	a4,0
 3402 1fea A146     		li	a3,8
 3403 1fec 833584F4 		ld	a1,-184(s0)
 3404 1ff0 97000000 		call	MTC_test
 3404      E7800000 
 3405 1ff8 AA87     		mv	a5,a0
 3406 1ffa 1B870700 		sext.w	a4,a5
 3407              		.loc 2 1797 23
 3408 1ffe 97070000 		lla	a5,error.14231
 3408      93870700 
 3409 2006 9C43     		lw	a5,0(a5)
 3410 2008 D98F     		or	a5,a4,a5
 3411 200a 1B870700 		sext.w	a4,a5
 3412 200e 97070000 		lla	a5,error.14231
 3412      93870700 
 3413 2016 98C3     		sw	a4,0(a5)
1798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x01) == 0U)
1800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_RANDOM, 
 3414              		.loc 2 1800 26
 3415 2018 032644F4 		lw	a2,-188(s0)
 3416 201c 034524F8 		lbu	a0,-126(s0)
 3417 2020 97070000 		lla	a5,error.14231
 3417      93870700 
 3418 2028 0547     		li	a4,1
 3419 202a 8146     		li	a3,0
 3420 202c 833584F4 		ld	a1,-184(s0)
 3421 2030 97000000 		call	MTC_test
 3421      E7800000 
 3422 2038 AA87     		mv	a5,a0
 3423 203a 1B870700 		sext.w	a4,a5
 3424              		.loc 2 1800 23
 3425 203e 97070000 		lla	a5,error.14231
 3425      93870700 
 3426 2046 9C43     		lw	a5,0(a5)
 3427 2048 D98F     		or	a5,a4,a5
 3428 204a 1B870700 		sext.w	a4,a5
 3429 204e 97070000 		lla	a5,error.14231
 3429      93870700 
 3430 2056 98C3     		sw	a4,0(a5)
1801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_RANDOM, &erro
 3431              		.loc 2 1801 26
 3432 2058 032644F4 		lw	a2,-188(s0)
 3433 205c 034524F8 		lbu	a0,-126(s0)
 3434 2060 97070000 		lla	a5,error.14231
 3434      93870700 
 3435 2068 0547     		li	a4,1
 3436 206a 8546     		li	a3,1
 3437 206c 833584F4 		ld	a1,-184(s0)
 3438 2070 97000000 		call	MTC_test
 3438      E7800000 
 3439 2078 AA87     		mv	a5,a0
 3440 207a 1B870700 		sext.w	a4,a5
 3441              		.loc 2 1801 23
 3442 207e 97070000 		lla	a5,error.14231
 3442      93870700 
 3443 2086 9C43     		lw	a5,0(a5)
 3444 2088 D98F     		or	a5,a4,a5
 3445 208a 1B870700 		sext.w	a4,a5
 3446 208e 97070000 		lla	a5,error.14231
 3446      93870700 
 3447 2096 98C3     		sw	a4,0(a5)
1802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_RANDOM, &er
 3448              		.loc 2 1802 26
 3449 2098 032644F4 		lw	a2,-188(s0)
 3450 209c 034524F8 		lbu	a0,-126(s0)
 3451 20a0 97070000 		lla	a5,error.14231
 3451      93870700 
 3452 20a8 0547     		li	a4,1
 3453 20aa 8946     		li	a3,2
 3454 20ac 833584F4 		ld	a1,-184(s0)
 3455 20b0 97000000 		call	MTC_test
 3455      E7800000 
 3456 20b8 AA87     		mv	a5,a0
 3457 20ba 1B870700 		sext.w	a4,a5
 3458              		.loc 2 1802 23
 3459 20be 97070000 		lla	a5,error.14231
 3459      93870700 
 3460 20c6 9C43     		lw	a5,0(a5)
 3461 20c8 D98F     		or	a5,a4,a5
 3462 20ca 1B870700 		sext.w	a4,a5
 3463 20ce 97070000 		lla	a5,error.14231
 3463      93870700 
 3464 20d6 98C3     		sw	a4,0(a5)
1803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_AD
 3465              		.loc 2 1803 26
 3466 20d8 032644F4 		lw	a2,-188(s0)
 3467 20dc 034524F8 		lbu	a0,-126(s0)
 3468 20e0 97070000 		lla	a5,error.14231
 3468      93870700 
 3469 20e8 0547     		li	a4,1
 3470 20ea 8D46     		li	a3,3
 3471 20ec 833584F4 		ld	a1,-184(s0)
 3472 20f0 97000000 		call	MTC_test
 3472      E7800000 
 3473 20f8 AA87     		mv	a5,a0
 3474 20fa 1B870700 		sext.w	a4,a5
 3475              		.loc 2 1803 23
 3476 20fe 97070000 		lla	a5,error.14231
 3476      93870700 
 3477 2106 9C43     		lw	a5,0(a5)
 3478 2108 D98F     		or	a5,a4,a5
 3479 210a 1B870700 		sext.w	a4,a5
 3480 210e 97070000 		lla	a5,error.14231
 3480      93870700 
 3481 2116 98C3     		sw	a4,0(a5)
1804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_RANDOM, &e
 3482              		.loc 2 1804 26
 3483 2118 032644F4 		lw	a2,-188(s0)
 3484 211c 034524F8 		lbu	a0,-126(s0)
 3485 2120 97070000 		lla	a5,error.14231
 3485      93870700 
 3486 2128 0547     		li	a4,1
 3487 212a 9146     		li	a3,4
 3488 212c 833584F4 		ld	a1,-184(s0)
 3489 2130 97000000 		call	MTC_test
 3489      E7800000 
 3490 2138 AA87     		mv	a5,a0
 3491 213a 1B870700 		sext.w	a4,a5
 3492              		.loc 2 1804 23
 3493 213e 97070000 		lla	a5,error.14231
 3493      93870700 
 3494 2146 9C43     		lw	a5,0(a5)
 3495 2148 D98F     		or	a5,a4,a5
 3496 214a 1B870700 		sext.w	a4,a5
 3497 214e 97070000 		lla	a5,error.14231
 3497      93870700 
 3498 2156 98C3     		sw	a4,0(a5)
1805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_RANDOM, &error);
 3499              		.loc 2 1805 26
 3500 2158 032644F4 		lw	a2,-188(s0)
 3501 215c 034524F8 		lbu	a0,-126(s0)
 3502 2160 97070000 		lla	a5,error.14231
 3502      93870700 
 3503 2168 0547     		li	a4,1
 3504 216a 9546     		li	a3,5
 3505 216c 833584F4 		ld	a1,-184(s0)
 3506 2170 97000000 		call	MTC_test
 3506      E7800000 
 3507 2178 AA87     		mv	a5,a0
 3508 217a 1B870700 		sext.w	a4,a5
 3509              		.loc 2 1805 23
 3510 217e 97070000 		lla	a5,error.14231
 3510      93870700 
 3511 2186 9C43     		lw	a5,0(a5)
 3512 2188 D98F     		or	a5,a4,a5
 3513 218a 1B870700 		sext.w	a4,a5
 3514 218e 97070000 		lla	a5,error.14231
 3514      93870700 
 3515 2196 98C3     		sw	a4,0(a5)
1806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_RANDO
 3516              		.loc 2 1806 26
 3517 2198 032644F4 		lw	a2,-188(s0)
 3518 219c 034524F8 		lbu	a0,-126(s0)
 3519 21a0 97070000 		lla	a5,error.14231
 3519      93870700 
 3520 21a8 0547     		li	a4,1
 3521 21aa 9D46     		li	a3,7
 3522 21ac 833584F4 		ld	a1,-184(s0)
 3523 21b0 97000000 		call	MTC_test
 3523      E7800000 
 3524 21b8 AA87     		mv	a5,a0
 3525 21ba 1B870700 		sext.w	a4,a5
 3526              		.loc 2 1806 23
 3527 21be 97070000 		lla	a5,error.14231
 3527      93870700 
 3528 21c6 9C43     		lw	a5,0(a5)
 3529 21c8 D98F     		or	a5,a4,a5
 3530 21ca 1B870700 		sext.w	a4,a5
 3531 21ce 97070000 		lla	a5,error.14231
 3531      93870700 
 3532 21d6 98C3     		sw	a4,0(a5)
1807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_RANDOM
 3533              		.loc 2 1807 26
 3534 21d8 032644F4 		lw	a2,-188(s0)
 3535 21dc 034524F8 		lbu	a0,-126(s0)
 3536 21e0 97070000 		lla	a5,error.14231
 3536      93870700 
 3537 21e8 0547     		li	a4,1
 3538 21ea A146     		li	a3,8
 3539 21ec 833584F4 		ld	a1,-184(s0)
 3540 21f0 97000000 		call	MTC_test
 3540      E7800000 
 3541 21f8 AA87     		mv	a5,a0
 3542 21fa 1B870700 		sext.w	a4,a5
 3543              		.loc 2 1807 23
 3544 21fe 97070000 		lla	a5,error.14231
 3544      93870700 
 3545 2206 9C43     		lw	a5,0(a5)
 3546 2208 D98F     		or	a5,a4,a5
 3547 220a 1B870700 		sext.w	a4,a5
 3548 220e 97070000 		lla	a5,error.14231
 3548      93870700 
 3549 2216 98C3     		sw	a4,0(a5)
 3550              	.LBE26:
1808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3551              		.loc 2 1810 22
 3552 2218 97070000 		lla	a5,error.14231
 3552      93870700 
 3553 2220 9C43     		lw	a5,0(a5)
 3554              		.loc 2 1810 15
 3555 2222 89EB     		bne	a5,zero,.L171
1811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r\n\r Passed MTC full check ", error);
1814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_32BIT_NC_CHECK;
 3556              		.loc 2 1815 36
 3557 2224 97070000 		lla	a5,ddr_training_state.14230
 3557      93870700 
 3558 222c 13071002 		li	a4,33
 3559 2230 98C3     		sw	a4,0(a5)
1816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r\n\r Failed MTC full check ", error);
1821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3560              		.loc 2 1824 13
 3561 2232 C9A6     		j	.L69
 3562              	.L171:
1822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3563              		.loc 2 1822 36
 3564 2234 97070000 		lla	a5,ddr_training_state.14230
 3564      93870700 
 3565 223c 0547     		li	a4,1
 3566 223e 98C3     		sw	a4,0(a5)
 3567              		.loc 2 1824 13
 3568 2240 55AE     		j	.L69
 3569              	.L37:
1825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_32BIT_NC_CHECK:
1827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * write and read back test from drr, non cached access
1829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (DDR_FULL_32BIT_NC_CHECK_EN == 1)
1832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x08) == 0U)
1833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = ddr_read_write_fn((uint64_t*)LIBERO_SETTING_DDR_32_NON_CACHE,\
 3570              		.loc 2 1833 25
 3571 2242 1306F003 		li	a2,63
 3572 2246 B7050200 		li	a1,131072
 3573 224a 8D47     		li	a5,3
 3574 224c 1395E701 		slli	a0,a5,30
 3575 2250 97000000 		call	ddr_read_write_fn
 3575      E7800000 
 3576 2258 AA87     		mv	a5,a0
 3577 225a 1B870700 		sext.w	a4,a5
 3578              		.loc 2 1833 23
 3579 225e 97070000 		lla	a5,error.14231
 3579      93870700 
 3580 2266 98C3     		sw	a4,0(a5)
1834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      SW_CFG_NUM_READS_WRITES,\
1835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          SW_CONFIG_PATTERN);
1836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
1837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = ddr_read_write_fn((uint64_t*)LIBERO_SETTING_DDR_32_NON_CACHE,\
1838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      SW_CFG_NUM_READS_WRITES_FAST_START,\
1839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          SW_CONFIG_PATTERN_FAST_START);
1840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3581              		.loc 2 1844 22
 3582 2268 97070000 		lla	a5,error.14231
 3582      93870700 
 3583 2270 9C43     		lw	a5,0(a5)
 3584              		.loc 2 1844 15
 3585 2272 89EB     		bne	a5,zero,.L173
1845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_32BIT_CACHE_CHECK;
 3586              		.loc 2 1846 36
 3587 2274 97070000 		lla	a5,ddr_training_state.14230
 3587      93870700 
 3588 227c 13072002 		li	a4,34
 3589 2280 98C3     		sw	a4,0(a5)
1847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_FULL_32BIT_NC_CHECK;
1851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3590              		.loc 2 1852 13
 3591 2282 8DAE     		j	.L69
 3592              	.L173:
1850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3593              		.loc 2 1850 36
 3594 2284 97070000 		lla	a5,ddr_training_state.14230
 3594      93870700 
 3595 228c 13075003 		li	a4,53
 3596 2290 98C3     		sw	a4,0(a5)
 3597              		.loc 2 1852 13
 3598 2292 8DA6     		j	.L69
 3599              	.L36:
1853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_32BIT_CACHE_CHECK:
1854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (DDR_FULL_32BIT_CACHED_CHECK_EN == 1)
1855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = ddr_read_write_fn((uint64_t*)LIBERO_SETTING_DDR_32_CACHE,\
1856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     SW_CFG_NUM_READS_WRITES,\
1857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     SW_CONFIG_PATTERN);
1858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3600              		.loc 2 1859 22
 3601 2294 97070000 		lla	a5,error.14231
 3601      93870700 
 3602 229c 9C43     		lw	a5,0(a5)
 3603              		.loc 2 1859 15
 3604 229e 89EB     		bne	a5,zero,.L175
1860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SKIP_VERIFY_PATTERN_IN_CACHE
1862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_32BIT_WRC_CHECK;
1863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
1864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_LOAD_PATTERN_TO_CACHE;
 3605              		.loc 2 1864 36
 3606 22a0 97070000 		lla	a5,ddr_training_state.14230
 3606      93870700 
 3607 22a8 13073002 		li	a4,35
 3608 22ac 98C3     		sw	a4,0(a5)
1865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_32BIT_CACHE_CHECK;
1870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3609              		.loc 2 1871 13
 3610 22ae 99A6     		j	.L69
 3611              	.L175:
1869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3612              		.loc 2 1869 36
 3613 22b0 97070000 		lla	a5,ddr_training_state.14230
 3613      93870700 
 3614 22b8 13076003 		li	a4,54
 3615 22bc 98C3     		sw	a4,0(a5)
 3616              		.loc 2 1871 13
 3617 22be 1DAE     		j	.L69
 3618              	.L35:
1872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_LOAD_PATTERN_TO_CACHE:
1873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             load_ddr_pattern(LIBERO_SETTING_DDR_32_CACHE, SIZE_OF_PATTERN_TEST*2, SIZE_OF_PATTERN_O
 3619              		.loc 2 1873 13
 3620 22c0 3146     		li	a2,12
 3621 22c2 B7050004 		li	a1,67108864
 3622 22c6 8547     		li	a5,1
 3623 22c8 1395F701 		slli	a0,a5,31
 3624 22cc 97000000 		call	load_ddr_pattern
 3624      E7800000 
1874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3625              		.loc 2 1874 22
 3626 22d4 97070000 		lla	a5,error.14231
 3626      93870700 
 3627 22dc 9C43     		lw	a5,0(a5)
 3628              		.loc 2 1874 15
 3629 22de 89EB     		bne	a5,zero,.L177
1875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_VERIFY_PATTERN_IN_CACHE;
 3630              		.loc 2 1876 36
 3631 22e0 97070000 		lla	a5,ddr_training_state.14230
 3631      93870700 
 3632 22e8 13074002 		li	a4,36
 3633 22ec 98C3     		sw	a4,0(a5)
1877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3634              		.loc 2 1882 13
 3635 22ee 19A6     		j	.L69
 3636              	.L177:
1880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3637              		.loc 2 1880 36
 3638 22f0 97070000 		lla	a5,ddr_training_state.14230
 3638      93870700 
 3639 22f8 0547     		li	a4,1
 3640 22fa 98C3     		sw	a4,0(a5)
 3641              		.loc 2 1882 13
 3642 22fc E5AC     		j	.L69
 3643              	.L34:
1883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_VERIFY_PATTERN_IN_CACHE:
1884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 3644              		.loc 2 1884 21
 3645 22fe B7050002 		li	a1,33554432
 3646 2302 0545     		li	a0,1
 3647 2304 97000000 		call	test_ddr
 3647      E7800000 
 3648 230c AA87     		mv	a5,a0
 3649 230e 1B870700 		sext.w	a4,a5
 3650              		.loc 2 1884 19
 3651 2312 97070000 		lla	a5,error.14231
 3651      93870700 
 3652 231a 98C3     		sw	a4,0(a5)
1885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x04) == 0U)
1886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 3653              		.loc 2 1886 29
 3654 231c B7050002 		li	a1,33554432
 3655 2320 0545     		li	a0,1
 3656 2322 97000000 		call	test_ddr
 3656      E7800000 
 3657 232a AA87     		mv	a5,a0
 3658 232c 1B870700 		sext.w	a4,a5
 3659              		.loc 2 1886 27
 3660 2330 97070000 		lla	a5,error.14231
 3660      93870700 
 3661 2338 9C43     		lw	a5,0(a5)
 3662 233a D98F     		or	a5,a4,a5
 3663 233c 1B870700 		sext.w	a4,a5
 3664              		.loc 2 1886 19
 3665 2340 97070000 		lla	a5,error.14231
 3665      93870700 
 3666 2348 98C3     		sw	a4,0(a5)
1887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 3667              		.loc 2 1887 29
 3668 234a B7050002 		li	a1,33554432
 3669 234e 0545     		li	a0,1
 3670 2350 97000000 		call	test_ddr
 3670      E7800000 
 3671 2358 AA87     		mv	a5,a0
 3672 235a 1B870700 		sext.w	a4,a5
 3673              		.loc 2 1887 27
 3674 235e 97070000 		lla	a5,error.14231
 3674      93870700 
 3675 2366 9C43     		lw	a5,0(a5)
 3676 2368 D98F     		or	a5,a4,a5
 3677 236a 1B870700 		sext.w	a4,a5
 3678              		.loc 2 1887 19
 3679 236e 97070000 		lla	a5,error.14231
 3679      93870700 
 3680 2376 98C3     		sw	a4,0(a5)
1888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3681              		.loc 2 1889 22
 3682 2378 97070000 		lla	a5,error.14231
 3682      93870700 
 3683 2380 9C43     		lw	a5,0(a5)
 3684              		.loc 2 1889 15
 3685 2382 89EB     		bne	a5,zero,.L179
1890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r\n\r wr write latency ",\
1893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT);
1894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
1895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r rpc_166_fifo_offset: ",\
1896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rpc_166_fifo_offset);
1897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_32BIT_WRC_CHECK;
 3686              		.loc 2 1899 36
 3687 2384 97070000 		lla	a5,ddr_training_state.14230
 3687      93870700 
 3688 238c 13075002 		li	a4,37
 3689 2390 98C3     		sw	a4,0(a5)
1900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
1904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r rpc_166_fifo_offset: ",\
1907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         rpc_166_fifo_offset);
1908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef NOT_A_FULL_RETRAIN
1911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* this fails post tests */
1913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(num_rpc_166_retires < NUM_RPC_166_VALUES)
1914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     num_rpc_166_retires++;
1916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset++;
1917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
1918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rpc_166_fifo_offset = MIN_RPC_166_VALUE;
1920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* try again here DDR_LOAD_PATTERN_TO_CACHE */
1922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     num_rpc_166_retires = 0U;
1926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
1927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_FAIL;
1928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->rpc166.rpc166 = rpc_166_fifo_offset;
1930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    
1931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* PAUSE to reset fifo (loads new RXPTR value).*/
1932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_
1933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x1U;
1934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
1935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x0000003EU ;
1936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
1937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x00000000U;
1938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
1939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_50_MICRO);
1940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //END PAUSE
1941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
1942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(num_rpc_166_retires < NUM_RPC_166_VALUES)
1943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     num_rpc_166_retires++;
1945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset++;
1946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
1947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rpc_166_fifo_offset = MIN_RPC_166_VALUE;
1949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* try again here DDR_LOAD_PATTERN_TO_CACHE */
1951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     num_rpc_166_retires = 0U;
1955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
1956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_FAIL;
1957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else       /* (TUNE_RPC_166_VALUE == 0) */
1961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3690              		.loc 2 1964 13
 3691 2392 8DA4     		j	.L69
 3692              	.L179:
1913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 3693              		.loc 2 1913 40
 3694 2394 97070000 		lla	a5,num_rpc_166_retires.14238
 3694      93870700 
 3695 239c 83C70700 		lbu	a5,0(a5)
1913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 3696              		.loc 2 1913 19
 3697 23a0 3E87     		mv	a4,a5
 3698 23a2 8547     		li	a5,1
 3699 23a4 63EEE704 		bgtu	a4,a5,.L181
1915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset++;
 3700              		.loc 2 1915 40
 3701 23a8 97070000 		lla	a5,num_rpc_166_retires.14238
 3701      93870700 
 3702 23b0 83C70700 		lbu	a5,0(a5)
 3703 23b4 8527     		addiw	a5,a5,1
 3704 23b6 13F7F70F 		andi	a4,a5,0xff
 3705 23ba 97070000 		lla	a5,num_rpc_166_retires.14238
 3705      93870700 
 3706 23c2 2380E700 		sb	a4,0(a5)
1916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
 3707              		.loc 2 1916 40
 3708 23c6 97070000 		lla	a5,rpc_166_fifo_offset
 3708      93870700 
 3709 23ce 9C43     		lw	a5,0(a5)
 3710 23d0 8527     		addiw	a5,a5,1
 3711 23d2 1B870700 		sext.w	a4,a5
 3712 23d6 97070000 		lla	a5,rpc_166_fifo_offset
 3712      93870700 
 3713 23de 98C3     		sw	a4,0(a5)
1917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 3714              		.loc 2 1917 44
 3715 23e0 97070000 		lla	a5,rpc_166_fifo_offset
 3715      93870700 
 3716 23e8 9C43     		lw	a5,0(a5)
1917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 3717              		.loc 2 1917 23
 3718 23ea 3E87     		mv	a4,a5
 3719 23ec 9147     		li	a5,4
 3720 23ee 63FBE702 		bleu	a4,a5,.L183
1919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 3721              		.loc 2 1919 45
 3722 23f2 97070000 		lla	a5,rpc_166_fifo_offset
 3722      93870700 
 3723 23fa 0947     		li	a4,2
 3724 23fc 98C3     		sw	a4,0(a5)
 3725 23fe 1DA0     		j	.L183
 3726              	.L181:
1925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
 3727              		.loc 2 1925 41
 3728 2400 97070000 		lla	a5,num_rpc_166_retires.14238
 3728      93870700 
 3729 2408 23800700 		sb	zero,0(a5)
1926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_FAIL;
 3730              		.loc 2 1926 41
 3731 240c 97070000 		lla	a5,rpc_166_fifo_offset
 3731      93870700 
 3732 2414 0947     		li	a4,2
 3733 2416 98C3     		sw	a4,0(a5)
1927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 3734              		.loc 2 1927 40
 3735 2418 97070000 		lla	a5,ddr_training_state.14230
 3735      93870700 
 3736 2420 0547     		li	a4,1
 3737 2422 98C3     		sw	a4,0(a5)
 3738              	.L183:
1929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    
 3739              		.loc 2 1929 34
 3740 2424 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3740      93870700 
 3741 242c 9C63     		ld	a5,0(a5)
1929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    
 3742              		.loc 2 1929 50
 3743 242e 17070000 		lla	a4,rpc_166_fifo_offset
 3743      13070700 
 3744 2436 1843     		lw	a4,0(a4)
 3745 2438 23ACE768 		sw	a4,1688(a5)
1933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 3746              		.loc 2 1933 34
 3747 243c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3747      93870700 
 3748 2444 9863     		ld	a4,0(a5)
1933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 3749              		.loc 2 1933 66
 3750 2446 8567     		li	a5,4096
 3751 2448 BA97     		add	a5,a4,a5
 3752 244a 0547     		li	a4,1
 3753 244c 23ACE786 		sw	a4,-1928(a5)
1934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x0000003EU ;
 3754              		.loc 2 1934 34
 3755 2450 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3755      93870700 
 3756 2458 9863     		ld	a4,0(a5)
1934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x0000003EU ;
 3757              		.loc 2 1934 76
 3758 245a 8567     		li	a5,4096
 3759 245c BA97     		add	a5,a4,a5
 3760 245e 1307E003 		li	a4,62
 3761 2462 23A0E78A 		sw	a4,-1888(a5)
1936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x00000000U;
 3762              		.loc 2 1936 34
 3763 2466 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3763      93870700 
 3764 246e 9863     		ld	a4,0(a5)
1936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x00000000U;
 3765              		.loc 2 1936 76
 3766 2470 8567     		li	a5,4096
 3767 2472 BA97     		add	a5,a4,a5
 3768 2474 23A0078A 		sw	zero,-1888(a5)
1938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_50_MICRO);
 3769              		.loc 2 1938 34
 3770 2478 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3770      93870700 
 3771 2480 9863     		ld	a4,0(a5)
1938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_50_MICRO);
 3772              		.loc 2 1938 66
 3773 2482 8567     		li	a5,4096
 3774 2484 BA97     		add	a5,a4,a5
 3775 2486 2147     		li	a4,8
 3776 2488 23ACE786 		sw	a4,-1928(a5)
1939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //END PAUSE
 3777              		.loc 2 1939 17
 3778 248c 9D67     		li	a5,28672
 3779 248e 13850753 		addi	a0,a5,1328
 3780 2492 97000000 		call	delay
 3780      E7800000 
 3781              		.loc 2 1964 13
 3782 249a A9AA     		j	.L69
 3783              	.L33:
1965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_32BIT_WRC_CHECK:
1966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3784              		.loc 2 1966 22
 3785 249c 97070000 		lla	a5,error.14231
 3785      93870700 
 3786 24a4 9C43     		lw	a5,0(a5)
 3787              		.loc 2 1966 15
 3788 24a6 89EB     		bne	a5,zero,.L184
1967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_64BIT_NC_CHECK;
 3789              		.loc 2 1968 36
 3790 24a8 97070000 		lla	a5,ddr_training_state.14230
 3790      93870700 
 3791 24b0 13076002 		li	a4,38
 3792 24b4 98C3     		sw	a4,0(a5)
1969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3793              		.loc 2 1974 13
 3794 24b6 3DAA     		j	.L69
 3795              	.L184:
1972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3796              		.loc 2 1972 36
 3797 24b8 97070000 		lla	a5,ddr_training_state.14230
 3797      93870700 
 3798 24c0 0547     		li	a4,1
 3799 24c2 98C3     		sw	a4,0(a5)
 3800              		.loc 2 1974 13
 3801 24c4 05AA     		j	.L69
 3802              	.L32:
1975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_64BIT_NC_CHECK:
1976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3803              		.loc 2 1976 22
 3804 24c6 97070000 		lla	a5,error.14231
 3804      93870700 
 3805 24ce 9C43     		lw	a5,0(a5)
 3806              		.loc 2 1976 15
 3807 24d0 89EB     		bne	a5,zero,.L186
1977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_64BIT_CACHE_CHECK;
 3808              		.loc 2 1978 36
 3809 24d2 97070000 		lla	a5,ddr_training_state.14230
 3809      93870700 
 3810 24da 13077002 		li	a4,39
 3811 24de 98C3     		sw	a4,0(a5)
1979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3812              		.loc 2 1984 13
 3813 24e0 11AA     		j	.L69
 3814              	.L186:
1982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3815              		.loc 2 1982 36
 3816 24e2 97070000 		lla	a5,ddr_training_state.14230
 3816      93870700 
 3817 24ea 0547     		li	a4,1
 3818 24ec 98C3     		sw	a4,0(a5)
 3819              		.loc 2 1984 13
 3820 24ee 19A2     		j	.L69
 3821              	.L31:
1985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_64BIT_CACHE_CHECK:
1986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3822              		.loc 2 1986 22
 3823 24f0 97070000 		lla	a5,error.14231
 3823      93870700 
 3824 24f8 9C43     		lw	a5,0(a5)
 3825              		.loc 2 1986 15
 3826 24fa 89EB     		bne	a5,zero,.L188
1987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_64BIT_WRC_CHECK;
 3827              		.loc 2 1988 36
 3828 24fc 97070000 		lla	a5,ddr_training_state.14230
 3828      93870700 
 3829 2504 13078002 		li	a4,40
 3830 2508 98C3     		sw	a4,0(a5)
1989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3831              		.loc 2 1994 13
 3832 250a EDA0     		j	.L69
 3833              	.L188:
1992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3834              		.loc 2 1992 36
 3835 250c 97070000 		lla	a5,ddr_training_state.14230
 3835      93870700 
 3836 2514 0547     		li	a4,1
 3837 2516 98C3     		sw	a4,0(a5)
 3838              		.loc 2 1994 13
 3839 2518 F1A8     		j	.L69
 3840              	.L30:
1995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_64BIT_WRC_CHECK:
1996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 3841              		.loc 2 1996 22
 3842 251a 97070000 		lla	a5,error.14231
 3842      93870700 
 3843 2522 9C43     		lw	a5,0(a5)
 3844              		.loc 2 1996 15
 3845 2524 89EB     		bne	a5,zero,.L190
1997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_VREFDQ_CALIB;
 3846              		.loc 2 1998 36
 3847 2526 97070000 		lla	a5,ddr_training_state.14230
 3847      93870700 
 3848 252e 13079002 		li	a4,41
 3849 2532 98C3     		sw	a4,0(a5)
1999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
2001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
2003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3850              		.loc 2 2005 13
 3851 2534 C1A0     		j	.L69
 3852              	.L190:
2002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3853              		.loc 2 2002 36
 3854 2536 97070000 		lla	a5,ddr_training_state.14230
 3854      93870700 
 3855 253e 0547     		li	a4,1
 3856 2540 98C3     		sw	a4,0(a5)
 3857              		.loc 2 2005 13
 3858 2542 4DA8     		j	.L69
 3859              	.L29:
2006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_VREFDQ_CALIB:
2008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef VREFDQ_CALIB
2009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
2010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This step is optional
2011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
2012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = VREFDQ_calibration_using_mtc();
2013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error != 0U)
2014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FPGA_VREFDQ_CALIB;
 3860              		.loc 2 2018 32
 3861 2544 97070000 		lla	a5,ddr_training_state.14230
 3861      93870700 
 3862 254c 1307A002 		li	a4,42
 3863 2550 98C3     		sw	a4,0(a5)
2019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3864              		.loc 2 2019 13
 3865 2552 4DA0     		j	.L69
 3866              	.L28:
2020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FPGA_VREFDQ_CALIB:
2022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef FPGA_VREFDQ_CALIB
2023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
2024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This step is optional
2025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
2026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = FPGA_VREFDQ_calibration_using_mtc();
2027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error != 0U)
2028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FINISH_CHECK;
 3867              		.loc 2 2032 32
 3868 2554 97070000 		lla	a5,ddr_training_state.14230
 3868      93870700 
 3869 255c 1307B002 		li	a4,43
 3870 2560 98C3     		sw	a4,0(a5)
2033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3871              		.loc 2 2033 13
 3872 2562 49A8     		j	.L69
 3873              	.L27:
 3874              	.LBB27:
2034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FINISH_CHECK:
2036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
2037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *   return status
2038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.train_time = (uint64_t)(rdcycle() - training_start_cycle) / (LIBERO_SETTING_MS
 3875              		.loc 2 2039 46
 3876              	 #APP
 3877              	# 2039 "../src/platform/mpfs_hal/common/nwc/mss_ddr.c" 1
 2040              	#ifdef DEBUG_DDR_INIT
 3878              		csrr a5, cycle
 3879              	# 0 "" 2
 3880              	 #NO_APP
 3881 2568 233CF4F2 		sd	a5,-200(s0)
 3882 256c 033784F3 		ld	a4,-200(s0)
 3883              	.LBE27:
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.train_time = (uint64_t)(rdcycle() - training_start_cycle) / (LIBERO_SETTING_MS
 3884              		.loc 2 2039 35
 3885 2570 97070000 		lla	a5,training_start_cycle.14237
 3885      93870700 
 3886 2578 9C63     		ld	a5,0(a5)
 3887 257a 1D8F     		sub	a4,a4,a5
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.train_time = (uint64_t)(rdcycle() - training_start_cycle) / (LIBERO_SETTING_MS
 3888              		.loc 2 2039 80
 3889 257c B7270900 		li	a5,598016
 3890 2580 9387077C 		addi	a5,a5,1984
 3891 2584 3357F702 		divu	a4,a4,a5
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.train_time = (uint64_t)(rdcycle() - training_start_cycle) / (LIBERO_SETTING_MS
 3892              		.loc 2 2039 33
 3893 2588 97070000 		lla	a5,ddr_diag
 3893      93870700 
 3894 2590 98E3     		sd	a4,0(a5)
2041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r ddr train time (ms): ", (uint32_t)ddr_diag.train_tim
2042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r Number of retrains: ", ddr_diag.num_retrains);
2043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 tip_register_status (g_debug_uart);
2045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uprint(g_debug_uart, "\n\r\n\r DDR_TRAINING_PASS: ");
2046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_DDRCFG
2047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 debug_read_ddrcfg();
2048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(ddr_error_count > 0)
 3895              		.loc 2 2052 32
 3896 2592 97070000 		lla	a5,ddr_error_count
 3896      93870700 
 3897 259a 9C43     		lw	a5,0(a5)
 3898              		.loc 2 2052 15
 3899 259c 81CB     		beq	a5,zero,.L192
2053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ret_status |= DDR_SETUP_FAIL;
 3900              		.loc 2 2054 28
 3901 259e 832744FE 		lw	a5,-28(s0)
 3902 25a2 93E72700 		ori	a5,a5,2
 3903 25a6 2322F4FE 		sw	a5,-28(s0)
 3904 25aa 31A0     		j	.L193
 3905              	.L192:
2055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
2057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
2059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * Configure Segments- address mapping,  CFG0/CFG1
2060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
2061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 setup_ddr_segments(LIBERO_SEG_SETUP);
 3906              		.loc 2 2061 17
 3907 25ac 0545     		li	a0,1
 3908 25ae 97000000 		call	setup_ddr_segments
 3908      E7800000 
 3909              	.L193:
2062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ret_status |= DDR_SETUP_DONE;
 3910              		.loc 2 2063 24
 3911 25b6 832744FE 		lw	a5,-28(s0)
 3912 25ba 93E71700 		ori	a5,a5,1
 3913 25be 2322F4FE 		sw	a5,-28(s0)
2064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FINISHED;
 3914              		.loc 2 2064 32
 3915 25c2 97070000 		lla	a5,ddr_training_state.14230
 3915      93870700 
 3916 25ca 1307C002 		li	a4,44
 3917 25ce 98C3     		sw	a4,0(a5)
2065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 3918              		.loc 2 2065 13
 3919 25d0 15A0     		j	.L69
 3920              	.L198:
2066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
2068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FINISHED:
2069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****               break;
 3921              		.loc 2 2069 15
 3922 25d2 0100     		nop
 3923 25d4 05A0     		j	.L69
 3924              	.L199:
 629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SETUP_SEGS:
 3925              		.loc 2 629 13
 3926 25d6 0100     		nop
 3927 25d8 31A8     		j	.L69
 3928              	.L202:
1161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_START:
 3929              		.loc 2 1161 13
 3930 25da 0100     		nop
 3931 25dc 21A8     		j	.L69
 3932              	.L203:
1244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_BCLKSCLK:
 3933              		.loc 2 1244 13
 3934 25de 0100     		nop
 3935 25e0 11A8     		j	.L69
 3936              	.L204:
1255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3937              		.loc 2 1255 13
 3938 25e2 0100     		nop
 3939 25e4 01A8     		j	.L69
 3940              	.L205:
1285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_WRLVL:
 3941              		.loc 2 1285 13
 3942 25e6 0100     		nop
 3943 25e8 31A0     		j	.L69
 3944              	.L206:
1302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_RDGATE:
 3945              		.loc 2 1302 13
 3946 25ea 0100     		nop
 3947 25ec 21A0     		j	.L69
 3948              	.L207:
1323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_DQ_DQS:
 3949              		.loc 2 1323 13
 3950 25ee 0100     		nop
 3951 25f0 11A0     		j	.L69
 3952              	.L208:
1339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3953              		.loc 2 1339 13
 3954 25f2 0100     		nop
 3955              	.L69:
2070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     } /* end of case statement */
2071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (ret_status);
 3956              		.loc 2 2072 12
 3957 25f4 832744FE 		lw	a5,-28(s0)
 3958              	.L71:
2073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 3959              		.loc 2 2073 1
 3960 25f8 3E85     		mv	a0,a5
 3961 25fa EE70     		ld	ra,248(sp)
 3962              		.cfi_restore 1
 3963 25fc 4E74     		ld	s0,240(sp)
 3964              		.cfi_restore 8
 3965              		.cfi_def_cfa 2, 256
 3966 25fe 1161     		addi	sp,sp,256
 3967              		.cfi_def_cfa_offset 0
 3968 2600 8280     		jr	ra
 3969              		.cfi_endproc
 3970              	.LFE25:
 3972              		.section	.text.get_num_lanes,"ax",@progbits
 3973              		.align	1
 3975              	get_num_lanes:
 3976              	.LFB26:
2074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
2077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * get_num_lanes(void)
2078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return number of lanes used, 2(16 bit), 3(16 bit + ecc), 4(32 bit) or 5
2079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Note: Lane 4 always used when ECC enabled, even for x16
2080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t get_num_lanes(void)
2082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 3977              		.loc 2 2082 1
 3978              		.cfi_startproc
 3979 0000 0111     		addi	sp,sp,-32
 3980              		.cfi_def_cfa_offset 32
 3981 0002 22EC     		sd	s0,24(sp)
 3982              		.cfi_offset 8, -8
 3983 0004 0010     		addi	s0,sp,32
 3984              		.cfi_def_cfa 8, 0
2083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t lanes;
2084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Check width, 16bit or 32bit bit supported, 1 => 32 bit */
2085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if ((LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_BUS_WIDTH_MASK) ==\
2086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRPHY_MODE_BUS_WIDTH_4_LANE)
2087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lanes = 4U;
 3985              		.loc 2 2088 15
 3986 0006 9147     		li	a5,4
 3987 0008 A307F4FE 		sb	a5,-17(s0)
2089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lanes = 2U;
2093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Check if using ECC, add a lane */
2095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if ((LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_ECC_MASK) ==\
2096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRPHY_MODE_ECC_ON)
2097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lanes++;
2099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return lanes;
 3988              		.loc 2 2100 12
 3989 000c 8347F4FE 		lbu	a5,-17(s0)
2101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 3990              		.loc 2 2101 1
 3991 0010 3E85     		mv	a0,a5
 3992 0012 6264     		ld	s0,24(sp)
 3993              		.cfi_restore 8
 3994              		.cfi_def_cfa 2, 32
 3995 0014 0561     		addi	sp,sp,32
 3996              		.cfi_def_cfa_offset 0
 3997 0016 8280     		jr	ra
 3998              		.cfi_endproc
 3999              	.LFE26:
 4001              		.section	.text.set_ddr_mode_reg_and_vs_bits,"ax",@progbits
 4002              		.align	1
 4004              	set_ddr_mode_reg_and_vs_bits:
 4005              	.LFB27:
2102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * set_ddr_mode_reg_and_vs_bits()
2107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_ddr_mode_reg_and_vs_bits(uint32_t dpc_bits)
2110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 4006              		.loc 2 2110 1
 4007              		.cfi_startproc
 4008 0000 7971     		addi	sp,sp,-48
 4009              		.cfi_def_cfa_offset 48
 4010 0002 06F4     		sd	ra,40(sp)
 4011 0004 22F0     		sd	s0,32(sp)
 4012              		.cfi_offset 1, -8
 4013              		.cfi_offset 8, -16
 4014 0006 0018     		addi	s0,sp,48
 4015              		.cfi_def_cfa 8, 0
 4016 0008 AA87     		mv	a5,a0
 4017 000a 232EF4FC 		sw	a5,-36(s0)
2111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDR_TYPE ddr_type = LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_MASK;
 4018              		.loc 2 2111 14
 4019 000e 9147     		li	a5,4
 4020 0010 2326F4FE 		sw	a5,-20(s0)
2112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * R1.6
2114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Write DDR phy mode reg (eg DDR3)
2115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * When we write to the mode register, an ip state machine copies default
2116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * values for the particular mode chosen to RPC registers associated with
2117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * DDR in the MSS custom block.
2118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * ( Note: VS bits are not include in the copy so we set below )
2119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * The RPC register values are transferred to the SCB registers in a
2120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * subsequent step.
2121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Set VS bits
2124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Select VS bits for DDR mode selected  --- set dynamic pc bit settings to
2125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * allow editing of RPC registers
2126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * pvt calibration etc
2127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *
2128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [19]         dpc_move_en_v   enable dynamic control of vrgen circuit for
2129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *              ADDCMD pins
2130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [18]         dpc_vrgen_en_v  enable vref generator for ADDCMD pins
2131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [17:12]      dpc_vrgen_v     reference voltage ratio setting for ADDCMD
2132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *              pins
2133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [11:11]      dpc_move_en_h   enable dynamic control of vrgen circuit for
2134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *              DQ/DQS pins
2135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [10:10]      dpc_vrgen_en_h  enable vref generator for DQ/DQS pins
2136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [9:4]        dpc_vrgen_h     reference voltage ratio setting for DQ/DQS
2137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *              pins
2138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [3:0]        dpc_vs          bank voltage select for pvt calibration
2139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRPHY_MODE setting from MSS configurator
2142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRMODE              :3;
2143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ECC                  :1;
2144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CRC                  :1;
2145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Bus_width            :3;
2146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DMI_DBI              :1;
2147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQ_drive             :2;
2148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQS_drive            :2;
2149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ADD_CMD_drive        :2;
2150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Clock_out_drive      :2;
2151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQ_termination       :2;
2152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQS_termination      :2;
2153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ADD_CMD_input_pin_termination :2;
2154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             preset_odt_clk       :2;
2155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Power_down           :1;
2156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rank                 :1;
2157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Command_Address_Pipe :2;
2158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
2159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if ((ddr_type == DDR4) &&\
2161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_ECC_MASK) ==\
2162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     DDRPHY_MODE_ECC_ON)
2163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
2165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * For ECC on when DDR4, and data mask on during training, training
2166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * will not pass
2167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This will eventually be handled by the configurator
2168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * DM will not be allowed for DDR4 with ECC
2169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
2170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE  =\
2171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              (LIBERO_SETTING_DDRPHY_MODE  & DMI_DBI_MASK );
2172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
2174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE  =\
 4021              		.loc 2 2175 30
 4022 0014 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4022      93870700 
 4023 001c 9C63     		ld	a5,0(a5)
 4024              		.loc 2 2175 57
 4025 001e 5567     		li	a4,86016
 4026 0020 130747A2 		addi	a4,a4,-1500
 4027 0024 D8C3     		sw	a4,4(a5)
2176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                      LIBERO_SETTING_DDRPHY_MODE;
2177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay((uint32_t) 100U);
 4028              		.loc 2 2178 9
 4029 0026 13054006 		li	a0,100
 4030 002a 97000000 		call	delay
 4030      E7800000 
2179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS        = dpc_bits;
 4031              		.loc 2 2179 26
 4032 0032 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4032      93870700 
 4033 003a 9C63     		ld	a5,0(a5)
 4034              		.loc 2 2179 53
 4035 003c 0327C4FD 		lw	a4,-36(s0)
 4036 0040 23A2E718 		sw	a4,388(a5)
2180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 4037              		.loc 2 2181 1
 4038 0044 0100     		nop
 4039 0046 A270     		ld	ra,40(sp)
 4040              		.cfi_restore 1
 4041 0048 0274     		ld	s0,32(sp)
 4042              		.cfi_restore 8
 4043              		.cfi_def_cfa 2, 48
 4044 004a 4561     		addi	sp,sp,48
 4045              		.cfi_def_cfa_offset 0
 4046 004c 8280     		jr	ra
 4047              		.cfi_endproc
 4048              	.LFE27:
 4050              		.section	.text.set_ddr_rpc_regs,"ax",@progbits
 4051              		.align	1
 4053              	set_ddr_rpc_regs:
 4054              	.LFB28:
2182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * set_ddr_rpc_regs()
2187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
2188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_ddr_rpc_regs(DDR_TYPE ddr_type)
2190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 4055              		.loc 2 2190 1
 4056              		.cfi_startproc
 4057 0000 0111     		addi	sp,sp,-32
 4058              		.cfi_def_cfa_offset 32
 4059 0002 06EC     		sd	ra,24(sp)
 4060 0004 22E8     		sd	s0,16(sp)
 4061              		.cfi_offset 1, -8
 4062              		.cfi_offset 8, -16
 4063 0006 0010     		addi	s0,sp,32
 4064              		.cfi_def_cfa 8, 0
 4065 0008 AA87     		mv	a5,a0
 4066 000a 2326F4FE 		sw	a5,-20(s0)
2191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Write DDR phy mode reg (eg DDR3)
2193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * When we write to the mode register, an ip state machine copies default
2194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * values for the particular mode chossen
2195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * to RPC registers associated with DDR in the MSS custom block.
2196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * The RPC register values are transferred to the SCB registers in a
2197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * subsequent step.
2198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *
2199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Question:
2200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Select VS bits (eg DDR3 ) (vs bits not included in mode setup - should
2201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * be??)
2202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Small wait while state machine transfer takes place required here.
2203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * (status bit required?)
2204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *
2205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRPHY_MODE setting from MSS configurator
2208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRMODE              :3;
2209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ECC                  :1;
2210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CRC                  :1;
2211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Bus_width            :3;
2212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DMI_DBI              :1;
2213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQ_drive             :2;
2214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQS_drive            :2;
2215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ADD_CMD_drive        :2;
2216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Clock_out_drive      :2;
2217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQ_termination       :2;
2218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQS_termination      :2;
2219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ADD_CMD_input_pin_termination :2;
2220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             preset_odt_clk       :2;
2221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Power_down           :1;
2222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rank                 :1;
2223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Command_Address_Pipe :2;
2224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         switch (ddr_type)
 4067              		.loc 2 2226 9
 4068 000e 8327C4FE 		lw	a5,-20(s0)
 4069 0012 1B870700 		sext.w	a4,a5
 4070 0016 9147     		li	a5,4
 4071 0018 63E4E702 		bgtu	a4,a5,.L213
 4072 001c 8367C4FE 		lwu	a5,-20(s0)
 4073 0020 13972700 		slli	a4,a5,2
 4074 0024 97070000 		lla	a5,.L215
 4074      93870700 
 4075 002c BA97     		add	a5,a4,a5
 4076 002e 9C43     		lw	a5,0(a5)
 4077 0030 1B870700 		sext.w	a4,a5
 4078 0034 97070000 		lla	a5,.L215
 4078      93870700 
 4079 003c BA97     		add	a5,a4,a5
 4080 003e 8287     		jr	a5
 4081              		.section	.rodata.set_ddr_rpc_regs,"a",@progbits
 4082              		.align	2
 4083              		.align	2
 4084              	.L215:
 4085 0000 00000000 		.word	.L221-.L215
 4086 0004 00000000 		.word	.L221-.L215
 4087 0008 00000000 		.word	.L217-.L215
 4088 000c 00000000 		.word	.L216-.L215
 4089 0010 00000000 		.word	.L220-.L215
 4090              		.section	.text.set_ddr_rpc_regs
 4091              	.L213:
2227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             default:
2229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case DDR_OFF_MODE:
2230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* Below have already been set  */
2231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* CFG_DDR_SGMII_PHY->rpc95.rpc95 = 0x07;  */    /* addcmd I/O*/
2232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* CFG_DDR_SGMII_PHY->rpc96.rpc96 = 0x07;  */    /* clk */
2233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* CFG_DDR_SGMII_PHY->rpc97.rpc97 = 0x07;  */    /* dq */
2234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x07;  */    /* dqs */
2235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
2236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    bits 15:14 connect to ibufmx DQ/DQS/DM
2237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    bits 13:12 connect to ibufmx CA/CK
2238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
2239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] = 0x0U;
 4092              		.loc 2 2239 34
 4093 0040 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4093      93870700 
 4094 0048 9C63     		ld	a5,0(a5)
 4095              		.loc 2 2239 53
 4096 004a 23A60700 		sw	zero,12(a5)
2240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 4097              		.loc 2 2240 17
 4098 004e CDA0     		j	.L219
 4099              	.L221:
2241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case DDR3L:
2242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case DDR3:
2243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* Required when rank x 2 */
2244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if ((LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_RANK_MASK) ==\
2245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         DDRPHY_MODE_TWO_RANKS)
2246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->spio253.spio253 = 1U;
2248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * firmware set this to 3'b100 for all cases except when we
2253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * are in OFF mode (DDR3,DDR4,LPDDR3,LPDDR4).
2254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
 4100              		.loc 2 2255 38
 4101 0050 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4101      93870700 
 4102 0058 9C63     		ld	a5,0(a5)
 4103              		.loc 2 2255 52
 4104 005a 1147     		li	a4,4
 4105 005c 23A4E758 		sw	a4,1416(a5)
2256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
2258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    SAR xxxx
2259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    bits 15:14 connect to ibufmx DQ/DQS/DM
2260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    bits 13:12 connect to ibufmx CA/CK
2261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
2262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] = 0x0U;
 4106              		.loc 2 2262 34
 4107 0060 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4107      93870700 
 4108 0068 9C63     		ld	a5,0(a5)
 4109              		.loc 2 2262 53
 4110 006a 23A60700 		sw	zero,12(a5)
2263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 4111              		.loc 2 2263 17
 4112 006e C9A0     		j	.L219
 4113              	.L217:
2264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case DDR4:
2265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Sar 108017
2268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * ODT_STATIC setting is wrong for DDR4/LPDDR3, needs to
2269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * be overwritten in embedded SW for E51
2270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * ODT_STATIC is set to 001 for DQ/DQS/DBI bits in
2272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * DDR3/LPDDR4, this enables termination to VSS.
2273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * This needs to be switched to VDDI termination.
2275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * To do this, we do APB register writes to override
2277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * the following PC bits:
2278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * odt_static_dq=010
2279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * odt_static_dqs=010
2280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc10_ODT.rpc10_ODT = 2U;
 4114              		.loc 2 2281 38
 4115 0070 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4115      93870700 
 4116 0078 9C63     		ld	a5,0(a5)
 4117              		.loc 2 2281 60
 4118 007a 0947     		li	a4,2
 4119 007c 23A4E73A 		sw	a4,936(a5)
2282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc11_ODT.rpc11_ODT = 2U;
 4120              		.loc 2 2282 38
 4121 0080 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4121      93870700 
 4122 0088 9C63     		ld	a5,0(a5)
 4123              		.loc 2 2282 60
 4124 008a 0947     		li	a4,2
 4125 008c 23A6E73A 		sw	a4,940(a5)
2283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * SAR 108218
2285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * The firmware should set this to 3'b100 for
2286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * all cases except when we are in OFF mode (DDR3,DDR4,
2287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * LPDDR3,LPDDR4).
2288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
 4126              		.loc 2 2289 38
 4127 0090 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4127      93870700 
 4128 0098 9C63     		ld	a5,0(a5)
 4129              		.loc 2 2289 52
 4130 009a 1147     		li	a4,4
 4131 009c 23A4E758 		sw	a4,1416(a5)
2290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 15:14 connect to ibufmx DQ/DQS/DM
2292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 13:12 connect to ibufmx CA/CK
2293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] =  0x0U;
 4132              		.loc 2 2294 38
 4133 00a0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4133      93870700 
 4134 00a8 9C63     		ld	a5,0(a5)
 4135              		.loc 2 2294 57
 4136 00aa 23A60700 		sw	zero,12(a5)
2295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 4137              		.loc 2 2296 17
 4138 00ae 49A0     		j	.L219
 4139              	.L216:
2297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case LPDDR3:
2298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Sar 108017
2301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * ODT_STATIC setting is wrong for DDR4/LPDDR3, needs to be
2302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * overwritten in embedded SW for E51
2303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * ODT_STATIC is set to 001 for DQ/DQS/DBI bits in
2305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * DDR3/LPDDR4, this enables termination to VSS.
2306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * This needs to be switched to VDDI termination.
2308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * To do this, we should do APB register writes to override
2310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * the following PC bits:
2311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * odt_static_dq=010
2312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * odt_static_dqs=010
2313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc10_ODT.rpc10_ODT = 2U;
 4140              		.loc 2 2314 38
 4141 00b0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4141      93870700 
 4142 00b8 9C63     		ld	a5,0(a5)
 4143              		.loc 2 2314 60
 4144 00ba 0947     		li	a4,2
 4145 00bc 23A4E73A 		sw	a4,936(a5)
2315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc11_ODT.rpc11_ODT = 2U;
 4146              		.loc 2 2315 38
 4147 00c0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4147      93870700 
 4148 00c8 9C63     		ld	a5,0(a5)
 4149              		.loc 2 2315 60
 4150 00ca 0947     		li	a4,2
 4151 00cc 23A6E73A 		sw	a4,940(a5)
2316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * SAR 108218
2318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * I've reviewed the results, and the ibufmd bit should be
2319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * fixed in firmware for ibufmd_dqs. Malachy please have
2320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * the firmware set this to 3'b100 for all cases except
2321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * when we are in OFF mode (DDR3,DDR4,LPDDR3,LPDDR4).
2322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
 4152              		.loc 2 2323 38
 4153 00d0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4153      93870700 
 4154 00d8 9C63     		ld	a5,0(a5)
 4155              		.loc 2 2323 52
 4156 00da 1147     		li	a4,4
 4157 00dc 23A4E758 		sw	a4,1416(a5)
2324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    SAR xxxx
2326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 15:14 connect to ibufmx DQ/DQS/DM
2327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 13:12 connect to ibufmx CA/CK
2328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] = 0x0U;
 4158              		.loc 2 2329 38
 4159 00e0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4159      93870700 
 4160 00e8 9C63     		ld	a5,0(a5)
 4161              		.loc 2 2329 57
 4162 00ea 23A60700 		sw	zero,12(a5)
2330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 4163              		.loc 2 2331 17
 4164 00ee 89A0     		j	.L219
 4165              	.L220:
2332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case LPDDR4:
2333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * We need to be able to implement different physical
2336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * configurations of LPDDR4, given the twindie architecture.
2337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * These are not fully decoded by the APB decoder (we dont
2338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * have all the options).
2339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Basically we want to support:
2340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Hook the CA buses from the 2 die up in parallel on the
2341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * same FPGA pins
2342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Hook the CA buses from the 2 die up in parallel using
2343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * the mirrored FPGA pins (IE CA_A/CA_B)
2344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Some combination of the 2, ie duplicate the clocks but
2345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * not the CA, duplicate the clocks and command, but not
2346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * address, etc.
2347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* OVRT_EN_ADDCMD1 (default 0xF00), register named ovrt11 */
2349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef LIBERO_SETTING_RPC_EN_ADDCMD0_OVRT9
2350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * If this define is not present, indicates older
2352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Libero core (pre 2.0.109)
2353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * So we run this code
2354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->ovrt10.ovrt10 =\
2356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             LIBERO_SETTING_RPC_EN_ADDCMD1_OVRT10;
2357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
2358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* Use pull-ups to set the CMD/ADD ODT */
2359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc245.rpc245 =\
2360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             0x00000000U;
2361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc237.rpc237 =\
2363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             0xffffffff;
2364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
2365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* OVRT_EN_ADDCMD2 (default 0xE06U), register named ovrt12 */
2367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->ovrt11.ovrt11 =\
2368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             LIBERO_SETTING_RPC_EN_ADDCMD2_OVRT11;
2369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* Required when rank x 2 */
2371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_RANK_MASK) ==\
2372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             DDRPHY_MODE_TWO_RANKS)
2373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
2374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->spio253.spio253 = 1;
2375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
2376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
2378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
2379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * SAR 108218
2380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * I've reviewed the results, and the ibufmd bit should be
2381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * fixed in firmware for ibufmd_dqs. Malachy please have the
2382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * firmware set this to 3'b100 for all cases except when we
2383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * are in OFF mode (DDR3,DDR4,LPDDR3,LPDDR4).
2384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          */
2385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
 4166              		.loc 2 2385 42
 4167 00f0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4167      93870700 
 4168 00f8 9C63     		ld	a5,0(a5)
 4169              		.loc 2 2385 56
 4170 00fa 1147     		li	a4,4
 4171 00fc 23A4E758 		sw	a4,1416(a5)
2386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
2387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    SAR xxxx
2389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 15:14 connect to ibufmx DQ/DQS/DM
2390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 13:12 connect to ibufmx CA/CK
2391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc226.rpc226 = 0x14U;
 4172              		.loc 2 2392 38
 4173 0100 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4173      93870700 
 4174 0108 9C63     		ld	a5,0(a5)
 4175              		.loc 2 2392 54
 4176 010a 5147     		li	a4,20
 4177 010c 23A4E778 		sw	a4,1928(a5)
2393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] =  0xA000U;
 4178              		.loc 2 2393 38
 4179 0110 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4179      93870700 
 4180 0118 9C63     		ld	a5,0(a5)
 4181              		.loc 2 2393 57
 4182 011a 2967     		li	a4,40960
 4183 011c D8C7     		sw	a4,12(a5)
2394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* for Skew debug at 125C MIN TTHH18->Changing the common mode of the Receiver 
2395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        to low common mode to improve IO Performance of LPDDR4 */
2396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->SPARE0.SPARE0 = 0xA000U;
 4184              		.loc 2 2396 38
 4185 011e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4185      93870700 
 4186 0126 9C63     		ld	a5,0(a5)
 4187              		.loc 2 2396 54
 4188 0128 2967     		li	a4,40960
 4189 012a 23A8E728 		sw	a4,656(a5)
2397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 4190              		.loc 2 2399 17
 4191 012e 0100     		nop
 4192              	.L219:
2400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef TUNE_RPC_156_DQDQS_INIT_VALUE
2404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->rpc156.rpc156 = rpc_156_dqdqs_init_offset;
2405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
2406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->rpc156.rpc156 = LIBERO_SETTING_RPC_156_VALUE;
 4193              		.loc 2 2406 22
 4194 0130 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4194      93870700 
 4195 0138 9C63     		ld	a5,0(a5)
 4196              		.loc 2 2406 38
 4197 013a 0547     		li	a4,1
 4198 013c 23A8E766 		sw	a4,1648(a5)
2407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
2410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, \
2411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                "\n\r\n\r CFG_DDR_SGMII_PHY->rpc156.rpc156 = ",CFG_DDR_SGMII_PHY->rpc156.rpc156);
2412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
2415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, \
2416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                "\n\r\n\r Spare bit value: ",CFG_DDR_SGMII_PHY->SPARE0.SPARE0);
2417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * sar107009 found by Paul in Crevin,
2422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * This has been fixed in tag g5_mss_ddrphy_apb tag 2.9.130
2423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * todo: remove this software workaround as no longer required
2424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
2425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * Default of rpc27 should be 2, currently is 0
2426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * We will set to 2 for the moment with software.
2427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
2428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc27.rpc27 = 0x2U;
 4199              		.loc 2 2428 26
 4200 0140 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4200      93870700 
 4201 0148 9C63     		ld	a5,0(a5)
 4202              		.loc 2 2428 40
 4203 014a 0947     		li	a4,2
 4204 014c 23A6E746 		sw	a4,1132(a5)
2429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * Default of rpc27 Issue see by Paul/Alister 10th June
2431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * tb_top.duv_wrapper.u_design.mss_custom.gbank6.tip.gapb.\
2432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *                      MAIN.u_apb_mss_decoder_io.rpc203_spare_iog_dqsn
2433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
2434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc203.rpc203 = 0U;
 4205              		.loc 2 2434 26
 4206 0150 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4206      93870700 
 4207 0158 9C63     		ld	a5,0(a5)
 4208              		.loc 2 2434 42
 4209 015a 23A60772 		sw	zero,1836(a5)
2435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
2440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * We'll have to pass that one in via E51, meaning APB writes to
2441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * addresses:
2442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x2000 7384   rpc1_ODT       ODT_CA
2443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x2000 7388   rpc2_ODT       RPC_ODT_CLK
2444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x2000 738C   rpc3_ODT       ODT_DQ
2445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x2000 7390   rpc4_ODT       ODT_DQS
2446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
2447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * todo: replace with Libero settings below, once values verified
2448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
2449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc1_ODT.rpc1_ODT = LIBERO_SETTING_RPC_ODT_ADDCMD;
 4210              		.loc 2 2449 26
 4211 015e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4211      93870700 
 4212 0166 9C63     		ld	a5,0(a5)
 4213              		.loc 2 2449 46
 4214 0168 0947     		li	a4,2
 4215 016a 23A2E738 		sw	a4,900(a5)
2450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc2_ODT.rpc2_ODT = LIBERO_SETTING_RPC_ODT_CLK;
 4216              		.loc 2 2450 26
 4217 016e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4217      93870700 
 4218 0176 9C63     		ld	a5,0(a5)
 4219              		.loc 2 2450 46
 4220 0178 0947     		li	a4,2
 4221 017a 23A4E738 		sw	a4,904(a5)
2451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 4222              		.loc 2 2451 26
 4223 017e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4223      93870700 
 4224 0186 9C63     		ld	a5,0(a5)
 4225              		.loc 2 2451 46
 4226 0188 0D47     		li	a4,3
 4227 018a 23A6E738 		sw	a4,908(a5)
2452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc4_ODT.rpc4_ODT = LIBERO_SETTING_RPC_ODT_DQS;
 4228              		.loc 2 2452 26
 4229 018e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4229      93870700 
 4230 0196 9C63     		ld	a5,0(a5)
 4231              		.loc 2 2452 46
 4232 0198 1947     		li	a4,6
 4233 019a 23A8E738 		sw	a4,912(a5)
2453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * bclk_sel_clkn - selects bclk sclk training clock
2457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
2458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc19.rpc19 = 0x01U;     /* bclk_sel_clkn */
 4234              		.loc 2 2458 26
 4235 019e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4235      93870700 
 4236 01a6 9C63     		ld	a5,0(a5)
 4237              		.loc 2 2458 40
 4238 01a8 0547     		li	a4,1
 4239 01aa 23A6E744 		sw	a4,1100(a5)
2459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * add cmd - selects bclk sclk training clock
2461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
2462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc20.rpc20 = 0x00U;     /* bclk_sel_clkp */
 4240              		.loc 2 2462 26
 4241 01ae 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4241      93870700 
 4242 01b6 9C63     		ld	a5,0(a5)
 4243              		.loc 2 2462 40
 4244 01b8 23A80744 		sw	zero,1104(a5)
2463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****           *  Each lane has its own FIFO. This paramater adjusts offset for all lanes.
2469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****           */
2470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
2471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc166.rpc166 = rpc_166_fifo_offset;
 4245              		.loc 2 2471 26
 4246 01bc 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4246      93870700 
 4247 01c4 9C63     		ld	a5,0(a5)
 4248              		.loc 2 2471 42
 4249 01c6 17070000 		lla	a4,rpc_166_fifo_offset
 4249      13070700 
 4250 01ce 1843     		lw	a4,0(a4)
 4251 01d0 23ACE768 		sw	a4,1688(a5)
2472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *  Override RPC bits for weak PU and PD's
2477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *  Set over-ride bit for unused I/O
2478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     config_ddr_io_pull_up_downs_rpc_bits(ddr_type);
 4252              		.loc 2 2479 5
 4253 01d4 8327C4FE 		lw	a5,-20(s0)
 4254 01d8 3E85     		mv	a0,a5
 4255 01da 97000000 		call	config_ddr_io_pull_up_downs_rpc_bits
 4255      E7800000 
2480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 4256              		.loc 2 2480 1
 4257 01e2 0100     		nop
 4258 01e4 E260     		ld	ra,24(sp)
 4259              		.cfi_restore 1
 4260 01e6 4264     		ld	s0,16(sp)
 4261              		.cfi_restore 8
 4262              		.cfi_def_cfa 2, 32
 4263 01e8 0561     		addi	sp,sp,32
 4264              		.cfi_def_cfa_offset 0
 4265 01ea 8280     		jr	ra
 4266              		.cfi_endproc
 4267              	.LFE28:
 4269              		.section	.text.ddr_off_mode,"ax",@progbits
 4270              		.align	1
 4272              	ddr_off_mode:
 4273              	.LFB29:
2481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
2483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   Info on OFF modes:
2484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   OFF MODE from reset- I/O not being used
2486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         MSSIO from reset- non default values
2487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Needs non default values to completely go completely OFF
2488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Drive bits and ibuff mode
2489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Ciaran to define what need to be done
2490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****               SAR107676
2491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDR - by default put to DDR4 mode so needs active intervention
2492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Bills sac spec (DDR PHY SAC spec section 6.1)
2493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Mode register set to 7
2494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Ibuff mode set to 7 (rx turned off)
2495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             P-Code/ N-code of no relevance as not used
2496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Disable DDR PLL
2497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                Will be off from reset- no need
2498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Need to reflash
2499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDR APB ( three resets - soft reset bit 0 to 1)
2500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 Drive odt etc
2501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        SGMII - from reset nothing to be done
2502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            See Jeff's spread sheet- default values listed
2503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            Extn clock off also defined in spread sheet
2504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
2508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  ddr_off_mode(void)
2509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  Assumed in Dynamic mode.
2510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  i.e.
2511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  SCB dynamic enable bit is high
2512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  MSS core_up = 1
2513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  dce[0,1,2] 0,0,0
2514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  flash valid = 1
2515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  IP:
2516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  DECODER_DRIVER, ODT, IO all out of reset
2517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  DDR PHY off mode that I took from version 1.58 of the DDR SAC spec.
2519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  1.  DDR PHY OFF mode (not used at all).
2520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  1.  Set the DDR_MODE register to 7
2521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  This will disable all the drive and ODT to 0, as well as set all WPU bits.
2522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  2.  Set the RPC_IBUF_MD_* registers to 7
2523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  This will disable all receivers.
2524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  3.  Set the REG_POWERDOWN_B register to 0
2525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  This will disable the DDR PLL
2526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void ddr_off_mode(void)
2529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 4274              		.loc 2 2529 1
 4275              		.cfi_startproc
 4276 0000 4111     		addi	sp,sp,-16
 4277              		.cfi_def_cfa_offset 16
 4278 0002 06E4     		sd	ra,8(sp)
 4279 0004 22E0     		sd	s0,0(sp)
 4280              		.cfi_offset 1, -8
 4281              		.cfi_offset 8, -16
 4282 0006 0008     		addi	s0,sp,16
 4283              		.cfi_def_cfa 8, 0
2530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * DDR PLL is not turn on on reset- so no need to do anything
2532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * set the mode register to 7 => off mode
2535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * From the DDRPHY training firmware spec.:
2536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * If the DDR interface is unused, the firmware will have to write 3'b111
2537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * into the APB_DDR_MODE register. This will disable all the DRIVERs, ODT
2538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * and INPUT  receivers.
2539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * By default, WPD will be applied to all pads.
2540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *
2541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * If a user wants to apply WPU, this will have to be applied through
2542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * firmware, by changing all RPC_WPU_*=0, and RPC_WPD_*=1, via APB register
2543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * writes.
2544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *
2545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * Unused IO within an interface will automatically be shut off, as unused
2546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * DQ/DM/DQS/and CA buffers and odt are automatically disabled by the
2547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * decode, and put into WPD mode.
2548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * Again, if the user wants to change this to WPU, the will have to write
2549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * RPC_WPU_*=0 and RPC_WPD_*=1 to override the default.
2550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *
2551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /* Note: DMI_DBI [8:1]   needs to be 0 (off) during training */
2553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE  =\
 4284              		.loc 2 2553 23
 4285 0008 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4285      93870700 
 4286 0010 9C63     		ld	a5,0(a5)
 4287              		.loc 2 2553 50
 4288 0012 23A20700 		sw	zero,4(a5)
2554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              (LIBERO_SETTING_DDRPHY_MODE_OFF /* & DMI_DBI_MASK */);
2555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * VS for off mode
2557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS        =\
 4289              		.loc 2 2558 23
 4290 0016 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4290      93870700 
 4291 001e 9C63     		ld	a5,0(a5)
 4292              		.loc 2 2558 50
 4293 0020 23A20718 		sw	zero,388(a5)
2559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              LIBERO_SETTING_DPC_BITS_OFF_MODE;
2560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Toggle decoder here
2563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *  bit 0 == PERIPH   soft reset, auto cleared
2564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_DRIVER.SOFT_RESET_DECODER_DRIVER= 1U;
 4294              		.loc 2 2565 23
 4295 0024 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4295      93870700 
 4296 002c 9C63     		ld	a5,0(a5)
 4297              		.loc 2 2565 76
 4298 002e 0547     		li	a4,1
 4299 0030 23A0E730 		sw	a4,768(a5)
2566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_ODT.SOFT_RESET_DECODER_ODT      = 1U;
 4300              		.loc 2 2566 23
 4301 0034 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4301      93870700 
 4302 003c 9C63     		ld	a5,0(a5)
 4303              		.loc 2 2566 76
 4304 003e 0547     		li	a4,1
 4305 0040 23A0E738 		sw	a4,896(a5)
2567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_IO.SOFT_RESET_DECODER_IO        = 1U;
 4306              		.loc 2 2567 23
 4307 0044 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4307      93870700 
 4308 004c 9C63     		ld	a5,0(a5)
 4309              		.loc 2 2567 76
 4310 004e 0547     		li	a4,1
 4311 0050 23A0E740 		sw	a4,1024(a5)
2568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * set ibuff mode to 7 in off mode
2571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *
2572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->rpc95.rpc95 = 0x07;     /* addcmd I/O*/
 4312              		.loc 2 2573 23
 4313 0054 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4313      93870700 
 4314 005c 9C63     		ld	a5,0(a5)
 4315              		.loc 2 2573 37
 4316 005e 1D47     		li	a4,7
 4317 0060 23AEE756 		sw	a4,1404(a5)
2574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->rpc96.rpc96 = 0x07;     /* clk */
 4318              		.loc 2 2574 23
 4319 0064 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4319      93870700 
 4320 006c 9C63     		ld	a5,0(a5)
 4321              		.loc 2 2574 37
 4322 006e 1D47     		li	a4,7
 4323 0070 23A0E758 		sw	a4,1408(a5)
2575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->rpc97.rpc97 = 0x07;     /* dq */
 4324              		.loc 2 2575 23
 4325 0074 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4325      93870700 
 4326 007c 9C63     		ld	a5,0(a5)
 4327              		.loc 2 2575 37
 4328 007e 1D47     		li	a4,7
 4329 0080 23A2E758 		sw	a4,1412(a5)
2576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x07;     /* dqs */
 4330              		.loc 2 2576 23
 4331 0084 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4331      93870700 
 4332 008c 9C63     		ld	a5,0(a5)
 4333              		.loc 2 2576 37
 4334 008e 1D47     		li	a4,7
 4335 0090 23A4E758 		sw	a4,1416(a5)
2577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * Default  WPU, modify If user wants Weak Pull Up
2580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * UNUSED_SPACE0
2583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *     bits 15:14 connect to ibufmx DQ/DQS/DM
2584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *     bits 13:12 connect to ibufmx CA/CK
2585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *    todo: Do we need to add Pu/PD option for off mode to Libero setting?
2586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] = 0x0000U;
 4336              		.loc 2 2587 23
 4337 0094 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4337      93870700 
 4338 009c 9C63     		ld	a5,0(a5)
 4339              		.loc 2 2587 42
 4340 009e 23A60700 		sw	zero,12(a5)
2588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *  REG_POWERDOWN_B on PLL turn-off, in case was turned on.
2591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     ddr_pll_config_scb_turn_off();
 4341              		.loc 2 2592 5
 4342 00a2 97000000 		call	ddr_pll_config_scb_turn_off
 4342      E7800000 
2593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return;
 4343              		.loc 2 2593 5
 4344 00aa 0100     		nop
2594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 4345              		.loc 2 2594 1
 4346 00ac A260     		ld	ra,8(sp)
 4347              		.cfi_restore 1
 4348 00ae 0264     		ld	s0,0(sp)
 4349              		.cfi_restore 8
 4350              		.cfi_def_cfa 2, 16
 4351 00b0 4101     		addi	sp,sp,16
 4352              		.cfi_def_cfa_offset 0
 4353 00b2 8280     		jr	ra
 4354              		.cfi_endproc
 4355              	.LFE29:
 4357              		.section	.text.load_dq,"ax",@progbits
 4358              		.align	1
 4360              	load_dq:
 4361              	.LFB30:
2595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Number of tests which write and read from DDR
2599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Tests data path through the cache and through AXI4 switch.
2600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
2602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t memory_tests(void)
2603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t shift_walking_one = 4U;
2605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t start_address = 0x0000000000000000U;
2606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t error = 0U;
2607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(199U);
2608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify seg1 reg 2, datapath through AXI4 switch
2610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 28U) /* 28 => 1G, as 2**28 == 256K and this is
2612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                       mult by (4 lanes) */
2613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0xC0000000U + (0x1U<<shift_walking_one));
2616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(200U);
2622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift_walking_one++;
2624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(500U);
2626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify seg1 reg 3, datapath through AXI4 switch
2628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     shift_walking_one = 4U;
2630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 28U) //28 => 1G
2631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0x1400000000U + (0x1U<<shift_walking_one));
2634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(208U);
2640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* check upper bound */
2643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(shift_walking_one >= 4U)
2644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             start_address = (uint64_t)(0x1400000000U + \
2646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (((0x1U<<(shift_walking_one +1)) - 1U) -0x0F) );
2647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error)
2650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 SIM_FEEDBACK1(201U);
2653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift_walking_one++;
2657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify mtc
2660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(600U);
2662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     shift_walking_one = 4U;
2663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 28U) //28 => 1G
2664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0x1U<<shift_walking_one);
2667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = mtc_sanity_check(start_address);
2668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(203U);
2673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* check upper bound */
2676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(shift_walking_one >= 4U)
2677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              start_address = (uint64_t)((((0x1U<<(shift_walking_one +1)) - 1U)\
2679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      -0x0F) );
2680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              error = mtc_sanity_check(start_address);
2681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              if(error)
2683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              {
2684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  ddr_error_count++;
2685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  SIM_FEEDBACK1(204U);
2686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              }
2687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift_walking_one++;
2689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify seg0 reg 0, datapath through cache
2693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(700U);
2695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     shift_walking_one = 4U;
2696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 27U) //28 => 1G
2697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0x80000000U + (0x1U<<shift_walking_one));
2700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(206U);
2706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift_walking_one++;
2708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify seg0 reg 1, datapath through cache,
2712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if 0 /* issue with cache setup for 64 address width, need to checkout */
2714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(800U);
2715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     shift_walking_one = 4U;
2716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 28U)  //28 => 1G (0x10000000(address) * 4 (32bits wide))
2717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0x1000000000U + (0x1U<<shift_walking_one));
2720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(207U);
2726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(299U);
2731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (error);
2732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * rw_sanity_chk()
2737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * writes and verifies reads back from DDR
2738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Uses values defined in the test_string[]
2739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param address
2740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param count
2741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return non zero if error
2742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
2744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t rw_sanity_chk(uint64_t * address, uint32_t count)
2745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     volatile uint64_t *DDR_word_ptr;
2747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t value;
2748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t error = 0U;
2749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* DDR memory address from E51 - 0xC0000000 is non cache access */
2750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDR_word_ptr =  address;
2751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     volatile uint32_t i = 0x0U;
2753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * First fill
2756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(i < count)
2758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         *DDR_word_ptr = test_string[i & 0xfU];
2760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         value = *DDR_word_ptr;
2762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if( value != test_string[i & 0xfU])
2764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             value = *DDR_word_ptr;
2766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if( value != test_string[i & 0xfU])
2767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 1;
2770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         ++i;
2773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDR_word_ptr = DDR_word_ptr + 1U;
2774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Recheck read, if first read successful
2777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(error == 0)
2779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* DDR memory address from E51 - 0xC0000000 is non cache access */
2781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDR_word_ptr =  address;
2782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         i = 0x0U;
2783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         while(i < count)
2784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if( *DDR_word_ptr != test_string[i & 0xfU])
2786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 1;
2789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ++i;
2791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDR_word_ptr = DDR_word_ptr + 1U;
2792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return error;
2795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Memory test Core sanity check
2800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param start_address
2801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return non zero if error
2802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
2804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t mtc_sanity_check(uint64_t start_address)
2805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t result;
2807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t size = 4U;
2808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     result = MTC_test((0xFU), start_address, size );
2809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return result;
2810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * load_dq(lane)
2817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set dyn_ovr_dlycnt_dq_load* = 0
2818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set expert_dfi_status_override_to_shim = 0x7
2819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set expert_mode_en = 0x21
2820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set dyn_ovr_dlycnt_dq_load* = 1
2821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set dyn_ovr_dlycnt_dq_load* = 0
2822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set expert_mode_en = 0x8
2823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param lane
2825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void load_dq(uint8_t lane)
2827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 4362              		.loc 2 2827 1
 4363              		.cfi_startproc
 4364 0000 0111     		addi	sp,sp,-32
 4365              		.cfi_def_cfa_offset 32
 4366 0002 22EC     		sd	s0,24(sp)
 4367              		.cfi_offset 8, -8
 4368 0004 0010     		addi	s0,sp,32
 4369              		.cfi_def_cfa 8, 0
 4370 0006 AA87     		mv	a5,a0
 4371 0008 A307F4FE 		sb	a5,-17(s0)
2828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_load* = 0
2829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
 4372              		.loc 2 2829 7
 4373 000c 8347F4FE 		lbu	a5,-17(s0)
 4374 0010 13F7F70F 		andi	a4,a5,0xff
 4375 0014 8D47     		li	a5,3
 4376 0016 63ECE700 		bgtu	a4,a5,.L225
2830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0 = 0U;
 4377              		.loc 2 2831 26
 4378 001a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4378      93870700 
 4379 0022 9863     		ld	a4,0(a5)
 4380              		.loc 2 2831 76
 4381 0024 8567     		li	a5,4096
 4382 0026 BA97     		add	a5,a4,a5
 4383 0028 23AE0786 		sw	zero,-1924(a5)
 4384 002c 0DA8     		j	.L226
 4385              	.L225:
2832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = \
2836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1\
 4386              		.loc 2 2836 31
 4387 002e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4387      93870700 
 4388 0036 9863     		ld	a4,0(a5)
 4389              		.loc 2 2836 56
 4390 0038 8567     		li	a5,4096
 4391 003a BA97     		add	a5,a4,a5
 4392 003c 83A70788 		lw	a5,-1920(a5)
 4393 0040 1B870700 		sext.w	a4,a5
2835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1\
 4394              		.loc 2 2835 26
 4395 0044 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4395      93870700 
 4396 004c 9463     		ld	a3,0(a5)
2837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                 & (uint32_t)~0x0FU);
 4397              		.loc 2 2837 49
 4398 004e BA87     		mv	a5,a4
 4399 0050 C19B     		andi	a5,a5,-16
 4400 0052 1B870700 		sext.w	a4,a5
2835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1\
 4401              		.loc 2 2835 76
 4402 0056 8567     		li	a5,4096
 4403 0058 B697     		add	a5,a3,a5
 4404 005a 23A0E788 		sw	a4,-1920(a5)
 4405              	.L226:
2838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set expert_dfi_status_override_to_shim = 0x7
2840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x07
 4406              		.loc 2 2840 22
 4407 005e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4407      93870700 
 4408 0066 9863     		ld	a4,0(a5)
 4409              		.loc 2 2840 94
 4410 0068 8567     		li	a5,4096
 4411 006a BA97     		add	a5,a4,a5
 4412 006c 1D47     		li	a4,7
 4413 006e 23A6E78C 		sw	a4,-1844(a5)
2841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set expert_mode_en = 0x21
2842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x21U;
 4414              		.loc 2 2842 22
 4415 0072 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4415      93870700 
 4416 007a 9863     		ld	a4,0(a5)
 4417              		.loc 2 2842 54
 4418 007c 8567     		li	a5,4096
 4419 007e BA97     		add	a5,a4,a5
 4420 0080 13071002 		li	a4,33
 4421 0084 23ACE786 		sw	a4,-1928(a5)
2843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_load* = 1
2844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
 4422              		.loc 2 2844 7
 4423 0088 8347F4FE 		lbu	a5,-17(s0)
 4424 008c 13F7F70F 		andi	a4,a5,0xff
 4425 0090 8D47     		li	a5,3
 4426 0092 63E9E702 		bgtu	a4,a5,.L227
2845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0 =\
2847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0xFFU << (lane * 8U));
 4427              		.loc 2 2847 33
 4428 0096 8347F4FE 		lbu	a5,-17(s0)
 4429 009a 8127     		sext.w	a5,a5
 4430 009c 9B973700 		slliw	a5,a5,3
 4431 00a0 1B870700 		sext.w	a4,a5
2846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0xFFU << (lane * 8U));
 4432              		.loc 2 2846 26
 4433 00a4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4433      93870700 
 4434 00ac 9463     		ld	a3,0(a5)
 4435              		.loc 2 2847 24
 4436 00ae 9307F00F 		li	a5,255
 4437 00b2 BB97E700 		sllw	a5,a5,a4
 4438 00b6 1B870700 		sext.w	a4,a5
2846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0xFFU << (lane * 8U));
 4439              		.loc 2 2846 76
 4440 00ba 8567     		li	a5,4096
 4441 00bc B697     		add	a5,a3,a5
 4442 00be 23A6E788 		sw	a4,-1908(a5)
 4443 00c2 15A8     		j	.L228
 4444              	.L227:
2848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 |=\
 4445              		.loc 2 2851 76
 4446 00c4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4446      93870700 
 4447 00cc 9863     		ld	a4,0(a5)
 4448 00ce 8567     		li	a5,4096
 4449 00d0 BA97     		add	a5,a4,a5
 4450 00d2 83A70789 		lw	a5,-1904(a5)
 4451 00d6 1B870700 		sext.w	a4,a5
 4452 00da 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4452      93870700 
 4453 00e2 9463     		ld	a3,0(a5)
 4454 00e4 BA87     		mv	a5,a4
 4455 00e6 93E7F700 		ori	a5,a5,15
 4456 00ea 1B870700 		sext.w	a4,a5
 4457 00ee 8567     		li	a5,4096
 4458 00f0 B697     		add	a5,a3,a5
 4459 00f2 23A8E788 		sw	a4,-1904(a5)
 4460              	.L228:
2852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x0FU;
2853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_load* = 0
2855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0 = 0U;
 4461              		.loc 2 2855 22
 4462 00f6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4462      93870700 
 4463 00fe 9863     		ld	a4,0(a5)
 4464              		.loc 2 2855 72
 4465 0100 8567     		li	a5,4096
 4466 0102 BA97     		add	a5,a4,a5
 4467 0104 23A60788 		sw	zero,-1908(a5)
2856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
 4468              		.loc 2 2856 7
 4469 0108 8347F4FE 		lbu	a5,-17(s0)
 4470 010c 13F7F70F 		andi	a4,a5,0xff
 4471 0110 8D47     		li	a5,3
 4472 0112 63ECE700 		bgtu	a4,a5,.L229
2857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0 = 0U;
 4473              		.loc 2 2858 26
 4474 0116 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4474      93870700 
 4475 011e 9863     		ld	a4,0(a5)
 4476              		.loc 2 2858 76
 4477 0120 8567     		li	a5,4096
 4478 0122 BA97     		add	a5,a4,a5
 4479 0124 23A60788 		sw	zero,-1908(a5)
 4480 0128 0DA8     		j	.L230
 4481              	.L229:
2859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = \
2863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1\
 4482              		.loc 2 2863 31
 4483 012a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4483      93870700 
 4484 0132 9863     		ld	a4,0(a5)
 4485              		.loc 2 2863 56
 4486 0134 8567     		li	a5,4096
 4487 0136 BA97     		add	a5,a4,a5
 4488 0138 83A70789 		lw	a5,-1904(a5)
 4489 013c 1B870700 		sext.w	a4,a5
2862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1\
 4490              		.loc 2 2862 26
 4491 0140 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4491      93870700 
 4492 0148 9463     		ld	a3,0(a5)
2864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                              & (uint32_t)~0x0FU);
 4493              		.loc 2 2864 62
 4494 014a BA87     		mv	a5,a4
 4495 014c C19B     		andi	a5,a5,-16
 4496 014e 1B870700 		sext.w	a4,a5
2862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1\
 4497              		.loc 2 2862 76
 4498 0152 8567     		li	a5,4096
 4499 0154 B697     		add	a5,a3,a5
 4500 0156 23A8E788 		sw	a4,-1904(a5)
 4501              	.L230:
2865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set expert_mode_en = 0x8
2867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 4502              		.loc 2 2867 22
 4503 015a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4503      93870700 
 4504 0162 9863     		ld	a4,0(a5)
 4505              		.loc 2 2867 54
 4506 0164 8567     		li	a5,4096
 4507 0166 BA97     		add	a5,a4,a5
 4508 0168 2147     		li	a4,8
 4509 016a 23ACE786 		sw	a4,-1928(a5)
2868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 4510              		.loc 2 2868 1
 4511 016e 0100     		nop
 4512 0170 6264     		ld	s0,24(sp)
 4513              		.cfi_restore 8
 4514              		.cfi_def_cfa 2, 32
 4515 0172 0561     		addi	sp,sp,32
 4516              		.cfi_def_cfa_offset 0
 4517 0174 8280     		jr	ra
 4518              		.cfi_endproc
 4519              	.LFE30:
 4521              		.section	.text.set_write_calib,"ax",@progbits
 4522              		.align	1
 4524              	set_write_calib:
 4525              	.LFB31:
2869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  increment_dq()
2872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set dyn_ovr_dlycnt_dq_move* = 0
2873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set dyn_ovr_dlycnt_dq_direction* = 1
2874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set expert_dfi_status_override_to_shim = 0x7
2875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set expert_mode_en = 0x21
2876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     #to increment multiple times loop the move=0/1 multiple times
2878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set dyn_ovr_dlycnt_dq_move* = 1
2879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set dyn_ovr_dlycnt_dq_move* = 0
2880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     #
2881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set expert_mode_en = 0x8
2882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param lane
2883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param move_count
2884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SW_CONFIG_LPDDR_WR_CALIB_FN
2886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void increment_dq(uint8_t lane, uint32_t move_count)
2887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_move* = 0
2889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
2890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0 = 0U;
2892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = \
2896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            (CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1\
2897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                    & ~0x0FU);
2898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_direction* = 1
2900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
2901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg0.expert_dlycnt_direction_reg0\
2903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             = (0xFFU << (lane * 8U));
2904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* only four lines, use 0xFU */
2908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 |= 0xFU;
2909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*   set expert_dfi_status_override_to_shim = 0x7 */
2911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x07
2912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*  set expert_mode_en = 0x21 */
2913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x21U;
2914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*  #to increment multiple times loop the move=0/1 multiple times */
2915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     move_count = move_count + move_count + move_count;
2916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(move_count)
2917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //   set dyn_ovr_dlycnt_dq_move* = 1
2919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(lane < 4U)
2920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0\
2922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = (0xFFU << (lane * 8U));
2923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
2925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1\
2927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 |= 0x0FU;
2928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //   set dyn_ovr_dlycnt_dq_move* = 0
2930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0 = 0U;
2931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(lane < 4U)
2932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0\
2934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = 0U;
2935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
2937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = \
2939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 & ~0x0FU);
2940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         move_count--;
2942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    /* set expert_mode_en = 0x8 */
2944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
2945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_write_calib(uint8_t user_lanes)
2952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 4526              		.loc 2 2952 1
 4527              		.cfi_startproc
 4528 0000 7971     		addi	sp,sp,-48
 4529              		.cfi_def_cfa_offset 48
 4530 0002 22F4     		sd	s0,40(sp)
 4531              		.cfi_offset 8, -8
 4532 0004 0018     		addi	s0,sp,48
 4533              		.cfi_def_cfa 8, 0
 4534 0006 AA87     		mv	a5,a0
 4535 0008 A30FF4FC 		sb	a5,-33(s0)
2953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t temp = 0U;
 4536              		.loc 2 2953 14
 4537 000c 232404FE 		sw	zero,-24(s0)
2954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t lane_to_set;
2955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t shift = 0U;
 4538              		.loc 2 2955 13
 4539 0010 230704FE 		sb	zero,-18(s0)
2956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Calculate the calibrated value and write back
2959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.write_cal.lane_calib_result = 0U;
 4540              		.loc 2 2960 44
 4541 0014 97070000 		lla	a5,calib_data
 4541      93870700 
 4542 001c 23AC0700 		sw	zero,24(a5)
2961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (lane_to_set = 0x00U;\
 4543              		.loc 2 2961 22
 4544 0020 A30704FE 		sb	zero,-17(s0)
 4545              		.loc 2 2961 5
 4546 0024 A9A8     		j	.L232
 4547              	.L233:
2962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lane_to_set<user_lanes /*USER_TOTAL_LANES_USED */; lane_to_set++)
2963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         temp = calib_data.write_cal.lower[lane_to_set];
 4548              		.loc 2 2964 42
 4549 0026 8347F4FE 		lbu	a5,-17(s0)
 4550 002a 8127     		sext.w	a5,a5
 4551              		.loc 2 2964 14
 4552 002c 17070000 		lla	a4,calib_data
 4552      13070700 
 4553 0034 8A07     		slli	a5,a5,2
 4554 0036 BA97     		add	a5,a4,a5
 4555 0038 DC43     		lw	a5,4(a5)
 4556 003a 2324F4FE 		sw	a5,-24(s0)
2965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         calib_data.write_cal.lane_calib_result =   \
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 calib_data.write_cal.lane_calib_result | (temp << (shift));
 4557              		.loc 2 2966 37
 4558 003e 97070000 		lla	a5,calib_data
 4558      93870700 
 4559 0046 984F     		lw	a4,24(a5)
 4560              		.loc 2 2966 64
 4561 0048 8347E4FE 		lbu	a5,-18(s0)
 4562 004c 8127     		sext.w	a5,a5
 4563 004e BE86     		mv	a3,a5
 4564 0050 832784FE 		lw	a5,-24(s0)
 4565 0054 BB97D700 		sllw	a5,a5,a3
 4566 0058 8127     		sext.w	a5,a5
 4567              		.loc 2 2966 56
 4568 005a D98F     		or	a5,a4,a5
 4569 005c 1B870700 		sext.w	a4,a5
2965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         calib_data.write_cal.lane_calib_result =   \
 4570              		.loc 2 2965 48
 4571 0060 97070000 		lla	a5,calib_data
 4571      93870700 
 4572 0068 98CF     		sw	a4,24(a5)
2967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
 4573              		.loc 2 2967 15
 4574 006a 8347E4FE 		lbu	a5,-18(s0)
 4575 006e 9127     		addiw	a5,a5,4
 4576 0070 2307F4FE 		sb	a5,-18(s0)
2962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lane_to_set<user_lanes /*USER_TOTAL_LANES_USED */; lane_to_set++)
 4577              		.loc 2 2962 71
 4578 0074 8347F4FE 		lbu	a5,-17(s0)
 4579 0078 8527     		addiw	a5,a5,1
 4580 007a A307F4FE 		sb	a5,-17(s0)
 4581              	.L232:
2961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lane_to_set<user_lanes /*USER_TOTAL_LANES_USED */; lane_to_set++)
 4582              		.loc 2 2961 5 discriminator 1
 4583 007e 0347F4FE 		lbu	a4,-17(s0)
 4584 0082 8347F4FD 		lbu	a5,-33(s0)
 4585 0086 1377F70F 		andi	a4,a4,0xff
 4586 008a 93F7F70F 		andi	a5,a5,0xff
 4587 008e E36CF7F8 		bltu	a4,a5,.L233
2968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * bit 3  must be set if we want to use the
2972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * expert_wrcalib
2973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * register
2974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000008U;
 4588              		.loc 2 2975 22
 4589 0092 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4589      93870700 
 4590 009a 9863     		ld	a4,0(a5)
 4591              		.loc 2 2975 54
 4592 009c 8567     		li	a5,4096
 4593 009e BA97     		add	a5,a4,a5
 4594 00a0 2147     		li	a4,8
 4595 00a2 23ACE786 		sw	a4,-1928(a5)
2976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0xFF000000);
2978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lane_calib_result);
2979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0xFF000000);
2980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* set the calibrated value */
2982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_wrcalib.expert_wrcalib =\
 4596              		.loc 2 2982 22
 4597 00a6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4597      93870700 
 4598 00ae 9463     		ld	a3,0(a5)
2983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.write_cal.lane_calib_result;
 4599              		.loc 2 2983 33
 4600 00b0 97070000 		lla	a5,calib_data
 4600      93870700 
 4601 00b8 984F     		lw	a4,24(a5)
2982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.write_cal.lane_calib_result;
 4602              		.loc 2 2982 54
 4603 00ba 8567     		li	a5,4096
 4604 00bc B697     		add	a5,a3,a5
 4605 00be 23AEE78A 		sw	a4,-1860(a5)
2984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 4606              		.loc 2 2984 1
 4607 00c2 0100     		nop
 4608 00c4 2274     		ld	s0,40(sp)
 4609              		.cfi_restore 8
 4610              		.cfi_def_cfa 2, 48
 4611 00c6 4561     		addi	sp,sp,48
 4612              		.cfi_def_cfa_offset 0
 4613 00c8 8280     		jr	ra
 4614              		.cfi_endproc
 4615              	.LFE31:
 4617              		.section	.text.write_calibration_using_mtc,"ax",@progbits
 4618              		.align	1
 4620              	write_calibration_using_mtc:
 4621              	.LFB32:
2985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param lane_to_set
2989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SW_CONFIG_LPDDR_WR_CALIB_FN
2991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_calc_dq_delay_offset(uint8_t lane_to_set)
2992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t move_count;
2994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     load_dq(lane_to_set); /* set to start */
2996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* shift by 1 to divide by two */
2998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     move_count = ((calib_data.dq_cal.upper[lane_to_set] -\
2999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.dq_cal.lower[lane_to_set]  ) >> 1U) +\
3000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.dq_cal.lower[lane_to_set];
3001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     increment_dq(lane_to_set, move_count);
3003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  @param user_lanes
3010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SW_CONFIG_LPDDR_WR_CALIB_FN
3012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_calib_values(uint8_t user_lanes)
3013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t lane_to_set;
3015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t move_count;
3016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (lane_to_set = 0x00U;\
3018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lane_to_set< user_lanes ; lane_to_set++)
3019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         set_calc_dq_delay_offset(lane_to_set);
3021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* and set the write calibration calculated */
3024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     set_write_calib(user_lanes);
3025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * write_calibration_using_mtc
3031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   Use Memory Test Core plugged in to the front end of the DDR controller to
3032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   perform lane-based writes and read backs and increment write calibration
3033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   offset for each lane until data match occurs. The Memory Test Core is the
3034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   basis for all training.
3035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param number_of_lanes_to_calibrate
3037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
3038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t \
3040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     write_calibration_using_mtc(uint8_t number_of_lanes_to_calibrate)
3041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 4622              		.loc 2 3041 1
 4623              		.cfi_startproc
 4624 0000 5D71     		addi	sp,sp,-80
 4625              		.cfi_def_cfa_offset 80
 4626 0002 86E4     		sd	ra,72(sp)
 4627 0004 A2E0     		sd	s0,64(sp)
 4628              		.cfi_offset 1, -8
 4629              		.cfi_offset 8, -16
 4630 0006 8008     		addi	s0,sp,80
 4631              		.cfi_def_cfa 8, 0
 4632 0008 AA87     		mv	a5,a0
 4633 000a A30FF4FA 		sb	a5,-65(s0)
3042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t laneToTest;
3043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t result = 0U;
 4634              		.loc 2 3043 14
 4635 000e 232604FC 		sw	zero,-52(s0)
3044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t cal_data;
3045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t start_address = 0x0000000000000000ULL;
 4636              		.loc 2 3045 14
 4637 0012 233C04FC 		sd	zero,-40(s0)
3046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t size = ONE_MB_MTC;  /* Number of reads for each iteration 2**size*/
 4638              		.loc 2 3046 14
 4639 0016 D147     		li	a5,20
 4640 0018 232AF4FC 		sw	a5,-44(s0)
3047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.write_cal.status_lower = 0U;
 4641              		.loc 2 3048 39
 4642 001c 97070000 		lla	a5,calib_data
 4642      93870700 
 4643 0024 23A00700 		sw	zero,0(a5)
3049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * bit 3  must be set if we want to use the
3051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * expert_wrcalib
3052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * register
3053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
3054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000008U;
 4644              		.loc 2 3054 22
 4645 0028 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4645      93870700 
 4646 0030 9863     		ld	a4,0(a5)
 4647              		.loc 2 3054 54
 4648 0032 8567     		li	a5,4096
 4649 0034 BA97     		add	a5,a4,a5
 4650 0036 2147     		li	a4,8
 4651 0038 23ACE786 		sw	a4,-1928(a5)
3055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * training carried out here- sweeping write calibration offset from 0 to F
3058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Explanation: A register, expert_wrcalib, is described in MSS DDR TIP
3059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Register Map [1], and its purpose is to delay--by X number of memory clock
3060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * cycles--the write data, write data mask, and write output enable with the
3061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * respect to the address and command for each lane.
3062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
3063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (cal_data=0x00000U;cal_data<0xfffffU;cal_data=cal_data+0x11111U)
 4652              		.loc 2 3063 18
 4653 003c 232404FE 		sw	zero,-24(s0)
 4654              		.loc 2 3063 5
 4655 0040 FDA4     		j	.L235
 4656              	.L249:
3064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
3066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         (void)uprint32(g_debug_uart, "\n\rCalibration offset used:",cal_data &0xFUL);
3067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_wrcalib.expert_wrcalib = cal_data;
 4657              		.loc 2 3068 26
 4658 0042 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 4658      93870700 
 4659 004a 9863     		ld	a4,0(a5)
 4660              		.loc 2 3068 58
 4661 004c 8567     		li	a5,4096
 4662 004e BA97     		add	a5,a4,a5
 4663 0050 032784FE 		lw	a4,-24(s0)
 4664 0054 23AEE78A 		sw	a4,-1860(a5)
3069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         for (laneToTest = 0x00U; laneToTest<number_of_lanes_to_calibrate;\
 4665              		.loc 2 3070 25
 4666 0058 A30704FE 		sb	zero,-17(s0)
 4667              		.loc 2 3070 9
 4668 005c 55A4     		j	.L236
 4669              	.L246:
 4670              	.LBB28:
3071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 laneToTest++)
3072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * read once to flush MTC. During write calibration the first MTC read
3075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * must be discarded as it is unreliable after a series of bad writes.
3076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
3077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint8_t mask = (uint8_t)(1U<<laneToTest);
 4671              		.loc 2 3077 40
 4672 005e 8347F4FE 		lbu	a5,-17(s0)
 4673 0062 8127     		sext.w	a5,a5
 4674 0064 3E87     		mv	a4,a5
 4675 0066 8547     		li	a5,1
 4676 0068 BB97E700 		sllw	a5,a5,a4
 4677 006c 8127     		sext.w	a5,a5
 4678              		.loc 2 3077 21
 4679 006e A309F4FC 		sb	a5,-45(s0)
3078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, 
 4680              		.loc 2 3078 22
 4681 0072 9307C4FC 		addi	a5,s0,-52
 4682 0076 032644FD 		lw	a2,-44(s0)
 4683 007a 034534FD 		lbu	a0,-45(s0)
 4684 007e 0147     		li	a4,0
 4685 0080 8146     		li	a3,0
 4686 0082 833584FD 		ld	a1,-40(s0)
 4687 0086 97000000 		call	MTC_test
 4687      E7800000 
 4688 008e AA87     		mv	a5,a0
 4689 0090 8127     		sext.w	a5,a5
 4690              		.loc 2 3078 20
 4691 0092 2326F4FC 		sw	a5,-52(s0)
3079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Read using different patterns */
3080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(result == 0U)
 4692              		.loc 2 3080 23
 4693 0096 8327C4FC 		lw	a5,-52(s0)
 4694              		.loc 2 3080 15
 4695 009a 6391071A 		bne	a5,zero,.L237
3081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
3082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL
 4696              		.loc 2 3082 27
 4697 009e 9307C4FC 		addi	a5,s0,-52
 4698 00a2 032644FD 		lw	a2,-44(s0)
 4699 00a6 034534FD 		lbu	a0,-45(s0)
 4700 00aa 0147     		li	a4,0
 4701 00ac 8946     		li	a3,2
 4702 00ae 833584FD 		ld	a1,-40(s0)
 4703 00b2 97000000 		call	MTC_test
 4703      E7800000 
 4704 00ba AA87     		mv	a5,a0
 4705 00bc 1B870700 		sext.w	a4,a5
 4706              		.loc 2 3082 24
 4707 00c0 8327C4FC 		lw	a5,-52(s0)
 4708 00c4 D98F     		or	a5,a4,a5
 4709 00c6 8127     		sext.w	a5,a5
 4710 00c8 2326F4FC 		sw	a5,-52(s0)
3083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENT
 4711              		.loc 2 3083 27
 4712 00cc 9307C4FC 		addi	a5,s0,-52
 4713 00d0 032644FD 		lw	a2,-44(s0)
 4714 00d4 034534FD 		lbu	a0,-45(s0)
 4715 00d8 0147     		li	a4,0
 4716 00da 8146     		li	a3,0
 4717 00dc 833584FD 		ld	a1,-40(s0)
 4718 00e0 97000000 		call	MTC_test
 4718      E7800000 
 4719 00e8 AA87     		mv	a5,a0
 4720 00ea 1B870700 		sext.w	a4,a5
 4721              		.loc 2 3083 24
 4722 00ee 8327C4FC 		lw	a5,-52(s0)
 4723 00f2 D98F     		or	a5,a4,a5
 4724 00f4 8127     		sext.w	a5,a5
 4725 00f6 2326F4FC 		sw	a5,-52(s0)
3084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, 
 4726              		.loc 2 3084 27
 4727 00fa 9307C4FC 		addi	a5,s0,-52
 4728 00fe 032644FD 		lw	a2,-44(s0)
 4729 0102 034534FD 		lbu	a0,-45(s0)
 4730 0106 0147     		li	a4,0
 4731 0108 8546     		li	a3,1
 4732 010a 833584FD 		ld	a1,-40(s0)
 4733 010e 97000000 		call	MTC_test
 4733      E7800000 
 4734 0116 AA87     		mv	a5,a0
 4735 0118 1B870700 		sext.w	a4,a5
 4736              		.loc 2 3084 24
 4737 011c 8327C4FC 		lw	a5,-52(s0)
 4738 0120 D98F     		or	a5,a4,a5
 4739 0122 8127     		sext.w	a5,a5
 4740 0124 2326F4FC 		sw	a5,-52(s0)
3085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL
 4741              		.loc 2 3085 27
 4742 0128 9307C4FC 		addi	a5,s0,-52
 4743 012c 032644FD 		lw	a2,-44(s0)
 4744 0130 034534FD 		lbu	a0,-45(s0)
 4745 0134 0147     		li	a4,0
 4746 0136 8946     		li	a3,2
 4747 0138 833584FD 		ld	a1,-40(s0)
 4748 013c 97000000 		call	MTC_test
 4748      E7800000 
 4749 0144 AA87     		mv	a5,a0
 4750 0146 1B870700 		sext.w	a4,a5
 4751              		.loc 2 3085 24
 4752 014a 8327C4FC 		lw	a5,-52(s0)
 4753 014e D98F     		or	a5,a4,a5
 4754 0150 8127     		sext.w	a5,a5
 4755 0152 2326F4FC 		sw	a5,-52(s0)
3086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_A
 4756              		.loc 2 3086 27
 4757 0156 9307C4FC 		addi	a5,s0,-52
 4758 015a 032644FD 		lw	a2,-44(s0)
 4759 015e 034534FD 		lbu	a0,-45(s0)
 4760 0162 0147     		li	a4,0
 4761 0164 8D46     		li	a3,3
 4762 0166 833584FD 		ld	a1,-40(s0)
 4763 016a 97000000 		call	MTC_test
 4763      E7800000 
 4764 0172 AA87     		mv	a5,a0
 4765 0174 1B870700 		sext.w	a4,a5
 4766              		.loc 2 3086 24
 4767 0178 8327C4FC 		lw	a5,-52(s0)
 4768 017c D98F     		or	a5,a4,a5
 4769 017e 8127     		sext.w	a5,a5
 4770 0180 2326F4FC 		sw	a5,-52(s0)
3087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIA
 4771              		.loc 2 3087 27
 4772 0184 9307C4FC 		addi	a5,s0,-52
 4773 0188 032644FD 		lw	a2,-44(s0)
 4774 018c 034534FD 		lbu	a0,-45(s0)
 4775 0190 0147     		li	a4,0
 4776 0192 9146     		li	a3,4
 4777 0194 833584FD 		ld	a1,-40(s0)
 4778 0198 97000000 		call	MTC_test
 4778      E7800000 
 4779 01a0 AA87     		mv	a5,a0
 4780 01a2 1B870700 		sext.w	a4,a5
 4781              		.loc 2 3087 24
 4782 01a6 8327C4FC 		lw	a5,-52(s0)
 4783 01aa D98F     		or	a5,a4,a5
 4784 01ac 8127     		sext.w	a5,a5
 4785 01ae 2326F4FC 		sw	a5,-52(s0)
3088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &res
 4786              		.loc 2 3088 27
 4787 01b2 9307C4FC 		addi	a5,s0,-52
 4788 01b6 032644FD 		lw	a2,-44(s0)
 4789 01ba 034534FD 		lbu	a0,-45(s0)
 4790 01be 0147     		li	a4,0
 4791 01c0 9546     		li	a3,5
 4792 01c2 833584FD 		ld	a1,-40(s0)
 4793 01c6 97000000 		call	MTC_test
 4793      E7800000 
 4794 01ce AA87     		mv	a5,a0
 4795 01d0 1B870700 		sext.w	a4,a5
 4796              		.loc 2 3088 24
 4797 01d4 8327C4FC 		lw	a5,-52(s0)
 4798 01d8 D98F     		or	a5,a4,a5
 4799 01da 8127     		sext.w	a5,a5
 4800 01dc 2326F4FC 		sw	a5,-52(s0)
3089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQU
 4801              		.loc 2 3089 27
 4802 01e0 9307C4FC 		addi	a5,s0,-52
 4803 01e4 032644FD 		lw	a2,-44(s0)
 4804 01e8 034534FD 		lbu	a0,-45(s0)
 4805 01ec 0147     		li	a4,0
 4806 01ee 9D46     		li	a3,7
 4807 01f0 833584FD 		ld	a1,-40(s0)
 4808 01f4 97000000 		call	MTC_test
 4808      E7800000 
 4809 01fc AA87     		mv	a5,a0
 4810 01fe 1B870700 		sext.w	a4,a5
 4811              		.loc 2 3089 24
 4812 0202 8327C4FC 		lw	a5,-52(s0)
 4813 0206 D98F     		or	a5,a4,a5
 4814 0208 8127     		sext.w	a5,a5
 4815 020a 2326F4FC 		sw	a5,-52(s0)
3090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUE
 4816              		.loc 2 3090 27
 4817 020e 9307C4FC 		addi	a5,s0,-52
 4818 0212 032644FD 		lw	a2,-44(s0)
 4819 0216 034534FD 		lbu	a0,-45(s0)
 4820 021a 0147     		li	a4,0
 4821 021c A146     		li	a3,8
 4822 021e 833584FD 		ld	a1,-40(s0)
 4823 0222 97000000 		call	MTC_test
 4823      E7800000 
 4824 022a AA87     		mv	a5,a0
 4825 022c 1B870700 		sext.w	a4,a5
 4826              		.loc 2 3090 24
 4827 0230 8327C4FC 		lw	a5,-52(s0)
 4828 0234 D98F     		or	a5,a4,a5
 4829 0236 8127     		sext.w	a5,a5
 4830 0238 2326F4FC 		sw	a5,-52(s0)
 4831              	.L237:
3091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
3092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(result == 0U) /* if passed for this lane */
 4832              		.loc 2 3093 23
 4833 023c 8327C4FC 		lw	a5,-52(s0)
 4834              		.loc 2 3093 15
 4835 0240 DDEB     		bne	a5,zero,.L238
 4836              	.LBB29:
3094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
3095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if((calib_data.write_cal.status_lower & (0x01U<<laneToTest)) \
 4837              		.loc 2 3095 41
 4838 0242 97070000 		lla	a5,calib_data
 4838      93870700 
 4839 024a 9843     		lw	a4,0(a5)
 4840              		.loc 2 3095 63
 4841 024c 8347F4FE 		lbu	a5,-17(s0)
 4842 0250 8127     		sext.w	a5,a5
 4843 0252 BE86     		mv	a3,a5
 4844 0254 8547     		li	a5,1
 4845 0256 BB97D700 		sllw	a5,a5,a3
 4846 025a 8127     		sext.w	a5,a5
 4847              		.loc 2 3095 55
 4848 025c F98F     		and	a5,a4,a5
 4849 025e 8127     		sext.w	a5,a5
 4850              		.loc 2 3095 19
 4851 0260 A1E7     		bne	a5,zero,.L239
3096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     == 0U) /* Still looking for good value */
3097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
3098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     calib_data.write_cal.lower[laneToTest]  = (cal_data & 0xFU);
 4852              		.loc 2 3098 47
 4853 0262 8347F4FE 		lbu	a5,-17(s0)
 4854 0266 8127     		sext.w	a5,a5
 4855              		.loc 2 3098 73
 4856 0268 032784FE 		lw	a4,-24(s0)
 4857 026c 3D8B     		andi	a4,a4,15
 4858 026e 0127     		sext.w	a4,a4
 4859              		.loc 2 3098 61
 4860 0270 97060000 		lla	a3,calib_data
 4860      93860600 
 4861 0278 8A07     		slli	a5,a5,2
 4862 027a B697     		add	a5,a3,a5
 4863 027c D8C3     		sw	a4,4(a5)
3099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     calib_data.write_cal.status_lower |= (0x01U<<laneToTest);
 4864              		.loc 2 3099 55
 4865 027e 97070000 		lla	a5,calib_data
 4865      93870700 
 4866 0286 9843     		lw	a4,0(a5)
 4867              		.loc 2 3099 64
 4868 0288 8347F4FE 		lbu	a5,-17(s0)
 4869 028c 8127     		sext.w	a5,a5
 4870 028e BE86     		mv	a3,a5
 4871 0290 8547     		li	a5,1
 4872 0292 BB97D700 		sllw	a5,a5,a3
 4873 0296 8127     		sext.w	a5,a5
 4874              		.loc 2 3099 55
 4875 0298 D98F     		or	a5,a4,a5
 4876 029a 1B870700 		sext.w	a4,a5
 4877 029e 97070000 		lla	a5,calib_data
 4877      93870700 
 4878 02a6 98C3     		sw	a4,0(a5)
 4879              	.L239:
3100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
3101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
3102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * Check the result
3103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
3104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
3105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\rLane passed:",laneToTest);
3106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, " All lanes status:",calib_data.write_cal.status_lower
3107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t laneToCheck;
3109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 for (laneToCheck = 0x00U;\
 4880              		.loc 2 3109 34
 4881 02a8 232204FE 		sw	zero,-28(s0)
 4882              		.loc 2 3109 17
 4883 02ac 0DA8     		j	.L240
 4884              	.L243:
3110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     laneToCheck<number_of_lanes_to_calibrate; laneToCheck++)
3111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(((calib_data.write_cal.status_lower) &\
 4885              		.loc 2 3112 46
 4886 02ae 97070000 		lla	a5,calib_data
 4886      93870700 
 4887 02b6 9443     		lw	a3,0(a5)
3113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 4888              		.loc 2 3113 35
 4889 02b8 832744FE 		lw	a5,-28(s0)
 4890 02bc 0547     		li	a4,1
 4891 02be BB17F700 		sllw	a5,a4,a5
 4892 02c2 8127     		sext.w	a5,a5
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 4893              		.loc 2 3112 61
 4894 02c4 3687     		mv	a4,a3
 4895 02c6 F98F     		and	a5,a4,a5
 4896 02c8 8127     		sext.w	a5,a5
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 4897              		.loc 2 3112 23
 4898 02ca 89E7     		bne	a5,zero,.L241
3114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
3115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         result = 1U; /* not finished, still looking */
 4899              		.loc 2 3115 32
 4900 02cc 8547     		li	a5,1
 4901 02ce 2326F4FC 		sw	a5,-52(s0)
3116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         break;
 4902              		.loc 2 3116 25
 4903 02d2 39A8     		j	.L242
 4904              	.L241:
3110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4905              		.loc 2 3110 74 discriminator 1
 4906 02d4 832744FE 		lw	a5,-28(s0)
 4907 02d8 8527     		addiw	a5,a5,1
 4908 02da 2322F4FE 		sw	a5,-28(s0)
 4909              	.L240:
3110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4910              		.loc 2 3110 32 discriminator 1
 4911 02de 8347F4FB 		lbu	a5,-65(s0)
 4912 02e2 1B870700 		sext.w	a4,a5
3109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     laneToCheck<number_of_lanes_to_calibrate; laneToCheck++)
 4913              		.loc 2 3109 17 discriminator 1
 4914 02e6 832744FE 		lw	a5,-28(s0)
 4915 02ea 8127     		sext.w	a5,a5
 4916 02ec E3E1E7FC 		bltu	a5,a4,.L243
 4917              	.L242:
3117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
3118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
3119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(result == 0U) /* if true, we are good for all lanes, can stop
 4918              		.loc 2 3119 27
 4919 02f0 8327C4FC 		lw	a5,-52(s0)
 4920              		.loc 2 3119 19
 4921 02f4 8DC3     		beq	a5,zero,.L252
 4922              	.L238:
 4923              	.LBE29:
 4924              	.LBE28:
3071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 4925              		.loc 2 3071 75
 4926 02f6 8347F4FE 		lbu	a5,-17(s0)
 4927 02fa 8527     		addiw	a5,a5,1
 4928 02fc A307F4FE 		sb	a5,-17(s0)
 4929              	.L236:
3070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 laneToTest++)
 4930              		.loc 2 3070 9 discriminator 1
 4931 0300 0347F4FE 		lbu	a4,-17(s0)
 4932 0304 8347F4FB 		lbu	a5,-65(s0)
 4933 0308 1377F70F 		andi	a4,a4,0xff
 4934 030c 93F7F70F 		andi	a5,a5,0xff
 4935 0310 E367F7D4 		bltu	a4,a5,.L246
 4936 0314 11A0     		j	.L245
 4937              	.L252:
 4938              	.LBB31:
 4939              	.LBB30:
3120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     looking */
3121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
3122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SIM_FEEDBACK1(0xF7000000);
3123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     break;
 4940              		.loc 2 3123 21
 4941 0316 0100     		nop
 4942              	.L245:
 4943              	.LBE30:
 4944              	.LBE31:
3124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
3125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
3126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
3127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
3128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
3129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\rLane failed:",laneToTest);
3130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, " All lanes status:",calib_data.write_cal.status_lower
3131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
3133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         } /* end laneToTest */
3135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(result == 0U) /* if true, we are good for all lanes, can stop */
 4945              		.loc 2 3135 19
 4946 0318 8327C4FC 		lw	a5,-52(s0)
 4947              		.loc 2 3135 11
 4948 031c 9DC3     		beq	a5,zero,.L253
3063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 4949              		.loc 2 3063 54 discriminator 2
 4950 031e 032784FE 		lw	a4,-24(s0)
 4951 0322 C567     		li	a5,69632
 4952 0324 9B871711 		addiw	a5,a5,273
 4953 0328 B99F     		addw	a5,a4,a5
 4954 032a 2324F4FE 		sw	a5,-24(s0)
 4955              	.L235:
3063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 4956              		.loc 2 3063 5 discriminator 1
 4957 032e 832784FE 		lw	a5,-24(s0)
 4958 0332 1B870700 		sext.w	a4,a5
 4959 0336 B7071000 		li	a5,1048576
 4960 033a F917     		addi	a5,a5,-2
 4961 033c E3F3E7D0 		bleu	a4,a5,.L249
 4962 0340 11A0     		j	.L248
 4963              	.L253:
3136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {                /* looking */
3137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(0xF8000000);
3138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 4964              		.loc 2 3138 13
 4965 0342 0100     		nop
 4966              	.L248:
3139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }  /* end cal_data */
3141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x01000000);
3143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[0]);
3144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x02000000);
3145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[1]);
3146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x03000000);
3147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[2]);
3148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x04000000);
3149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[3]);
3150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x05000000);
3151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[4]);
3152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x06000000);
3153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[5]);
3154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x07000000);
3155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* if calibration successful, calculate and set the value */
3157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(result == 0U)
 4967              		.loc 2 3157 15
 4968 0344 8327C4FC 		lw	a5,-52(s0)
 4969              		.loc 2 3157 7
 4970 0348 81EB     		bne	a5,zero,.L250
3158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* and set the write calibration which has been calculated */
3160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         set_write_calib(number_of_lanes_to_calibrate);
 4971              		.loc 2 3160 9
 4972 034a 8347F4FB 		lbu	a5,-65(s0)
 4973 034e 3E85     		mv	a0,a5
 4974 0350 97000000 		call	set_write_calib
 4974      E7800000 
 4975              	.L250:
3161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x08000000);
3164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(result);
3165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x08000000);
3166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (uint8_t)result;
 4976              		.loc 2 3166 12
 4977 0358 8327C4FC 		lw	a5,-52(s0)
 4978 035c 93F7F70F 		andi	a5,a5,0xff
3167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 4979              		.loc 2 3167 1
 4980 0360 3E85     		mv	a0,a5
 4981 0362 A660     		ld	ra,72(sp)
 4982              		.cfi_restore 1
 4983 0364 0664     		ld	s0,64(sp)
 4984              		.cfi_restore 8
 4985              		.cfi_def_cfa 2, 80
 4986 0366 6161     		addi	sp,sp,80
 4987              		.cfi_def_cfa_offset 0
 4988 0368 8280     		jr	ra
 4989              		.cfi_endproc
 4990              	.LFE32:
 4992              		.section	.text.MTC_test,"ax",@progbits
 4993              		.align	1
 4995              	MTC_test:
 4996              	.LFB33:
3168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
3171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * MODE register write
3172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param MR_ADDR
3173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param MR_DATA
3174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return fail/pass
3175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SET_VREF_LPDDR4_MODE_REGS
3177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t mode_register_write(uint32_t MR_ADDR, uint32_t MR_DATA)
3178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t test = 0xFFFFU;
3180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t result = 0U;
3181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *
3183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //DDRCFG->MC_BASE2.INIT_MRR_MODE.INIT_MRR_MODE        = 0x01;
3185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR          = MR_ADDR ;
3186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * next:
3188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * write desired VREF calibration range (0=Range 1, 1=Range 2) to bit 6
3189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * of MR6
3190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * write 0x00 to bits 5:0 of MR6 (base calibration value)
3191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA    = MR_DATA;
3193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK = 0U;
3194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ    = 0x01U;
3196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK & 0x01U) == 0U) /* wait for ack-
3197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                           to confirm register is written */
3198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        test--;
3200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        if(test-- == 0U)
3201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        {
3202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            result = 1U;
3203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            break;
3204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        }
3205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return result;
3207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define VREF_INVALID 0x01U
3211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * FPGA_VREFDQ_calibration_using_mtc(void)
3213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * vary DQ voltage and set optimum DQ voltage
3214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
3215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef VREFDQ_CALIB
3217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This step is optional
3219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * todo: Test once initial board verification complete
3220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
3221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t FPGA_VREFDQ_calibration_using_mtc(void)
3222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t laneToTest, result = 0U;
3224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t mask;
3225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t vRef;
3226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t start_address = 0x0000000000000000ULL;
3227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t size = 4U;
3228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Step 2a. FPGA VREF (Local VREF training)
3231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Train FPGA VREF using the vrgen_h and vrgen_v registers
3232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * To manipulate the FPGA VREF value, firmware must write to the
3236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * DPC_BITS register, located at physical address 0x2000 7184.
3237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Full documentation for this register can be found in
3238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * DFICFG Register Map [4].
3239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
3240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * See DPC_BITS definition in .h file
3242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
3243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* CFG_DDR_SGMII_PHY->DPC_BITS.bitfield.dpc_vrgen_h; */
3244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* CFG_DDR_SGMII_PHY->DPC_BITS.bitfield.dpc_vrgen_v; */
3245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * training carried out here- sweeping write calibration offset from 0 to F
3250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Explanation: A register, expert_wrcalib, is described in MSS DDR TIP
3251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Register Map [1], and its purpose is to delay--by X number of memory
3252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * clock cycles--the write data, write data mask, and write output enable
3253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * with the respect to the address and command for each lane.
3254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.vref_result = 0U;
3256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.lower = VREF_INVALID;
3257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.upper = VREF_INVALID;
3258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.status_lower = 0x00U;
3259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.status_upper = 0x00U;
3260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mask = 0xFU;        /* todo: obtain data width from user parameters */
3261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t count = 0U;
3262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* each bit .25% of VDD ?? */
3263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (vRef=(0x1U<<4U);vRef<(0x1fU<<4U);vRef=vRef+(0x1U<<4U))
3264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                           (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (~(0x1U<<10U)));
3268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (~(0x1fU<<4U))) | vRef;
3270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* need to set via the SCB, otherwise reset required. So lines below
3272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * rather than above used */
3273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits &\
3275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (~(0x1U<<10U)));
3276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits &\
3277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (~(0x1fU<<4U))) | vRef;
3278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* read one to flush MTC -  this is required */
3281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = MTC_test(1U<<laneToTest, start_address, size);
3282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* Read twice, two different patterns will be used */
3283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = MTC_test(1U<<laneToTest, start_address, size);
3284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result |= MTC_test(1U<<laneToTest, start_address, size);
3285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if((result == 0U)&&(calib_data.fpga_vref.lower == VREF_INVALID))
3286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.lower = vRef;
3288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.upper = vRef;
3289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.status_lower = 0x01;
3290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else if((result == 0U)&&(calib_data.fpga_vref.lower != VREF_INVALID))
3292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.upper = vRef;
3294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.status_upper = 0x01;
3295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else if(calib_data.fpga_vref.upper != VREF_INVALID)
3297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break; /* we are finished */
3299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
3301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* nothing to do */
3303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(calib_data.fpga_vref.upper != VREF_INVALID) /* we found lower/upper */
3307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * now set vref
3310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * calculate optimal VREF calibration value =
3311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *                              (left side + right side) / 2
3312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * */
3313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         vRef = ((calib_data.fpga_vref.lower + calib_data.fpga_vref.upper)>>1U);
3314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (0x1fU<<4U)) | vRef;
3316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* need to set via the SCB, otherwise reset required. */
3317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits &\
3318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0x1fU<<4U)) | vRef;
3319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
3321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = 1U; /* failed to get good data at any voltage level */
3323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   return result;
3326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef VREFDQ_CALIB
3331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This step is optional
3333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * todo: Test once initial board verification complete
3334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
3335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define MEM_VREF_INVALID 0xFFFFFFFFU
3336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * VREFDQ_calibration_using_mtc
3339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * In order to write to mode registers, the E51 must use the INIT_* interface
3340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * at the front end of the DDR controller,
3341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * which is available via a series of control registers described in the DDR
3342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * CSR APB Register Map.
3343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
3345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t VREFDQ_calibration_using_mtc(void)
3347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t laneToTest, result = 0U;
3349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t mask;
3350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t vRef;
3351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t start_address = 0x00000000C0000000ULL;
3352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t size = 4U;
3353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Step 2a. FPGA VREF (Local VREF training)
3356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Train FPGA VREF using the vrgen_h and vrgen_v registers
3357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
3361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MRR_MODE.INIT_MRR_MODE    = 0x01U;
3363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR      = 6U ;
3364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * next:
3366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * write desired VREF calibration range (0=Range 1, 1=Range 2) to bit 6
3367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * of MR6
3368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * write 0x00 to bits 5:0 of MR6 (base calibration value)
3369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA  = 0U;
3371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK = (0x01U <<6U) |\
3372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0x3FU) ;
3373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ   = 0x01U;
3375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK & 0x01U) == 0U) /* wait for ack-
3376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                to confirm register is written */
3377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * training carried out here- sweeping write calibration offset from 0 to F
3384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Explanation: A register, expert_wrcalib, is described in MSS DDR TIP
3385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Register Map [1], and its purpose is to delay--by X number of memory clock
3386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * cycles--the write data, write data mask, and write output enable with the
3387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * respect to the address and command for each lane.
3388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.vref_result = 0U;
3390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.lower = MEM_VREF_INVALID;
3391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.upper = MEM_VREF_INVALID;
3392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.status_lower = 0x00U;
3393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.status_upper = 0x00U;
3394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mask = 0xFU;    /* todo: obtain data width from user paramaters */
3395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (vRef=(0x1U<<4U);vRef<0x3fU;vRef=(vRef+0x1U))
3397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * We change the value in the RPC register, but we will lso need to
3400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * change SCB as will not be reflected without a soft reset
3401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (0x1fU<<4U)) | vRef;
3404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* need to set via the SCB, otherwise reset required. */
3405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits\
3406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             & (0x1fU<<4U)) | vRef;
3407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* read one to flush MTC -  this is required */
3409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = MTC_test(1U<<laneToTest, start_address, size);
3410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* Read twice, two different patterns will be used */
3411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = MTC_test(1U<<laneToTest, start_address, size);
3412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result |= MTC_test(1U<<laneToTest, start_address, size);
3413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if((result == 0U)&&(calib_data.mem_vref.lower == MEM_VREF_INVALID))
3414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.lower = vRef;
3416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.upper = vRef;
3417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.status_lower = 0x01;
3418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else if((result == 0U)&&(calib_data.mem_vref.lower != MEM_VREF_INVALID))
3420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.upper = vRef;
3422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.status_lower = 0x01;
3423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else if(calib_data.mem_vref.upper != MEM_VREF_INVALID)
3425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break; /* we are finished */
3427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
3429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* continue */
3431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(calib_data.mem_vref.upper != MEM_VREF_INVALID) /* we found lower/upper */
3436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * now set vref
3439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * calculate optimal VREF calibration value =
3440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         *                                    (left side + right side) / 2
3441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * */
3442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         vRef = ((calib_data.mem_vref.lower + calib_data.mem_vref.lower)>1U);
3443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (0x1fU<<4U)) | vRef;
3445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* need to set via the SCB, otherwise reset required. */
3446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits & (0x1fU<<4U)) | vRef;
3447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
3449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = 1U; /* failed to get good data at any voltage level */
3451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return result;
3454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * MTC_test
3459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * test memory using the NWL memory test core
3460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * There are numerous options
3461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * todo: Add user input as to option to use?
3462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param laneToTest
3463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param mask0
3464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param mask1   some lane less DQ as only used for parity
3465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param start_address
3466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param size = x, where x is used as power of two 2**x e.g. 256K => x == 18
3467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return pass/fail
3468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t MTC_test(uint8_t mask, uint64_t start_address, uint32_t size, MTC_PATTERN data_patte
3470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 4997              		.loc 2 3470 1
 4998              		.cfi_startproc
 4999 0000 3971     		addi	sp,sp,-64
 5000              		.cfi_def_cfa_offset 64
 5001 0002 22FC     		sd	s0,56(sp)
 5002              		.cfi_offset 8, -8
 5003 0004 8000     		addi	s0,sp,64
 5004              		.cfi_def_cfa 8, 0
 5005 0006 2338B4FC 		sd	a1,-48(s0)
 5006 000a 2330F4FC 		sd	a5,-64(s0)
 5007 000e AA87     		mv	a5,a0
 5008 0010 A30FF4FC 		sb	a5,-33(s0)
 5009 0014 B287     		mv	a5,a2
 5010 0016 232CF4FC 		sw	a5,-40(s0)
 5011 001a B687     		mv	a5,a3
 5012 001c 2326F4FC 		sw	a5,-52(s0)
 5013 0020 BA87     		mv	a5,a4
 5014 0022 2324F4FC 		sw	a5,-56(s0)
3471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if((*error & MTC_TIMEOUT_ERROR) == MTC_TIMEOUT_ERROR)
 5015              		.loc 2 3471 9
 5016 0026 833704FC 		ld	a5,-64(s0)
 5017 002a 9C43     		lw	a5,0(a5)
 5018              		.loc 2 3471 16
 5019 002c 898B     		andi	a5,a5,2
 5020 002e 8127     		sext.w	a5,a5
 5021              		.loc 2 3471 7
 5022 0030 99C7     		beq	a5,zero,.L255
3472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         return (uint8_t)*error;
 5023              		.loc 2 3473 25
 5024 0032 833704FC 		ld	a5,-64(s0)
 5025 0036 9C43     		lw	a5,0(a5)
 5026              		.loc 2 3473 16
 5027 0038 93F7F70F 		andi	a5,a5,0xff
 5028 003c FDAD     		j	.L256
 5029              	.L255:
3474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Write Calibration - first configure memory test */
3476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *  write calibration
3479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *  configure common memory test interface by writing registers:
3480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *  MT_STOP_ON_ERROR, MT_DATA_PATTERN, MT_ADDR_PATTERN, MT_ADDR_BITS
3481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* see MTC user guide */
3483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_STOP_ON_ERROR.MT_STOP_ON_ERROR = 0U;
 5030              		.loc 2 3483 15
 5031 003e 97070000 		lla	a5,DDRCFG
 5031      93870700 
 5032 0046 9863     		ld	a4,0(a5)
 5033              		.loc 2 3483 60
 5034 0048 9167     		li	a5,16384
 5035 004a BA97     		add	a5,a4,a5
 5036 004c 23A40740 		sw	zero,1032(a5)
3484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* make sure off, will turn on later. */
3485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x00U;
 5037              		.loc 2 3485 15
 5038 0050 97070000 		lla	a5,DDRCFG
 5038      93870700 
 5039 0058 9863     		ld	a4,0(a5)
 5040              		.loc 2 3485 52
 5041 005a 9167     		li	a5,16384
 5042 005c BA97     		add	a5,a4,a5
 5043 005e 23A20740 		sw	zero,1028(a5)
3486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * MT_DATA_PATTERN
3488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
3489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x00 => Counting pattern
3490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x01 => walking 1's
3491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x02 => pseudo random
3492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x03 => no repeating pseudo random
3493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x04 => alt 1's and 0's
3494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x05 => alt 5's and A's
3495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x06 => User specified
3496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x07 => pseudo random 16-bit
3497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x08 => pseudo random 8-bit
3498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x09- 0x0f reserved
3499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
3500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             * Added changing pattern so write pattern is different, read back
3504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             * can not pass on previously written data
3505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             */
3506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_DATA_PATTERN.MT_DATA_PATTERN = data_pattern;
 5044              		.loc 2 3506 19
 5045 0062 97070000 		lla	a5,DDRCFG
 5045      93870700 
 5046 006a 9863     		ld	a4,0(a5)
 5047              		.loc 2 3506 62
 5048 006c 9167     		li	a5,16384
 5049 006e BA97     		add	a5,a4,a5
 5050 0070 0327C4FC 		lw	a4,-52(s0)
 5051 0074 23AAE740 		sw	a4,1044(a5)
3507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(add_pattern == MTC_ADD_RANDOM)
 5052              		.loc 2 3508 11
 5053 0078 832784FC 		lw	a5,-56(s0)
 5054 007c 1B870700 		sext.w	a4,a5
 5055 0080 8547     		li	a5,1
 5056 0082 631DF700 		bne	a4,a5,.L257
3509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * MT_ADDR_PATTERN
3512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 0x00 => Count in pattern
3513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 0x01 => Pseudo Random Pattern
3514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 0x02 => Arbiatry Pattern Gen (user defined ) - Using RAMS
3515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
3516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ADDR_PATTERN.MT_ADDR_PATTERN = 1U;
 5057              		.loc 2 3516 19
 5058 0086 97070000 		lla	a5,DDRCFG
 5058      93870700 
 5059 008e 9863     		ld	a4,0(a5)
 5060              		.loc 2 3516 62
 5061 0090 9167     		li	a5,16384
 5062 0092 BA97     		add	a5,a4,a5
 5063 0094 0547     		li	a4,1
 5064 0096 23ACE740 		sw	a4,1048(a5)
 5065 009a 11A8     		j	.L258
 5066              	.L257:
3517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
3519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ADDR_PATTERN.MT_ADDR_PATTERN = 0U;
 5067              		.loc 2 3520 19
 5068 009c 97070000 		lla	a5,DDRCFG
 5068      93870700 
 5069 00a4 9863     		ld	a4,0(a5)
 5070              		.loc 2 3520 62
 5071 00a6 9167     		li	a5,16384
 5072 00a8 BA97     		add	a5,a4,a5
 5073 00aa 23AC0740 		sw	zero,1048(a5)
 5074              	.L258:
3521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(add_pattern != MTC_ADD_RANDOM)
 5075              		.loc 2 3524 7
 5076 00ae 832784FC 		lw	a5,-56(s0)
 5077 00b2 1B870700 		sext.w	a4,a5
 5078 00b6 8547     		li	a5,1
 5079 00b8 630EF702 		beq	a4,a5,.L259
3525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * Set the starting address and number to test
3528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
3529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * MT_START_ADDR
3530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *   Starting address
3531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * MT_ADRESS_BITS
3532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *   Length to test = 2 ** MT_ADRESS_BITS
3533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_START_ADDR_0.MT_START_ADDR_0   =\
 5080              		.loc 2 3534 15
 5081 00bc 97070000 		lla	a5,DDRCFG
 5081      93870700 
 5082 00c4 9463     		ld	a3,0(a5)
3535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)(start_address & 0xFFFFFFFFUL);
 5083              		.loc 2 3535 17
 5084 00c6 833704FD 		ld	a5,-48(s0)
 5085 00ca 1B870700 		sext.w	a4,a5
3534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)(start_address & 0xFFFFFFFFUL);
 5086              		.loc 2 3534 60
 5087 00ce 9167     		li	a5,16384
 5088 00d0 B697     		add	a5,a3,a5
 5089 00d2 23AAE74A 		sw	a4,1204(a5)
3536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* The address here is as see from DDR controller => start at 0x0*/
3537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_START_ADDR_1.MT_START_ADDR_1   =\
3538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)((start_address >> 32U));
 5090              		.loc 2 3538 43
 5091 00d6 833704FD 		ld	a5,-48(s0)
 5092 00da 13D70702 		srli	a4,a5,32
3537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)((start_address >> 32U));
 5093              		.loc 2 3537 15
 5094 00de 97070000 		lla	a5,DDRCFG
 5094      93870700 
 5095 00e6 9463     		ld	a3,0(a5)
 5096              		.loc 2 3538 17
 5097 00e8 0127     		sext.w	a4,a4
3537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)((start_address >> 32U));
 5098              		.loc 2 3537 60
 5099 00ea 9167     		li	a5,16384
 5100 00ec B697     		add	a5,a3,a5
 5101 00ee 23ACE74A 		sw	a4,1208(a5)
 5102 00f2 1DA0     		j	.L260
 5103              	.L259:
3539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
3541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_START_ADDR_0.MT_START_ADDR_0   = 0U;
 5104              		.loc 2 3542 15
 5105 00f4 97070000 		lla	a5,DDRCFG
 5105      93870700 
 5106 00fc 9863     		ld	a4,0(a5)
 5107              		.loc 2 3542 60
 5108 00fe 9167     		li	a5,16384
 5109 0100 BA97     		add	a5,a4,a5
 5110 0102 23AA074A 		sw	zero,1204(a5)
3543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_START_ADDR_1.MT_START_ADDR_1   = 0U;
 5111              		.loc 2 3543 15
 5112 0106 97070000 		lla	a5,DDRCFG
 5112      93870700 
 5113 010e 9863     		ld	a4,0(a5)
 5114              		.loc 2 3543 60
 5115 0110 9167     		li	a5,16384
 5116 0112 BA97     		add	a5,a4,a5
 5117 0114 23AC074A 		sw	zero,1208(a5)
 5118              	.L260:
3544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MEM_TEST.MT_ADDR_BITS.MT_ADDR_BITS        =\
 5119              		.loc 2 3545 11
 5120 0118 97070000 		lla	a5,DDRCFG
 5120      93870700 
 5121 0120 9863     		ld	a4,0(a5)
 5122              		.loc 2 3545 55
 5123 0122 9167     		li	a5,16384
 5124 0124 BA97     		add	a5,a4,a5
 5125 0126 032784FD 		lw	a4,-40(s0)
 5126 012a 23A0E742 		sw	a4,1056(a5)
 5127              	.LBB32:
3546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             size; /* 2 power 24 => 256k to do- make user programmable */
3547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * FOR each DQ lane
3551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *  set error mask registers MT_ERROR_MASK_* to mask out
3552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *    all error bits but the ones for the current DQ lane
3553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *    WHILE timeout counter is less than a threshold
3554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *        perform memory test by writing MT_EN or MT_EN_SINGLE
3555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *        wait for memory test completion by polling MT_DONE_ACK
3556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *        read back memory test error status from MT_ERROR_STS
3557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *       IF no error detected
3558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *          exit loop
3559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *        ELSE
3560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *          increment write calibration offset for current DQ lane
3561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *          by writing EXPERT_WRCALIB
3562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *    ENDWHILE
3563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *  ENDFOR
3564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * MT_ERROR_MASK
3568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * All bits set in this field mask corresponding bits in data fields
3569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * i.e. mt_error and mt_error_hold will not be set for errors in
3570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * those fields
3571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *
3572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Structure of 144 bits same as DFI bus
3573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 36 bits per lane ( 8 physical * 4) + (1ECC * 4) = 36
3574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *
3575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * If we wrote out the following pattern from software:
3576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 0x12345678
3577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 0x87654321
3578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 0x56789876
3579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 0x43211234
3580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * We should see:
3581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *      NNNN_YXXX_XXX3_4YXX_XXXX_76YX_XXXX_X21Y_XXXX_XX78
3582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *      N: not used
3583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *      Y:
3584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 = 0xFFFFFFFFU;
 5128              		.loc 2 3585 15
 5129 012e 97070000 		lla	a5,DDRCFG
 5129      93870700 
 5130 0136 9863     		ld	a4,0(a5)
 5131              		.loc 2 3585 58
 5132 0138 9167     		li	a5,16384
 5133 013a BA97     		add	a5,a4,a5
 5134 013c 7D57     		li	a4,-1
 5135 013e 23AEE74A 		sw	a4,1212(a5)
3586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 = 0xFFFFFFFFU;
 5136              		.loc 2 3586 15
 5137 0142 97070000 		lla	a5,DDRCFG
 5137      93870700 
 5138 014a 9863     		ld	a4,0(a5)
 5139              		.loc 2 3586 58
 5140 014c 9167     		li	a5,16384
 5141 014e BA97     		add	a5,a4,a5
 5142 0150 7D57     		li	a4,-1
 5143 0152 23A0E74C 		sw	a4,1216(a5)
3587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 = 0xFFFFFFFFU;
 5144              		.loc 2 3587 15
 5145 0156 97070000 		lla	a5,DDRCFG
 5145      93870700 
 5146 015e 9863     		ld	a4,0(a5)
 5147              		.loc 2 3587 58
 5148 0160 9167     		li	a5,16384
 5149 0162 BA97     		add	a5,a4,a5
 5150 0164 7D57     		li	a4,-1
 5151 0166 23A2E74C 		sw	a4,1220(a5)
3588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 = 0xFFFFFFFFU;
 5152              		.loc 2 3588 15
 5153 016a 97070000 		lla	a5,DDRCFG
 5153      93870700 
 5154 0172 9863     		ld	a4,0(a5)
 5155              		.loc 2 3588 58
 5156 0174 9167     		li	a5,16384
 5157 0176 BA97     		add	a5,a4,a5
 5158 0178 7D57     		li	a4,-1
 5159 017a 23A4E74C 		sw	a4,1224(a5)
3589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 = 0xFFFFFFFFU;
 5160              		.loc 2 3589 15
 5161 017e 97070000 		lla	a5,DDRCFG
 5161      93870700 
 5162 0186 9863     		ld	a4,0(a5)
 5163              		.loc 2 3589 58
 5164 0188 9167     		li	a5,16384
 5165 018a BA97     		add	a5,a4,a5
 5166 018c 7D57     		li	a4,-1
 5167 018e 23A6E74C 		sw	a4,1228(a5)
3590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x1U)
 5168              		.loc 2 3591 18
 5169 0192 8347F4FD 		lbu	a5,-33(s0)
 5170 0196 8127     		sext.w	a5,a5
 5171 0198 858B     		andi	a5,a5,1
 5172 019a 8127     		sext.w	a5,a5
 5173              		.loc 2 3591 12
 5174 019c FDCB     		beq	a5,zero,.L261
3592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFFFF00U;
 5175              		.loc 2 3593 62
 5176 019e 97070000 		lla	a5,DDRCFG
 5176      93870700 
 5177 01a6 9863     		ld	a4,0(a5)
 5178 01a8 9167     		li	a5,16384
 5179 01aa BA97     		add	a5,a4,a5
 5180 01ac 83A7C74B 		lw	a5,1212(a5)
 5181 01b0 1B870700 		sext.w	a4,a5
 5182 01b4 97070000 		lla	a5,DDRCFG
 5182      93870700 
 5183 01bc 9463     		ld	a3,0(a5)
 5184 01be BA87     		mv	a5,a4
 5185 01c0 93F707F0 		andi	a5,a5,-256
 5186 01c4 1B870700 		sext.w	a4,a5
 5187 01c8 9167     		li	a5,16384
 5188 01ca B697     		add	a5,a3,a5
 5189 01cc 23AEE74A 		sw	a4,1212(a5)
3594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFF00FU;
 5190              		.loc 2 3594 66
 5191 01d0 97070000 		lla	a5,DDRCFG
 5191      93870700 
 5192 01d8 9863     		ld	a4,0(a5)
 5193 01da 9167     		li	a5,16384
 5194 01dc BA97     		add	a5,a4,a5
 5195 01de 83A7074C 		lw	a5,1216(a5)
 5196 01e2 1B870700 		sext.w	a4,a5
 5197 01e6 97070000 		lla	a5,DDRCFG
 5197      93870700 
 5198 01ee 9463     		ld	a3,0(a5)
 5199 01f0 FD77     		li	a5,-4096
 5200 01f2 BD07     		addi	a5,a5,15
 5201 01f4 F98F     		and	a5,a4,a5
 5202 01f6 1B870700 		sext.w	a4,a5
 5203 01fa 9167     		li	a5,16384
 5204 01fc B697     		add	a5,a3,a5
 5205 01fe 23A0E74C 		sw	a4,1216(a5)
3595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFF00FFU;
 5206              		.loc 2 3595 66
 5207 0202 97070000 		lla	a5,DDRCFG
 5207      93870700 
 5208 020a 9863     		ld	a4,0(a5)
 5209 020c 9167     		li	a5,16384
 5210 020e BA97     		add	a5,a4,a5
 5211 0210 83A7474C 		lw	a5,1220(a5)
 5212 0214 1B870700 		sext.w	a4,a5
 5213 0218 97070000 		lla	a5,DDRCFG
 5213      93870700 
 5214 0220 9463     		ld	a3,0(a5)
 5215 0222 C177     		li	a5,-65536
 5216 0224 9387F70F 		addi	a5,a5,255
 5217 0228 F98F     		and	a5,a4,a5
 5218 022a 1B870700 		sext.w	a4,a5
 5219 022e 9167     		li	a5,16384
 5220 0230 B697     		add	a5,a3,a5
 5221 0232 23A2E74C 		sw	a4,1220(a5)
3596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFF00FFFU;
 5222              		.loc 2 3596 66
 5223 0236 97070000 		lla	a5,DDRCFG
 5223      93870700 
 5224 023e 9863     		ld	a4,0(a5)
 5225 0240 9167     		li	a5,16384
 5226 0242 BA97     		add	a5,a4,a5
 5227 0244 83A7874C 		lw	a5,1224(a5)
 5228 0248 1B870700 		sext.w	a4,a5
 5229 024c 97070000 		lla	a5,DDRCFG
 5229      93870700 
 5230 0254 9463     		ld	a3,0(a5)
 5231 0256 B717F0FF 		li	a5,-1044480
 5232 025a FD17     		addi	a5,a5,-1
 5233 025c F98F     		and	a5,a4,a5
 5234 025e 1B870700 		sext.w	a4,a5
 5235 0262 9167     		li	a5,16384
 5236 0264 B697     		add	a5,a3,a5
 5237 0266 23A4E74C 		sw	a4,1224(a5)
3597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
 5238              		.loc 2 3597 66
 5239 026a 97070000 		lla	a5,DDRCFG
 5239      93870700 
 5240 0272 9863     		ld	a4,0(a5)
 5241 0274 97070000 		lla	a5,DDRCFG
 5241      93870700 
 5242 027c 9463     		ld	a3,0(a5)
 5243 027e 9167     		li	a5,16384
 5244 0280 BA97     		add	a5,a4,a5
 5245 0282 83A7C74C 		lw	a5,1228(a5)
 5246 0286 1B870700 		sext.w	a4,a5
 5247 028a 9167     		li	a5,16384
 5248 028c B697     		add	a5,a3,a5
 5249 028e 23A6E74C 		sw	a4,1228(a5)
 5250              	.L261:
3598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x2U)
 5251              		.loc 2 3599 18
 5252 0292 8347F4FD 		lbu	a5,-33(s0)
 5253 0296 8127     		sext.w	a5,a5
 5254 0298 898B     		andi	a5,a5,2
 5255 029a 8127     		sext.w	a5,a5
 5256              		.loc 2 3599 12
 5257 029c EDCF     		beq	a5,zero,.L262
3600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFF00FFU;
 5258              		.loc 2 3601 62
 5259 029e 97070000 		lla	a5,DDRCFG
 5259      93870700 
 5260 02a6 9863     		ld	a4,0(a5)
 5261 02a8 9167     		li	a5,16384
 5262 02aa BA97     		add	a5,a4,a5
 5263 02ac 83A7C74B 		lw	a5,1212(a5)
 5264 02b0 1B870700 		sext.w	a4,a5
 5265 02b4 97070000 		lla	a5,DDRCFG
 5265      93870700 
 5266 02bc 9463     		ld	a3,0(a5)
 5267 02be C177     		li	a5,-65536
 5268 02c0 9387F70F 		addi	a5,a5,255
 5269 02c4 F98F     		and	a5,a4,a5
 5270 02c6 1B870700 		sext.w	a4,a5
 5271 02ca 9167     		li	a5,16384
 5272 02cc B697     		add	a5,a3,a5
 5273 02ce 23AEE74A 		sw	a4,1212(a5)
3602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFF00FFFU;
 5274              		.loc 2 3602 62
 5275 02d2 97070000 		lla	a5,DDRCFG
 5275      93870700 
 5276 02da 9863     		ld	a4,0(a5)
 5277 02dc 9167     		li	a5,16384
 5278 02de BA97     		add	a5,a4,a5
 5279 02e0 83A7074C 		lw	a5,1216(a5)
 5280 02e4 1B870700 		sext.w	a4,a5
 5281 02e8 97070000 		lla	a5,DDRCFG
 5281      93870700 
 5282 02f0 9463     		ld	a3,0(a5)
 5283 02f2 B717F0FF 		li	a5,-1044480
 5284 02f6 FD17     		addi	a5,a5,-1
 5285 02f8 F98F     		and	a5,a4,a5
 5286 02fa 1B870700 		sext.w	a4,a5
 5287 02fe 9167     		li	a5,16384
 5288 0300 B697     		add	a5,a3,a5
 5289 0302 23A0E74C 		sw	a4,1216(a5)
3603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFF00FFFFU;
 5290              		.loc 2 3603 62
 5291 0306 97070000 		lla	a5,DDRCFG
 5291      93870700 
 5292 030e 9863     		ld	a4,0(a5)
 5293 0310 9167     		li	a5,16384
 5294 0312 BA97     		add	a5,a4,a5
 5295 0314 83A7474C 		lw	a5,1220(a5)
 5296 0318 1B870700 		sext.w	a4,a5
 5297 031c 97070000 		lla	a5,DDRCFG
 5297      93870700 
 5298 0324 9463     		ld	a3,0(a5)
 5299 0326 B70701FF 		li	a5,-16711680
 5300 032a FD17     		addi	a5,a5,-1
 5301 032c F98F     		and	a5,a4,a5
 5302 032e 1B870700 		sext.w	a4,a5
 5303 0332 9167     		li	a5,16384
 5304 0334 B697     		add	a5,a3,a5
 5305 0336 23A2E74C 		sw	a4,1220(a5)
3604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xF00FFFFFU;
 5306              		.loc 2 3604 62
 5307 033a 97070000 		lla	a5,DDRCFG
 5307      93870700 
 5308 0342 9863     		ld	a4,0(a5)
 5309 0344 9167     		li	a5,16384
 5310 0346 BA97     		add	a5,a4,a5
 5311 0348 83A7874C 		lw	a5,1224(a5)
 5312 034c 1B870700 		sext.w	a4,a5
 5313 0350 97070000 		lla	a5,DDRCFG
 5313      93870700 
 5314 0358 9463     		ld	a3,0(a5)
 5315 035a B70710F0 		li	a5,-267386880
 5316 035e FD17     		addi	a5,a5,-1
 5317 0360 F98F     		and	a5,a4,a5
 5318 0362 1B870700 		sext.w	a4,a5
 5319 0366 9167     		li	a5,16384
 5320 0368 B697     		add	a5,a3,a5
 5321 036a 23A4E74C 		sw	a4,1224(a5)
3605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
 5322              		.loc 2 3605 62
 5323 036e 97070000 		lla	a5,DDRCFG
 5323      93870700 
 5324 0376 9863     		ld	a4,0(a5)
 5325 0378 97070000 		lla	a5,DDRCFG
 5325      93870700 
 5326 0380 9463     		ld	a3,0(a5)
 5327 0382 9167     		li	a5,16384
 5328 0384 BA97     		add	a5,a4,a5
 5329 0386 83A7C74C 		lw	a5,1228(a5)
 5330 038a 1B870700 		sext.w	a4,a5
 5331 038e 9167     		li	a5,16384
 5332 0390 B697     		add	a5,a3,a5
 5333 0392 23A6E74C 		sw	a4,1228(a5)
 5334              	.L262:
3606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x4U)
 5335              		.loc 2 3607 18
 5336 0396 8347F4FD 		lbu	a5,-33(s0)
 5337 039a 8127     		sext.w	a5,a5
 5338 039c 918B     		andi	a5,a5,4
 5339 039e 8127     		sext.w	a5,a5
 5340              		.loc 2 3607 12
 5341 03a0 63820710 		beq	a5,zero,.L263
3608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFF00FFFFU;
 5342              		.loc 2 3609 62
 5343 03a4 97070000 		lla	a5,DDRCFG
 5343      93870700 
 5344 03ac 9863     		ld	a4,0(a5)
 5345 03ae 9167     		li	a5,16384
 5346 03b0 BA97     		add	a5,a4,a5
 5347 03b2 83A7C74B 		lw	a5,1212(a5)
 5348 03b6 1B870700 		sext.w	a4,a5
 5349 03ba 97070000 		lla	a5,DDRCFG
 5349      93870700 
 5350 03c2 9463     		ld	a3,0(a5)
 5351 03c4 B70701FF 		li	a5,-16711680
 5352 03c8 FD17     		addi	a5,a5,-1
 5353 03ca F98F     		and	a5,a4,a5
 5354 03cc 1B870700 		sext.w	a4,a5
 5355 03d0 9167     		li	a5,16384
 5356 03d2 B697     		add	a5,a3,a5
 5357 03d4 23AEE74A 		sw	a4,1212(a5)
3610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xF00FFFFFU;
 5358              		.loc 2 3610 62
 5359 03d8 97070000 		lla	a5,DDRCFG
 5359      93870700 
 5360 03e0 9863     		ld	a4,0(a5)
 5361 03e2 9167     		li	a5,16384
 5362 03e4 BA97     		add	a5,a4,a5
 5363 03e6 83A7074C 		lw	a5,1216(a5)
 5364 03ea 1B870700 		sext.w	a4,a5
 5365 03ee 97070000 		lla	a5,DDRCFG
 5365      93870700 
 5366 03f6 9463     		ld	a3,0(a5)
 5367 03f8 B70710F0 		li	a5,-267386880
 5368 03fc FD17     		addi	a5,a5,-1
 5369 03fe F98F     		and	a5,a4,a5
 5370 0400 1B870700 		sext.w	a4,a5
 5371 0404 9167     		li	a5,16384
 5372 0406 B697     		add	a5,a3,a5
 5373 0408 23A0E74C 		sw	a4,1216(a5)
3611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0x00FFFFFFU;
 5374              		.loc 2 3611 62
 5375 040c 97070000 		lla	a5,DDRCFG
 5375      93870700 
 5376 0414 9863     		ld	a4,0(a5)
 5377 0416 9167     		li	a5,16384
 5378 0418 BA97     		add	a5,a4,a5
 5379 041a 83A7474C 		lw	a5,1220(a5)
 5380 041e 1B870700 		sext.w	a4,a5
 5381 0422 97070000 		lla	a5,DDRCFG
 5381      93870700 
 5382 042a 9463     		ld	a3,0(a5)
 5383 042c B7070001 		li	a5,16777216
 5384 0430 FD17     		addi	a5,a5,-1
 5385 0432 F98F     		and	a5,a4,a5
 5386 0434 1B870700 		sext.w	a4,a5
 5387 0438 9167     		li	a5,16384
 5388 043a B697     		add	a5,a3,a5
 5389 043c 23A2E74C 		sw	a4,1220(a5)
3612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0x0FFFFFFFU;
 5390              		.loc 2 3612 62
 5391 0440 97070000 		lla	a5,DDRCFG
 5391      93870700 
 5392 0448 9863     		ld	a4,0(a5)
 5393 044a 9167     		li	a5,16384
 5394 044c BA97     		add	a5,a4,a5
 5395 044e 83A7874C 		lw	a5,1224(a5)
 5396 0452 1B870700 		sext.w	a4,a5
 5397 0456 97070000 		lla	a5,DDRCFG
 5397      93870700 
 5398 045e 9463     		ld	a3,0(a5)
 5399 0460 B7070010 		li	a5,268435456
 5400 0464 FD17     		addi	a5,a5,-1
 5401 0466 F98F     		and	a5,a4,a5
 5402 0468 1B870700 		sext.w	a4,a5
 5403 046c 9167     		li	a5,16384
 5404 046e B697     		add	a5,a3,a5
 5405 0470 23A4E74C 		sw	a4,1224(a5)
3613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFF0U;
 5406              		.loc 2 3613 62
 5407 0474 97070000 		lla	a5,DDRCFG
 5407      93870700 
 5408 047c 9863     		ld	a4,0(a5)
 5409 047e 9167     		li	a5,16384
 5410 0480 BA97     		add	a5,a4,a5
 5411 0482 83A7C74C 		lw	a5,1228(a5)
 5412 0486 1B870700 		sext.w	a4,a5
 5413 048a 97070000 		lla	a5,DDRCFG
 5413      93870700 
 5414 0492 9463     		ld	a3,0(a5)
 5415 0494 BA87     		mv	a5,a4
 5416 0496 C19B     		andi	a5,a5,-16
 5417 0498 1B870700 		sext.w	a4,a5
 5418 049c 9167     		li	a5,16384
 5419 049e B697     		add	a5,a3,a5
 5420 04a0 23A6E74C 		sw	a4,1228(a5)
 5421              	.L263:
3614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x8U)
 5422              		.loc 2 3615 18
 5423 04a4 8347F4FD 		lbu	a5,-33(s0)
 5424 04a8 8127     		sext.w	a5,a5
 5425 04aa A18B     		andi	a5,a5,8
 5426 04ac 8127     		sext.w	a5,a5
 5427              		.loc 2 3615 12
 5428 04ae 63800710 		beq	a5,zero,.L264
3616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0x00FFFFFFU;
 5429              		.loc 2 3617 62
 5430 04b2 97070000 		lla	a5,DDRCFG
 5430      93870700 
 5431 04ba 9863     		ld	a4,0(a5)
 5432 04bc 9167     		li	a5,16384
 5433 04be BA97     		add	a5,a4,a5
 5434 04c0 83A7C74B 		lw	a5,1212(a5)
 5435 04c4 1B870700 		sext.w	a4,a5
 5436 04c8 97070000 		lla	a5,DDRCFG
 5436      93870700 
 5437 04d0 9463     		ld	a3,0(a5)
 5438 04d2 B7070001 		li	a5,16777216
 5439 04d6 FD17     		addi	a5,a5,-1
 5440 04d8 F98F     		and	a5,a4,a5
 5441 04da 1B870700 		sext.w	a4,a5
 5442 04de 9167     		li	a5,16384
 5443 04e0 B697     		add	a5,a3,a5
 5444 04e2 23AEE74A 		sw	a4,1212(a5)
3618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0x0FFFFFFFU;
 5445              		.loc 2 3618 62
 5446 04e6 97070000 		lla	a5,DDRCFG
 5446      93870700 
 5447 04ee 9863     		ld	a4,0(a5)
 5448 04f0 9167     		li	a5,16384
 5449 04f2 BA97     		add	a5,a4,a5
 5450 04f4 83A7074C 		lw	a5,1216(a5)
 5451 04f8 1B870700 		sext.w	a4,a5
 5452 04fc 97070000 		lla	a5,DDRCFG
 5452      93870700 
 5453 0504 9463     		ld	a3,0(a5)
 5454 0506 B7070010 		li	a5,268435456
 5455 050a FD17     		addi	a5,a5,-1
 5456 050c F98F     		and	a5,a4,a5
 5457 050e 1B870700 		sext.w	a4,a5
 5458 0512 9167     		li	a5,16384
 5459 0514 B697     		add	a5,a3,a5
 5460 0516 23A0E74C 		sw	a4,1216(a5)
3619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFFF0U;
 5461              		.loc 2 3619 62
 5462 051a 97070000 		lla	a5,DDRCFG
 5462      93870700 
 5463 0522 9863     		ld	a4,0(a5)
 5464 0524 9167     		li	a5,16384
 5465 0526 BA97     		add	a5,a4,a5
 5466 0528 83A7474C 		lw	a5,1220(a5)
 5467 052c 1B870700 		sext.w	a4,a5
 5468 0530 97070000 		lla	a5,DDRCFG
 5468      93870700 
 5469 0538 9463     		ld	a3,0(a5)
 5470 053a BA87     		mv	a5,a4
 5471 053c C19B     		andi	a5,a5,-16
 5472 053e 1B870700 		sext.w	a4,a5
 5473 0542 9167     		li	a5,16384
 5474 0544 B697     		add	a5,a3,a5
 5475 0546 23A2E74C 		sw	a4,1220(a5)
3620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFFF00U;
 5476              		.loc 2 3620 62
 5477 054a 97070000 		lla	a5,DDRCFG
 5477      93870700 
 5478 0552 9863     		ld	a4,0(a5)
 5479 0554 9167     		li	a5,16384
 5480 0556 BA97     		add	a5,a4,a5
 5481 0558 83A7874C 		lw	a5,1224(a5)
 5482 055c 1B870700 		sext.w	a4,a5
 5483 0560 97070000 		lla	a5,DDRCFG
 5483      93870700 
 5484 0568 9463     		ld	a3,0(a5)
 5485 056a BA87     		mv	a5,a4
 5486 056c 93F707F0 		andi	a5,a5,-256
 5487 0570 1B870700 		sext.w	a4,a5
 5488 0574 9167     		li	a5,16384
 5489 0576 B697     		add	a5,a3,a5
 5490 0578 23A4E74C 		sw	a4,1224(a5)
3621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFF00FU;
 5491              		.loc 2 3621 62
 5492 057c 97070000 		lla	a5,DDRCFG
 5492      93870700 
 5493 0584 9863     		ld	a4,0(a5)
 5494 0586 9167     		li	a5,16384
 5495 0588 BA97     		add	a5,a4,a5
 5496 058a 83A7C74C 		lw	a5,1228(a5)
 5497 058e 1B870700 		sext.w	a4,a5
 5498 0592 97070000 		lla	a5,DDRCFG
 5498      93870700 
 5499 059a 9463     		ld	a3,0(a5)
 5500 059c FD77     		li	a5,-4096
 5501 059e BD07     		addi	a5,a5,15
 5502 05a0 F98F     		and	a5,a4,a5
 5503 05a2 1B870700 		sext.w	a4,a5
 5504 05a6 9167     		li	a5,16384
 5505 05a8 B697     		add	a5,a3,a5
 5506 05aa 23A6E74C 		sw	a4,1228(a5)
 5507              	.L264:
3622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x10U)
 5508              		.loc 2 3623 18
 5509 05ae 8347F4FD 		lbu	a5,-33(s0)
 5510 05b2 8127     		sext.w	a5,a5
 5511 05b4 C18B     		andi	a5,a5,16
 5512 05b6 8127     		sext.w	a5,a5
 5513              		.loc 2 3623 12
 5514 05b8 EDCB     		beq	a5,zero,.L265
3624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFFFFFFU;
 5515              		.loc 2 3625 62
 5516 05ba 97070000 		lla	a5,DDRCFG
 5516      93870700 
 5517 05c2 9863     		ld	a4,0(a5)
 5518 05c4 97070000 		lla	a5,DDRCFG
 5518      93870700 
 5519 05cc 9463     		ld	a3,0(a5)
 5520 05ce 9167     		li	a5,16384
 5521 05d0 BA97     		add	a5,a4,a5
 5522 05d2 83A7C74B 		lw	a5,1212(a5)
 5523 05d6 1B870700 		sext.w	a4,a5
 5524 05da 9167     		li	a5,16384
 5525 05dc B697     		add	a5,a3,a5
 5526 05de 23AEE74A 		sw	a4,1212(a5)
3626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFFFF0U;
 5527              		.loc 2 3626 62
 5528 05e2 97070000 		lla	a5,DDRCFG
 5528      93870700 
 5529 05ea 9863     		ld	a4,0(a5)
 5530 05ec 9167     		li	a5,16384
 5531 05ee BA97     		add	a5,a4,a5
 5532 05f0 83A7074C 		lw	a5,1216(a5)
 5533 05f4 1B870700 		sext.w	a4,a5
 5534 05f8 97070000 		lla	a5,DDRCFG
 5534      93870700 
 5535 0600 9463     		ld	a3,0(a5)
 5536 0602 BA87     		mv	a5,a4
 5537 0604 C19B     		andi	a5,a5,-16
 5538 0606 1B870700 		sext.w	a4,a5
 5539 060a 9167     		li	a5,16384
 5540 060c B697     		add	a5,a3,a5
 5541 060e 23A0E74C 		sw	a4,1216(a5)
3627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFF0FU;
 5542              		.loc 2 3627 62
 5543 0612 97070000 		lla	a5,DDRCFG
 5543      93870700 
 5544 061a 9863     		ld	a4,0(a5)
 5545 061c 9167     		li	a5,16384
 5546 061e BA97     		add	a5,a4,a5
 5547 0620 83A7474C 		lw	a5,1220(a5)
 5548 0624 1B870700 		sext.w	a4,a5
 5549 0628 97070000 		lla	a5,DDRCFG
 5549      93870700 
 5550 0630 9463     		ld	a3,0(a5)
 5551 0632 BA87     		mv	a5,a4
 5552 0634 93F7F7F0 		andi	a5,a5,-241
 5553 0638 1B870700 		sext.w	a4,a5
 5554 063c 9167     		li	a5,16384
 5555 063e B697     		add	a5,a3,a5
 5556 0640 23A2E74C 		sw	a4,1220(a5)
3628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFF0FFU;
 5557              		.loc 2 3628 62
 5558 0644 97070000 		lla	a5,DDRCFG
 5558      93870700 
 5559 064c 9863     		ld	a4,0(a5)
 5560 064e 9167     		li	a5,16384
 5561 0650 BA97     		add	a5,a4,a5
 5562 0652 83A7874C 		lw	a5,1224(a5)
 5563 0656 1B870700 		sext.w	a4,a5
 5564 065a 97070000 		lla	a5,DDRCFG
 5564      93870700 
 5565 0662 9463     		ld	a3,0(a5)
 5566 0664 FD77     		li	a5,-4096
 5567 0666 9387F70F 		addi	a5,a5,255
 5568 066a F98F     		and	a5,a4,a5
 5569 066c 1B870700 		sext.w	a4,a5
 5570 0670 9167     		li	a5,16384
 5571 0672 B697     		add	a5,a3,a5
 5572 0674 23A4E74C 		sw	a4,1224(a5)
3629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFF0FFFU;
 5573              		.loc 2 3629 62
 5574 0678 97070000 		lla	a5,DDRCFG
 5574      93870700 
 5575 0680 9863     		ld	a4,0(a5)
 5576 0682 9167     		li	a5,16384
 5577 0684 BA97     		add	a5,a4,a5
 5578 0686 83A7C74C 		lw	a5,1228(a5)
 5579 068a 1B870700 		sext.w	a4,a5
 5580 068e 97070000 		lla	a5,DDRCFG
 5580      93870700 
 5581 0696 9463     		ld	a3,0(a5)
 5582 0698 C577     		li	a5,-61440
 5583 069a FD17     		addi	a5,a5,-1
 5584 069c F98F     		and	a5,a4,a5
 5585 069e 1B870700 		sext.w	a4,a5
 5586 06a2 9167     		li	a5,16384
 5587 06a4 B697     		add	a5,a3,a5
 5588 06a6 23A6E74C 		sw	a4,1228(a5)
 5589              	.L265:
3630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * MT_EN
3634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * Enables memory test
3635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * If asserted at end of memory test, will keep going
3636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN.MT_EN = 0U;
 5590              		.loc 2 3637 15
 5591 06aa 97070000 		lla	a5,DDRCFG
 5591      93870700 
 5592 06b2 9863     		ld	a4,0(a5)
 5593              		.loc 2 3637 38
 5594 06b4 9167     		li	a5,16384
 5595 06b6 BA97     		add	a5,a4,a5
 5596 06b8 23A00740 		sw	zero,1024(a5)
3638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * MT_EN_SINGLE
3640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * Will not repeat if this is set
3641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x00U;
 5597              		.loc 2 3642 15
 5598 06bc 97070000 		lla	a5,DDRCFG
 5598      93870700 
 5599 06c4 9863     		ld	a4,0(a5)
 5600              		.loc 2 3642 52
 5601 06c6 9167     		li	a5,16384
 5602 06c8 BA97     		add	a5,a4,a5
 5603 06ca 23A20740 		sw	zero,1028(a5)
3643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x01U;
 5604              		.loc 2 3643 15
 5605 06ce 97070000 		lla	a5,DDRCFG
 5605      93870700 
 5606 06d6 9863     		ld	a4,0(a5)
 5607              		.loc 2 3643 52
 5608 06d8 9167     		li	a5,16384
 5609 06da BA97     		add	a5,a4,a5
 5610 06dc 0547     		li	a4,1
 5611 06de 23A2E740 		sw	a4,1028(a5)
3644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * MT_DONE_ACK
3646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * Set when test completes
3647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         volatile uint64_t something_to_do = 0U;
 5612              		.loc 2 3648 27
 5613 06e2 233404FE 		sd	zero,-24(s0)
3649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef UNITTEST
3650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         while (( DDRCFG->MEM_TEST.MT_DONE_ACK.MT_DONE_ACK & 0x01U) == 0U)
 5614              		.loc 2 3650 15
 5615 06e6 31A8     		j	.L266
 5616              	.L267:
3651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             something_to_do++;
 5617              		.loc 2 3652 28
 5618 06e8 833784FE 		ld	a5,-24(s0)
 5619 06ec 8507     		addi	a5,a5,1
 5620 06ee 2334F4FE 		sd	a5,-24(s0)
3653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(something_to_do > 0xFFFFFFUL)
 5621              		.loc 2 3653 32
 5622 06f2 033784FE 		ld	a4,-24(s0)
 5623              		.loc 2 3653 15
 5624 06f6 B7070001 		li	a5,16777216
 5625 06fa 6364F700 		bltu	a4,a5,.L266
3654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
3655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
3656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\rmtc test error:",MTC_TIMEOUT_ERROR);
3657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 return (MTC_TIMEOUT_ERROR);
 5626              		.loc 2 3658 24
 5627 06fe 8947     		li	a5,2
 5628 0700 2DA8     		j	.L256
 5629              	.L266:
3650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 5630              		.loc 2 3650 24
 5631 0702 97070000 		lla	a5,DDRCFG
 5631      93870700 
 5632 070a 9863     		ld	a4,0(a5)
3650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 5633              		.loc 2 3650 46
 5634 070c 9167     		li	a5,16384
 5635 070e BA97     		add	a5,a4,a5
 5636 0710 83A78742 		lw	a5,1064(a5)
 5637 0714 8127     		sext.w	a5,a5
3650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 5638              		.loc 2 3650 59
 5639 0716 858B     		andi	a5,a5,1
 5640 0718 8127     		sext.w	a5,a5
3650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 5641              		.loc 2 3650 15
 5642 071a F9D7     		beq	a5,zero,.L267
 5643              	.LBE32:
3659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
3660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef RENODE_DEBUG
3661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
3662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * MT_ERROR_STS
3669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Return the error status
3670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * todo:Check NWL data and detail error states here
3671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (DDRCFG->MEM_TEST.MT_ERROR_STS.MT_ERROR_STS & 0x01U);
 5644              		.loc 2 3673 19
 5645 071c 97070000 		lla	a5,DDRCFG
 5645      93870700 
 5646 0724 9863     		ld	a4,0(a5)
 5647              		.loc 2 3673 42
 5648 0726 9167     		li	a5,16384
 5649 0728 BA97     		add	a5,a4,a5
 5650 072a 83A74742 		lw	a5,1060(a5)
 5651 072e 8127     		sext.w	a5,a5
 5652              		.loc 2 3673 56
 5653 0730 93F7F70F 		andi	a5,a5,0xff
 5654 0734 858B     		andi	a5,a5,1
 5655 0736 93F7F70F 		andi	a5,a5,0xff
 5656              	.L256:
3674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 5657              		.loc 2 3675 1
 5658 073a 3E85     		mv	a0,a5
 5659 073c 6274     		ld	s0,56(sp)
 5660              		.cfi_restore 8
 5661              		.cfi_def_cfa 2, 64
 5662 073e 2161     		addi	sp,sp,64
 5663              		.cfi_def_cfa_offset 0
 5664 0740 8280     		jr	ra
 5665              		.cfi_endproc
 5666              	.LFE33:
 5668              		.section	.text.init_ddrc,"ax",@progbits
 5669              		.align	1
 5671              	init_ddrc:
 5672              	.LFB34:
3676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Setup DDRC
3680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * These settings come from config tool
3681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define _USE_SETTINGS_USED_IN_DDR3_FULL_CHIP_TEST
3684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void init_ddrc(void)
3686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 5673              		.loc 2 3686 1
 5674              		.cfi_startproc
 5675 0000 4111     		addi	sp,sp,-16
 5676              		.cfi_def_cfa_offset 16
 5677 0002 22E4     		sd	s0,8(sp)
 5678              		.cfi_offset 8, -8
 5679 0004 0008     		addi	s0,sp,16
 5680              		.cfi_def_cfa 8, 0
3687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_MANUAL_ADDRESS_MAP.CFG_MANUAL_ADDRESS_MAP =\
 5681              		.loc 2 3687 11
 5682 0006 97070000 		lla	a5,DDRCFG
 5682      93870700 
 5683 000e 9863     		ld	a4,0(a5)
 5684              		.loc 2 3687 68
 5685 0010 8967     		li	a5,8192
 5686 0012 BA97     		add	a5,a4,a5
 5687 0014 23A00740 		sw	zero,1024(a5)
3688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MANUAL_ADDRESS_MAP;
3689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_CHIPADDR_MAP.CFG_CHIPADDR_MAP =\
 5688              		.loc 2 3689 11
 5689 0018 97070000 		lla	a5,DDRCFG
 5689      93870700 
 5690 0020 9863     		ld	a4,0(a5)
 5691              		.loc 2 3689 56
 5692 0022 8967     		li	a5,8192
 5693 0024 BA97     		add	a5,a4,a5
 5694 0026 7547     		li	a4,29
 5695 0028 23A2E740 		sw	a4,1028(a5)
3690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CHIPADDR_MAP;
3691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_CIDADDR_MAP.CFG_CIDADDR_MAP =\
 5696              		.loc 2 3691 11
 5697 002c 97070000 		lla	a5,DDRCFG
 5697      93870700 
 5698 0034 9863     		ld	a4,0(a5)
 5699              		.loc 2 3691 54
 5700 0036 8967     		li	a5,8192
 5701 0038 BA97     		add	a5,a4,a5
 5702 003a 23A40740 		sw	zero,1032(a5)
3692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CIDADDR_MAP;
3693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_MB_AUTOPCH_COL_BIT_POS_LOW.CFG_MB_AUTOPCH_COL_BIT_POS_LOW =\
 5703              		.loc 2 3693 11
 5704 003e 97070000 		lla	a5,DDRCFG
 5704      93870700 
 5705 0046 9863     		ld	a4,0(a5)
 5706              		.loc 2 3693 84
 5707 0048 8967     		li	a5,8192
 5708 004a BA97     		add	a5,a4,a5
 5709 004c 1147     		li	a4,4
 5710 004e 23A6E740 		sw	a4,1036(a5)
3694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MB_AUTOPCH_COL_BIT_POS_LOW;
3695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_MB_AUTOPCH_COL_BIT_POS_HIGH.CFG_MB_AUTOPCH_COL_BIT_POS_HIGH =\
 5711              		.loc 2 3695 11
 5712 0052 97070000 		lla	a5,DDRCFG
 5712      93870700 
 5713 005a 9863     		ld	a4,0(a5)
 5714              		.loc 2 3695 86
 5715 005c 8967     		li	a5,8192
 5716 005e BA97     		add	a5,a4,a5
 5717 0060 2947     		li	a4,10
 5718 0062 23A8E740 		sw	a4,1040(a5)
3696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH;
3697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_BANKADDR_MAP_0.CFG_BANKADDR_MAP_0 =\
 5719              		.loc 2 3697 11
 5720 0066 97070000 		lla	a5,DDRCFG
 5720      93870700 
 5721 006e 9863     		ld	a4,0(a5)
 5722              		.loc 2 3697 60
 5723 0070 8967     		li	a5,8192
 5724 0072 BA97     		add	a5,a4,a5
 5725 0074 3167     		li	a4,49152
 5726 0076 1307A72C 		addi	a4,a4,714
 5727 007a 23AAE740 		sw	a4,1044(a5)
3698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BANKADDR_MAP_0;
3699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_BANKADDR_MAP_1.CFG_BANKADDR_MAP_1 =\
 5728              		.loc 2 3699 11
 5729 007e 97070000 		lla	a5,DDRCFG
 5729      93870700 
 5730 0086 9863     		ld	a4,0(a5)
 5731              		.loc 2 3699 60
 5732 0088 8967     		li	a5,8192
 5733 008a BA97     		add	a5,a4,a5
 5734 008c 23AC0740 		sw	zero,1048(a5)
3700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BANKADDR_MAP_1;
3701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_0.CFG_ROWADDR_MAP_0 =\
 5735              		.loc 2 3701 11
 5736 0090 97070000 		lla	a5,DDRCFG
 5736      93870700 
 5737 0098 9863     		ld	a4,0(a5)
 5738              		.loc 2 3701 58
 5739 009a 8967     		li	a5,8192
 5740 009c BA97     		add	a5,a4,a5
 5741 009e 37F74091 		li	a4,-1858015232
 5742 00a2 1307D738 		addi	a4,a4,909
 5743 00a6 23AEE740 		sw	a4,1052(a5)
3702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_0;
3703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_1.CFG_ROWADDR_MAP_1 =\
 5744              		.loc 2 3703 11
 5745 00aa 97070000 		lla	a5,DDRCFG
 5745      93870700 
 5746 00b2 9863     		ld	a4,0(a5)
 5747              		.loc 2 3703 58
 5748 00b4 8967     		li	a5,8192
 5749 00b6 BA97     		add	a5,a4,a5
 5750 00b8 37579575 		li	a4,1972719616
 5751 00bc 13074713 		addi	a4,a4,308
 5752 00c0 23A0E742 		sw	a4,1056(a5)
3704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_1;
3705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_2.CFG_ROWADDR_MAP_2 =\
 5753              		.loc 2 3705 11
 5754 00c4 97070000 		lla	a5,DDRCFG
 5754      93870700 
 5755 00cc 9863     		ld	a4,0(a5)
 5756              		.loc 2 3705 58
 5757 00ce 8967     		li	a5,8192
 5758 00d0 BA97     		add	a5,a4,a5
 5759 00d2 37A7B671 		li	a4,1907793920
 5760 00d6 13071796 		addi	a4,a4,-1695
 5761 00da 23A2E742 		sw	a4,1060(a5)
3706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_2;
3707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_3.CFG_ROWADDR_MAP_3 =\
 5762              		.loc 2 3707 11
 5763 00de 97070000 		lla	a5,DDRCFG
 5763      93870700 
 5764 00e6 9863     		ld	a4,0(a5)
 5765              		.loc 2 3707 58
 5766 00e8 8967     		li	a5,8192
 5767 00ea BA97     		add	a5,a4,a5
 5768 00ec 23A40742 		sw	zero,1064(a5)
3708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_3;
3709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_0.CFG_COLADDR_MAP_0 =\
 5769              		.loc 2 3709 11
 5770 00f0 97070000 		lla	a5,DDRCFG
 5770      93870700 
 5771 00f8 9863     		ld	a4,0(a5)
 5772              		.loc 2 3709 58
 5773 00fa 8967     		li	a5,8192
 5774 00fc BA97     		add	a5,a4,a5
 5775 00fe 37270C44 		li	a4,1141645312
 5776 0102 13070704 		addi	a4,a4,64
 5777 0106 23A6E742 		sw	a4,1068(a5)
3710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_0;
3711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_1.CFG_COLADDR_MAP_1 =\
 5778              		.loc 2 3711 11
 5779 010a 97070000 		lla	a5,DDRCFG
 5779      93870700 
 5780 0112 9863     		ld	a4,0(a5)
 5781              		.loc 2 3711 58
 5782 0114 8967     		li	a5,8192
 5783 0116 BA97     		add	a5,a4,a5
 5784 0118 37274802 		li	a4,38281216
 5785 011c 130717C6 		addi	a4,a4,-927
 5786 0120 23A8E742 		sw	a4,1072(a5)
3712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_1;
3713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_2.CFG_COLADDR_MAP_2 =\
 5787              		.loc 2 3713 11
 5788 0124 97070000 		lla	a5,DDRCFG
 5788      93870700 
 5789 012c 9863     		ld	a4,0(a5)
 5790              		.loc 2 3713 58
 5791 012e 8967     		li	a5,8192
 5792 0130 BA97     		add	a5,a4,a5
 5793 0132 23AA0742 		sw	zero,1076(a5)
3714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_2;
3715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_VRCG_ENABLE.CFG_VRCG_ENABLE =\
 5794              		.loc 2 3715 11
 5795 0136 97070000 		lla	a5,DDRCFG
 5795      93870700 
 5796 013e 9863     		ld	a4,0(a5)
 5797              		.loc 2 3715 54
 5798 0140 8D67     		li	a5,12288
 5799 0142 BA97     		add	a5,a4,a5
 5800 0144 13070014 		li	a4,320
 5801 0148 23A0E780 		sw	a4,-2048(a5)
3716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VRCG_ENABLE;
3717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_VRCG_DISABLE.CFG_VRCG_DISABLE =\
 5802              		.loc 2 3717 11
 5803 014c 97070000 		lla	a5,DDRCFG
 5803      93870700 
 5804 0154 9863     		ld	a4,0(a5)
 5805              		.loc 2 3717 56
 5806 0156 8D67     		li	a5,12288
 5807 0158 BA97     		add	a5,a4,a5
 5808 015a 1307000A 		li	a4,160
 5809 015e 23A2E780 		sw	a4,-2044(a5)
3718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VRCG_DISABLE;
3719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_WRITE_LATENCY_SET.CFG_WRITE_LATENCY_SET =\
 5810              		.loc 2 3719 11
 5811 0162 97070000 		lla	a5,DDRCFG
 5811      93870700 
 5812 016a 9863     		ld	a4,0(a5)
 5813              		.loc 2 3719 66
 5814 016c 8D67     		li	a5,12288
 5815 016e BA97     		add	a5,a4,a5
 5816 0170 23A40780 		sw	zero,-2040(a5)
3720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_LATENCY_SET;
3721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_THERMAL_OFFSET.CFG_THERMAL_OFFSET =\
 5817              		.loc 2 3721 11
 5818 0174 97070000 		lla	a5,DDRCFG
 5818      93870700 
 5819 017c 9863     		ld	a4,0(a5)
 5820              		.loc 2 3721 60
 5821 017e 8D67     		li	a5,12288
 5822 0180 BA97     		add	a5,a4,a5
 5823 0182 23A60780 		sw	zero,-2036(a5)
3722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_THERMAL_OFFSET;
3723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_SOC_ODT.CFG_SOC_ODT = LIBERO_SETTING_CFG_SOC_ODT;
 5824              		.loc 2 3723 11
 5825 0186 97070000 		lla	a5,DDRCFG
 5825      93870700 
 5826 018e 9863     		ld	a4,0(a5)
 5827              		.loc 2 3723 46
 5828 0190 8D67     		li	a5,12288
 5829 0192 BA97     		add	a5,a4,a5
 5830 0194 1947     		li	a4,6
 5831 0196 23A8E780 		sw	a4,-2032(a5)
3724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTE_CK.CFG_ODTE_CK = LIBERO_SETTING_CFG_ODTE_CK;
 5832              		.loc 2 3724 11
 5833 019a 97070000 		lla	a5,DDRCFG
 5833      93870700 
 5834 01a2 9863     		ld	a4,0(a5)
 5835              		.loc 2 3724 46
 5836 01a4 8D67     		li	a5,12288
 5837 01a6 BA97     		add	a5,a4,a5
 5838 01a8 23AA0780 		sw	zero,-2028(a5)
3725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTE_CS.CFG_ODTE_CS = LIBERO_SETTING_CFG_ODTE_CS;
 5839              		.loc 2 3725 11
 5840 01ac 97070000 		lla	a5,DDRCFG
 5840      93870700 
 5841 01b4 9863     		ld	a4,0(a5)
 5842              		.loc 2 3725 46
 5843 01b6 8D67     		li	a5,12288
 5844 01b8 BA97     		add	a5,a4,a5
 5845 01ba 23AC0780 		sw	zero,-2024(a5)
3726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTD_CA.CFG_ODTD_CA = LIBERO_SETTING_CFG_ODTD_CA;
 5846              		.loc 2 3726 11
 5847 01be 97070000 		lla	a5,DDRCFG
 5847      93870700 
 5848 01c6 9863     		ld	a4,0(a5)
 5849              		.loc 2 3726 46
 5850 01c8 8D67     		li	a5,12288
 5851 01ca BA97     		add	a5,a4,a5
 5852 01cc 23AE0780 		sw	zero,-2020(a5)
3727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_LPDDR4_FSP_OP.CFG_LPDDR4_FSP_OP =\
 5853              		.loc 2 3727 11
 5854 01d0 97070000 		lla	a5,DDRCFG
 5854      93870700 
 5855 01d8 9863     		ld	a4,0(a5)
 5856              		.loc 2 3727 58
 5857 01da 8D67     		li	a5,12288
 5858 01dc BA97     		add	a5,a4,a5
 5859 01de 0547     		li	a4,1
 5860 01e0 23A0E782 		sw	a4,-2016(a5)
3728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LPDDR4_FSP_OP;
3729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_GENERATE_REFRESH_ON_SRX.CFG_GENERATE_REFRESH_ON_SRX =\
 5861              		.loc 2 3729 11
 5862 01e4 97070000 		lla	a5,DDRCFG
 5862      93870700 
 5863 01ec 9863     		ld	a4,0(a5)
 5864              		.loc 2 3729 78
 5865 01ee 8D67     		li	a5,12288
 5866 01f0 BA97     		add	a5,a4,a5
 5867 01f2 0547     		li	a4,1
 5868 01f4 23A2E782 		sw	a4,-2012(a5)
3730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_GENERATE_REFRESH_ON_SRX;
3731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_DBI_CL.CFG_DBI_CL = LIBERO_SETTING_CFG_DBI_CL;
 5869              		.loc 2 3731 11
 5870 01f8 97070000 		lla	a5,DDRCFG
 5870      93870700 
 5871 0200 9863     		ld	a4,0(a5)
 5872              		.loc 2 3731 44
 5873 0202 8D67     		li	a5,12288
 5874 0204 BA97     		add	a5,a4,a5
 5875 0206 5947     		li	a4,22
 5876 0208 23A4E782 		sw	a4,-2008(a5)
3732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_NON_DBI_CL.CFG_NON_DBI_CL =\
 5877              		.loc 2 3732 11
 5878 020c 97070000 		lla	a5,DDRCFG
 5878      93870700 
 5879 0214 9863     		ld	a4,0(a5)
 5880              		.loc 2 3732 52
 5881 0216 8D67     		li	a5,12288
 5882 0218 BA97     		add	a5,a4,a5
 5883 021a 5947     		li	a4,22
 5884 021c 23A6E782 		sw	a4,-2004(a5)
3733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NON_DBI_CL;
3734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.INIT_FORCE_WRITE_DATA_0.INIT_FORCE_WRITE_DATA_0 =\
 5885              		.loc 2 3734 11
 5886 0220 97070000 		lla	a5,DDRCFG
 5886      93870700 
 5887 0228 9863     		ld	a4,0(a5)
 5888              		.loc 2 3734 70
 5889 022a 8D67     		li	a5,12288
 5890 022c BA97     		add	a5,a4,a5
 5891 022e 23A80782 		sw	zero,-2000(a5)
3735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE_DATA_0;
3736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WRITE_CRC.CFG_WRITE_CRC =\
 5892              		.loc 2 3736 11
 5893 0232 97070000 		lla	a5,DDRCFG
 5893      93870700 
 5894 023a 9863     		ld	a4,0(a5)
 5895              		.loc 2 3736 50
 5896 023c 9167     		li	a5,16384
 5897 023e BA97     		add	a5,a4,a5
 5898 0240 23A007C0 		sw	zero,-1024(a5)
3737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_CRC;
3738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_MPR_READ_FORMAT.CFG_MPR_READ_FORMAT =\
 5899              		.loc 2 3738 11
 5900 0244 97070000 		lla	a5,DDRCFG
 5900      93870700 
 5901 024c 9863     		ld	a4,0(a5)
 5902              		.loc 2 3738 62
 5903 024e 9167     		li	a5,16384
 5904 0250 BA97     		add	a5,a4,a5
 5905 0252 23A207C0 		sw	zero,-1020(a5)
3739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MPR_READ_FORMAT;
3740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WR_CMD_LAT_CRC_DM.CFG_WR_CMD_LAT_CRC_DM =\
 5906              		.loc 2 3740 11
 5907 0256 97070000 		lla	a5,DDRCFG
 5907      93870700 
 5908 025e 9863     		ld	a4,0(a5)
 5909              		.loc 2 3740 66
 5910 0260 9167     		li	a5,16384
 5911 0262 BA97     		add	a5,a4,a5
 5912 0264 23A407C0 		sw	zero,-1016(a5)
3741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_CMD_LAT_CRC_DM;
3742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_FINE_GRAN_REF_MODE.CFG_FINE_GRAN_REF_MODE =\
 5913              		.loc 2 3742 11
 5914 0268 97070000 		lla	a5,DDRCFG
 5914      93870700 
 5915 0270 9863     		ld	a4,0(a5)
 5916              		.loc 2 3742 68
 5917 0272 9167     		li	a5,16384
 5918 0274 BA97     		add	a5,a4,a5
 5919 0276 23A607C0 		sw	zero,-1012(a5)
3743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_FINE_GRAN_REF_MODE;
3744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_TEMP_SENSOR_READOUT.CFG_TEMP_SENSOR_READOUT =\
 5920              		.loc 2 3744 11
 5921 027a 97070000 		lla	a5,DDRCFG
 5921      93870700 
 5922 0282 9863     		ld	a4,0(a5)
 5923              		.loc 2 3744 70
 5924 0284 9167     		li	a5,16384
 5925 0286 BA97     		add	a5,a4,a5
 5926 0288 23A807C0 		sw	zero,-1008(a5)
3745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_SENSOR_READOUT;
3746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_PER_DRAM_ADDR_EN.CFG_PER_DRAM_ADDR_EN =\
 5927              		.loc 2 3746 11
 5928 028c 97070000 		lla	a5,DDRCFG
 5928      93870700 
 5929 0294 9863     		ld	a4,0(a5)
 5930              		.loc 2 3746 64
 5931 0296 9167     		li	a5,16384
 5932 0298 BA97     		add	a5,a4,a5
 5933 029a 23AA07C0 		sw	zero,-1004(a5)
3747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PER_DRAM_ADDR_EN;
3748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_GEARDOWN_MODE.CFG_GEARDOWN_MODE =\
 5934              		.loc 2 3748 11
 5935 029e 97070000 		lla	a5,DDRCFG
 5935      93870700 
 5936 02a6 9863     		ld	a4,0(a5)
 5937              		.loc 2 3748 58
 5938 02a8 9167     		li	a5,16384
 5939 02aa BA97     		add	a5,a4,a5
 5940 02ac 23AC07C0 		sw	zero,-1000(a5)
3749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_GEARDOWN_MODE;
3750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WR_PREAMBLE.CFG_WR_PREAMBLE =\
 5941              		.loc 2 3750 11
 5942 02b0 97070000 		lla	a5,DDRCFG
 5942      93870700 
 5943 02b8 9863     		ld	a4,0(a5)
 5944              		.loc 2 3750 54
 5945 02ba 9167     		li	a5,16384
 5946 02bc BA97     		add	a5,a4,a5
 5947 02be 0547     		li	a4,1
 5948 02c0 23AEE7C0 		sw	a4,-996(a5)
3751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_PREAMBLE;
3752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RD_PREAMBLE.CFG_RD_PREAMBLE =\
 5949              		.loc 2 3752 11
 5950 02c4 97070000 		lla	a5,DDRCFG
 5950      93870700 
 5951 02cc 9863     		ld	a4,0(a5)
 5952              		.loc 2 3752 54
 5953 02ce 9167     		li	a5,16384
 5954 02d0 BA97     		add	a5,a4,a5
 5955 02d2 23A007C2 		sw	zero,-992(a5)
3753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMBLE;
3754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RD_PREAMB_TRN_MODE.CFG_RD_PREAMB_TRN_MODE =\
 5956              		.loc 2 3754 11
 5957 02d6 97070000 		lla	a5,DDRCFG
 5957      93870700 
 5958 02de 9863     		ld	a4,0(a5)
 5959              		.loc 2 3754 68
 5960 02e0 9167     		li	a5,16384
 5961 02e2 BA97     		add	a5,a4,a5
 5962 02e4 23A207C2 		sw	zero,-988(a5)
3755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMB_TRN_MODE;
3756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_SR_ABORT.CFG_SR_ABORT = LIBERO_SETTING_CFG_SR_ABORT;
 5963              		.loc 2 3756 11
 5964 02e8 97070000 		lla	a5,DDRCFG
 5964      93870700 
 5965 02f0 9863     		ld	a4,0(a5)
 5966              		.loc 2 3756 48
 5967 02f2 9167     		li	a5,16384
 5968 02f4 BA97     		add	a5,a4,a5
 5969 02f6 23A407C2 		sw	zero,-984(a5)
3757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CS_TO_CMDADDR_LATENCY.CFG_CS_TO_CMDADDR_LATENCY =\
 5970              		.loc 2 3757 11
 5971 02fa 97070000 		lla	a5,DDRCFG
 5971      93870700 
 5972 0302 9863     		ld	a4,0(a5)
 5973              		.loc 2 3757 74
 5974 0304 9167     		li	a5,16384
 5975 0306 BA97     		add	a5,a4,a5
 5976 0308 23A607C2 		sw	zero,-980(a5)
3758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CS_TO_CMDADDR_LATENCY;
3759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_INT_VREF_MON.CFG_INT_VREF_MON =\
 5977              		.loc 2 3759 11
 5978 030c 97070000 		lla	a5,DDRCFG
 5978      93870700 
 5979 0314 9863     		ld	a4,0(a5)
 5980              		.loc 2 3759 56
 5981 0316 9167     		li	a5,16384
 5982 0318 BA97     		add	a5,a4,a5
 5983 031a 23A807C2 		sw	zero,-976(a5)
3760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INT_VREF_MON;
3761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_TEMP_CTRL_REF_MODE.CFG_TEMP_CTRL_REF_MODE =\
 5984              		.loc 2 3761 11
 5985 031e 97070000 		lla	a5,DDRCFG
 5985      93870700 
 5986 0326 9863     		ld	a4,0(a5)
 5987              		.loc 2 3761 68
 5988 0328 9167     		li	a5,16384
 5989 032a BA97     		add	a5,a4,a5
 5990 032c 23AA07C2 		sw	zero,-972(a5)
3762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_CTRL_REF_MODE;
3763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_TEMP_CTRL_REF_RANGE.CFG_TEMP_CTRL_REF_RANGE =\
 5991              		.loc 2 3763 11
 5992 0330 97070000 		lla	a5,DDRCFG
 5992      93870700 
 5993 0338 9863     		ld	a4,0(a5)
 5994              		.loc 2 3763 70
 5995 033a 9167     		li	a5,16384
 5996 033c BA97     		add	a5,a4,a5
 5997 033e 23AC07C2 		sw	zero,-968(a5)
3764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_CTRL_REF_RANGE;
3765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_MAX_PWR_DOWN_MODE.CFG_MAX_PWR_DOWN_MODE =\
 5998              		.loc 2 3765 11
 5999 0342 97070000 		lla	a5,DDRCFG
 5999      93870700 
 6000 034a 9863     		ld	a4,0(a5)
 6001              		.loc 2 3765 66
 6002 034c 9167     		li	a5,16384
 6003 034e BA97     		add	a5,a4,a5
 6004 0350 23AE07C2 		sw	zero,-964(a5)
3766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MAX_PWR_DOWN_MODE;
3767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_READ_DBI.CFG_READ_DBI = LIBERO_SETTING_CFG_READ_DBI;
 6005              		.loc 2 3767 11
 6006 0354 97070000 		lla	a5,DDRCFG
 6006      93870700 
 6007 035c 9863     		ld	a4,0(a5)
 6008              		.loc 2 3767 48
 6009 035e 9167     		li	a5,16384
 6010 0360 BA97     		add	a5,a4,a5
 6011 0362 23A007C4 		sw	zero,-960(a5)
3768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WRITE_DBI.CFG_WRITE_DBI =\
 6012              		.loc 2 3768 11
 6013 0366 97070000 		lla	a5,DDRCFG
 6013      93870700 
 6014 036e 9863     		ld	a4,0(a5)
 6015              		.loc 2 3768 50
 6016 0370 9167     		li	a5,16384
 6017 0372 BA97     		add	a5,a4,a5
 6018 0374 23A207C4 		sw	zero,-956(a5)
3769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_DBI;
3770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_DATA_MASK.CFG_DATA_MASK =\
 6019              		.loc 2 3770 11
 6020 0378 97070000 		lla	a5,DDRCFG
 6020      93870700 
 6021 0380 9863     		ld	a4,0(a5)
 6022              		.loc 2 3770 50
 6023 0382 9167     		li	a5,16384
 6024 0384 BA97     		add	a5,a4,a5
 6025 0386 0547     		li	a4,1
 6026 0388 23A4E7C4 		sw	a4,-952(a5)
3771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DATA_MASK;
3772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CA_PARITY_PERSIST_ERR.CFG_CA_PARITY_PERSIST_ERR =\
 6027              		.loc 2 3772 11
 6028 038c 97070000 		lla	a5,DDRCFG
 6028      93870700 
 6029 0394 9863     		ld	a4,0(a5)
 6030              		.loc 2 3772 74
 6031 0396 9167     		li	a5,16384
 6032 0398 BA97     		add	a5,a4,a5
 6033 039a 23A607C4 		sw	zero,-948(a5)
3773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_PERSIST_ERR;
3774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RTT_PARK.CFG_RTT_PARK = LIBERO_SETTING_CFG_RTT_PARK;
 6034              		.loc 2 3774 11
 6035 039e 97070000 		lla	a5,DDRCFG
 6035      93870700 
 6036 03a6 9863     		ld	a4,0(a5)
 6037              		.loc 2 3774 48
 6038 03a8 9167     		li	a5,16384
 6039 03aa BA97     		add	a5,a4,a5
 6040 03ac 23A807C4 		sw	zero,-944(a5)
3775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_ODT_INBUF_4_PD.CFG_ODT_INBUF_4_PD =\
 6041              		.loc 2 3775 11
 6042 03b0 97070000 		lla	a5,DDRCFG
 6042      93870700 
 6043 03b8 9863     		ld	a4,0(a5)
 6044              		.loc 2 3775 60
 6045 03ba 9167     		li	a5,16384
 6046 03bc BA97     		add	a5,a4,a5
 6047 03be 23AA07C4 		sw	zero,-940(a5)
3776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_INBUF_4_PD;
3777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CA_PARITY_ERR_STATUS.CFG_CA_PARITY_ERR_STATUS =\
 6048              		.loc 2 3777 11
 6049 03c2 97070000 		lla	a5,DDRCFG
 6049      93870700 
 6050 03ca 9863     		ld	a4,0(a5)
 6051              		.loc 2 3777 72
 6052 03cc 9167     		li	a5,16384
 6053 03ce BA97     		add	a5,a4,a5
 6054 03d0 23AC07C4 		sw	zero,-936(a5)
3778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_ERR_STATUS;
3779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CRC_ERROR_CLEAR.CFG_CRC_ERROR_CLEAR =\
 6055              		.loc 2 3779 11
 6056 03d4 97070000 		lla	a5,DDRCFG
 6056      93870700 
 6057 03dc 9863     		ld	a4,0(a5)
 6058              		.loc 2 3779 62
 6059 03de 9167     		li	a5,16384
 6060 03e0 BA97     		add	a5,a4,a5
 6061 03e2 23AE07C4 		sw	zero,-932(a5)
3780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CRC_ERROR_CLEAR;
3781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CA_PARITY_LATENCY.CFG_CA_PARITY_LATENCY =\
 6062              		.loc 2 3781 11
 6063 03e6 97070000 		lla	a5,DDRCFG
 6063      93870700 
 6064 03ee 9863     		ld	a4,0(a5)
 6065              		.loc 2 3781 66
 6066 03f0 9167     		li	a5,16384
 6067 03f2 BA97     		add	a5,a4,a5
 6068 03f4 23A007C6 		sw	zero,-928(a5)
3782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_LATENCY;
3783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CCD_S.CFG_CCD_S = LIBERO_SETTING_CFG_CCD_S;
 6069              		.loc 2 3783 11
 6070 03f8 97070000 		lla	a5,DDRCFG
 6070      93870700 
 6071 0400 9863     		ld	a4,0(a5)
 6072              		.loc 2 3783 42
 6073 0402 9167     		li	a5,16384
 6074 0404 BA97     		add	a5,a4,a5
 6075 0406 1547     		li	a4,5
 6076 0408 23A2E7C6 		sw	a4,-924(a5)
3784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CCD_L.CFG_CCD_L = LIBERO_SETTING_CFG_CCD_L;
 6077              		.loc 2 3784 11
 6078 040c 97070000 		lla	a5,DDRCFG
 6078      93870700 
 6079 0414 9863     		ld	a4,0(a5)
 6080              		.loc 2 3784 42
 6081 0416 9167     		li	a5,16384
 6082 0418 BA97     		add	a5,a4,a5
 6083 041a 1947     		li	a4,6
 6084 041c 23A4E7C6 		sw	a4,-920(a5)
3785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_ENABLE.CFG_VREFDQ_TRN_ENABLE =\
 6085              		.loc 2 3785 11
 6086 0420 97070000 		lla	a5,DDRCFG
 6086      93870700 
 6087 0428 9863     		ld	a4,0(a5)
 6088              		.loc 2 3785 66
 6089 042a 9167     		li	a5,16384
 6090 042c BA97     		add	a5,a4,a5
 6091 042e 0547     		li	a4,1
 6092 0430 23A6E7C6 		sw	a4,-916(a5)
3786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_ENABLE;
3787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_RANGE.CFG_VREFDQ_TRN_RANGE =\
 6093              		.loc 2 3787 11
 6094 0434 97070000 		lla	a5,DDRCFG
 6094      93870700 
 6095 043c 9863     		ld	a4,0(a5)
 6096              		.loc 2 3787 64
 6097 043e 9167     		li	a5,16384
 6098 0440 BA97     		add	a5,a4,a5
 6099 0442 0547     		li	a4,1
 6100 0444 23A8E7C6 		sw	a4,-912(a5)
3788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_RANGE;
3789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_VALUE.CFG_VREFDQ_TRN_VALUE =\
 6101              		.loc 2 3789 11
 6102 0448 97070000 		lla	a5,DDRCFG
 6102      93870700 
 6103 0450 9863     		ld	a4,0(a5)
 6104              		.loc 2 3789 64
 6105 0452 9167     		li	a5,16384
 6106 0454 BA97     		add	a5,a4,a5
 6107 0456 5D47     		li	a4,23
 6108 0458 23AAE7C6 		sw	a4,-908(a5)
3790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_VALUE;
3791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_S.CFG_RRD_S = LIBERO_SETTING_CFG_RRD_S;
 6109              		.loc 2 3791 11
 6110 045c 97070000 		lla	a5,DDRCFG
 6110      93870700 
 6111 0464 9863     		ld	a4,0(a5)
 6112              		.loc 2 3791 42
 6113 0466 9167     		li	a5,16384
 6114 0468 BA97     		add	a5,a4,a5
 6115 046a 1147     		li	a4,4
 6116 046c 23ACE7C6 		sw	a4,-904(a5)
3792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_L.CFG_RRD_L = LIBERO_SETTING_CFG_RRD_L;
 6117              		.loc 2 3792 11
 6118 0470 97070000 		lla	a5,DDRCFG
 6118      93870700 
 6119 0478 9863     		ld	a4,0(a5)
 6120              		.loc 2 3792 42
 6121 047a 9167     		li	a5,16384
 6122 047c BA97     		add	a5,a4,a5
 6123 047e 0D47     		li	a4,3
 6124 0480 23AEE7C6 		sw	a4,-900(a5)
3793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_S.CFG_WTR_S = LIBERO_SETTING_CFG_WTR_S;
 6125              		.loc 2 3793 11
 6126 0484 97070000 		lla	a5,DDRCFG
 6126      93870700 
 6127 048c 9863     		ld	a4,0(a5)
 6128              		.loc 2 3793 42
 6129 048e 9167     		li	a5,16384
 6130 0490 BA97     		add	a5,a4,a5
 6131 0492 0D47     		li	a4,3
 6132 0494 23A0E7C8 		sw	a4,-896(a5)
3794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_L.CFG_WTR_L = LIBERO_SETTING_CFG_WTR_L;
 6133              		.loc 2 3794 11
 6134 0498 97070000 		lla	a5,DDRCFG
 6134      93870700 
 6135 04a0 9863     		ld	a4,0(a5)
 6136              		.loc 2 3794 42
 6137 04a2 9167     		li	a5,16384
 6138 04a4 BA97     		add	a5,a4,a5
 6139 04a6 0D47     		li	a4,3
 6140 04a8 23A2E7C8 		sw	a4,-892(a5)
3795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_S_CRC_DM.CFG_WTR_S_CRC_DM =\
 6141              		.loc 2 3795 11
 6142 04ac 97070000 		lla	a5,DDRCFG
 6142      93870700 
 6143 04b4 9863     		ld	a4,0(a5)
 6144              		.loc 2 3795 56
 6145 04b6 9167     		li	a5,16384
 6146 04b8 BA97     		add	a5,a4,a5
 6147 04ba 0D47     		li	a4,3
 6148 04bc 23A4E7C8 		sw	a4,-888(a5)
3796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WTR_S_CRC_DM;
3797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_L_CRC_DM.CFG_WTR_L_CRC_DM =\
 6149              		.loc 2 3797 11
 6150 04c0 97070000 		lla	a5,DDRCFG
 6150      93870700 
 6151 04c8 9863     		ld	a4,0(a5)
 6152              		.loc 2 3797 56
 6153 04ca 9167     		li	a5,16384
 6154 04cc BA97     		add	a5,a4,a5
 6155 04ce 0D47     		li	a4,3
 6156 04d0 23A6E7C8 		sw	a4,-884(a5)
3798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WTR_L_CRC_DM;
3799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WR_CRC_DM.CFG_WR_CRC_DM =\
 6157              		.loc 2 3799 11
 6158 04d4 97070000 		lla	a5,DDRCFG
 6158      93870700 
 6159 04dc 9863     		ld	a4,0(a5)
 6160              		.loc 2 3799 50
 6161 04de 9167     		li	a5,16384
 6162 04e0 BA97     		add	a5,a4,a5
 6163 04e2 1947     		li	a4,6
 6164 04e4 23A8E7C8 		sw	a4,-880(a5)
3800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_CRC_DM;
3801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC1.CFG_RFC1 = LIBERO_SETTING_CFG_RFC1;
 6165              		.loc 2 3801 11
 6166 04e8 97070000 		lla	a5,DDRCFG
 6166      93870700 
 6167 04f0 9863     		ld	a4,0(a5)
 6168              		.loc 2 3801 40
 6169 04f2 9167     		li	a5,16384
 6170 04f4 BA97     		add	a5,a4,a5
 6171 04f6 13076003 		li	a4,54
 6172 04fa 23AAE7C8 		sw	a4,-876(a5)
3802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC2.CFG_RFC2 = LIBERO_SETTING_CFG_RFC2;
 6173              		.loc 2 3802 11
 6174 04fe 97070000 		lla	a5,DDRCFG
 6174      93870700 
 6175 0506 9863     		ld	a4,0(a5)
 6176              		.loc 2 3802 40
 6177 0508 9167     		li	a5,16384
 6178 050a BA97     		add	a5,a4,a5
 6179 050c 13076003 		li	a4,54
 6180 0510 23ACE7C8 		sw	a4,-872(a5)
3803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC4.CFG_RFC4 = LIBERO_SETTING_CFG_RFC4;
 6181              		.loc 2 3803 11
 6182 0514 97070000 		lla	a5,DDRCFG
 6182      93870700 
 6183 051c 9863     		ld	a4,0(a5)
 6184              		.loc 2 3803 40
 6185 051e 9167     		li	a5,16384
 6186 0520 BA97     		add	a5,a4,a5
 6187 0522 13076003 		li	a4,54
 6188 0526 23AEE7C8 		sw	a4,-868(a5)
3804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_NIBBLE_DEVICES.CFG_NIBBLE_DEVICES =\
 6189              		.loc 2 3804 11
 6190 052a 97070000 		lla	a5,DDRCFG
 6190      93870700 
 6191 0532 9863     		ld	a4,0(a5)
 6192              		.loc 2 3804 60
 6193 0534 9167     		li	a5,16384
 6194 0536 BA97     		add	a5,a4,a5
 6195 0538 23A207CC 		sw	zero,-828(a5)
3805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NIBBLE_DEVICES;
3806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS0_0.CFG_BIT_MAP_INDEX_CS0_0 =\
 6196              		.loc 2 3806 11
 6197 053c 97070000 		lla	a5,DDRCFG
 6197      93870700 
 6198 0544 9863     		ld	a4,0(a5)
 6199              		.loc 2 3806 70
 6200 0546 9167     		li	a5,16384
 6201 0548 BA97     		add	a5,a4,a5
 6202 054a 37278881 		li	a4,-2121785344
 6203 054e 13071788 		addi	a4,a4,-1919
 6204 0552 23A0E7CE 		sw	a4,-800(a5)
3807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS0_0;
3808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS0_1.CFG_BIT_MAP_INDEX_CS0_1 =\
 6205              		.loc 2 3808 11
 6206 0556 97070000 		lla	a5,DDRCFG
 6206      93870700 
 6207 055e 9863     		ld	a4,0(a5)
 6208              		.loc 2 3808 70
 6209 0560 9167     		li	a5,16384
 6210 0562 BA97     		add	a5,a4,a5
 6211 0564 2567     		li	a4,36864
 6212 0566 13078781 		addi	a4,a4,-2024
 6213 056a 23A2E7CE 		sw	a4,-796(a5)
3809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS0_1;
3810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS1_0.CFG_BIT_MAP_INDEX_CS1_0 =\
 6214              		.loc 2 3810 11
 6215 056e 97070000 		lla	a5,DDRCFG
 6215      93870700 
 6216 0576 9863     		ld	a4,0(a5)
 6217              		.loc 2 3810 70
 6218 0578 9167     		li	a5,16384
 6219 057a BA97     		add	a5,a4,a5
 6220 057c 37972AA9 		li	a4,-1456828416
 6221 0580 1307972A 		addi	a4,a4,681
 6222 0584 23A4E7CE 		sw	a4,-792(a5)
3811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS1_0;
3812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS1_1.CFG_BIT_MAP_INDEX_CS1_1 =\
 6223              		.loc 2 3812 11
 6224 0588 97070000 		lla	a5,DDRCFG
 6224      93870700 
 6225 0590 9863     		ld	a4,0(a5)
 6226              		.loc 2 3812 70
 6227 0592 9167     		li	a5,16384
 6228 0594 BA97     		add	a5,a4,a5
 6229 0596 0D67     		li	a4,12288
 6230 0598 130727A9 		addi	a4,a4,-1390
 6231 059c 23A6E7CE 		sw	a4,-788(a5)
3813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS1_1;
3814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS2_0.CFG_BIT_MAP_INDEX_CS2_0 =\
 6232              		.loc 2 3814 11
 6233 05a0 97070000 		lla	a5,DDRCFG
 6233      93870700 
 6234 05a8 9863     		ld	a4,0(a5)
 6235              		.loc 2 3814 70
 6236 05aa 9167     		li	a5,16384
 6237 05ac BA97     		add	a5,a4,a5
 6238 05ae 37378CC2 		li	a4,-1031000064
 6239 05b2 1307278C 		addi	a4,a4,-1854
 6240 05b6 23A8E7CE 		sw	a4,-784(a5)
3815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS2_0;
3816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS2_1.CFG_BIT_MAP_INDEX_CS2_1 =\
 6241              		.loc 2 3816 11
 6242 05ba 97070000 		lla	a5,DDRCFG
 6242      93870700 
 6243 05c2 9863     		ld	a4,0(a5)
 6244              		.loc 2 3816 70
 6245 05c4 9167     		li	a5,16384
 6246 05c6 BA97     		add	a5,a4,a5
 6247 05c8 2567     		li	a4,36864
 6248 05ca 130787C2 		addi	a4,a4,-984
 6249 05ce 23AAE7CE 		sw	a4,-780(a5)
3817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS2_1;
3818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS3_0.CFG_BIT_MAP_INDEX_CS3_0 =\
 6250              		.loc 2 3818 11
 6251 05d2 97070000 		lla	a5,DDRCFG
 6251      93870700 
 6252 05da 9863     		ld	a4,0(a5)
 6253              		.loc 2 3818 70
 6254 05dc 9167     		li	a5,16384
 6255 05de BA97     		add	a5,a4,a5
 6256 05e0 37A72EEA 		li	a4,-366043136
 6257 05e4 1307A72E 		addi	a4,a4,746
 6258 05e8 23ACE7CE 		sw	a4,-776(a5)
3819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS3_0;
3820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS3_1.CFG_BIT_MAP_INDEX_CS3_1 =\
 6259              		.loc 2 3820 11
 6260 05ec 97070000 		lla	a5,DDRCFG
 6260      93870700 
 6261 05f4 9863     		ld	a4,0(a5)
 6262              		.loc 2 3820 70
 6263 05f6 9167     		li	a5,16384
 6264 05f8 BA97     		add	a5,a4,a5
 6265 05fa 0D67     		li	a4,12288
 6266 05fc 130727EA 		addi	a4,a4,-350
 6267 0600 23AEE7CE 		sw	a4,-772(a5)
3821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS3_1;
3822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS4_0.CFG_BIT_MAP_INDEX_CS4_0 =\
 6268              		.loc 2 3822 11
 6269 0604 97070000 		lla	a5,DDRCFG
 6269      93870700 
 6270 060c 9863     		ld	a4,0(a5)
 6271              		.loc 2 3822 70
 6272 060e 9167     		li	a5,16384
 6273 0610 BA97     		add	a5,a4,a5
 6274 0612 37479003 		li	a4,59785216
 6275 0616 13073790 		addi	a4,a4,-1789
 6276 061a 23A0E7D0 		sw	a4,-768(a5)
3823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS4_0;
3824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS4_1.CFG_BIT_MAP_INDEX_CS4_1 =\
 6277              		.loc 2 3824 11
 6278 061e 97070000 		lla	a5,DDRCFG
 6278      93870700 
 6279 0626 9863     		ld	a4,0(a5)
 6280              		.loc 2 3824 70
 6281 0628 9167     		li	a5,16384
 6282 062a BA97     		add	a5,a4,a5
 6283 062c 2567     		li	a4,36864
 6284 062e 13079703 		addi	a4,a4,57
 6285 0632 23A2E7D0 		sw	a4,-764(a5)
3825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS4_1;
3826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS5_0.CFG_BIT_MAP_INDEX_CS5_0 =\
 6286              		.loc 2 3826 11
 6287 0636 97070000 		lla	a5,DDRCFG
 6287      93870700 
 6288 063e 9863     		ld	a4,0(a5)
 6289              		.loc 2 3826 70
 6290 0640 9167     		li	a5,16384
 6291 0642 BA97     		add	a5,a4,a5
 6292 0644 37B7322B 		li	a4,724742144
 6293 0648 1307B732 		addi	a4,a4,811
 6294 064c 23A4E7D0 		sw	a4,-760(a5)
3827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS5_0;
3828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS5_1.CFG_BIT_MAP_INDEX_CS5_1 =\
 6295              		.loc 2 3828 11
 6296 0650 97070000 		lla	a5,DDRCFG
 6296      93870700 
 6297 0658 9863     		ld	a4,0(a5)
 6298              		.loc 2 3828 70
 6299 065a 9167     		li	a5,16384
 6300 065c BA97     		add	a5,a4,a5
 6301 065e 0D67     		li	a4,12288
 6302 0660 1307372B 		addi	a4,a4,691
 6303 0664 23A6E7D0 		sw	a4,-756(a5)
3829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS5_1;
3830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS6_0.CFG_BIT_MAP_INDEX_CS6_0 =\
 6304              		.loc 2 3830 11
 6305 0668 97070000 		lla	a5,DDRCFG
 6305      93870700 
 6306 0670 9863     		ld	a4,0(a5)
 6307              		.loc 2 3830 70
 6308 0672 9167     		li	a5,16384
 6309 0674 BA97     		add	a5,a4,a5
 6310 0676 37579444 		li	a4,1150570496
 6311 067a 13074794 		addi	a4,a4,-1724
 6312 067e 23A8E7D0 		sw	a4,-752(a5)
3831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS6_0;
3832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS6_1.CFG_BIT_MAP_INDEX_CS6_1 =\
 6313              		.loc 2 3832 11
 6314 0682 97070000 		lla	a5,DDRCFG
 6314      93870700 
 6315 068a 9863     		ld	a4,0(a5)
 6316              		.loc 2 3832 70
 6317 068c 9167     		li	a5,16384
 6318 068e BA97     		add	a5,a4,a5
 6319 0690 2567     		li	a4,36864
 6320 0692 13079744 		addi	a4,a4,1097
 6321 0696 23AAE7D0 		sw	a4,-748(a5)
3833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS6_1;
3834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS7_0.CFG_BIT_MAP_INDEX_CS7_0 =\
 6322              		.loc 2 3834 11
 6323 069a 97070000 		lla	a5,DDRCFG
 6323      93870700 
 6324 06a2 9863     		ld	a4,0(a5)
 6325              		.loc 2 3834 70
 6326 06a4 9167     		li	a5,16384
 6327 06a6 BA97     		add	a5,a4,a5
 6328 06a8 37C7366C 		li	a4,1815527424
 6329 06ac 1307C736 		addi	a4,a4,876
 6330 06b0 23ACE7D0 		sw	a4,-744(a5)
3835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS7_0;
3836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS7_1.CFG_BIT_MAP_INDEX_CS7_1 =\
 6331              		.loc 2 3836 11
 6332 06b4 97070000 		lla	a5,DDRCFG
 6332      93870700 
 6333 06bc 9863     		ld	a4,0(a5)
 6334              		.loc 2 3836 70
 6335 06be 9167     		li	a5,16384
 6336 06c0 BA97     		add	a5,a4,a5
 6337 06c2 0D67     		li	a4,12288
 6338 06c4 1307376C 		addi	a4,a4,1731
 6339 06c8 23AEE7D0 		sw	a4,-740(a5)
3837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS7_1;
3838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS8_0.CFG_BIT_MAP_INDEX_CS8_0 =\
 6340              		.loc 2 3838 11
 6341 06cc 97070000 		lla	a5,DDRCFG
 6341      93870700 
 6342 06d4 9863     		ld	a4,0(a5)
 6343              		.loc 2 3838 70
 6344 06d6 9167     		li	a5,16384
 6345 06d8 BA97     		add	a5,a4,a5
 6346 06da 37679885 		li	a4,-2053611520
 6347 06de 13075798 		addi	a4,a4,-1659
 6348 06e2 23A0E7D2 		sw	a4,-736(a5)
3839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS8_0;
3840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS8_1.CFG_BIT_MAP_INDEX_CS8_1 =\
 6349              		.loc 2 3840 11
 6350 06e6 97070000 		lla	a5,DDRCFG
 6350      93870700 
 6351 06ee 9863     		ld	a4,0(a5)
 6352              		.loc 2 3840 70
 6353 06f0 9167     		li	a5,16384
 6354 06f2 BA97     		add	a5,a4,a5
 6355 06f4 2967     		li	a4,40960
 6356 06f6 13079785 		addi	a4,a4,-1959
 6357 06fa 23A2E7D2 		sw	a4,-732(a5)
3841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS8_1;
3842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS9_0.CFG_BIT_MAP_INDEX_CS9_0 =\
 6358              		.loc 2 3842 11
 6359 06fe 97070000 		lla	a5,DDRCFG
 6359      93870700 
 6360 0706 9863     		ld	a4,0(a5)
 6361              		.loc 2 3842 70
 6362 0708 9167     		li	a5,16384
 6363 070a BA97     		add	a5,a4,a5
 6364 070c 37D73AAD 		li	a4,-1388654592
 6365 0710 1307D73A 		addi	a4,a4,941
 6366 0714 23A4E7D2 		sw	a4,-728(a5)
3843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS9_0;
3844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS9_1.CFG_BIT_MAP_INDEX_CS9_1 =\
 6367              		.loc 2 3844 11
 6368 0718 97070000 		lla	a5,DDRCFG
 6368      93870700 
 6369 0720 9863     		ld	a4,0(a5)
 6370              		.loc 2 3844 70
 6371 0722 9167     		li	a5,16384
 6372 0724 BA97     		add	a5,a4,a5
 6373 0726 1167     		li	a4,16384
 6374 0728 130737AD 		addi	a4,a4,-1325
 6375 072c 23A6E7D2 		sw	a4,-724(a5)
3845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS9_1;
3846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS10_0.CFG_BIT_MAP_INDEX_CS10_0 =\
 6376              		.loc 2 3846 11
 6377 0730 97070000 		lla	a5,DDRCFG
 6377      93870700 
 6378 0738 9863     		ld	a4,0(a5)
 6379              		.loc 2 3846 72
 6380 073a 9167     		li	a5,16384
 6381 073c BA97     		add	a5,a4,a5
 6382 073e 37779CC6 		li	a4,-962826240
 6383 0742 1307679C 		addi	a4,a4,-1594
 6384 0746 23A8E7D2 		sw	a4,-720(a5)
3847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS10_0;
3848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS10_1.CFG_BIT_MAP_INDEX_CS10_1 =\
 6385              		.loc 2 3848 11
 6386 074a 97070000 		lla	a5,DDRCFG
 6386      93870700 
 6387 0752 9863     		ld	a4,0(a5)
 6388              		.loc 2 3848 72
 6389 0754 9167     		li	a5,16384
 6390 0756 BA97     		add	a5,a4,a5
 6391 0758 2967     		li	a4,40960
 6392 075a 130797C6 		addi	a4,a4,-919
 6393 075e 23AAE7D2 		sw	a4,-716(a5)
3849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS10_1;
3850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS11_0.CFG_BIT_MAP_INDEX_CS11_0 =\
 6394              		.loc 2 3850 11
 6395 0762 97070000 		lla	a5,DDRCFG
 6395      93870700 
 6396 076a 9863     		ld	a4,0(a5)
 6397              		.loc 2 3850 72
 6398 076c 9167     		li	a5,16384
 6399 076e BA97     		add	a5,a4,a5
 6400 0770 37E73EEE 		li	a4,-297869312
 6401 0774 1307E73E 		addi	a4,a4,1006
 6402 0778 23ACE7D2 		sw	a4,-712(a5)
3851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS11_0;
3852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS11_1.CFG_BIT_MAP_INDEX_CS11_1 =\
 6403              		.loc 2 3852 11
 6404 077c 97070000 		lla	a5,DDRCFG
 6404      93870700 
 6405 0784 9863     		ld	a4,0(a5)
 6406              		.loc 2 3852 72
 6407 0786 9167     		li	a5,16384
 6408 0788 BA97     		add	a5,a4,a5
 6409 078a 1167     		li	a4,16384
 6410 078c 130737EE 		addi	a4,a4,-285
 6411 0790 23AEE7D2 		sw	a4,-708(a5)
3853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS11_1;
3854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS12_0.CFG_BIT_MAP_INDEX_CS12_0 =\
 6412              		.loc 2 3854 11
 6413 0794 97070000 		lla	a5,DDRCFG
 6413      93870700 
 6414 079c 9863     		ld	a4,0(a5)
 6415              		.loc 2 3854 72
 6416 079e 9167     		li	a5,16384
 6417 07a0 BA97     		add	a5,a4,a5
 6418 07a2 3787A007 		li	a4,127959040
 6419 07a6 130777A0 		addi	a4,a4,-1529
 6420 07aa 23A0E7D4 		sw	a4,-704(a5)
3855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS12_0;
3856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS12_1.CFG_BIT_MAP_INDEX_CS12_1 =\
 6421              		.loc 2 3856 11
 6422 07ae 97070000 		lla	a5,DDRCFG
 6422      93870700 
 6423 07b6 9863     		ld	a4,0(a5)
 6424              		.loc 2 3856 72
 6425 07b8 9167     		li	a5,16384
 6426 07ba BA97     		add	a5,a4,a5
 6427 07bc 2967     		li	a4,40960
 6428 07be 1307A707 		addi	a4,a4,122
 6429 07c2 23A2E7D4 		sw	a4,-700(a5)
3857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS12_1;
3858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS13_0.CFG_BIT_MAP_INDEX_CS13_0 =\
 6430              		.loc 2 3858 11
 6431 07c6 97070000 		lla	a5,DDRCFG
 6431      93870700 
 6432 07ce 9863     		ld	a4,0(a5)
 6433              		.loc 2 3858 72
 6434 07d0 9167     		li	a5,16384
 6435 07d2 BA97     		add	a5,a4,a5
 6436 07d4 37F7422F 		li	a4,792915968
 6437 07d8 1307F742 		addi	a4,a4,1071
 6438 07dc 23A4E7D4 		sw	a4,-696(a5)
3859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS13_0;
3860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS13_1.CFG_BIT_MAP_INDEX_CS13_1 =\
 6439              		.loc 2 3860 11
 6440 07e0 97070000 		lla	a5,DDRCFG
 6440      93870700 
 6441 07e8 9863     		ld	a4,0(a5)
 6442              		.loc 2 3860 72
 6443 07ea 9167     		li	a5,16384
 6444 07ec BA97     		add	a5,a4,a5
 6445 07ee 1167     		li	a4,16384
 6446 07f0 1307472F 		addi	a4,a4,756
 6447 07f4 23A6E7D4 		sw	a4,-692(a5)
3861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS13_1;
3862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS14_0.CFG_BIT_MAP_INDEX_CS14_0 =\
 6448              		.loc 2 3862 11
 6449 07f8 97070000 		lla	a5,DDRCFG
 6449      93870700 
 6450 0800 9863     		ld	a4,0(a5)
 6451              		.loc 2 3862 72
 6452 0802 9167     		li	a5,16384
 6453 0804 BA97     		add	a5,a4,a5
 6454 0806 3797A448 		li	a4,1218744320
 6455 080a 130787A4 		addi	a4,a4,-1464
 6456 080e 23A8E7D4 		sw	a4,-688(a5)
3863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS14_0;
3864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS14_1.CFG_BIT_MAP_INDEX_CS14_1 =\
 6457              		.loc 2 3864 11
 6458 0812 97070000 		lla	a5,DDRCFG
 6458      93870700 
 6459 081a 9863     		ld	a4,0(a5)
 6460              		.loc 2 3864 72
 6461 081c 9167     		li	a5,16384
 6462 081e BA97     		add	a5,a4,a5
 6463 0820 2967     		li	a4,40960
 6464 0822 1307A748 		addi	a4,a4,1162
 6465 0826 23AAE7D4 		sw	a4,-684(a5)
3865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS14_1;
3866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS15_0.CFG_BIT_MAP_INDEX_CS15_0 =\
 6466              		.loc 2 3866 11
 6467 082a 97070000 		lla	a5,DDRCFG
 6467      93870700 
 6468 0832 9863     		ld	a4,0(a5)
 6469              		.loc 2 3866 72
 6470 0834 9167     		li	a5,16384
 6471 0836 BA97     		add	a5,a4,a5
 6472 0838 37074770 		li	a4,1883701248
 6473 083c 13070747 		addi	a4,a4,1136
 6474 0840 23ACE7D4 		sw	a4,-680(a5)
3867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS15_0;
3868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS15_1.CFG_BIT_MAP_INDEX_CS15_1 =\
 6475              		.loc 2 3868 11
 6476 0844 97070000 		lla	a5,DDRCFG
 6476      93870700 
 6477 084c 9863     		ld	a4,0(a5)
 6478              		.loc 2 3868 72
 6479 084e 9167     		li	a5,16384
 6480 0850 BA97     		add	a5,a4,a5
 6481 0852 1167     		li	a4,16384
 6482 0854 13074770 		addi	a4,a4,1796
 6483 0858 23AEE7D4 		sw	a4,-676(a5)
3869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS15_1;
3870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_NUM_LOGICAL_RANKS_PER_3DS.CFG_NUM_LOGICAL_RANKS_PER_3DS =\
 6484              		.loc 2 3870 11
 6485 085c 97070000 		lla	a5,DDRCFG
 6485      93870700 
 6486 0864 9863     		ld	a4,0(a5)
 6487              		.loc 2 3870 82
 6488 0866 9167     		li	a5,16384
 6489 0868 BA97     		add	a5,a4,a5
 6490 086a 23A007D6 		sw	zero,-672(a5)
3871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_LOGICAL_RANKS_PER_3DS;
3872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR1.CFG_RFC_DLR1 = LIBERO_SETTING_CFG_RFC_DLR1;
 6491              		.loc 2 3872 11
 6492 086e 97070000 		lla	a5,DDRCFG
 6492      93870700 
 6493 0876 9863     		ld	a4,0(a5)
 6494              		.loc 2 3872 48
 6495 0878 9167     		li	a5,16384
 6496 087a BA97     		add	a5,a4,a5
 6497 087c 13078004 		li	a4,72
 6498 0880 23A2E7D6 		sw	a4,-668(a5)
3873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR2.CFG_RFC_DLR2 = LIBERO_SETTING_CFG_RFC_DLR2;
 6499              		.loc 2 3873 11
 6500 0884 97070000 		lla	a5,DDRCFG
 6500      93870700 
 6501 088c 9863     		ld	a4,0(a5)
 6502              		.loc 2 3873 48
 6503 088e 9167     		li	a5,16384
 6504 0890 BA97     		add	a5,a4,a5
 6505 0892 1307C002 		li	a4,44
 6506 0896 23A4E7D6 		sw	a4,-664(a5)
3874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR4.CFG_RFC_DLR4 = LIBERO_SETTING_CFG_RFC_DLR4;
 6507              		.loc 2 3874 11
 6508 089a 97070000 		lla	a5,DDRCFG
 6508      93870700 
 6509 08a2 9863     		ld	a4,0(a5)
 6510              		.loc 2 3874 48
 6511 08a4 9167     		li	a5,16384
 6512 08a6 BA97     		add	a5,a4,a5
 6513 08a8 13070002 		li	a4,32
 6514 08ac 23A6E7D6 		sw	a4,-660(a5)
3875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_DLR.CFG_RRD_DLR = LIBERO_SETTING_CFG_RRD_DLR;
 6515              		.loc 2 3875 11
 6516 08b0 97070000 		lla	a5,DDRCFG
 6516      93870700 
 6517 08b8 9863     		ld	a4,0(a5)
 6518              		.loc 2 3875 46
 6519 08ba 9167     		li	a5,16384
 6520 08bc BA97     		add	a5,a4,a5
 6521 08be 1147     		li	a4,4
 6522 08c0 23A8E7D6 		sw	a4,-656(a5)
3876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_FAW_DLR.CFG_FAW_DLR = LIBERO_SETTING_CFG_FAW_DLR;
 6523              		.loc 2 3876 11
 6524 08c4 97070000 		lla	a5,DDRCFG
 6524      93870700 
 6525 08cc 9863     		ld	a4,0(a5)
 6526              		.loc 2 3876 46
 6527 08ce 9167     		li	a5,16384
 6528 08d0 BA97     		add	a5,a4,a5
 6529 08d2 4147     		li	a4,16
 6530 08d4 23AAE7D6 		sw	a4,-652(a5)
3877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_ADVANCE_ACTIVATE_READY.CFG_ADVANCE_ACTIVATE_READY =\
 6531              		.loc 2 3877 11
 6532 08d8 97070000 		lla	a5,DDRCFG
 6532      93870700 
 6533 08e0 9863     		ld	a4,0(a5)
 6534              		.loc 2 3877 76
 6535 08e2 9167     		li	a5,16384
 6536 08e4 BA97     		add	a5,a4,a5
 6537 08e6 23AC07D8 		sw	zero,-616(a5)
3878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ADVANCE_ACTIVATE_READY;
3879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N =\
 6538              		.loc 2 3879 11
 6539 08ea 97070000 		lla	a5,DDRCFG
 6539      93870700 
 6540 08f2 9863     		ld	a4,0(a5)
 6541              		.loc 2 3879 60
 6542 08f4 9167     		li	a5,16384
 6543 08f6 BA97     		add	a5,a4,a5
 6544 08f8 0547     		li	a4,1
 6545 08fa 98C3     		sw	a4,0(a5)
3880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CTRLR_SOFT_RESET_N;
3881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LOOKAHEAD_PCH.CFG_LOOKAHEAD_PCH =\
 6546              		.loc 2 3881 11
 6547 08fc 97070000 		lla	a5,DDRCFG
 6547      93870700 
 6548 0904 9863     		ld	a4,0(a5)
 6549              		.loc 2 3881 58
 6550 0906 9167     		li	a5,16384
 6551 0908 BA97     		add	a5,a4,a5
 6552 090a 23A40700 		sw	zero,8(a5)
3882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LOOKAHEAD_PCH;
3883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LOOKAHEAD_ACT.CFG_LOOKAHEAD_ACT =\
 6553              		.loc 2 3883 11
 6554 090e 97070000 		lla	a5,DDRCFG
 6554      93870700 
 6555 0916 9863     		ld	a4,0(a5)
 6556              		.loc 2 3883 58
 6557 0918 9167     		li	a5,16384
 6558 091a BA97     		add	a5,a4,a5
 6559 091c 23A60700 		sw	zero,12(a5)
3884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LOOKAHEAD_ACT;
3885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_AUTOINIT_DISABLE.INIT_AUTOINIT_DISABLE =\
 6560              		.loc 2 3885 11
 6561 0920 97070000 		lla	a5,DDRCFG
 6561      93870700 
 6562 0928 9863     		ld	a4,0(a5)
 6563              		.loc 2 3885 66
 6564 092a 9167     		li	a5,16384
 6565 092c BA97     		add	a5,a4,a5
 6566 092e 23A80700 		sw	zero,16(a5)
3886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_AUTOINIT_DISABLE;
3887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET =\
 6567              		.loc 2 3887 11
 6568 0932 97070000 		lla	a5,DDRCFG
 6568      93870700 
 6569 093a 9863     		ld	a4,0(a5)
 6570              		.loc 2 3887 56
 6571 093c 9167     		li	a5,16384
 6572 093e BA97     		add	a5,a4,a5
 6573 0940 23AA0700 		sw	zero,20(a5)
3888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_RESET;
3889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_GEARDOWN_EN.INIT_GEARDOWN_EN =\
 6574              		.loc 2 3889 11
 6575 0944 97070000 		lla	a5,DDRCFG
 6575      93870700 
 6576 094c 9863     		ld	a4,0(a5)
 6577              		.loc 2 3889 56
 6578 094e 9167     		li	a5,16384
 6579 0950 BA97     		add	a5,a4,a5
 6580 0952 23AC0700 		sw	zero,24(a5)
3890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_GEARDOWN_EN;
3891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE =\
 6581              		.loc 2 3891 11
 6582 0956 97070000 		lla	a5,DDRCFG
 6582      93870700 
 6583 095e 9863     		ld	a4,0(a5)
 6584              		.loc 2 3891 56
 6585 0960 9167     		li	a5,16384
 6586 0962 BA97     		add	a5,a4,a5
 6587 0964 23AE0700 		sw	zero,28(a5)
3892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DISABLE_CKE;
3893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = LIBERO_SETTING_INIT_CS;
 6588              		.loc 2 3893 11
 6589 0968 97070000 		lla	a5,DDRCFG
 6589      93870700 
 6590 0970 9863     		ld	a4,0(a5)
 6591              		.loc 2 3893 38
 6592 0972 9167     		li	a5,16384
 6593 0974 BA97     		add	a5,a4,a5
 6594 0976 23A00702 		sw	zero,32(a5)
3894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_PRECHARGE_ALL.INIT_PRECHARGE_ALL =\
 6595              		.loc 2 3894 11
 6596 097a 97070000 		lla	a5,DDRCFG
 6596      93870700 
 6597 0982 9863     		ld	a4,0(a5)
 6598              		.loc 2 3894 60
 6599 0984 9167     		li	a5,16384
 6600 0986 BA97     		add	a5,a4,a5
 6601 0988 23A20702 		sw	zero,36(a5)
3895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PRECHARGE_ALL;
3896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_REFRESH.INIT_REFRESH = LIBERO_SETTING_INIT_REFRESH;
 6602              		.loc 2 3896 11
 6603 098c 97070000 		lla	a5,DDRCFG
 6603      93870700 
 6604 0994 9863     		ld	a4,0(a5)
 6605              		.loc 2 3896 48
 6606 0996 9167     		li	a5,16384
 6607 0998 BA97     		add	a5,a4,a5
 6608 099a 23A40702 		sw	zero,40(a5)
3897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_REQ.INIT_ZQ_CAL_REQ =\
 6609              		.loc 2 3897 11
 6610 099e 97070000 		lla	a5,DDRCFG
 6610      93870700 
 6611 09a6 9863     		ld	a4,0(a5)
 6612              		.loc 2 3897 54
 6613 09a8 9167     		li	a5,16384
 6614 09aa BA97     		add	a5,a4,a5
 6615 09ac 23A60702 		sw	zero,44(a5)
3898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ZQ_CAL_REQ;
3899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BL.CFG_BL = LIBERO_SETTING_CFG_BL;
 6616              		.loc 2 3899 11
 6617 09b0 97070000 		lla	a5,DDRCFG
 6617      93870700 
 6618 09b8 9863     		ld	a4,0(a5)
 6619              		.loc 2 3899 36
 6620 09ba 9167     		li	a5,16384
 6621 09bc BA97     		add	a5,a4,a5
 6622 09be 23AA0702 		sw	zero,52(a5)
3900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = LIBERO_SETTING_CTRLR_INIT;
 6623              		.loc 2 3900 11
 6624 09c2 97070000 		lla	a5,DDRCFG
 6624      93870700 
 6625 09ca 9863     		ld	a4,0(a5)
 6626              		.loc 2 3900 44
 6627 09cc 9167     		li	a5,16384
 6628 09ce BA97     		add	a5,a4,a5
 6629 09d0 23AC0702 		sw	zero,56(a5)
3901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_REF_EN.CFG_AUTO_REF_EN =\
 6630              		.loc 2 3901 11
 6631 09d4 97070000 		lla	a5,DDRCFG
 6631      93870700 
 6632 09dc 9863     		ld	a4,0(a5)
 6633              		.loc 2 3901 54
 6634 09de 9167     		li	a5,16384
 6635 09e0 BA97     		add	a5,a4,a5
 6636 09e2 0547     		li	a4,1
 6637 09e4 B8C3     		sw	a4,64(a5)
3902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AUTO_REF_EN;
3903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RAS.CFG_RAS = LIBERO_SETTING_CFG_RAS;
 6638              		.loc 2 3903 11
 6639 09e6 97070000 		lla	a5,DDRCFG
 6639      93870700 
 6640 09ee 9863     		ld	a4,0(a5)
 6641              		.loc 2 3903 38
 6642 09f0 9167     		li	a5,16384
 6643 09f2 BA97     		add	a5,a4,a5
 6644 09f4 13072002 		li	a4,34
 6645 09f8 F8C3     		sw	a4,68(a5)
3904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RCD.CFG_RCD = LIBERO_SETTING_CFG_RCD;
 6646              		.loc 2 3904 11
 6647 09fa 97070000 		lla	a5,DDRCFG
 6647      93870700 
 6648 0a02 9863     		ld	a4,0(a5)
 6649              		.loc 2 3904 38
 6650 0a04 9167     		li	a5,16384
 6651 0a06 BA97     		add	a5,a4,a5
 6652 0a08 3D47     		li	a4,15
 6653 0a0a B8C7     		sw	a4,72(a5)
3905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RRD.CFG_RRD = LIBERO_SETTING_CFG_RRD;
 6654              		.loc 2 3905 11
 6655 0a0c 97070000 		lla	a5,DDRCFG
 6655      93870700 
 6656 0a14 9863     		ld	a4,0(a5)
 6657              		.loc 2 3905 38
 6658 0a16 9167     		li	a5,16384
 6659 0a18 BA97     		add	a5,a4,a5
 6660 0a1a 2147     		li	a4,8
 6661 0a1c F8C7     		sw	a4,76(a5)
3906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RP.CFG_RP = LIBERO_SETTING_CFG_RP;
 6662              		.loc 2 3906 11
 6663 0a1e 97070000 		lla	a5,DDRCFG
 6663      93870700 
 6664 0a26 9863     		ld	a4,0(a5)
 6665              		.loc 2 3906 36
 6666 0a28 9167     		li	a5,16384
 6667 0a2a BA97     		add	a5,a4,a5
 6668 0a2c 4547     		li	a4,17
 6669 0a2e B8CB     		sw	a4,80(a5)
3907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RC.CFG_RC = LIBERO_SETTING_CFG_RC;
 6670              		.loc 2 3907 11
 6671 0a30 97070000 		lla	a5,DDRCFG
 6671      93870700 
 6672 0a38 9863     		ld	a4,0(a5)
 6673              		.loc 2 3907 36
 6674 0a3a 9167     		li	a5,16384
 6675 0a3c BA97     		add	a5,a4,a5
 6676 0a3e 13073003 		li	a4,51
 6677 0a42 F8CB     		sw	a4,84(a5)
3908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_FAW.CFG_FAW = LIBERO_SETTING_CFG_FAW;
 6678              		.loc 2 3908 11
 6679 0a44 97070000 		lla	a5,DDRCFG
 6679      93870700 
 6680 0a4c 9863     		ld	a4,0(a5)
 6681              		.loc 2 3908 38
 6682 0a4e 9167     		li	a5,16384
 6683 0a50 BA97     		add	a5,a4,a5
 6684 0a52 13070002 		li	a4,32
 6685 0a56 B8CF     		sw	a4,88(a5)
3909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RFC.CFG_RFC = LIBERO_SETTING_CFG_RFC;
 6686              		.loc 2 3909 11
 6687 0a58 97070000 		lla	a5,DDRCFG
 6687      93870700 
 6688 0a60 9863     		ld	a4,0(a5)
 6689              		.loc 2 3909 38
 6690 0a62 9167     		li	a5,16384
 6691 0a64 BA97     		add	a5,a4,a5
 6692 0a66 13070013 		li	a4,304
 6693 0a6a F8CF     		sw	a4,92(a5)
3910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTP.CFG_RTP = LIBERO_SETTING_CFG_RTP;
 6694              		.loc 2 3910 11
 6695 0a6c 97070000 		lla	a5,DDRCFG
 6695      93870700 
 6696 0a74 9863     		ld	a4,0(a5)
 6697              		.loc 2 3910 38
 6698 0a76 9167     		li	a5,16384
 6699 0a78 BA97     		add	a5,a4,a5
 6700 0a7a 2147     		li	a4,8
 6701 0a7c B8D3     		sw	a4,96(a5)
3911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WR.CFG_WR = LIBERO_SETTING_CFG_WR;
 6702              		.loc 2 3911 11
 6703 0a7e 97070000 		lla	a5,DDRCFG
 6703      93870700 
 6704 0a86 9863     		ld	a4,0(a5)
 6705              		.loc 2 3911 36
 6706 0a88 9167     		li	a5,16384
 6707 0a8a BA97     		add	a5,a4,a5
 6708 0a8c 4147     		li	a4,16
 6709 0a8e F8D3     		sw	a4,100(a5)
3912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WTR.CFG_WTR = LIBERO_SETTING_CFG_WTR;
 6710              		.loc 2 3912 11
 6711 0a90 97070000 		lla	a5,DDRCFG
 6711      93870700 
 6712 0a98 9863     		ld	a4,0(a5)
 6713              		.loc 2 3912 38
 6714 0a9a 9167     		li	a5,16384
 6715 0a9c BA97     		add	a5,a4,a5
 6716 0a9e 2147     		li	a4,8
 6717 0aa0 B8D7     		sw	a4,104(a5)
3913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PASR.CFG_PASR = LIBERO_SETTING_CFG_PASR;
 6718              		.loc 2 3913 11
 6719 0aa2 97070000 		lla	a5,DDRCFG
 6719      93870700 
 6720 0aaa 9863     		ld	a4,0(a5)
 6721              		.loc 2 3913 40
 6722 0aac 9167     		li	a5,16384
 6723 0aae BA97     		add	a5,a4,a5
 6724 0ab0 23A80706 		sw	zero,112(a5)
3914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XP.CFG_XP = LIBERO_SETTING_CFG_XP;
 6725              		.loc 2 3914 11
 6726 0ab4 97070000 		lla	a5,DDRCFG
 6726      93870700 
 6727 0abc 9863     		ld	a4,0(a5)
 6728              		.loc 2 3914 36
 6729 0abe 9167     		li	a5,16384
 6730 0ac0 BA97     		add	a5,a4,a5
 6731 0ac2 1947     		li	a4,6
 6732 0ac4 F8DB     		sw	a4,116(a5)
3915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XSR.CFG_XSR = LIBERO_SETTING_CFG_XSR;
 6733              		.loc 2 3915 11
 6734 0ac6 97070000 		lla	a5,DDRCFG
 6734      93870700 
 6735 0ace 9863     		ld	a4,0(a5)
 6736              		.loc 2 3915 38
 6737 0ad0 9167     		li	a5,16384
 6738 0ad2 BA97     		add	a5,a4,a5
 6739 0ad4 7D47     		li	a4,31
 6740 0ad6 B8DF     		sw	a4,120(a5)
3916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CL.CFG_CL = LIBERO_SETTING_CFG_CL;
 6741              		.loc 2 3916 11
 6742 0ad8 97070000 		lla	a5,DDRCFG
 6742      93870700 
 6743 0ae0 9863     		ld	a4,0(a5)
 6744              		.loc 2 3916 36
 6745 0ae2 9167     		li	a5,16384
 6746 0ae4 BA97     		add	a5,a4,a5
 6747 0ae6 1547     		li	a4,5
 6748 0ae8 23A0E708 		sw	a4,128(a5)
3917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_WRITE.CFG_READ_TO_WRITE =\
 6749              		.loc 2 3917 11
 6750 0aec 97070000 		lla	a5,DDRCFG
 6750      93870700 
 6751 0af4 9863     		ld	a4,0(a5)
 6752              		.loc 2 3917 58
 6753 0af6 9167     		li	a5,16384
 6754 0af8 BA97     		add	a5,a4,a5
 6755 0afa 3D47     		li	a4,15
 6756 0afc 23A4E708 		sw	a4,136(a5)
3918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_WRITE;
3919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WRITE_TO_WRITE.CFG_WRITE_TO_WRITE =\
 6757              		.loc 2 3919 11
 6758 0b00 97070000 		lla	a5,DDRCFG
 6758      93870700 
 6759 0b08 9863     		ld	a4,0(a5)
 6760              		.loc 2 3919 60
 6761 0b0a 9167     		li	a5,16384
 6762 0b0c BA97     		add	a5,a4,a5
 6763 0b0e 3D47     		li	a4,15
 6764 0b10 23A6E708 		sw	a4,140(a5)
3920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_WRITE;
3921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_READ.CFG_READ_TO_READ =\
 6765              		.loc 2 3921 11
 6766 0b14 97070000 		lla	a5,DDRCFG
 6766      93870700 
 6767 0b1c 9863     		ld	a4,0(a5)
 6768              		.loc 2 3921 56
 6769 0b1e 9167     		li	a5,16384
 6770 0b20 BA97     		add	a5,a4,a5
 6771 0b22 3D47     		li	a4,15
 6772 0b24 23A8E708 		sw	a4,144(a5)
3922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_READ;
3923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WRITE_TO_READ.CFG_WRITE_TO_READ =\
 6773              		.loc 2 3923 11
 6774 0b28 97070000 		lla	a5,DDRCFG
 6774      93870700 
 6775 0b30 9863     		ld	a4,0(a5)
 6776              		.loc 2 3923 58
 6777 0b32 9167     		li	a5,16384
 6778 0b34 BA97     		add	a5,a4,a5
 6779 0b36 7D47     		li	a4,31
 6780 0b38 23AAE708 		sw	a4,148(a5)
3924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_READ;
3925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_WRITE_ODT.CFG_READ_TO_WRITE_ODT =\
 6781              		.loc 2 3925 11
 6782 0b3c 97070000 		lla	a5,DDRCFG
 6782      93870700 
 6783 0b44 9863     		ld	a4,0(a5)
 6784              		.loc 2 3925 66
 6785 0b46 9167     		li	a5,16384
 6786 0b48 BA97     		add	a5,a4,a5
 6787 0b4a 3D47     		li	a4,15
 6788 0b4c 23ACE708 		sw	a4,152(a5)
3926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_WRITE_ODT;
3927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WRITE_TO_WRITE_ODT.CFG_WRITE_TO_WRITE_ODT =\
 6789              		.loc 2 3927 11
 6790 0b50 97070000 		lla	a5,DDRCFG
 6790      93870700 
 6791 0b58 9863     		ld	a4,0(a5)
 6792              		.loc 2 3927 68
 6793 0b5a 9167     		li	a5,16384
 6794 0b5c BA97     		add	a5,a4,a5
 6795 0b5e 23AE0708 		sw	zero,156(a5)
3928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_WRITE_ODT;
3929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_READ_ODT.CFG_READ_TO_READ_ODT =\
 6796              		.loc 2 3929 11
 6797 0b62 97070000 		lla	a5,DDRCFG
 6797      93870700 
 6798 0b6a 9863     		ld	a4,0(a5)
 6799              		.loc 2 3929 64
 6800 0b6c 9167     		li	a5,16384
 6801 0b6e BA97     		add	a5,a4,a5
 6802 0b70 0547     		li	a4,1
 6803 0b72 23A0E70A 		sw	a4,160(a5)
3930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_READ_ODT;
3931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WRITE_TO_READ_ODT.CFG_WRITE_TO_READ_ODT =\
 6804              		.loc 2 3931 11
 6805 0b76 97070000 		lla	a5,DDRCFG
 6805      93870700 
 6806 0b7e 9863     		ld	a4,0(a5)
 6807              		.loc 2 3931 66
 6808 0b80 9167     		li	a5,16384
 6809 0b82 BA97     		add	a5,a4,a5
 6810 0b84 0547     		li	a4,1
 6811 0b86 23A2E70A 		sw	a4,164(a5)
3932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_READ_ODT;
3933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MIN_READ_IDLE.CFG_MIN_READ_IDLE =\
 6812              		.loc 2 3933 11
 6813 0b8a 97070000 		lla	a5,DDRCFG
 6813      93870700 
 6814 0b92 9863     		ld	a4,0(a5)
 6815              		.loc 2 3933 58
 6816 0b94 9167     		li	a5,16384
 6817 0b96 BA97     		add	a5,a4,a5
 6818 0b98 1D47     		li	a4,7
 6819 0b9a 23A4E70A 		sw	a4,168(a5)
3934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MIN_READ_IDLE;
3935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRD.CFG_MRD = LIBERO_SETTING_CFG_MRD;
 6820              		.loc 2 3935 11
 6821 0b9e 97070000 		lla	a5,DDRCFG
 6821      93870700 
 6822 0ba6 9863     		ld	a4,0(a5)
 6823              		.loc 2 3935 38
 6824 0ba8 9167     		li	a5,16384
 6825 0baa BA97     		add	a5,a4,a5
 6826 0bac 3147     		li	a4,12
 6827 0bae 23A6E70A 		sw	a4,172(a5)
3936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BT.CFG_BT = LIBERO_SETTING_CFG_BT;
 6828              		.loc 2 3936 11
 6829 0bb2 97070000 		lla	a5,DDRCFG
 6829      93870700 
 6830 0bba 9863     		ld	a4,0(a5)
 6831              		.loc 2 3936 36
 6832 0bbc 9167     		li	a5,16384
 6833 0bbe BA97     		add	a5,a4,a5
 6834 0bc0 23A8070A 		sw	zero,176(a5)
3937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DS.CFG_DS = LIBERO_SETTING_CFG_DS;
 6835              		.loc 2 3937 11
 6836 0bc4 97070000 		lla	a5,DDRCFG
 6836      93870700 
 6837 0bcc 9863     		ld	a4,0(a5)
 6838              		.loc 2 3937 36
 6839 0bce 9167     		li	a5,16384
 6840 0bd0 BA97     		add	a5,a4,a5
 6841 0bd2 1947     		li	a4,6
 6842 0bd4 23AAE70A 		sw	a4,180(a5)
3938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_QOFF.CFG_QOFF = LIBERO_SETTING_CFG_QOFF;
 6843              		.loc 2 3938 11
 6844 0bd8 97070000 		lla	a5,DDRCFG
 6844      93870700 
 6845 0be0 9863     		ld	a4,0(a5)
 6846              		.loc 2 3938 40
 6847 0be2 9167     		li	a5,16384
 6848 0be4 BA97     		add	a5,a4,a5
 6849 0be6 23AC070A 		sw	zero,184(a5)
3939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTT.CFG_RTT = LIBERO_SETTING_CFG_RTT;
 6850              		.loc 2 3939 11
 6851 0bea 97070000 		lla	a5,DDRCFG
 6851      93870700 
 6852 0bf2 9863     		ld	a4,0(a5)
 6853              		.loc 2 3939 38
 6854 0bf4 9167     		li	a5,16384
 6855 0bf6 BA97     		add	a5,a4,a5
 6856 0bf8 0947     		li	a4,2
 6857 0bfa 23A2E70C 		sw	a4,196(a5)
3940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DLL_DISABLE.CFG_DLL_DISABLE =\
 6858              		.loc 2 3940 11
 6859 0bfe 97070000 		lla	a5,DDRCFG
 6859      93870700 
 6860 0c06 9863     		ld	a4,0(a5)
 6861              		.loc 2 3940 54
 6862 0c08 9167     		li	a5,16384
 6863 0c0a BA97     		add	a5,a4,a5
 6864 0c0c 23A4070C 		sw	zero,200(a5)
3941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DLL_DISABLE;
3942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_REF_PER.CFG_REF_PER = LIBERO_SETTING_CFG_REF_PER;
 6865              		.loc 2 3942 11
 6866 0c10 97070000 		lla	a5,DDRCFG
 6866      93870700 
 6867 0c18 9863     		ld	a4,0(a5)
 6868              		.loc 2 3942 46
 6869 0c1a 9167     		li	a5,16384
 6870 0c1c BA97     		add	a5,a4,a5
 6871 0c1e 0567     		li	a4,4096
 6872 0c20 130747C3 		addi	a4,a4,-972
 6873 0c24 23A6E70C 		sw	a4,204(a5)
3943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_STARTUP_DELAY.CFG_STARTUP_DELAY =\
 6874              		.loc 2 3943 11
 6875 0c28 97070000 		lla	a5,DDRCFG
 6875      93870700 
 6876 0c30 9863     		ld	a4,0(a5)
 6877              		.loc 2 3943 58
 6878 0c32 9167     		li	a5,16384
 6879 0c34 BA97     		add	a5,a4,a5
 6880 0c36 37770200 		li	a4,159744
 6881 0c3a 13070710 		addi	a4,a4,256
 6882 0c3e 23A8E70C 		sw	a4,208(a5)
3944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARTUP_DELAY;
3945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MEM_COLBITS.CFG_MEM_COLBITS =\
 6883              		.loc 2 3945 11
 6884 0c42 97070000 		lla	a5,DDRCFG
 6884      93870700 
 6885 0c4a 9863     		ld	a4,0(a5)
 6886              		.loc 2 3945 54
 6887 0c4c 9167     		li	a5,16384
 6888 0c4e BA97     		add	a5,a4,a5
 6889 0c50 2947     		li	a4,10
 6890 0c52 23AAE70C 		sw	a4,212(a5)
3946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_COLBITS;
3947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MEM_ROWBITS.CFG_MEM_ROWBITS =\
 6891              		.loc 2 3947 11
 6892 0c56 97070000 		lla	a5,DDRCFG
 6892      93870700 
 6893 0c5e 9863     		ld	a4,0(a5)
 6894              		.loc 2 3947 54
 6895 0c60 9167     		li	a5,16384
 6896 0c62 BA97     		add	a5,a4,a5
 6897 0c64 4147     		li	a4,16
 6898 0c66 23ACE70C 		sw	a4,216(a5)
3948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_ROWBITS;
3949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MEM_BANKBITS.CFG_MEM_BANKBITS =\
 6899              		.loc 2 3949 11
 6900 0c6a 97070000 		lla	a5,DDRCFG
 6900      93870700 
 6901 0c72 9863     		ld	a4,0(a5)
 6902              		.loc 2 3949 56
 6903 0c74 9167     		li	a5,16384
 6904 0c76 BA97     		add	a5,a4,a5
 6905 0c78 0D47     		li	a4,3
 6906 0c7a 23AEE70C 		sw	a4,220(a5)
3950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_BANKBITS;
3951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS0.CFG_ODT_RD_MAP_CS0 =\
 6907              		.loc 2 3951 11
 6908 0c7e 97070000 		lla	a5,DDRCFG
 6908      93870700 
 6909 0c86 9863     		ld	a4,0(a5)
 6910              		.loc 2 3951 60
 6911 0c88 9167     		li	a5,16384
 6912 0c8a BA97     		add	a5,a4,a5
 6913 0c8c 23A0070E 		sw	zero,224(a5)
3952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS0;
3953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS1.CFG_ODT_RD_MAP_CS1 =\
 6914              		.loc 2 3953 11
 6915 0c90 97070000 		lla	a5,DDRCFG
 6915      93870700 
 6916 0c98 9863     		ld	a4,0(a5)
 6917              		.loc 2 3953 60
 6918 0c9a 9167     		li	a5,16384
 6919 0c9c BA97     		add	a5,a4,a5
 6920 0c9e 23A2070E 		sw	zero,228(a5)
3954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS1;
3955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS2.CFG_ODT_RD_MAP_CS2 =\
 6921              		.loc 2 3955 11
 6922 0ca2 97070000 		lla	a5,DDRCFG
 6922      93870700 
 6923 0caa 9863     		ld	a4,0(a5)
 6924              		.loc 2 3955 60
 6925 0cac 9167     		li	a5,16384
 6926 0cae BA97     		add	a5,a4,a5
 6927 0cb0 23A4070E 		sw	zero,232(a5)
3956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS2;
3957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS3.CFG_ODT_RD_MAP_CS3 =\
 6928              		.loc 2 3957 11
 6929 0cb4 97070000 		lla	a5,DDRCFG
 6929      93870700 
 6930 0cbc 9863     		ld	a4,0(a5)
 6931              		.loc 2 3957 60
 6932 0cbe 9167     		li	a5,16384
 6933 0cc0 BA97     		add	a5,a4,a5
 6934 0cc2 23A6070E 		sw	zero,236(a5)
3958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS3;
3959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS4.CFG_ODT_RD_MAP_CS4 =\
 6935              		.loc 2 3959 11
 6936 0cc6 97070000 		lla	a5,DDRCFG
 6936      93870700 
 6937 0cce 9863     		ld	a4,0(a5)
 6938              		.loc 2 3959 60
 6939 0cd0 9167     		li	a5,16384
 6940 0cd2 BA97     		add	a5,a4,a5
 6941 0cd4 23A8070E 		sw	zero,240(a5)
3960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS4;
3961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS5.CFG_ODT_RD_MAP_CS5 =\
 6942              		.loc 2 3961 11
 6943 0cd8 97070000 		lla	a5,DDRCFG
 6943      93870700 
 6944 0ce0 9863     		ld	a4,0(a5)
 6945              		.loc 2 3961 60
 6946 0ce2 9167     		li	a5,16384
 6947 0ce4 BA97     		add	a5,a4,a5
 6948 0ce6 23AA070E 		sw	zero,244(a5)
3962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS5;
3963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS6.CFG_ODT_RD_MAP_CS6 =\
 6949              		.loc 2 3963 11
 6950 0cea 97070000 		lla	a5,DDRCFG
 6950      93870700 
 6951 0cf2 9863     		ld	a4,0(a5)
 6952              		.loc 2 3963 60
 6953 0cf4 9167     		li	a5,16384
 6954 0cf6 BA97     		add	a5,a4,a5
 6955 0cf8 23AC070E 		sw	zero,248(a5)
3964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS6;
3965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS7.CFG_ODT_RD_MAP_CS7 =\
 6956              		.loc 2 3965 11
 6957 0cfc 97070000 		lla	a5,DDRCFG
 6957      93870700 
 6958 0d04 9863     		ld	a4,0(a5)
 6959              		.loc 2 3965 60
 6960 0d06 9167     		li	a5,16384
 6961 0d08 BA97     		add	a5,a4,a5
 6962 0d0a 23AE070E 		sw	zero,252(a5)
3966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS7;
3967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS0.CFG_ODT_WR_MAP_CS0 =\
 6963              		.loc 2 3967 11
 6964 0d0e 97070000 		lla	a5,DDRCFG
 6964      93870700 
 6965 0d16 9863     		ld	a4,0(a5)
 6966              		.loc 2 3967 60
 6967 0d18 9167     		li	a5,16384
 6968 0d1a BA97     		add	a5,a4,a5
 6969 0d1c 23A00712 		sw	zero,288(a5)
3968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS0;
3969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS1.CFG_ODT_WR_MAP_CS1 =\
 6970              		.loc 2 3969 11
 6971 0d20 97070000 		lla	a5,DDRCFG
 6971      93870700 
 6972 0d28 9863     		ld	a4,0(a5)
 6973              		.loc 2 3969 60
 6974 0d2a 9167     		li	a5,16384
 6975 0d2c BA97     		add	a5,a4,a5
 6976 0d2e 23A20712 		sw	zero,292(a5)
3970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS1;
3971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS2.CFG_ODT_WR_MAP_CS2 =\
 6977              		.loc 2 3971 11
 6978 0d32 97070000 		lla	a5,DDRCFG
 6978      93870700 
 6979 0d3a 9863     		ld	a4,0(a5)
 6980              		.loc 2 3971 60
 6981 0d3c 9167     		li	a5,16384
 6982 0d3e BA97     		add	a5,a4,a5
 6983 0d40 23A40712 		sw	zero,296(a5)
3972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS2;
3973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS3.CFG_ODT_WR_MAP_CS3 =\
 6984              		.loc 2 3973 11
 6985 0d44 97070000 		lla	a5,DDRCFG
 6985      93870700 
 6986 0d4c 9863     		ld	a4,0(a5)
 6987              		.loc 2 3973 60
 6988 0d4e 9167     		li	a5,16384
 6989 0d50 BA97     		add	a5,a4,a5
 6990 0d52 23A60712 		sw	zero,300(a5)
3974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS3;
3975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS4.CFG_ODT_WR_MAP_CS4 =\
 6991              		.loc 2 3975 11
 6992 0d56 97070000 		lla	a5,DDRCFG
 6992      93870700 
 6993 0d5e 9863     		ld	a4,0(a5)
 6994              		.loc 2 3975 60
 6995 0d60 9167     		li	a5,16384
 6996 0d62 BA97     		add	a5,a4,a5
 6997 0d64 23A80712 		sw	zero,304(a5)
3976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS4;
3977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS5.CFG_ODT_WR_MAP_CS5 =\
 6998              		.loc 2 3977 11
 6999 0d68 97070000 		lla	a5,DDRCFG
 6999      93870700 
 7000 0d70 9863     		ld	a4,0(a5)
 7001              		.loc 2 3977 60
 7002 0d72 9167     		li	a5,16384
 7003 0d74 BA97     		add	a5,a4,a5
 7004 0d76 23AA0712 		sw	zero,308(a5)
3978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS5;
3979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS6.CFG_ODT_WR_MAP_CS6 =\
 7005              		.loc 2 3979 11
 7006 0d7a 97070000 		lla	a5,DDRCFG
 7006      93870700 
 7007 0d82 9863     		ld	a4,0(a5)
 7008              		.loc 2 3979 60
 7009 0d84 9167     		li	a5,16384
 7010 0d86 BA97     		add	a5,a4,a5
 7011 0d88 23AC0712 		sw	zero,312(a5)
3980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS6;
3981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS7.CFG_ODT_WR_MAP_CS7 =\
 7012              		.loc 2 3981 11
 7013 0d8c 97070000 		lla	a5,DDRCFG
 7013      93870700 
 7014 0d94 9863     		ld	a4,0(a5)
 7015              		.loc 2 3981 60
 7016 0d96 9167     		li	a5,16384
 7017 0d98 BA97     		add	a5,a4,a5
 7018 0d9a 23AE0712 		sw	zero,316(a5)
3982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS7;
3983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_TURN_ON.CFG_ODT_RD_TURN_ON =\
 7019              		.loc 2 3983 11
 7020 0d9e 97070000 		lla	a5,DDRCFG
 7020      93870700 
 7021 0da6 9863     		ld	a4,0(a5)
 7022              		.loc 2 3983 60
 7023 0da8 9167     		li	a5,16384
 7024 0daa BA97     		add	a5,a4,a5
 7025 0dac 23A00716 		sw	zero,352(a5)
3984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_TURN_ON;
3985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_TURN_ON.CFG_ODT_WR_TURN_ON =\
 7026              		.loc 2 3985 11
 7027 0db0 97070000 		lla	a5,DDRCFG
 7027      93870700 
 7028 0db8 9863     		ld	a4,0(a5)
 7029              		.loc 2 3985 60
 7030 0dba 9167     		li	a5,16384
 7031 0dbc BA97     		add	a5,a4,a5
 7032 0dbe 23A20716 		sw	zero,356(a5)
3986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_TURN_ON;
3987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_TURN_OFF.CFG_ODT_RD_TURN_OFF =\
 7033              		.loc 2 3987 11
 7034 0dc2 97070000 		lla	a5,DDRCFG
 7034      93870700 
 7035 0dca 9863     		ld	a4,0(a5)
 7036              		.loc 2 3987 62
 7037 0dcc 9167     		li	a5,16384
 7038 0dce BA97     		add	a5,a4,a5
 7039 0dd0 23A40716 		sw	zero,360(a5)
3988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_TURN_OFF;
3989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_TURN_OFF.CFG_ODT_WR_TURN_OFF =\
 7040              		.loc 2 3989 11
 7041 0dd4 97070000 		lla	a5,DDRCFG
 7041      93870700 
 7042 0ddc 9863     		ld	a4,0(a5)
 7043              		.loc 2 3989 62
 7044 0dde 9167     		li	a5,16384
 7045 0de0 BA97     		add	a5,a4,a5
 7046 0de2 23A60716 		sw	zero,364(a5)
3990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_TURN_OFF;
3991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_EMR3.CFG_EMR3 = LIBERO_SETTING_CFG_EMR3;
 7047              		.loc 2 3991 11
 7048 0de6 97070000 		lla	a5,DDRCFG
 7048      93870700 
 7049 0dee 9863     		ld	a4,0(a5)
 7050              		.loc 2 3991 40
 7051 0df0 9167     		li	a5,16384
 7052 0df2 BA97     		add	a5,a4,a5
 7053 0df4 23AC0716 		sw	zero,376(a5)
3992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TWO_T.CFG_TWO_T = LIBERO_SETTING_CFG_TWO_T;
 7054              		.loc 2 3992 11
 7055 0df8 97070000 		lla	a5,DDRCFG
 7055      93870700 
 7056 0e00 9863     		ld	a4,0(a5)
 7057              		.loc 2 3992 42
 7058 0e02 9167     		li	a5,16384
 7059 0e04 BA97     		add	a5,a4,a5
 7060 0e06 23AE0716 		sw	zero,380(a5)
3993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TWO_T_SEL_CYCLE.CFG_TWO_T_SEL_CYCLE =\
 7061              		.loc 2 3993 11
 7062 0e0a 97070000 		lla	a5,DDRCFG
 7062      93870700 
 7063 0e12 9863     		ld	a4,0(a5)
 7064              		.loc 2 3993 62
 7065 0e14 9167     		li	a5,16384
 7066 0e16 BA97     		add	a5,a4,a5
 7067 0e18 0547     		li	a4,1
 7068 0e1a 23A0E718 		sw	a4,384(a5)
3994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TWO_T_SEL_CYCLE;
3995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_REGDIMM.CFG_REGDIMM = LIBERO_SETTING_CFG_REGDIMM;
 7069              		.loc 2 3995 11
 7070 0e1e 97070000 		lla	a5,DDRCFG
 7070      93870700 
 7071 0e26 9863     		ld	a4,0(a5)
 7072              		.loc 2 3995 46
 7073 0e28 9167     		li	a5,16384
 7074 0e2a BA97     		add	a5,a4,a5
 7075 0e2c 23A20718 		sw	zero,388(a5)
3996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MOD.CFG_MOD = LIBERO_SETTING_CFG_MOD;
 7076              		.loc 2 3996 11
 7077 0e30 97070000 		lla	a5,DDRCFG
 7077      93870700 
 7078 0e38 9863     		ld	a4,0(a5)
 7079              		.loc 2 3996 38
 7080 0e3a 9167     		li	a5,16384
 7081 0e3c BA97     		add	a5,a4,a5
 7082 0e3e 3147     		li	a4,12
 7083 0e40 23A4E718 		sw	a4,392(a5)
3997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XS.CFG_XS = LIBERO_SETTING_CFG_XS;
 7084              		.loc 2 3997 11
 7085 0e44 97070000 		lla	a5,DDRCFG
 7085      93870700 
 7086 0e4c 9863     		ld	a4,0(a5)
 7087              		.loc 2 3997 36
 7088 0e4e 9167     		li	a5,16384
 7089 0e50 BA97     		add	a5,a4,a5
 7090 0e52 1547     		li	a4,5
 7091 0e54 23A6E718 		sw	a4,396(a5)
3998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XSDLL.CFG_XSDLL = LIBERO_SETTING_CFG_XSDLL;
 7092              		.loc 2 3998 11
 7093 0e58 97070000 		lla	a5,DDRCFG
 7093      93870700 
 7094 0e60 9863     		ld	a4,0(a5)
 7095              		.loc 2 3998 42
 7096 0e62 9167     		li	a5,16384
 7097 0e64 BA97     		add	a5,a4,a5
 7098 0e66 13070020 		li	a4,512
 7099 0e6a 23A8E718 		sw	a4,400(a5)
3999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XPR.CFG_XPR = LIBERO_SETTING_CFG_XPR;
 7100              		.loc 2 3999 11
 7101 0e6e 97070000 		lla	a5,DDRCFG
 7101      93870700 
 7102 0e76 9863     		ld	a4,0(a5)
 7103              		.loc 2 3999 38
 7104 0e78 9167     		li	a5,16384
 7105 0e7a BA97     		add	a5,a4,a5
 7106 0e7c 1547     		li	a4,5
 7107 0e7e 23AAE718 		sw	a4,404(a5)
4000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AL_MODE.CFG_AL_MODE = LIBERO_SETTING_CFG_AL_MODE;
 7108              		.loc 2 4000 11
 7109 0e82 97070000 		lla	a5,DDRCFG
 7109      93870700 
 7110 0e8a 9863     		ld	a4,0(a5)
 7111              		.loc 2 4000 46
 7112 0e8c 9167     		li	a5,16384
 7113 0e8e BA97     		add	a5,a4,a5
 7114 0e90 23AC0718 		sw	zero,408(a5)
4001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CWL.CFG_CWL = LIBERO_SETTING_CFG_CWL;
 7115              		.loc 2 4001 11
 7116 0e94 97070000 		lla	a5,DDRCFG
 7116      93870700 
 7117 0e9c 9863     		ld	a4,0(a5)
 7118              		.loc 2 4001 38
 7119 0e9e 9167     		li	a5,16384
 7120 0ea0 BA97     		add	a5,a4,a5
 7121 0ea2 1547     		li	a4,5
 7122 0ea4 23AEE718 		sw	a4,412(a5)
4002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BL_MODE.CFG_BL_MODE = LIBERO_SETTING_CFG_BL_MODE;
 7123              		.loc 2 4002 11
 7124 0ea8 97070000 		lla	a5,DDRCFG
 7124      93870700 
 7125 0eb0 9863     		ld	a4,0(a5)
 7126              		.loc 2 4002 46
 7127 0eb2 9167     		li	a5,16384
 7128 0eb4 BA97     		add	a5,a4,a5
 7129 0eb6 23A0071A 		sw	zero,416(a5)
4003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TDQS.CFG_TDQS = LIBERO_SETTING_CFG_TDQS;
 7130              		.loc 2 4003 11
 7131 0eba 97070000 		lla	a5,DDRCFG
 7131      93870700 
 7132 0ec2 9863     		ld	a4,0(a5)
 7133              		.loc 2 4003 40
 7134 0ec4 9167     		li	a5,16384
 7135 0ec6 BA97     		add	a5,a4,a5
 7136 0ec8 23A2071A 		sw	zero,420(a5)
4004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTT_WR.CFG_RTT_WR = LIBERO_SETTING_CFG_RTT_WR;
 7137              		.loc 2 4004 11
 7138 0ecc 97070000 		lla	a5,DDRCFG
 7138      93870700 
 7139 0ed4 9863     		ld	a4,0(a5)
 7140              		.loc 2 4004 44
 7141 0ed6 9167     		li	a5,16384
 7142 0ed8 BA97     		add	a5,a4,a5
 7143 0eda 23A4071A 		sw	zero,424(a5)
4005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LP_ASR.CFG_LP_ASR = LIBERO_SETTING_CFG_LP_ASR;
 7144              		.loc 2 4005 11
 7145 0ede 97070000 		lla	a5,DDRCFG
 7145      93870700 
 7146 0ee6 9863     		ld	a4,0(a5)
 7147              		.loc 2 4005 44
 7148 0ee8 9167     		li	a5,16384
 7149 0eea BA97     		add	a5,a4,a5
 7150 0eec 23A6071A 		sw	zero,428(a5)
4006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_SR.CFG_AUTO_SR = LIBERO_SETTING_CFG_AUTO_SR;
 7151              		.loc 2 4006 11
 7152 0ef0 97070000 		lla	a5,DDRCFG
 7152      93870700 
 7153 0ef8 9863     		ld	a4,0(a5)
 7154              		.loc 2 4006 46
 7155 0efa 9167     		li	a5,16384
 7156 0efc BA97     		add	a5,a4,a5
 7157 0efe 23A8071A 		sw	zero,432(a5)
4007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_SRT.CFG_SRT = LIBERO_SETTING_CFG_SRT;
 7158              		.loc 2 4007 11
 7159 0f02 97070000 		lla	a5,DDRCFG
 7159      93870700 
 7160 0f0a 9863     		ld	a4,0(a5)
 7161              		.loc 2 4007 38
 7162 0f0c 9167     		li	a5,16384
 7163 0f0e BA97     		add	a5,a4,a5
 7164 0f10 23AA071A 		sw	zero,436(a5)
4008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ADDR_MIRROR.CFG_ADDR_MIRROR =\
 7165              		.loc 2 4008 11
 7166 0f14 97070000 		lla	a5,DDRCFG
 7166      93870700 
 7167 0f1c 9863     		ld	a4,0(a5)
 7168              		.loc 2 4008 54
 7169 0f1e 9167     		li	a5,16384
 7170 0f20 BA97     		add	a5,a4,a5
 7171 0f22 23AC071A 		sw	zero,440(a5)
4009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ADDR_MIRROR;
4010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_TYPE.CFG_ZQ_CAL_TYPE =\
 7172              		.loc 2 4010 11
 7173 0f26 97070000 		lla	a5,DDRCFG
 7173      93870700 
 7174 0f2e 9863     		ld	a4,0(a5)
 7175              		.loc 2 4010 54
 7176 0f30 9167     		li	a5,16384
 7177 0f32 BA97     		add	a5,a4,a5
 7178 0f34 0547     		li	a4,1
 7179 0f36 23AEE71A 		sw	a4,444(a5)
4011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_TYPE;
4012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_PER.CFG_ZQ_CAL_PER =\
 7180              		.loc 2 4012 11
 7181 0f3a 97070000 		lla	a5,DDRCFG
 7181      93870700 
 7182 0f42 9863     		ld	a4,0(a5)
 7183              		.loc 2 4012 52
 7184 0f44 9167     		li	a5,16384
 7185 0f46 BA97     		add	a5,a4,a5
 7186 0f48 37770200 		li	a4,159744
 7187 0f4c 13070710 		addi	a4,a4,256
 7188 0f50 23A0E71C 		sw	a4,448(a5)
4013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_PER;
4014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN =\
 7189              		.loc 2 4014 11
 7190 0f54 97070000 		lla	a5,DDRCFG
 7190      93870700 
 7191 0f5c 9863     		ld	a4,0(a5)
 7192              		.loc 2 4014 60
 7193 0f5e 9167     		li	a5,16384
 7194 0f60 BA97     		add	a5,a4,a5
 7195 0f62 23A2071C 		sw	zero,452(a5)
4015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AUTO_ZQ_CAL_EN;
4016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MEMORY_TYPE.CFG_MEMORY_TYPE =\
 7196              		.loc 2 4016 11
 7197 0f66 97070000 		lla	a5,DDRCFG
 7197      93870700 
 7198 0f6e 9863     		ld	a4,0(a5)
 7199              		.loc 2 4016 54
 7200 0f70 9167     		li	a5,16384
 7201 0f72 BA97     		add	a5,a4,a5
 7202 0f74 13070040 		li	a4,1024
 7203 0f78 23A4E71C 		sw	a4,456(a5)
4017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEMORY_TYPE;
4018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ONLY_SRANK_CMDS.CFG_ONLY_SRANK_CMDS =\
 7204              		.loc 2 4018 11
 7205 0f7c 97070000 		lla	a5,DDRCFG
 7205      93870700 
 7206 0f84 9863     		ld	a4,0(a5)
 7207              		.loc 2 4018 62
 7208 0f86 9167     		li	a5,16384
 7209 0f88 BA97     		add	a5,a4,a5
 7210 0f8a 23A6071C 		sw	zero,460(a5)
4019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ONLY_SRANK_CMDS;
4020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_NUM_RANKS.CFG_NUM_RANKS =\
 7211              		.loc 2 4020 11
 7212 0f8e 97070000 		lla	a5,DDRCFG
 7212      93870700 
 7213 0f96 9863     		ld	a4,0(a5)
 7214              		.loc 2 4020 50
 7215 0f98 9167     		li	a5,16384
 7216 0f9a BA97     		add	a5,a4,a5
 7217 0f9c 0547     		li	a4,1
 7218 0f9e 23A8E71C 		sw	a4,464(a5)
4021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_RANKS;
4022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_QUAD_RANK.CFG_QUAD_RANK =\
 7219              		.loc 2 4022 11
 7220 0fa2 97070000 		lla	a5,DDRCFG
 7220      93870700 
 7221 0faa 9863     		ld	a4,0(a5)
 7222              		.loc 2 4022 50
 7223 0fac 9167     		li	a5,16384
 7224 0fae BA97     		add	a5,a4,a5
 7225 0fb0 23AA071C 		sw	zero,468(a5)
4023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_QUAD_RANK;
4024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_EARLY_RANK_TO_WR_START.CFG_EARLY_RANK_TO_WR_START =\
 7226              		.loc 2 4024 11
 7227 0fb4 97070000 		lla	a5,DDRCFG
 7227      93870700 
 7228 0fbc 9863     		ld	a4,0(a5)
 7229              		.loc 2 4024 76
 7230 0fbe 9167     		li	a5,16384
 7231 0fc0 BA97     		add	a5,a4,a5
 7232 0fc2 23AE071C 		sw	zero,476(a5)
4025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_EARLY_RANK_TO_WR_START;
4026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_EARLY_RANK_TO_RD_START.CFG_EARLY_RANK_TO_RD_START =\
 7233              		.loc 2 4026 11
 7234 0fc6 97070000 		lla	a5,DDRCFG
 7234      93870700 
 7235 0fce 9863     		ld	a4,0(a5)
 7236              		.loc 2 4026 76
 7237 0fd0 9167     		li	a5,16384
 7238 0fd2 BA97     		add	a5,a4,a5
 7239 0fd4 23A0071E 		sw	zero,480(a5)
4027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_EARLY_RANK_TO_RD_START;
4028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PASR_BANK.CFG_PASR_BANK =\
 7240              		.loc 2 4028 11
 7241 0fd8 97070000 		lla	a5,DDRCFG
 7241      93870700 
 7242 0fe0 9863     		ld	a4,0(a5)
 7243              		.loc 2 4028 50
 7244 0fe2 9167     		li	a5,16384
 7245 0fe4 BA97     		add	a5,a4,a5
 7246 0fe6 23A2071E 		sw	zero,484(a5)
4029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PASR_BANK;
4030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PASR_SEG.CFG_PASR_SEG = LIBERO_SETTING_CFG_PASR_SEG;
 7247              		.loc 2 4030 11
 7248 0fea 97070000 		lla	a5,DDRCFG
 7248      93870700 
 7249 0ff2 9863     		ld	a4,0(a5)
 7250              		.loc 2 4030 48
 7251 0ff4 9167     		li	a5,16384
 7252 0ff6 BA97     		add	a5,a4,a5
 7253 0ff8 23A4071E 		sw	zero,488(a5)
4031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MRR_MODE.INIT_MRR_MODE =\
 7254              		.loc 2 4031 11
 7255 0ffc 97070000 		lla	a5,DDRCFG
 7255      93870700 
 7256 1004 9863     		ld	a4,0(a5)
 7257              		.loc 2 4031 50
 7258 1006 9167     		li	a5,16384
 7259 1008 BA97     		add	a5,a4,a5
 7260 100a 23A6071E 		sw	zero,492(a5)
4032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MRR_MODE;
4033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ =\
 7261              		.loc 2 4033 11
 7262 100e 97070000 		lla	a5,DDRCFG
 7262      93870700 
 7263 1016 9863     		ld	a4,0(a5)
 7264              		.loc 2 4033 50
 7265 1018 9167     		li	a5,16384
 7266 101a BA97     		add	a5,a4,a5
 7267 101c 23A8071E 		sw	zero,496(a5)
4034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_W_REQ;
4035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR = LIBERO_SETTING_INIT_MR_ADDR;
 7268              		.loc 2 4035 11
 7269 1020 97070000 		lla	a5,DDRCFG
 7269      93870700 
 7270 1028 9863     		ld	a4,0(a5)
 7271              		.loc 2 4035 48
 7272 102a 9167     		li	a5,16384
 7273 102c BA97     		add	a5,a4,a5
 7274 102e 23AA071E 		sw	zero,500(a5)
4036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA =\
 7275              		.loc 2 4036 11
 7276 1032 97070000 		lla	a5,DDRCFG
 7276      93870700 
 7277 103a 9863     		ld	a4,0(a5)
 7278              		.loc 2 4036 54
 7279 103c 9167     		li	a5,16384
 7280 103e BA97     		add	a5,a4,a5
 7281 1040 23AC071E 		sw	zero,504(a5)
4037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_WR_DATA;
4038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK =\
 7282              		.loc 2 4038 11
 7283 1044 97070000 		lla	a5,DDRCFG
 7283      93870700 
 7284 104c 9863     		ld	a4,0(a5)
 7285              		.loc 2 4038 54
 7286 104e 9167     		li	a5,16384
 7287 1050 BA97     		add	a5,a4,a5
 7288 1052 23AE071E 		sw	zero,508(a5)
4039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_WR_MASK;
4040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_NOP.INIT_NOP = LIBERO_SETTING_INIT_NOP;
 7289              		.loc 2 4040 11
 7290 1056 97070000 		lla	a5,DDRCFG
 7290      93870700 
 7291 105e 9863     		ld	a4,0(a5)
 7292              		.loc 2 4040 40
 7293 1060 9167     		li	a5,16384
 7294 1062 BA97     		add	a5,a4,a5
 7295 1064 23A00720 		sw	zero,512(a5)
4041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_INIT_DURATION.CFG_INIT_DURATION =\
 7296              		.loc 2 4041 11
 7297 1068 97070000 		lla	a5,DDRCFG
 7297      93870700 
 7298 1070 9863     		ld	a4,0(a5)
 7299              		.loc 2 4041 58
 7300 1072 9167     		li	a5,16384
 7301 1074 BA97     		add	a5,a4,a5
 7302 1076 13070064 		li	a4,1600
 7303 107a 23A2E720 		sw	a4,516(a5)
4042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INIT_DURATION;
4043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQINIT_CAL_DURATION.CFG_ZQINIT_CAL_DURATION =\
 7304              		.loc 2 4043 11
 7305 107e 97070000 		lla	a5,DDRCFG
 7305      93870700 
 7306 1086 9863     		ld	a4,0(a5)
 7307              		.loc 2 4043 70
 7308 1088 9167     		li	a5,16384
 7309 108a BA97     		add	a5,a4,a5
 7310 108c 23A40720 		sw	zero,520(a5)
4044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQINIT_CAL_DURATION;
4045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_L_DURATION.CFG_ZQ_CAL_L_DURATION =\
 7311              		.loc 2 4045 11
 7312 1090 97070000 		lla	a5,DDRCFG
 7312      93870700 
 7313 1098 9863     		ld	a4,0(a5)
 7314              		.loc 2 4045 66
 7315 109a 9167     		li	a5,16384
 7316 109c BA97     		add	a5,a4,a5
 7317 109e 23A60720 		sw	zero,524(a5)
4046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_L_DURATION;
4047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_S_DURATION.CFG_ZQ_CAL_S_DURATION =\
 7318              		.loc 2 4047 11
 7319 10a2 97070000 		lla	a5,DDRCFG
 7319      93870700 
 7320 10aa 9863     		ld	a4,0(a5)
 7321              		.loc 2 4047 66
 7322 10ac 9167     		li	a5,16384
 7323 10ae BA97     		add	a5,a4,a5
 7324 10b0 23A80720 		sw	zero,528(a5)
4048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_S_DURATION;
4049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_R_DURATION.CFG_ZQ_CAL_R_DURATION =\
 7325              		.loc 2 4049 11
 7326 10b4 97070000 		lla	a5,DDRCFG
 7326      93870700 
 7327 10bc 9863     		ld	a4,0(a5)
 7328              		.loc 2 4049 66
 7329 10be 9167     		li	a5,16384
 7330 10c0 BA97     		add	a5,a4,a5
 7331 10c2 13078002 		li	a4,40
 7332 10c6 23AAE720 		sw	a4,532(a5)
4050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_R_DURATION;
4051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRR.CFG_MRR = LIBERO_SETTING_CFG_MRR;
 7333              		.loc 2 4051 11
 7334 10ca 97070000 		lla	a5,DDRCFG
 7334      93870700 
 7335 10d2 9863     		ld	a4,0(a5)
 7336              		.loc 2 4051 38
 7337 10d4 9167     		li	a5,16384
 7338 10d6 BA97     		add	a5,a4,a5
 7339 10d8 2147     		li	a4,8
 7340 10da 23ACE720 		sw	a4,536(a5)
4052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRW.CFG_MRW = LIBERO_SETTING_CFG_MRW;
 7341              		.loc 2 4052 11
 7342 10de 97070000 		lla	a5,DDRCFG
 7342      93870700 
 7343 10e6 9863     		ld	a4,0(a5)
 7344              		.loc 2 4052 38
 7345 10e8 9167     		li	a5,16384
 7346 10ea BA97     		add	a5,a4,a5
 7347 10ec 2947     		li	a4,10
 7348 10ee 23AEE720 		sw	a4,540(a5)
4053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_POWERDOWN.CFG_ODT_POWERDOWN =\
 7349              		.loc 2 4053 11
 7350 10f2 97070000 		lla	a5,DDRCFG
 7350      93870700 
 7351 10fa 9863     		ld	a4,0(a5)
 7352              		.loc 2 4053 58
 7353 10fc 9167     		li	a5,16384
 7354 10fe BA97     		add	a5,a4,a5
 7355 1100 23A00722 		sw	zero,544(a5)
4054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_POWERDOWN;
4055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WL.CFG_WL = LIBERO_SETTING_CFG_WL;
 7356              		.loc 2 4055 11
 7357 1104 97070000 		lla	a5,DDRCFG
 7357      93870700 
 7358 110c 9863     		ld	a4,0(a5)
 7359              		.loc 2 4055 36
 7360 110e 9167     		li	a5,16384
 7361 1110 BA97     		add	a5,a4,a5
 7362 1112 2147     		li	a4,8
 7363 1114 23A2E722 		sw	a4,548(a5)
4056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RL.CFG_RL = LIBERO_SETTING_CFG_RL;
 7364              		.loc 2 4056 11
 7365 1118 97070000 		lla	a5,DDRCFG
 7365      93870700 
 7366 1120 9863     		ld	a4,0(a5)
 7367              		.loc 2 4056 36
 7368 1122 9167     		li	a5,16384
 7369 1124 BA97     		add	a5,a4,a5
 7370 1126 3947     		li	a4,14
 7371 1128 23A4E722 		sw	a4,552(a5)
4057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CAL_READ_PERIOD.CFG_CAL_READ_PERIOD =\
 7372              		.loc 2 4057 11
 7373 112c 97070000 		lla	a5,DDRCFG
 7373      93870700 
 7374 1134 9863     		ld	a4,0(a5)
 7375              		.loc 2 4057 62
 7376 1136 9167     		li	a5,16384
 7377 1138 BA97     		add	a5,a4,a5
 7378 113a 23A60722 		sw	zero,556(a5)
4058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CAL_READ_PERIOD;
4059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_NUM_CAL_READS.CFG_NUM_CAL_READS =\
 7379              		.loc 2 4059 11
 7380 113e 97070000 		lla	a5,DDRCFG
 7380      93870700 
 7381 1146 9863     		ld	a4,0(a5)
 7382              		.loc 2 4059 58
 7383 1148 9167     		li	a5,16384
 7384 114a BA97     		add	a5,a4,a5
 7385 114c 0547     		li	a4,1
 7386 114e 23A8E722 		sw	a4,560(a5)
4060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_CAL_READS;
4061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_SELF_REFRESH.INIT_SELF_REFRESH =\
 7387              		.loc 2 4061 11
 7388 1152 97070000 		lla	a5,DDRCFG
 7388      93870700 
 7389 115a 9863     		ld	a4,0(a5)
 7390              		.loc 2 4061 58
 7391 115c 9167     		li	a5,16384
 7392 115e BA97     		add	a5,a4,a5
 7393 1160 23AA0722 		sw	zero,564(a5)
4062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_SELF_REFRESH;
4063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_POWER_DOWN.INIT_POWER_DOWN =\
 7394              		.loc 2 4063 11
 7395 1164 97070000 		lla	a5,DDRCFG
 7395      93870700 
 7396 116c 9863     		ld	a4,0(a5)
 7397              		.loc 2 4063 54
 7398 116e 9167     		li	a5,16384
 7399 1170 BA97     		add	a5,a4,a5
 7400 1172 23AE0722 		sw	zero,572(a5)
4064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_POWER_DOWN;
4065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_WRITE.INIT_FORCE_WRITE =\
 7401              		.loc 2 4065 11
 7402 1176 97070000 		lla	a5,DDRCFG
 7402      93870700 
 7403 117e 9863     		ld	a4,0(a5)
 7404              		.loc 2 4065 56
 7405 1180 9167     		li	a5,16384
 7406 1182 BA97     		add	a5,a4,a5
 7407 1184 23A20724 		sw	zero,580(a5)
4066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE;
4067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_WRITE_CS.INIT_FORCE_WRITE_CS =\
 7408              		.loc 2 4067 11
 7409 1188 97070000 		lla	a5,DDRCFG
 7409      93870700 
 7410 1190 9863     		ld	a4,0(a5)
 7411              		.loc 2 4067 62
 7412 1192 9167     		li	a5,16384
 7413 1194 BA97     		add	a5,a4,a5
 7414 1196 23A40724 		sw	zero,584(a5)
4068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE_CS;
4069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_INIT_DISABLE.CFG_CTRLR_INIT_DISABLE =\
 7415              		.loc 2 4069 11
 7416 119a 97070000 		lla	a5,DDRCFG
 7416      93870700 
 7417 11a2 9863     		ld	a4,0(a5)
 7418              		.loc 2 4069 68
 7419 11a4 9167     		li	a5,16384
 7420 11a6 BA97     		add	a5,a4,a5
 7421 11a8 23A60724 		sw	zero,588(a5)
4070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_INIT_DISABLE;
4071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_RDIMM_COMPLETE.INIT_RDIMM_COMPLETE =\
 7422              		.loc 2 4071 11
 7423 11ac 97070000 		lla	a5,DDRCFG
 7423      93870700 
 7424 11b4 9863     		ld	a4,0(a5)
 7425              		.loc 2 4071 62
 7426 11b6 9167     		li	a5,16384
 7427 11b8 BA97     		add	a5,a4,a5
 7428 11ba 23AC0724 		sw	zero,600(a5)
4072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_RDIMM_COMPLETE;
4073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RDIMM_LAT.CFG_RDIMM_LAT =\
 7429              		.loc 2 4073 11
 7430 11be 97070000 		lla	a5,DDRCFG
 7430      93870700 
 7431 11c6 9863     		ld	a4,0(a5)
 7432              		.loc 2 4073 50
 7433 11c8 9167     		li	a5,16384
 7434 11ca BA97     		add	a5,a4,a5
 7435 11cc 23AE0724 		sw	zero,604(a5)
4074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RDIMM_LAT;
4075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RDIMM_BSIDE_INVERT.CFG_RDIMM_BSIDE_INVERT =\
 7436              		.loc 2 4075 11
 7437 11d0 97070000 		lla	a5,DDRCFG
 7437      93870700 
 7438 11d8 9863     		ld	a4,0(a5)
 7439              		.loc 2 4075 68
 7440 11da 9167     		li	a5,16384
 7441 11dc BA97     		add	a5,a4,a5
 7442 11de 0547     		li	a4,1
 7443 11e0 23A0E726 		sw	a4,608(a5)
4076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RDIMM_BSIDE_INVERT;
4077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LRDIMM.CFG_LRDIMM = LIBERO_SETTING_CFG_LRDIMM;
 7444              		.loc 2 4077 11
 7445 11e4 97070000 		lla	a5,DDRCFG
 7445      93870700 
 7446 11ec 9863     		ld	a4,0(a5)
 7447              		.loc 2 4077 44
 7448 11ee 9167     		li	a5,16384
 7449 11f0 BA97     		add	a5,a4,a5
 7450 11f2 23A20726 		sw	zero,612(a5)
4078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MEMORY_RESET_MASK.INIT_MEMORY_RESET_MASK =\
 7451              		.loc 2 4078 11
 7452 11f6 97070000 		lla	a5,DDRCFG
 7452      93870700 
 7453 11fe 9863     		ld	a4,0(a5)
 7454              		.loc 2 4078 68
 7455 1200 9167     		li	a5,16384
 7456 1202 BA97     		add	a5,a4,a5
 7457 1204 23A40726 		sw	zero,616(a5)
4079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MEMORY_RESET_MASK;
4080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RD_PREAMB_TOGGLE.CFG_RD_PREAMB_TOGGLE =\
 7458              		.loc 2 4080 11
 7459 1208 97070000 		lla	a5,DDRCFG
 7459      93870700 
 7460 1210 9863     		ld	a4,0(a5)
 7461              		.loc 2 4080 64
 7462 1212 9167     		li	a5,16384
 7463 1214 BA97     		add	a5,a4,a5
 7464 1216 23A60726 		sw	zero,620(a5)
4081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMB_TOGGLE;
4082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RD_POSTAMBLE.CFG_RD_POSTAMBLE =\
 7465              		.loc 2 4082 11
 7466 121a 97070000 		lla	a5,DDRCFG
 7466      93870700 
 7467 1222 9863     		ld	a4,0(a5)
 7468              		.loc 2 4082 56
 7469 1224 9167     		li	a5,16384
 7470 1226 BA97     		add	a5,a4,a5
 7471 1228 23A80726 		sw	zero,624(a5)
4083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_POSTAMBLE;
4084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PU_CAL.CFG_PU_CAL = LIBERO_SETTING_CFG_PU_CAL;
 7472              		.loc 2 4084 11
 7473 122c 97070000 		lla	a5,DDRCFG
 7473      93870700 
 7474 1234 9863     		ld	a4,0(a5)
 7475              		.loc 2 4084 44
 7476 1236 9167     		li	a5,16384
 7477 1238 BA97     		add	a5,a4,a5
 7478 123a 23AA0726 		sw	zero,628(a5)
4085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DQ_ODT.CFG_DQ_ODT = LIBERO_SETTING_CFG_DQ_ODT;
 7479              		.loc 2 4085 11
 7480 123e 97070000 		lla	a5,DDRCFG
 7480      93870700 
 7481 1246 9863     		ld	a4,0(a5)
 7482              		.loc 2 4085 44
 7483 1248 9167     		li	a5,16384
 7484 124a BA97     		add	a5,a4,a5
 7485 124c 0947     		li	a4,2
 7486 124e 23ACE726 		sw	a4,632(a5)
4086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CA_ODT.CFG_CA_ODT = LIBERO_SETTING_CFG_CA_ODT;
 7487              		.loc 2 4086 11
 7488 1252 97070000 		lla	a5,DDRCFG
 7488      93870700 
 7489 125a 9863     		ld	a4,0(a5)
 7490              		.loc 2 4086 44
 7491 125c 9167     		li	a5,16384
 7492 125e BA97     		add	a5,a4,a5
 7493 1260 1147     		li	a4,4
 7494 1262 23AEE726 		sw	a4,636(a5)
4087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQLATCH_DURATION.CFG_ZQLATCH_DURATION =\
 7495              		.loc 2 4087 11
 7496 1266 97070000 		lla	a5,DDRCFG
 7496      93870700 
 7497 126e 9863     		ld	a4,0(a5)
 7498              		.loc 2 4087 64
 7499 1270 9167     		li	a5,16384
 7500 1272 BA97     		add	a5,a4,a5
 7501 1274 6147     		li	a4,24
 7502 1276 23A0E728 		sw	a4,640(a5)
4088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQLATCH_DURATION;
4089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_SELECT.INIT_CAL_SELECT =\
 7503              		.loc 2 4089 11
 7504 127a 97070000 		lla	a5,DDRCFG
 7504      93870700 
 7505 1282 9863     		ld	a4,0(a5)
 7506              		.loc 2 4089 54
 7507 1284 9167     		li	a5,16384
 7508 1286 BA97     		add	a5,a4,a5
 7509 1288 23A20728 		sw	zero,644(a5)
4090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_SELECT;
4091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_L_R_REQ.INIT_CAL_L_R_REQ =\
 7510              		.loc 2 4091 11
 7511 128c 97070000 		lla	a5,DDRCFG
 7511      93870700 
 7512 1294 9863     		ld	a4,0(a5)
 7513              		.loc 2 4091 56
 7514 1296 9167     		li	a5,16384
 7515 1298 BA97     		add	a5,a4,a5
 7516 129a 23A40728 		sw	zero,648(a5)
4092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_R_REQ;
4093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_L_B_SIZE.INIT_CAL_L_B_SIZE =\
 7517              		.loc 2 4093 11
 7518 129e 97070000 		lla	a5,DDRCFG
 7518      93870700 
 7519 12a6 9863     		ld	a4,0(a5)
 7520              		.loc 2 4093 58
 7521 12a8 9167     		li	a5,16384
 7522 12aa BA97     		add	a5,a4,a5
 7523 12ac 23A60728 		sw	zero,652(a5)
4094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_B_SIZE;
4095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_RWFIFO.INIT_RWFIFO = LIBERO_SETTING_INIT_RWFIFO;
 7524              		.loc 2 4095 11
 7525 12b0 97070000 		lla	a5,DDRCFG
 7525      93870700 
 7526 12b8 9863     		ld	a4,0(a5)
 7527              		.loc 2 4095 46
 7528 12ba 9167     		li	a5,16384
 7529 12bc BA97     		add	a5,a4,a5
 7530 12be 23A0072A 		sw	zero,672(a5)
4096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_RD_DQCAL.INIT_RD_DQCAL =\
 7531              		.loc 2 4096 11
 7532 12c2 97070000 		lla	a5,DDRCFG
 7532      93870700 
 7533 12ca 9863     		ld	a4,0(a5)
 7534              		.loc 2 4096 50
 7535 12cc 9167     		li	a5,16384
 7536 12ce BA97     		add	a5,a4,a5
 7537 12d0 23A2072A 		sw	zero,676(a5)
4097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_RD_DQCAL;
4098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_START_DQSOSC.INIT_START_DQSOSC =\
 7538              		.loc 2 4098 11
 7539 12d4 97070000 		lla	a5,DDRCFG
 7539      93870700 
 7540 12dc 9863     		ld	a4,0(a5)
 7541              		.loc 2 4098 58
 7542 12de 9167     		li	a5,16384
 7543 12e0 BA97     		add	a5,a4,a5
 7544 12e2 23A4072A 		sw	zero,680(a5)
4099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_START_DQSOSC;
4100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_STOP_DQSOSC.INIT_STOP_DQSOSC =\
 7545              		.loc 2 4100 11
 7546 12e6 97070000 		lla	a5,DDRCFG
 7546      93870700 
 7547 12ee 9863     		ld	a4,0(a5)
 7548              		.loc 2 4100 56
 7549 12f0 9167     		li	a5,16384
 7550 12f2 BA97     		add	a5,a4,a5
 7551 12f4 23A6072A 		sw	zero,684(a5)
4101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_STOP_DQSOSC;
4102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START =\
 7552              		.loc 2 4102 11
 7553 12f8 97070000 		lla	a5,DDRCFG
 7553      93870700 
 7554 1300 9863     		ld	a4,0(a5)
 7555              		.loc 2 4102 58
 7556 1302 9167     		li	a5,16384
 7557 1304 BA97     		add	a5,a4,a5
 7558 1306 23A8072A 		sw	zero,688(a5)
4103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ZQ_CAL_START;
4104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WR_POSTAMBLE.CFG_WR_POSTAMBLE =\
 7559              		.loc 2 4104 11
 7560 130a 97070000 		lla	a5,DDRCFG
 7560      93870700 
 7561 1312 9863     		ld	a4,0(a5)
 7562              		.loc 2 4104 56
 7563 1314 9167     		li	a5,16384
 7564 1316 BA97     		add	a5,a4,a5
 7565 1318 23AA072A 		sw	zero,692(a5)
4105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_POSTAMBLE;
4106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_L_ADDR_0.INIT_CAL_L_ADDR_0 =\
 7566              		.loc 2 4106 11
 7567 131c 97070000 		lla	a5,DDRCFG
 7567      93870700 
 7568 1324 9863     		ld	a4,0(a5)
 7569              		.loc 2 4106 58
 7570 1326 9167     		li	a5,16384
 7571 1328 BA97     		add	a5,a4,a5
 7572 132a 23AE072A 		sw	zero,700(a5)
4107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_ADDR_0;
4108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_L_ADDR_1.INIT_CAL_L_ADDR_1 =\
 7573              		.loc 2 4108 11
 7574 132e 97070000 		lla	a5,DDRCFG
 7574      93870700 
 7575 1336 9863     		ld	a4,0(a5)
 7576              		.loc 2 4108 58
 7577 1338 9167     		li	a5,16384
 7578 133a BA97     		add	a5,a4,a5
 7579 133c 23A0072C 		sw	zero,704(a5)
4109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_ADDR_1;
4110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLUPD_TRIG.CFG_CTRLUPD_TRIG =\
 7580              		.loc 2 4110 11
 7581 1340 97070000 		lla	a5,DDRCFG
 7581      93870700 
 7582 1348 9863     		ld	a4,0(a5)
 7583              		.loc 2 4110 56
 7584 134a 9167     		li	a5,16384
 7585 134c BA97     		add	a5,a4,a5
 7586 134e 23A2072C 		sw	zero,708(a5)
4111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLUPD_TRIG;
4112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLUPD_START_DELAY.CFG_CTRLUPD_START_DELAY =\
 7587              		.loc 2 4112 11
 7588 1352 97070000 		lla	a5,DDRCFG
 7588      93870700 
 7589 135a 9863     		ld	a4,0(a5)
 7590              		.loc 2 4112 70
 7591 135c 9167     		li	a5,16384
 7592 135e BA97     		add	a5,a4,a5
 7593 1360 23A4072C 		sw	zero,712(a5)
4113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLUPD_START_DELAY;
4114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DFI_T_CTRLUPD_MAX.CFG_DFI_T_CTRLUPD_MAX =\
 7594              		.loc 2 4114 11
 7595 1364 97070000 		lla	a5,DDRCFG
 7595      93870700 
 7596 136c 9863     		ld	a4,0(a5)
 7597              		.loc 2 4114 66
 7598 136e 9167     		li	a5,16384
 7599 1370 BA97     		add	a5,a4,a5
 7600 1372 23A6072C 		sw	zero,716(a5)
4115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_CTRLUPD_MAX;
4116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_SEL.CFG_CTRLR_BUSY_SEL =\
 7601              		.loc 2 4116 11
 7602 1376 97070000 		lla	a5,DDRCFG
 7602      93870700 
 7603 137e 9863     		ld	a4,0(a5)
 7604              		.loc 2 4116 60
 7605 1380 9167     		li	a5,16384
 7606 1382 BA97     		add	a5,a4,a5
 7607 1384 23A8072C 		sw	zero,720(a5)
4117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_SEL;
4118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_VALUE.CFG_CTRLR_BUSY_VALUE =\
 7608              		.loc 2 4118 11
 7609 1388 97070000 		lla	a5,DDRCFG
 7609      93870700 
 7610 1390 9863     		ld	a4,0(a5)
 7611              		.loc 2 4118 64
 7612 1392 9167     		li	a5,16384
 7613 1394 BA97     		add	a5,a4,a5
 7614 1396 23AA072C 		sw	zero,724(a5)
4119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_VALUE;
4120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_TURN_OFF_DELAY.CFG_CTRLR_BUSY_TURN_OFF_DELAY =\
 7615              		.loc 2 4120 11
 7616 139a 97070000 		lla	a5,DDRCFG
 7616      93870700 
 7617 13a2 9863     		ld	a4,0(a5)
 7618              		.loc 2 4120 82
 7619 13a4 9167     		li	a5,16384
 7620 13a6 BA97     		add	a5,a4,a5
 7621 13a8 23AC072C 		sw	zero,728(a5)
4121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_TURN_OFF_DELAY;
4122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW.CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW =\
 7622              		.loc 2 4122 11
 7623 13ac 97070000 		lla	a5,DDRCFG
 7623      93870700 
 7624 13b4 9863     		ld	a4,0(a5)
 7625              		.loc 2 4122 92
 7626 13b6 9167     		li	a5,16384
 7627 13b8 BA97     		add	a5,a4,a5
 7628 13ba 23AE072C 		sw	zero,732(a5)
4123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW;
4124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_RESTART_HOLDOFF.CFG_CTRLR_BUSY_RESTART_HOLDOFF =\
 7629              		.loc 2 4124 11
 7630 13be 97070000 		lla	a5,DDRCFG
 7630      93870700 
 7631 13c6 9863     		ld	a4,0(a5)
 7632              		.loc 2 4124 84
 7633 13c8 9167     		li	a5,16384
 7634 13ca BA97     		add	a5,a4,a5
 7635 13cc 23A0072E 		sw	zero,736(a5)
4125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_RESTART_HOLDOFF;
4126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PARITY_RDIMM_DELAY.CFG_PARITY_RDIMM_DELAY =\
 7636              		.loc 2 4126 11
 7637 13d0 97070000 		lla	a5,DDRCFG
 7637      93870700 
 7638 13d8 9863     		ld	a4,0(a5)
 7639              		.loc 2 4126 68
 7640 13da 9167     		li	a5,16384
 7641 13dc BA97     		add	a5,a4,a5
 7642 13de 23A2072E 		sw	zero,740(a5)
4127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PARITY_RDIMM_DELAY;
4128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_ENABLE.CFG_CTRLR_BUSY_ENABLE =\
 7643              		.loc 2 4128 11
 7644 13e2 97070000 		lla	a5,DDRCFG
 7644      93870700 
 7645 13ea 9863     		ld	a4,0(a5)
 7646              		.loc 2 4128 66
 7647 13ec 9167     		li	a5,16384
 7648 13ee BA97     		add	a5,a4,a5
 7649 13f0 23A4072E 		sw	zero,744(a5)
4129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_ENABLE;
4130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ASYNC_ODT.CFG_ASYNC_ODT =\
 7650              		.loc 2 4130 11
 7651 13f4 97070000 		lla	a5,DDRCFG
 7651      93870700 
 7652 13fc 9863     		ld	a4,0(a5)
 7653              		.loc 2 4130 50
 7654 13fe 9167     		li	a5,16384
 7655 1400 BA97     		add	a5,a4,a5
 7656 1402 23A6072E 		sw	zero,748(a5)
4131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ASYNC_ODT;
4132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_DURATION.CFG_ZQ_CAL_DURATION =\
 7657              		.loc 2 4132 11
 7658 1406 97070000 		lla	a5,DDRCFG
 7658      93870700 
 7659 140e 9863     		ld	a4,0(a5)
 7660              		.loc 2 4132 62
 7661 1410 9167     		li	a5,16384
 7662 1412 BA97     		add	a5,a4,a5
 7663 1414 13070032 		li	a4,800
 7664 1418 23A8E72E 		sw	a4,752(a5)
4133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_DURATION;
4134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRRI.CFG_MRRI = LIBERO_SETTING_CFG_MRRI;
 7665              		.loc 2 4134 11
 7666 141c 97070000 		lla	a5,DDRCFG
 7666      93870700 
 7667 1424 9863     		ld	a4,0(a5)
 7668              		.loc 2 4134 40
 7669 1426 9167     		li	a5,16384
 7670 1428 BA97     		add	a5,a4,a5
 7671 142a 4947     		li	a4,18
 7672 142c 23AAE72E 		sw	a4,756(a5)
4135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ODT_FORCE_EN.INIT_ODT_FORCE_EN =\
 7673              		.loc 2 4135 11
 7674 1430 97070000 		lla	a5,DDRCFG
 7674      93870700 
 7675 1438 9863     		ld	a4,0(a5)
 7676              		.loc 2 4135 58
 7677 143a 9167     		li	a5,16384
 7678 143c BA97     		add	a5,a4,a5
 7679 143e 23AC072E 		sw	zero,760(a5)
4136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ODT_FORCE_EN;
4137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ODT_FORCE_RANK.INIT_ODT_FORCE_RANK =\
 7680              		.loc 2 4137 11
 7681 1442 97070000 		lla	a5,DDRCFG
 7681      93870700 
 7682 144a 9863     		ld	a4,0(a5)
 7683              		.loc 2 4137 62
 7684 144c 9167     		li	a5,16384
 7685 144e BA97     		add	a5,a4,a5
 7686 1450 23AE072E 		sw	zero,764(a5)
4138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ODT_FORCE_RANK;
4139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PHYUPD_ACK_DELAY.CFG_PHYUPD_ACK_DELAY =\
 7687              		.loc 2 4139 11
 7688 1454 97070000 		lla	a5,DDRCFG
 7688      93870700 
 7689 145c 9863     		ld	a4,0(a5)
 7690              		.loc 2 4139 64
 7691 145e 9167     		li	a5,16384
 7692 1460 BA97     		add	a5,a4,a5
 7693 1462 23A00730 		sw	zero,768(a5)
4140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PHYUPD_ACK_DELAY;
4141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MIRROR_X16_BG0_BG1.CFG_MIRROR_X16_BG0_BG1 =\
 7694              		.loc 2 4141 11
 7695 1466 97070000 		lla	a5,DDRCFG
 7695      93870700 
 7696 146e 9863     		ld	a4,0(a5)
 7697              		.loc 2 4141 68
 7698 1470 9167     		li	a5,16384
 7699 1472 BA97     		add	a5,a4,a5
 7700 1474 23A20730 		sw	zero,772(a5)
4142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MIRROR_X16_BG0_BG1;
4143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_PDA_MR_W_REQ.INIT_PDA_MR_W_REQ =\
 7701              		.loc 2 4143 11
 7702 1478 97070000 		lla	a5,DDRCFG
 7702      93870700 
 7703 1480 9863     		ld	a4,0(a5)
 7704              		.loc 2 4143 58
 7705 1482 9167     		li	a5,16384
 7706 1484 BA97     		add	a5,a4,a5
 7707 1486 23A40730 		sw	zero,776(a5)
4144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PDA_MR_W_REQ;
4145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_PDA_NIBBLE_SELECT.INIT_PDA_NIBBLE_SELECT =\
 7708              		.loc 2 4145 11
 7709 148a 97070000 		lla	a5,DDRCFG
 7709      93870700 
 7710 1492 9863     		ld	a4,0(a5)
 7711              		.loc 2 4145 68
 7712 1494 9167     		li	a5,16384
 7713 1496 BA97     		add	a5,a4,a5
 7714 1498 23A60730 		sw	zero,780(a5)
4146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PDA_NIBBLE_SELECT;
4147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH.CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH =\
 7715              		.loc 2 4147 11
 7716 149c 97070000 		lla	a5,DDRCFG
 7716      93870700 
 7717 14a4 9863     		ld	a4,0(a5)
 7718              		.loc 2 4147 96
 7719 14a6 9167     		li	a5,16384
 7720 14a8 BA97     		add	a5,a4,a5
 7721 14aa 23A80730 		sw	zero,784(a5)
4148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH;
4149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CKSRE.CFG_CKSRE = LIBERO_SETTING_CFG_CKSRE;
 7722              		.loc 2 4149 11
 7723 14ae 97070000 		lla	a5,DDRCFG
 7723      93870700 
 7724 14b6 9863     		ld	a4,0(a5)
 7725              		.loc 2 4149 42
 7726 14b8 9167     		li	a5,16384
 7727 14ba BA97     		add	a5,a4,a5
 7728 14bc 2147     		li	a4,8
 7729 14be 23AAE730 		sw	a4,788(a5)
4150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CKSRX.CFG_CKSRX = LIBERO_SETTING_CFG_CKSRX;
 7730              		.loc 2 4150 11
 7731 14c2 97070000 		lla	a5,DDRCFG
 7731      93870700 
 7732 14ca 9863     		ld	a4,0(a5)
 7733              		.loc 2 4150 42
 7734 14cc 9167     		li	a5,16384
 7735 14ce BA97     		add	a5,a4,a5
 7736 14d0 2D47     		li	a4,11
 7737 14d2 23ACE730 		sw	a4,792(a5)
4151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RCD_STAB.CFG_RCD_STAB = LIBERO_SETTING_CFG_RCD_STAB;
 7738              		.loc 2 4151 11
 7739 14d6 97070000 		lla	a5,DDRCFG
 7739      93870700 
 7740 14de 9863     		ld	a4,0(a5)
 7741              		.loc 2 4151 48
 7742 14e0 9167     		li	a5,16384
 7743 14e2 BA97     		add	a5,a4,a5
 7744 14e4 23AE0730 		sw	zero,796(a5)
4152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DFI_T_CTRL_DELAY.CFG_DFI_T_CTRL_DELAY =\
 7745              		.loc 2 4152 11
 7746 14e8 97070000 		lla	a5,DDRCFG
 7746      93870700 
 7747 14f0 9863     		ld	a4,0(a5)
 7748              		.loc 2 4152 64
 7749 14f2 9167     		li	a5,16384
 7750 14f4 BA97     		add	a5,a4,a5
 7751 14f6 23A00732 		sw	zero,800(a5)
4153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_CTRL_DELAY;
4154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DFI_T_DRAM_CLK_ENABLE.CFG_DFI_T_DRAM_CLK_ENABLE =\
 7752              		.loc 2 4154 11
 7753 14fa 97070000 		lla	a5,DDRCFG
 7753      93870700 
 7754 1502 9863     		ld	a4,0(a5)
 7755              		.loc 2 4154 74
 7756 1504 9167     		li	a5,16384
 7757 1506 BA97     		add	a5,a4,a5
 7758 1508 23A20732 		sw	zero,804(a5)
4155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_DRAM_CLK_ENABLE;
4156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_IDLE_TIME_TO_SELF_REFRESH.CFG_IDLE_TIME_TO_SELF_REFRESH =\
 7759              		.loc 2 4156 11
 7760 150c 97070000 		lla	a5,DDRCFG
 7760      93870700 
 7761 1514 9863     		ld	a4,0(a5)
 7762              		.loc 2 4156 82
 7763 1516 9167     		li	a5,16384
 7764 1518 BA97     		add	a5,a4,a5
 7765 151a 23A40732 		sw	zero,808(a5)
4157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_IDLE_TIME_TO_SELF_REFRESH;
4158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_IDLE_TIME_TO_POWER_DOWN.CFG_IDLE_TIME_TO_POWER_DOWN =\
 7766              		.loc 2 4158 11
 7767 151e 97070000 		lla	a5,DDRCFG
 7767      93870700 
 7768 1526 9863     		ld	a4,0(a5)
 7769              		.loc 2 4158 78
 7770 1528 9167     		li	a5,16384
 7771 152a BA97     		add	a5,a4,a5
 7772 152c 23A60732 		sw	zero,812(a5)
4159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_IDLE_TIME_TO_POWER_DOWN;
4160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BURST_RW_REFRESH_HOLDOFF.CFG_BURST_RW_REFRESH_HOLDOFF =\
 7773              		.loc 2 4160 11
 7774 1530 97070000 		lla	a5,DDRCFG
 7774      93870700 
 7775 1538 9863     		ld	a4,0(a5)
 7776              		.loc 2 4160 80
 7777 153a 9167     		li	a5,16384
 7778 153c BA97     		add	a5,a4,a5
 7779 153e 23A80732 		sw	zero,816(a5)
4161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BURST_RW_REFRESH_HOLDOFF;
4162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BG_INTERLEAVE.CFG_BG_INTERLEAVE =\
 7780              		.loc 2 4162 11
 7781 1542 97070000 		lla	a5,DDRCFG
 7781      93870700 
 7782 154a 9863     		ld	a4,0(a5)
 7783              		.loc 2 4162 58
 7784 154c 9167     		li	a5,16384
 7785 154e BA97     		add	a5,a4,a5
 7786 1550 0547     		li	a4,1
 7787 1552 23A2E738 		sw	a4,900(a5)
4163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BG_INTERLEAVE;
4164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_REFRESH_DURING_PHY_TRAINING.CFG_REFRESH_DURING_PHY_TRAINING =\
 7788              		.loc 2 4164 11
 7789 1556 97070000 		lla	a5,DDRCFG
 7789      93870700 
 7790 155e 9863     		ld	a4,0(a5)
 7791              		.loc 2 4164 86
 7792 1560 9167     		li	a5,16384
 7793 1562 BA97     		add	a5,a4,a5
 7794 1564 23AE073E 		sw	zero,1020(a5)
4165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REFRESH_DURING_PHY_TRAINING;
4166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P0.CFG_STARVE_TIMEOUT_P0 =\
 7795              		.loc 2 4166 11
 7796 1568 97070000 		lla	a5,DDRCFG
 7796      93870700 
 7797 1570 9863     		ld	a4,0(a5)
 7798              		.loc 2 4166 62
 7799 1572 9567     		li	a5,20480
 7800 1574 BA97     		add	a5,a4,a5
 7801 1576 23A007C0 		sw	zero,-1024(a5)
4167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P0;
4168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P1.CFG_STARVE_TIMEOUT_P1 =\
 7802              		.loc 2 4168 11
 7803 157a 97070000 		lla	a5,DDRCFG
 7803      93870700 
 7804 1582 9863     		ld	a4,0(a5)
 7805              		.loc 2 4168 62
 7806 1584 9567     		li	a5,20480
 7807 1586 BA97     		add	a5,a4,a5
 7808 1588 23A207C0 		sw	zero,-1020(a5)
4169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P1;
4170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P2.CFG_STARVE_TIMEOUT_P2 =\
 7809              		.loc 2 4170 11
 7810 158c 97070000 		lla	a5,DDRCFG
 7810      93870700 
 7811 1594 9863     		ld	a4,0(a5)
 7812              		.loc 2 4170 62
 7813 1596 9567     		li	a5,20480
 7814 1598 BA97     		add	a5,a4,a5
 7815 159a 23A407C0 		sw	zero,-1016(a5)
4171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P2;
4172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P3.CFG_STARVE_TIMEOUT_P3 =\
 7816              		.loc 2 4172 11
 7817 159e 97070000 		lla	a5,DDRCFG
 7817      93870700 
 7818 15a6 9863     		ld	a4,0(a5)
 7819              		.loc 2 4172 62
 7820 15a8 9567     		li	a5,20480
 7821 15aa BA97     		add	a5,a4,a5
 7822 15ac 23A607C0 		sw	zero,-1012(a5)
4173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P3;
4174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P4.CFG_STARVE_TIMEOUT_P4 =\
 7823              		.loc 2 4174 11
 7824 15b0 97070000 		lla	a5,DDRCFG
 7824      93870700 
 7825 15b8 9863     		ld	a4,0(a5)
 7826              		.loc 2 4174 62
 7827 15ba 9567     		li	a5,20480
 7828 15bc BA97     		add	a5,a4,a5
 7829 15be 23A807C0 		sw	zero,-1008(a5)
4175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P4;
4176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P5.CFG_STARVE_TIMEOUT_P5 =\
 7830              		.loc 2 4176 11
 7831 15c2 97070000 		lla	a5,DDRCFG
 7831      93870700 
 7832 15ca 9863     		ld	a4,0(a5)
 7833              		.loc 2 4176 62
 7834 15cc 9567     		li	a5,20480
 7835 15ce BA97     		add	a5,a4,a5
 7836 15d0 23AA07C0 		sw	zero,-1004(a5)
4177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P5;
4178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P6.CFG_STARVE_TIMEOUT_P6 =\
 7837              		.loc 2 4178 11
 7838 15d4 97070000 		lla	a5,DDRCFG
 7838      93870700 
 7839 15dc 9863     		ld	a4,0(a5)
 7840              		.loc 2 4178 62
 7841 15de 9567     		li	a5,20480
 7842 15e0 BA97     		add	a5,a4,a5
 7843 15e2 23AC07C0 		sw	zero,-1000(a5)
4179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P6;
4180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P7.CFG_STARVE_TIMEOUT_P7 =\
 7844              		.loc 2 4180 11
 7845 15e6 97070000 		lla	a5,DDRCFG
 7845      93870700 
 7846 15ee 9863     		ld	a4,0(a5)
 7847              		.loc 2 4180 62
 7848 15f0 9567     		li	a5,20480
 7849 15f2 BA97     		add	a5,a4,a5
 7850 15f4 23AE07C0 		sw	zero,-996(a5)
4181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P7;
4182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_REORDER_EN.CFG_REORDER_EN =\
 7851              		.loc 2 4182 11
 7852 15f8 97070000 		lla	a5,DDRCFG
 7852      93870700 
 7853 1600 9863     		ld	a4,0(a5)
 7854              		.loc 2 4182 51
 7855 1602 9567     		li	a5,20480
 7856 1604 BA97     		add	a5,a4,a5
 7857 1606 0547     		li	a4,1
 7858 1608 98C3     		sw	a4,0(a5)
4183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_EN;
4184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_REORDER_QUEUE_EN.CFG_REORDER_QUEUE_EN =\
 7859              		.loc 2 4184 11
 7860 160a 97070000 		lla	a5,DDRCFG
 7860      93870700 
 7861 1612 9863     		ld	a4,0(a5)
 7862              		.loc 2 4184 63
 7863 1614 9567     		li	a5,20480
 7864 1616 BA97     		add	a5,a4,a5
 7865 1618 0547     		li	a4,1
 7866 161a D8C3     		sw	a4,4(a5)
4185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_QUEUE_EN;
4186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_INTRAPORT_REORDER_EN.CFG_INTRAPORT_REORDER_EN =\
 7867              		.loc 2 4186 11
 7868 161c 97070000 		lla	a5,DDRCFG
 7868      93870700 
 7869 1624 9863     		ld	a4,0(a5)
 7870              		.loc 2 4186 71
 7871 1626 9567     		li	a5,20480
 7872 1628 BA97     		add	a5,a4,a5
 7873 162a 23A40700 		sw	zero,8(a5)
4187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INTRAPORT_REORDER_EN;
4188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_MAINTAIN_COHERENCY.CFG_MAINTAIN_COHERENCY =\
 7874              		.loc 2 4188 11
 7875 162e 97070000 		lla	a5,DDRCFG
 7875      93870700 
 7876 1636 9863     		ld	a4,0(a5)
 7877              		.loc 2 4188 67
 7878 1638 9567     		li	a5,20480
 7879 163a BA97     		add	a5,a4,a5
 7880 163c 0547     		li	a4,1
 7881 163e D8C7     		sw	a4,12(a5)
4189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MAINTAIN_COHERENCY;
4190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_Q_AGE_LIMIT.CFG_Q_AGE_LIMIT =\
 7882              		.loc 2 4190 11
 7883 1640 97070000 		lla	a5,DDRCFG
 7883      93870700 
 7884 1648 9863     		ld	a4,0(a5)
 7885              		.loc 2 4190 53
 7886 164a 9567     		li	a5,20480
 7887 164c BA97     		add	a5,a4,a5
 7888 164e 1307F00F 		li	a4,255
 7889 1652 98CB     		sw	a4,16(a5)
4191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_Q_AGE_LIMIT;
4192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_RO_CLOSED_PAGE_POLICY.CFG_RO_CLOSED_PAGE_POLICY =\
 7890              		.loc 2 4192 11
 7891 1654 97070000 		lla	a5,DDRCFG
 7891      93870700 
 7892 165c 9863     		ld	a4,0(a5)
 7893              		.loc 2 4192 73
 7894 165e 9567     		li	a5,20480
 7895 1660 BA97     		add	a5,a4,a5
 7896 1662 23AC0700 		sw	zero,24(a5)
4193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RO_CLOSED_PAGE_POLICY;
4194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_REORDER_RW_ONLY.CFG_REORDER_RW_ONLY =\
 7897              		.loc 2 4194 11
 7898 1666 97070000 		lla	a5,DDRCFG
 7898      93870700 
 7899 166e 9863     		ld	a4,0(a5)
 7900              		.loc 2 4194 61
 7901 1670 9567     		li	a5,20480
 7902 1672 BA97     		add	a5,a4,a5
 7903 1674 23AE0700 		sw	zero,28(a5)
4195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_RW_ONLY;
4196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_RO_PRIORITY_EN.CFG_RO_PRIORITY_EN =\
 7904              		.loc 2 4196 11
 7905 1678 97070000 		lla	a5,DDRCFG
 7905      93870700 
 7906 1680 9863     		ld	a4,0(a5)
 7907              		.loc 2 4196 59
 7908 1682 9567     		li	a5,20480
 7909 1684 BA97     		add	a5,a4,a5
 7910 1686 23A00702 		sw	zero,32(a5)
4197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RO_PRIORITY_EN;
4198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->RMW.CFG_DM_EN.CFG_DM_EN = LIBERO_SETTING_CFG_DM_EN;
 7911              		.loc 2 4198 11
 7912 168a 97070000 		lla	a5,DDRCFG
 7912      93870700 
 7913 1692 9863     		ld	a4,0(a5)
 7914              		.loc 2 4198 37
 7915 1694 9567     		li	a5,20480
 7916 1696 BA97     		add	a5,a4,a5
 7917 1698 23A00740 		sw	zero,1024(a5)
4199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->RMW.CFG_RMW_EN.CFG_RMW_EN = LIBERO_SETTING_CFG_RMW_EN;
 7918              		.loc 2 4199 11
 7919 169c 97070000 		lla	a5,DDRCFG
 7919      93870700 
 7920 16a4 9863     		ld	a4,0(a5)
 7921              		.loc 2 4199 39
 7922 16a6 9567     		li	a5,20480
 7923 16a8 BA97     		add	a5,a4,a5
 7924 16aa 0547     		li	a4,1
 7925 16ac 23A2E740 		sw	a4,1028(a5)
4200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.CFG_ECC_CORRECTION_EN.CFG_ECC_CORRECTION_EN =\
 7926              		.loc 2 4200 11
 7927 16b0 97070000 		lla	a5,DDRCFG
 7927      93870700 
 7928 16b8 9863     		ld	a4,0(a5)
 7929              		.loc 2 4200 61
 7930 16ba 9967     		li	a5,24576
 7931 16bc BA97     		add	a5,a4,a5
 7932 16be 23A00780 		sw	zero,-2048(a5)
4201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ECC_CORRECTION_EN;
4202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.CFG_ECC_BYPASS.CFG_ECC_BYPASS = LIBERO_SETTING_CFG_ECC_BYPASS;
 7933              		.loc 2 4202 11
 7934 16c2 97070000 		lla	a5,DDRCFG
 7934      93870700 
 7935 16ca 9863     		ld	a4,0(a5)
 7936              		.loc 2 4202 47
 7937 16cc 9967     		li	a5,24576
 7938 16ce BA97     		add	a5,a4,a5
 7939 16d0 23A00784 		sw	zero,-1984(a5)
4203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.INIT_WRITE_DATA_1B_ECC_ERROR_GEN.INIT_WRITE_DATA_1B_ECC_ERROR_GEN =\
 7940              		.loc 2 4203 11
 7941 16d4 97070000 		lla	a5,DDRCFG
 7941      93870700 
 7942 16dc 9863     		ld	a4,0(a5)
 7943              		.loc 2 4203 83
 7944 16de 9967     		li	a5,24576
 7945 16e0 BA97     		add	a5,a4,a5
 7946 16e2 23A20784 		sw	zero,-1980(a5)
4204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_WRITE_DATA_1B_ECC_ERROR_GEN;
4205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.INIT_WRITE_DATA_2B_ECC_ERROR_GEN.INIT_WRITE_DATA_2B_ECC_ERROR_GEN =\
 7947              		.loc 2 4205 11
 7948 16e6 97070000 		lla	a5,DDRCFG
 7948      93870700 
 7949 16ee 9863     		ld	a4,0(a5)
 7950              		.loc 2 4205 83
 7951 16f0 9967     		li	a5,24576
 7952 16f2 BA97     		add	a5,a4,a5
 7953 16f4 23A40784 		sw	zero,-1976(a5)
4206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_WRITE_DATA_2B_ECC_ERROR_GEN;
4207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.CFG_ECC_1BIT_INT_THRESH.CFG_ECC_1BIT_INT_THRESH =\
 7954              		.loc 2 4207 11
 7955 16f8 97070000 		lla	a5,DDRCFG
 7955      93870700 
 7956 1700 9863     		ld	a4,0(a5)
 7957              		.loc 2 4207 65
 7958 1702 9967     		li	a5,24576
 7959 1704 BA97     		add	a5,a4,a5
 7960 1706 23AE0784 		sw	zero,-1956(a5)
4208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ECC_1BIT_INT_THRESH;
4209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->READ_CAPT.INIT_READ_CAPTURE_ADDR.INIT_READ_CAPTURE_ADDR =\
 7961              		.loc 2 4209 11
 7962 170a 97070000 		lla	a5,DDRCFG
 7962      93870700 
 7963 1712 9863     		ld	a4,0(a5)
 7964              		.loc 2 4209 69
 7965 1714 9967     		li	a5,24576
 7966 1716 BA97     		add	a5,a4,a5
 7967 1718 23A007C0 		sw	zero,-1024(a5)
4210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_READ_CAPTURE_ADDR;
4211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_ERROR_GROUP_SEL.CFG_ERROR_GROUP_SEL =\
 7968              		.loc 2 4211 11
 7969 171c 97070000 		lla	a5,DDRCFG
 7969      93870700 
 7970 1724 9863     		ld	a4,0(a5)
 7971              		.loc 2 4211 57
 7972 1726 9967     		li	a5,24576
 7973 1728 BA97     		add	a5,a4,a5
 7974 172a 23A00740 		sw	zero,1024(a5)
4212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ERROR_GROUP_SEL;
4213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_DATA_SEL.CFG_DATA_SEL = LIBERO_SETTING_CFG_DATA_SEL;
 7975              		.loc 2 4213 11
 7976 172e 97070000 		lla	a5,DDRCFG
 7976      93870700 
 7977 1736 9863     		ld	a4,0(a5)
 7978              		.loc 2 4213 43
 7979 1738 9967     		li	a5,24576
 7980 173a BA97     		add	a5,a4,a5
 7981 173c 23A20740 		sw	zero,1028(a5)
4214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MODE.CFG_TRIG_MODE = LIBERO_SETTING_CFG_TRIG_MODE;
 7982              		.loc 2 4214 11
 7983 1740 97070000 		lla	a5,DDRCFG
 7983      93870700 
 7984 1748 9863     		ld	a4,0(a5)
 7985              		.loc 2 4214 45
 7986 174a 9967     		li	a5,24576
 7987 174c BA97     		add	a5,a4,a5
 7988 174e 23A40740 		sw	zero,1032(a5)
4215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_POST_TRIG_CYCS.CFG_POST_TRIG_CYCS =\
 7989              		.loc 2 4215 11
 7990 1752 97070000 		lla	a5,DDRCFG
 7990      93870700 
 7991 175a 9863     		ld	a4,0(a5)
 7992              		.loc 2 4215 55
 7993 175c 9967     		li	a5,24576
 7994 175e BA97     		add	a5,a4,a5
 7995 1760 23A60740 		sw	zero,1036(a5)
4216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_POST_TRIG_CYCS;
4217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MASK.CFG_TRIG_MASK = LIBERO_SETTING_CFG_TRIG_MASK;
 7996              		.loc 2 4217 11
 7997 1764 97070000 		lla	a5,DDRCFG
 7997      93870700 
 7998 176c 9863     		ld	a4,0(a5)
 7999              		.loc 2 4217 45
 8000 176e 9967     		li	a5,24576
 8001 1770 BA97     		add	a5,a4,a5
 8002 1772 23A80740 		sw	zero,1040(a5)
4218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_EN_MASK.CFG_EN_MASK = LIBERO_SETTING_CFG_EN_MASK;
 8003              		.loc 2 4218 11
 8004 1776 97070000 		lla	a5,DDRCFG
 8004      93870700 
 8005 177e 9863     		ld	a4,0(a5)
 8006              		.loc 2 4218 41
 8007 1780 9967     		li	a5,24576
 8008 1782 BA97     		add	a5,a4,a5
 8009 1784 23AA0740 		sw	zero,1044(a5)
4219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_ADDR.MTC_ACQ_ADDR = LIBERO_SETTING_MTC_ACQ_ADDR;
 8010              		.loc 2 4219 11
 8011 1788 97070000 		lla	a5,DDRCFG
 8011      93870700 
 8012 1790 9863     		ld	a4,0(a5)
 8013              		.loc 2 4219 43
 8014 1792 9967     		li	a5,24576
 8015 1794 BA97     		add	a5,a4,a5
 8016 1796 23AC0740 		sw	zero,1048(a5)
4220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MT_ADDR_0.CFG_TRIG_MT_ADDR_0 =\
 8017              		.loc 2 4220 11
 8018 179a 97070000 		lla	a5,DDRCFG
 8018      93870700 
 8019 17a2 9863     		ld	a4,0(a5)
 8020              		.loc 2 4220 55
 8021 17a4 9967     		li	a5,24576
 8022 17a6 BA97     		add	a5,a4,a5
 8023 17a8 23A80742 		sw	zero,1072(a5)
4221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_MT_ADDR_0;
4222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MT_ADDR_1.CFG_TRIG_MT_ADDR_1 =\
 8024              		.loc 2 4222 11
 8025 17ac 97070000 		lla	a5,DDRCFG
 8025      93870700 
 8026 17b4 9863     		ld	a4,0(a5)
 8027              		.loc 2 4222 55
 8028 17b6 9967     		li	a5,24576
 8029 17b8 BA97     		add	a5,a4,a5
 8030 17ba 23AA0742 		sw	zero,1076(a5)
4223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_MT_ADDR_1;
4224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_0.CFG_TRIG_ERR_MASK_0 =\
 8031              		.loc 2 4224 11
 8032 17be 97070000 		lla	a5,DDRCFG
 8032      93870700 
 8033 17c6 9863     		ld	a4,0(a5)
 8034              		.loc 2 4224 57
 8035 17c8 9967     		li	a5,24576
 8036 17ca BA97     		add	a5,a4,a5
 8037 17cc 23AC0742 		sw	zero,1080(a5)
4225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_0;
4226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_1.CFG_TRIG_ERR_MASK_1 =\
 8038              		.loc 2 4226 11
 8039 17d0 97070000 		lla	a5,DDRCFG
 8039      93870700 
 8040 17d8 9863     		ld	a4,0(a5)
 8041              		.loc 2 4226 57
 8042 17da 9967     		li	a5,24576
 8043 17dc BA97     		add	a5,a4,a5
 8044 17de 23AE0742 		sw	zero,1084(a5)
4227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_1;
4228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_2.CFG_TRIG_ERR_MASK_2 =\
 8045              		.loc 2 4228 11
 8046 17e2 97070000 		lla	a5,DDRCFG
 8046      93870700 
 8047 17ea 9863     		ld	a4,0(a5)
 8048              		.loc 2 4228 57
 8049 17ec 9967     		li	a5,24576
 8050 17ee BA97     		add	a5,a4,a5
 8051 17f0 23A00744 		sw	zero,1088(a5)
4229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_2;
4230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_3.CFG_TRIG_ERR_MASK_3 =\
 8052              		.loc 2 4230 11
 8053 17f4 97070000 		lla	a5,DDRCFG
 8053      93870700 
 8054 17fc 9863     		ld	a4,0(a5)
 8055              		.loc 2 4230 57
 8056 17fe 9967     		li	a5,24576
 8057 1800 BA97     		add	a5,a4,a5
 8058 1802 23A20744 		sw	zero,1092(a5)
4231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_3;
4232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_4.CFG_TRIG_ERR_MASK_4 =\
 8059              		.loc 2 4232 11
 8060 1806 97070000 		lla	a5,DDRCFG
 8060      93870700 
 8061 180e 9863     		ld	a4,0(a5)
 8062              		.loc 2 4232 57
 8063 1810 9967     		li	a5,24576
 8064 1812 BA97     		add	a5,a4,a5
 8065 1814 23A40744 		sw	zero,1096(a5)
4233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_4;
4234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_WR_DATA_0.MTC_ACQ_WR_DATA_0 =\
 8066              		.loc 2 4234 11
 8067 1818 97070000 		lla	a5,DDRCFG
 8067      93870700 
 8068 1820 9863     		ld	a4,0(a5)
 8069              		.loc 2 4234 53
 8070 1822 9967     		li	a5,24576
 8071 1824 BA97     		add	a5,a4,a5
 8072 1826 23A60744 		sw	zero,1100(a5)
4235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_0;
4236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_WR_DATA_1.MTC_ACQ_WR_DATA_1 =\
 8073              		.loc 2 4236 11
 8074 182a 97070000 		lla	a5,DDRCFG
 8074      93870700 
 8075 1832 9863     		ld	a4,0(a5)
 8076              		.loc 2 4236 53
 8077 1834 9967     		li	a5,24576
 8078 1836 BA97     		add	a5,a4,a5
 8079 1838 23A80744 		sw	zero,1104(a5)
4237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_1;
4238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_WR_DATA_2.MTC_ACQ_WR_DATA_2 =\
 8080              		.loc 2 4238 11
 8081 183c 97070000 		lla	a5,DDRCFG
 8081      93870700 
 8082 1844 9863     		ld	a4,0(a5)
 8083              		.loc 2 4238 53
 8084 1846 9967     		li	a5,24576
 8085 1848 BA97     		add	a5,a4,a5
 8086 184a 23AA0744 		sw	zero,1108(a5)
4239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_2;
4240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_PRE_TRIG_CYCS.CFG_PRE_TRIG_CYCS =\
 8087              		.loc 2 4240 11
 8088 184e 97070000 		lla	a5,DDRCFG
 8088      93870700 
 8089 1856 9863     		ld	a4,0(a5)
 8090              		.loc 2 4240 53
 8091 1858 9967     		li	a5,24576
 8092 185a BA97     		add	a5,a4,a5
 8093 185c 23A60752 		sw	zero,1324(a5)
4241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PRE_TRIG_CYCS;
4242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_DATA_SEL_FIRST_ERROR.CFG_DATA_SEL_FIRST_ERROR =\
 8094              		.loc 2 4242 11
 8095 1860 97070000 		lla	a5,DDRCFG
 8095      93870700 
 8096 1868 9863     		ld	a4,0(a5)
 8097              		.loc 2 4242 67
 8098 186a 9967     		li	a5,24576
 8099 186c BA97     		add	a5,a4,a5
 8100 186e 23A80754 		sw	zero,1360(a5)
4243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DATA_SEL_FIRST_ERROR;
4244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DYN_WIDTH_ADJ.CFG_DQ_WIDTH.CFG_DQ_WIDTH =\
 8101              		.loc 2 4244 11
 8102 1872 97070000 		lla	a5,DDRCFG
 8102      93870700 
 8103 187a 9863     		ld	a4,0(a5)
 8104              		.loc 2 4244 53
 8105 187c A167     		li	a5,32768
 8106 187e BA97     		add	a5,a4,a5
 8107 1880 23A007C0 		sw	zero,-1024(a5)
4245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DQ_WIDTH;
4246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DYN_WIDTH_ADJ.CFG_ACTIVE_DQ_SEL.CFG_ACTIVE_DQ_SEL =\
 8108              		.loc 2 4246 11
 8109 1884 97070000 		lla	a5,DDRCFG
 8109      93870700 
 8110 188c 9863     		ld	a4,0(a5)
 8111              		.loc 2 4246 63
 8112 188e A167     		li	a5,32768
 8113 1890 BA97     		add	a5,a4,a5
 8114 1892 23A207C0 		sw	zero,-1020(a5)
4247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ACTIVE_DQ_SEL;
4248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->CA_PAR_ERR.INIT_CA_PARITY_ERROR_GEN_REQ.INIT_CA_PARITY_ERROR_GEN_REQ =\
 8115              		.loc 2 4248 11
 8116 1896 97070000 		lla	a5,DDRCFG
 8116      93870700 
 8117 189e 9863     		ld	a4,0(a5)
 8118              		.loc 2 4248 82
 8119 18a0 A167     		li	a5,32768
 8120 18a2 BA97     		add	a5,a4,a5
 8121 18a4 23A60700 		sw	zero,12(a5)
4249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CA_PARITY_ERROR_GEN_REQ;
4250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->CA_PAR_ERR.INIT_CA_PARITY_ERROR_GEN_CMD.INIT_CA_PARITY_ERROR_GEN_CMD =\
 8122              		.loc 2 4250 11
 8123 18a8 97070000 		lla	a5,DDRCFG
 8123      93870700 
 8124 18b0 9863     		ld	a4,0(a5)
 8125              		.loc 2 4250 82
 8126 18b2 A167     		li	a5,32768
 8127 18b4 BA97     		add	a5,a4,a5
 8128 18b6 23A80700 		sw	zero,16(a5)
4251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CA_PARITY_ERROR_GEN_CMD;
4252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_T_RDDATA_EN.CFG_DFI_T_RDDATA_EN =\
 8129              		.loc 2 4252 11
 8130 18ba 97070000 		lla	a5,DDRCFG
 8130      93870700 
 8131 18c2 9863     		ld	a4,0(a5)
 8132              		.loc 2 4252 57
 8133 18c4 C167     		li	a5,65536
 8134 18c6 BA97     		add	a5,a4,a5
 8135 18c8 5547     		li	a4,21
 8136 18ca 98C3     		sw	a4,0(a5)
4253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_RDDATA_EN;
4254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_T_PHY_RDLAT.CFG_DFI_T_PHY_RDLAT =\
 8137              		.loc 2 4254 11
 8138 18cc 97070000 		lla	a5,DDRCFG
 8138      93870700 
 8139 18d4 9863     		ld	a4,0(a5)
 8140              		.loc 2 4254 57
 8141 18d6 C167     		li	a5,65536
 8142 18d8 BA97     		add	a5,a4,a5
 8143 18da 1947     		li	a4,6
 8144 18dc D8C3     		sw	a4,4(a5)
4255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_PHY_RDLAT;
4256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT =\
 8145              		.loc 2 4256 11
 8146 18de 97070000 		lla	a5,DDRCFG
 8146      93870700 
 8147 18e6 9863     		ld	a4,0(a5)
 8148              		.loc 2 4256 57
 8149 18e8 C167     		li	a5,65536
 8150 18ea BA97     		add	a5,a4,a5
 8151 18ec 0D47     		li	a4,3
 8152 18ee 98C7     		sw	a4,8(a5)
4257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_PHY_WRLAT;
4258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_PHYUPD_EN.CFG_DFI_PHYUPD_EN =\
 8153              		.loc 2 4258 11
 8154 18f0 97070000 		lla	a5,DDRCFG
 8154      93870700 
 8155 18f8 9863     		ld	a4,0(a5)
 8156              		.loc 2 4258 53
 8157 18fa C167     		li	a5,65536
 8158 18fc BA97     		add	a5,a4,a5
 8159 18fe 0547     		li	a4,1
 8160 1900 D8C7     		sw	a4,12(a5)
4259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_PHYUPD_EN;
4260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.INIT_DFI_LP_DATA_REQ.INIT_DFI_LP_DATA_REQ =\
 8161              		.loc 2 4260 11
 8162 1902 97070000 		lla	a5,DDRCFG
 8162      93870700 
 8163 190a 9863     		ld	a4,0(a5)
 8164              		.loc 2 4260 59
 8165 190c C167     		li	a5,65536
 8166 190e BA97     		add	a5,a4,a5
 8167 1910 23A80700 		sw	zero,16(a5)
4261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_DATA_REQ;
4262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.INIT_DFI_LP_CTRL_REQ.INIT_DFI_LP_CTRL_REQ =\
 8168              		.loc 2 4262 11
 8169 1914 97070000 		lla	a5,DDRCFG
 8169      93870700 
 8170 191c 9863     		ld	a4,0(a5)
 8171              		.loc 2 4262 59
 8172 191e C167     		li	a5,65536
 8173 1920 BA97     		add	a5,a4,a5
 8174 1922 23AA0700 		sw	zero,20(a5)
4263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_CTRL_REQ;
4264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.INIT_DFI_LP_WAKEUP.INIT_DFI_LP_WAKEUP =\
 8175              		.loc 2 4264 11
 8176 1926 97070000 		lla	a5,DDRCFG
 8176      93870700 
 8177 192e 9863     		ld	a4,0(a5)
 8178              		.loc 2 4264 55
 8179 1930 C167     		li	a5,65536
 8180 1932 BA97     		add	a5,a4,a5
 8181 1934 23AE0700 		sw	zero,28(a5)
4265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_WAKEUP;
4266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.INIT_DFI_DRAM_CLK_DISABLE.INIT_DFI_DRAM_CLK_DISABLE =\
 8182              		.loc 2 4266 11
 8183 1938 97070000 		lla	a5,DDRCFG
 8183      93870700 
 8184 1940 9863     		ld	a4,0(a5)
 8185              		.loc 2 4266 69
 8186 1942 C167     		li	a5,65536
 8187 1944 BA97     		add	a5,a4,a5
 8188 1946 23A00702 		sw	zero,32(a5)
4267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_DRAM_CLK_DISABLE;
4268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_DATA_BYTE_DISABLE.CFG_DFI_DATA_BYTE_DISABLE =\
 8189              		.loc 2 4268 11
 8190 194a 97070000 		lla	a5,DDRCFG
 8190      93870700 
 8191 1952 9863     		ld	a4,0(a5)
 8192              		.loc 2 4268 69
 8193 1954 C167     		li	a5,65536
 8194 1956 BA97     		add	a5,a4,a5
 8195 1958 23A80702 		sw	zero,48(a5)
4269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_DATA_BYTE_DISABLE;
4270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_LVL_SEL.CFG_DFI_LVL_SEL =\
 8196              		.loc 2 4270 11
 8197 195c 97070000 		lla	a5,DDRCFG
 8197      93870700 
 8198 1964 9863     		ld	a4,0(a5)
 8199              		.loc 2 4270 49
 8200 1966 C167     		li	a5,65536
 8201 1968 BA97     		add	a5,a4,a5
 8202 196a 23AE0702 		sw	zero,60(a5)
4271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_SEL;
4272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_LVL_PERIODIC.CFG_DFI_LVL_PERIODIC =\
 8203              		.loc 2 4272 11
 8204 196e 97070000 		lla	a5,DDRCFG
 8204      93870700 
 8205 1976 9863     		ld	a4,0(a5)
 8206              		.loc 2 4272 59
 8207 1978 C167     		li	a5,65536
 8208 197a BA97     		add	a5,a4,a5
 8209 197c 23A00704 		sw	zero,64(a5)
4273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_PERIODIC;
4274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_LVL_PATTERN.CFG_DFI_LVL_PATTERN =\
 8210              		.loc 2 4274 11
 8211 1980 97070000 		lla	a5,DDRCFG
 8211      93870700 
 8212 1988 9863     		ld	a4,0(a5)
 8213              		.loc 2 4274 57
 8214 198a C167     		li	a5,65536
 8215 198c BA97     		add	a5,a4,a5
 8216 198e 23A20704 		sw	zero,68(a5)
4275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_PATTERN;
4276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START =\
 8217              		.loc 2 4276 11
 8218 1992 97070000 		lla	a5,DDRCFG
 8218      93870700 
 8219 199a 9863     		ld	a4,0(a5)
 8220              		.loc 2 4276 55
 8221 199c C167     		li	a5,65536
 8222 199e BA97     		add	a5,a4,a5
 8223 19a0 0547     		li	a4,1
 8224 19a2 B8CB     		sw	a4,80(a5)
4277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_DFI_INIT_START;
4278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI1_0.CFG_AXI_START_ADDRESS_AXI1_0 =\
 8225              		.loc 2 4278 11
 8226 19a4 97070000 		lla	a5,DDRCFG
 8226      93870700 
 8227 19ac 9863     		ld	a4,0(a5)
 8228              		.loc 2 4278 78
 8229 19ae CD67     		li	a5,77824
 8230 19b0 BA97     		add	a5,a4,a5
 8231 19b2 23AC07C0 		sw	zero,-1000(a5)
4279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI1_0;
4280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI1_1.CFG_AXI_START_ADDRESS_AXI1_1 =\
 8232              		.loc 2 4280 11
 8233 19b6 97070000 		lla	a5,DDRCFG
 8233      93870700 
 8234 19be 9863     		ld	a4,0(a5)
 8235              		.loc 2 4280 78
 8236 19c0 CD67     		li	a5,77824
 8237 19c2 BA97     		add	a5,a4,a5
 8238 19c4 23AE07C0 		sw	zero,-996(a5)
4281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI1_1;
4282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI2_0.CFG_AXI_START_ADDRESS_AXI2_0 =\
 8239              		.loc 2 4282 11
 8240 19c8 97070000 		lla	a5,DDRCFG
 8240      93870700 
 8241 19d0 9863     		ld	a4,0(a5)
 8242              		.loc 2 4282 78
 8243 19d2 CD67     		li	a5,77824
 8244 19d4 BA97     		add	a5,a4,a5
 8245 19d6 23A007C2 		sw	zero,-992(a5)
4283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI2_0;
4284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI2_1.CFG_AXI_START_ADDRESS_AXI2_1 =\
 8246              		.loc 2 4284 11
 8247 19da 97070000 		lla	a5,DDRCFG
 8247      93870700 
 8248 19e2 9863     		ld	a4,0(a5)
 8249              		.loc 2 4284 78
 8250 19e4 CD67     		li	a5,77824
 8251 19e6 BA97     		add	a5,a4,a5
 8252 19e8 23A207C2 		sw	zero,-988(a5)
4285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI2_1;
4286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI1_0.CFG_AXI_END_ADDRESS_AXI1_0 =\
 8253              		.loc 2 4286 11
 8254 19ec 97070000 		lla	a5,DDRCFG
 8254      93870700 
 8255 19f4 9863     		ld	a4,0(a5)
 8256              		.loc 2 4286 74
 8257 19f6 CD67     		li	a5,77824
 8258 19f8 BA97     		add	a5,a4,a5
 8259 19fa 37070080 		li	a4,-2147483648
 8260 19fe 1347F7FF 		xori	a4,a4,-1
 8261 1a02 23ACE7F0 		sw	a4,-232(a5)
4287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI1_0;
4288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI1_1.CFG_AXI_END_ADDRESS_AXI1_1 =\
 8262              		.loc 2 4288 11
 8263 1a06 97070000 		lla	a5,DDRCFG
 8263      93870700 
 8264 1a0e 9863     		ld	a4,0(a5)
 8265              		.loc 2 4288 74
 8266 1a10 CD67     		li	a5,77824
 8267 1a12 BA97     		add	a5,a4,a5
 8268 1a14 23AE07F0 		sw	zero,-228(a5)
4289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI1_1;
4290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI2_0.CFG_AXI_END_ADDRESS_AXI2_0 =\
 8269              		.loc 2 4290 11
 8270 1a18 97070000 		lla	a5,DDRCFG
 8270      93870700 
 8271 1a20 9863     		ld	a4,0(a5)
 8272              		.loc 2 4290 74
 8273 1a22 CD67     		li	a5,77824
 8274 1a24 BA97     		add	a5,a4,a5
 8275 1a26 37070080 		li	a4,-2147483648
 8276 1a2a 1347F7FF 		xori	a4,a4,-1
 8277 1a2e 23A0E7F2 		sw	a4,-224(a5)
4291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI2_0;
4292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI2_1.CFG_AXI_END_ADDRESS_AXI2_1 =\
 8278              		.loc 2 4292 11
 8279 1a32 97070000 		lla	a5,DDRCFG
 8279      93870700 
 8280 1a3a 9863     		ld	a4,0(a5)
 8281              		.loc 2 4292 74
 8282 1a3c CD67     		li	a5,77824
 8283 1a3e BA97     		add	a5,a4,a5
 8284 1a40 23A207F2 		sw	zero,-220(a5)
4293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI2_1;
4294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI1_0.CFG_MEM_START_ADDRESS_AXI1_0 =\
 8285              		.loc 2 4294 11
 8286 1a44 97070000 		lla	a5,DDRCFG
 8286      93870700 
 8287 1a4c 9863     		ld	a4,0(a5)
 8288              		.loc 2 4294 78
 8289 1a4e CD67     		li	a5,77824
 8290 1a50 BA97     		add	a5,a4,a5
 8291 1a52 23AC0720 		sw	zero,536(a5)
4295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI1_0;
4296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI1_1.CFG_MEM_START_ADDRESS_AXI1_1 =\
 8292              		.loc 2 4296 11
 8293 1a56 97070000 		lla	a5,DDRCFG
 8293      93870700 
 8294 1a5e 9863     		ld	a4,0(a5)
 8295              		.loc 2 4296 78
 8296 1a60 CD67     		li	a5,77824
 8297 1a62 BA97     		add	a5,a4,a5
 8298 1a64 23AE0720 		sw	zero,540(a5)
4297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI1_1;
4298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI2_0.CFG_MEM_START_ADDRESS_AXI2_0 =\
 8299              		.loc 2 4298 11
 8300 1a68 97070000 		lla	a5,DDRCFG
 8300      93870700 
 8301 1a70 9863     		ld	a4,0(a5)
 8302              		.loc 2 4298 78
 8303 1a72 CD67     		li	a5,77824
 8304 1a74 BA97     		add	a5,a4,a5
 8305 1a76 23A00722 		sw	zero,544(a5)
4299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI2_0;
4300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI2_1.CFG_MEM_START_ADDRESS_AXI2_1 =\
 8306              		.loc 2 4300 11
 8307 1a7a 97070000 		lla	a5,DDRCFG
 8307      93870700 
 8308 1a82 9863     		ld	a4,0(a5)
 8309              		.loc 2 4300 78
 8310 1a84 CD67     		li	a5,77824
 8311 1a86 BA97     		add	a5,a4,a5
 8312 1a88 23A20722 		sw	zero,548(a5)
4301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI2_1;
4302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_ENABLE_BUS_HOLD_AXI1.CFG_ENABLE_BUS_HOLD_AXI1 =\
 8313              		.loc 2 4302 11
 8314 1a8c 97070000 		lla	a5,DDRCFG
 8314      93870700 
 8315 1a94 9863     		ld	a4,0(a5)
 8316              		.loc 2 4302 70
 8317 1a96 CD67     		li	a5,77824
 8318 1a98 BA97     		add	a5,a4,a5
 8319 1a9a 23AA0750 		sw	zero,1300(a5)
4303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ENABLE_BUS_HOLD_AXI1;
4304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_ENABLE_BUS_HOLD_AXI2.CFG_ENABLE_BUS_HOLD_AXI2 =\
 8320              		.loc 2 4304 11
 8321 1a9e 97070000 		lla	a5,DDRCFG
 8321      93870700 
 8322 1aa6 9863     		ld	a4,0(a5)
 8323              		.loc 2 4304 70
 8324 1aa8 CD67     		li	a5,77824
 8325 1aaa BA97     		add	a5,a4,a5
 8326 1aac 23AC0750 		sw	zero,1304(a5)
4305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ENABLE_BUS_HOLD_AXI2;
4306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_AUTO_PCH.CFG_AXI_AUTO_PCH =\
 8327              		.loc 2 4306 11
 8328 1ab0 97070000 		lla	a5,DDRCFG
 8328      93870700 
 8329 1ab8 9863     		ld	a4,0(a5)
 8330              		.loc 2 4306 54
 8331 1aba CD67     		li	a5,77824
 8332 1abc BA97     		add	a5,a4,a5
 8333 1abe 23A80768 		sw	zero,1680(a5)
4307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_AUTO_PCH;
4308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_RESET_CONTROL.PHY_RESET_CONTROL =\
 8334              		.loc 2 4308 11
 8335 1ac2 97070000 		lla	a5,DDRCFG
 8335      93870700 
 8336 1aca 9863     		ld	a4,0(a5)
 8337              		.loc 2 4308 60
 8338 1acc B7C70300 		li	a5,245760
 8339 1ad0 BA97     		add	a5,a4,a5
 8340 1ad2 2167     		li	a4,32768
 8341 1ad4 0507     		addi	a4,a4,1
 8342 1ad6 98C3     		sw	a4,0(a5)
4309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_RESET_CONTROL;
4310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_RESET_CONTROL.PHY_RESET_CONTROL =\
 8343              		.loc 2 4310 11
 8344 1ad8 97070000 		lla	a5,DDRCFG
 8344      93870700 
 8345 1ae0 9863     		ld	a4,0(a5)
 8346              		.loc 2 4310 60
 8347 1ae2 B7C70300 		li	a5,245760
 8348 1ae6 BA97     		add	a5,a4,a5
 8349 1ae8 0547     		li	a4,1
 8350 1aea 98C3     		sw	a4,0(a5)
4311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         (LIBERO_SETTING_PHY_RESET_CONTROL & ~0x8000UL);
4312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_PC_RANK.PHY_PC_RANK = LIBERO_SETTING_PHY_PC_RANK;
 8351              		.loc 2 4312 11
 8352 1aec 97070000 		lla	a5,DDRCFG
 8352      93870700 
 8353 1af4 9863     		ld	a4,0(a5)
 8354              		.loc 2 4312 48
 8355 1af6 B7C70300 		li	a5,245760
 8356 1afa BA97     		add	a5,a4,a5
 8357 1afc 0547     		li	a4,1
 8358 1afe D8C3     		sw	a4,4(a5)
4313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_RANKS_TO_TRAIN.PHY_RANKS_TO_TRAIN =\
 8359              		.loc 2 4313 11
 8360 1b00 97070000 		lla	a5,DDRCFG
 8360      93870700 
 8361 1b08 9863     		ld	a4,0(a5)
 8362              		.loc 2 4313 62
 8363 1b0a B7C70300 		li	a5,245760
 8364 1b0e BA97     		add	a5,a4,a5
 8365 1b10 0547     		li	a4,1
 8366 1b12 98C7     		sw	a4,8(a5)
4314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_RANKS_TO_TRAIN;
4315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_WRITE_REQUEST.PHY_WRITE_REQUEST =\
 8367              		.loc 2 4315 11
 8368 1b14 97070000 		lla	a5,DDRCFG
 8368      93870700 
 8369 1b1c 9863     		ld	a4,0(a5)
 8370              		.loc 2 4315 60
 8371 1b1e B7C70300 		li	a5,245760
 8372 1b22 BA97     		add	a5,a4,a5
 8373 1b24 23A60700 		sw	zero,12(a5)
4316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_WRITE_REQUEST;
4317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_READ_REQUEST.PHY_READ_REQUEST =\
 8374              		.loc 2 4317 11
 8375 1b28 97070000 		lla	a5,DDRCFG
 8375      93870700 
 8376 1b30 9863     		ld	a4,0(a5)
 8377              		.loc 2 4317 58
 8378 1b32 B7C70300 		li	a5,245760
 8379 1b36 BA97     		add	a5,a4,a5
 8380 1b38 23AA0700 		sw	zero,20(a5)
4318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_READ_REQUEST;
4319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_WRITE_LEVEL_DELAY.PHY_WRITE_LEVEL_DELAY =\
 8381              		.loc 2 4319 11
 8382 1b3c 97070000 		lla	a5,DDRCFG
 8382      93870700 
 8383 1b44 9863     		ld	a4,0(a5)
 8384              		.loc 2 4319 68
 8385 1b46 B7C70300 		li	a5,245760
 8386 1b4a BA97     		add	a5,a4,a5
 8387 1b4c 23AE0700 		sw	zero,28(a5)
4320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_WRITE_LEVEL_DELAY;
4321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_GATE_TRAIN_DELAY.PHY_GATE_TRAIN_DELAY =\
 8388              		.loc 2 4321 11
 8389 1b50 97070000 		lla	a5,DDRCFG
 8389      93870700 
 8390 1b58 9863     		ld	a4,0(a5)
 8391              		.loc 2 4321 66
 8392 1b5a B7C70300 		li	a5,245760
 8393 1b5e BA97     		add	a5,a4,a5
 8394 1b60 1307F003 		li	a4,63
 8395 1b64 98D3     		sw	a4,32(a5)
4322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_GATE_TRAIN_DELAY;
4323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_EYE_TRAIN_DELAY.PHY_EYE_TRAIN_DELAY =\
 8396              		.loc 2 4323 11
 8397 1b66 97070000 		lla	a5,DDRCFG
 8397      93870700 
 8398 1b6e 9863     		ld	a4,0(a5)
 8399              		.loc 2 4323 64
 8400 1b70 B7C70300 		li	a5,245760
 8401 1b74 BA97     		add	a5,a4,a5
 8402 1b76 1307F003 		li	a4,63
 8403 1b7a D8D3     		sw	a4,36(a5)
4324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_EYE_TRAIN_DELAY;
4325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_EYE_PAT.PHY_EYE_PAT = LIBERO_SETTING_PHY_EYE_PAT;
 8404              		.loc 2 4325 11
 8405 1b7c 97070000 		lla	a5,DDRCFG
 8405      93870700 
 8406 1b84 9863     		ld	a4,0(a5)
 8407              		.loc 2 4325 48
 8408 1b86 B7C70300 		li	a5,245760
 8409 1b8a BA97     		add	a5,a4,a5
 8410 1b8c 23A40702 		sw	zero,40(a5)
4326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_START_RECAL.PHY_START_RECAL =\
 8411              		.loc 2 4326 11
 8412 1b90 97070000 		lla	a5,DDRCFG
 8412      93870700 
 8413 1b98 9863     		ld	a4,0(a5)
 8414              		.loc 2 4326 56
 8415 1b9a B7C70300 		li	a5,245760
 8416 1b9e BA97     		add	a5,a4,a5
 8417 1ba0 23A60702 		sw	zero,44(a5)
4327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_START_RECAL;
4328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_CLR_DFI_LVL_PERIODIC.PHY_CLR_DFI_LVL_PERIODIC =\
 8418              		.loc 2 4328 11
 8419 1ba4 97070000 		lla	a5,DDRCFG
 8419      93870700 
 8420 1bac 9863     		ld	a4,0(a5)
 8421              		.loc 2 4328 74
 8422 1bae B7C70300 		li	a5,245760
 8423 1bb2 BA97     		add	a5,a4,a5
 8424 1bb4 23A80702 		sw	zero,48(a5)
4329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_CLR_DFI_LVL_PERIODIC;
4330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_TRAIN_STEP_ENABLE.PHY_TRAIN_STEP_ENABLE =\
 8425              		.loc 2 4330 11
 8426 1bb8 97070000 		lla	a5,DDRCFG
 8426      93870700 
 8427 1bc0 9863     		ld	a4,0(a5)
 8428              		.loc 2 4330 68
 8429 1bc2 B7C70300 		li	a5,245760
 8430 1bc6 BA97     		add	a5,a4,a5
 8431 1bc8 6147     		li	a4,24
 8432 1bca D8DB     		sw	a4,52(a5)
4331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_TRAIN_STEP_ENABLE;
4332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_LPDDR_DQ_CAL_PAT.PHY_LPDDR_DQ_CAL_PAT =\
 8433              		.loc 2 4332 11
 8434 1bcc 97070000 		lla	a5,DDRCFG
 8434      93870700 
 8435 1bd4 9863     		ld	a4,0(a5)
 8436              		.loc 2 4332 66
 8437 1bd6 B7C70300 		li	a5,245760
 8438 1bda BA97     		add	a5,a4,a5
 8439 1bdc 23AC0702 		sw	zero,56(a5)
4333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_LPDDR_DQ_CAL_PAT;
4334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_INDPNDT_TRAINING.PHY_INDPNDT_TRAINING =\
 8440              		.loc 2 4334 11
 8441 1be0 97070000 		lla	a5,DDRCFG
 8441      93870700 
 8442 1be8 9863     		ld	a4,0(a5)
 8443              		.loc 2 4334 66
 8444 1bea B7C70300 		li	a5,245760
 8445 1bee BA97     		add	a5,a4,a5
 8446 1bf0 0547     		li	a4,1
 8447 1bf2 D8DF     		sw	a4,60(a5)
4335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_INDPNDT_TRAINING;
4336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_ENCODED_QUAD_CS.PHY_ENCODED_QUAD_CS =\
 8448              		.loc 2 4336 11
 8449 1bf4 97070000 		lla	a5,DDRCFG
 8449      93870700 
 8450 1bfc 9863     		ld	a4,0(a5)
 8451              		.loc 2 4336 64
 8452 1bfe B7C70300 		li	a5,245760
 8453 1c02 BA97     		add	a5,a4,a5
 8454 1c04 23A00704 		sw	zero,64(a5)
4337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_ENCODED_QUAD_CS;
4338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_HALF_CLK_DLY_ENABLE.PHY_HALF_CLK_DLY_ENABLE =\
 8455              		.loc 2 4338 11
 8456 1c08 97070000 		lla	a5,DDRCFG
 8456      93870700 
 8457 1c10 9863     		ld	a4,0(a5)
 8458              		.loc 2 4338 72
 8459 1c12 B7C70300 		li	a5,245760
 8460 1c16 BA97     		add	a5,a4,a5
 8461 1c18 23A20704 		sw	zero,68(a5)
4339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_HALF_CLK_DLY_ENABLE;
4340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 8462              		.loc 2 4341 1
 8463 1c1c 0100     		nop
 8464 1c1e 2264     		ld	s0,8(sp)
 8465              		.cfi_restore 8
 8466              		.cfi_def_cfa 2, 16
 8467 1c20 4101     		addi	sp,sp,16
 8468              		.cfi_def_cfa_offset 0
 8469 1c22 8280     		jr	ra
 8470              		.cfi_endproc
 8471              	.LFE34:
 8473              		.section	.text.setup_ddr_segments,"ax",@progbits
 8474              		.align	1
 8475              		.globl	setup_ddr_segments
 8477              	setup_ddr_segments:
 8478              	.LFB35:
4342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * setup_ddr_segments(void)
4346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * setup segment registers- translated DDR address as user requires
4347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** void setup_ddr_segments(SEG_SETUP option)
4349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 8479              		.loc 2 4349 1
 8480              		.cfi_startproc
 8481 0000 0111     		addi	sp,sp,-32
 8482              		.cfi_def_cfa_offset 32
 8483 0002 22EC     		sd	s0,24(sp)
 8484              		.cfi_offset 8, -8
 8485 0004 0010     		addi	s0,sp,32
 8486              		.cfi_def_cfa 8, 0
 8487 0006 AA87     		mv	a5,a0
 8488 0008 2326F4FE 		sw	a5,-20(s0)
4350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(option == DEFAULT_SEG_SETUP)
 8489              		.loc 2 4350 7
 8490 000c 8327C4FE 		lw	a5,-20(s0)
 8491 0010 8127     		sext.w	a5,a5
 8492 0012 A5E3     		bne	a5,zero,.L270
4351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[0].raw = (INIT_SETTING_SEG0_0 & 0x7FFFUL);
 8493              		.loc 2 4352 12
 8494 0014 B7670020 		li	a5,536895488
 8495 0018 938707D0 		addi	a5,a5,-768
 8496              		.loc 2 4352 25
 8497 001c 2167     		li	a4,32768
 8498 001e 130707F8 		addi	a4,a4,-128
 8499 0022 98C3     		sw	a4,0(a5)
4353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[1].raw = (INIT_SETTING_SEG0_1 & 0x7FFFUL);
 8500              		.loc 2 4353 12
 8501 0024 B7670020 		li	a5,536895488
 8502 0028 938707D0 		addi	a5,a5,-768
 8503              		.loc 2 4353 25
 8504 002c 1D67     		li	a4,28672
 8505 002e D8C3     		sw	a4,4(a5)
4354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[2].raw = (INIT_SETTING_SEG1_2 & 0x7FFFUL);
 8506              		.loc 2 4354 12
 8507 0030 B7670020 		li	a5,536895488
 8508 0034 938707E0 		addi	a5,a5,-512
 8509              		.loc 2 4354 25
 8510 0038 2167     		li	a4,32768
 8511 003a 130707F4 		addi	a4,a4,-192
 8512 003e 98C7     		sw	a4,8(a5)
4355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[3].raw = (INIT_SETTING_SEG1_3 & 0x7FFFUL);
 8513              		.loc 2 4355 12
 8514 0040 B7670020 		li	a5,536895488
 8515 0044 938707E0 		addi	a5,a5,-512
 8516              		.loc 2 4355 25
 8517 0048 1D67     		li	a4,28672
 8518 004a 130707C0 		addi	a4,a4,-1024
 8519 004e D8C7     		sw	a4,12(a5)
4356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[4].raw = (INIT_SETTING_SEG1_4 & 0x7FFFUL);
 8520              		.loc 2 4356 12
 8521 0050 B7670020 		li	a5,536895488
 8522 0054 938707E0 		addi	a5,a5,-512
 8523              		.loc 2 4356 25
 8524 0058 2167     		li	a4,32768
 8525 005a 130707F3 		addi	a4,a4,-208
 8526 005e 98CB     		sw	a4,16(a5)
4357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[5].raw = (INIT_SETTING_SEG1_5 & 0x7FFFUL);
 8527              		.loc 2 4357 12
 8528 0060 B7670020 		li	a5,536895488
 8529 0064 938707E0 		addi	a5,a5,-512
 8530              		.loc 2 4357 25
 8531 0068 1D67     		li	a4,28672
 8532 006a 13070780 		addi	a4,a4,-2048
 8533 006e D8CB     		sw	a4,20(a5)
 8534 0070 A9A8     		j	.L271
 8535              	.L270:
4358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
4360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[0].raw = (LIBERO_SETTING_SEG0_0 & 0x7FFFUL);
 8536              		.loc 2 4361 12
 8537 0072 B7670020 		li	a5,536895488
 8538 0076 938707D0 		addi	a5,a5,-768
 8539              		.loc 2 4361 25
 8540 007a 2167     		li	a4,32768
 8541 007c 130707F8 		addi	a4,a4,-128
 8542 0080 98C3     		sw	a4,0(a5)
4362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[1].raw = (LIBERO_SETTING_SEG0_1 & 0x7FFFUL);
 8543              		.loc 2 4362 12
 8544 0082 B7670020 		li	a5,536895488
 8545 0086 938707D0 		addi	a5,a5,-768
 8546              		.loc 2 4362 25
 8547 008a 1D67     		li	a4,28672
 8548 008c 13070703 		addi	a4,a4,48
 8549 0090 D8C3     		sw	a4,4(a5)
4363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[2].raw = (LIBERO_SETTING_SEG1_2 & 0x7FFFUL);
 8550              		.loc 2 4363 12
 8551 0092 B7670020 		li	a5,536895488
 8552 0096 938707E0 		addi	a5,a5,-512
 8553              		.loc 2 4363 25
 8554 009a 2167     		li	a4,32768
 8555 009c 130707FB 		addi	a4,a4,-80
 8556 00a0 98C7     		sw	a4,8(a5)
4364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[3].raw = (LIBERO_SETTING_SEG1_3 & 0x7FFFUL);
 8557              		.loc 2 4364 12
 8558 00a2 B7670020 		li	a5,536895488
 8559 00a6 938707E0 		addi	a5,a5,-512
 8560              		.loc 2 4364 25
 8561 00aa 23A60700 		sw	zero,12(a5)
4365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[4].raw = (LIBERO_SETTING_SEG1_4 & 0x7FFFUL);
 8562              		.loc 2 4365 12
 8563 00ae B7670020 		li	a5,536895488
 8564 00b2 938707E0 		addi	a5,a5,-512
 8565              		.loc 2 4365 25
 8566 00b6 2167     		li	a4,32768
 8567 00b8 130707FA 		addi	a4,a4,-96
 8568 00bc 98CB     		sw	a4,16(a5)
4366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[5].raw = (LIBERO_SETTING_SEG1_5 & 0x7FFFUL);
 8569              		.loc 2 4366 12
 8570 00be B7670020 		li	a5,536895488
 8571 00c2 938707E0 		addi	a5,a5,-512
 8572              		.loc 2 4366 25
 8573 00c6 23AA0700 		sw	zero,20(a5)
 8574              	.L271:
4367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
4369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * disable ddr blocker
4370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Is cleared at reset. When written to '1' disables the blocker function
4371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * allowing the L2 cache controller to access the DDRC. Once written to '1'
4372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * the register cannot be written to 0, only an MSS reset will clear the
4373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * register
4374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
4375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SEG[0].u[7].raw = 0x01U;
 8575              		.loc 2 4375 8
 8576 00ca B7670020 		li	a5,536895488
 8577 00ce 938707D0 		addi	a5,a5,-768
 8578              		.loc 2 4375 21
 8579 00d2 0547     		li	a4,1
 8580 00d4 D8CF     		sw	a4,28(a5)
4376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 8581              		.loc 2 4376 1
 8582 00d6 0100     		nop
 8583 00d8 6264     		ld	s0,24(sp)
 8584              		.cfi_restore 8
 8585              		.cfi_def_cfa 2, 32
 8586 00da 0561     		addi	sp,sp,32
 8587              		.cfi_def_cfa_offset 0
 8588 00dc 8280     		jr	ra
 8589              		.cfi_endproc
 8590              	.LFE35:
 8592              		.section	.text.use_software_bclk_sclk_training,"ax",@progbits
 8593              		.align	1
 8595              	use_software_bclk_sclk_training:
 8596              	.LFB36:
4377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * use_software_bclk_sclk_training()
4380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
4381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return returns 1U if required, otherwise 0U
4382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t use_software_bclk_sclk_training(DDR_TYPE ddr_type)
4384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 8597              		.loc 2 4384 1
 8598              		.cfi_startproc
 8599 0000 7971     		addi	sp,sp,-48
 8600              		.cfi_def_cfa_offset 48
 8601 0002 22F4     		sd	s0,40(sp)
 8602              		.cfi_offset 8, -8
 8603 0004 0018     		addi	s0,sp,48
 8604              		.cfi_def_cfa 8, 0
 8605 0006 AA87     		mv	a5,a0
 8606 0008 232EF4FC 		sw	a5,-36(s0)
4385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t result = 0U;
 8607              		.loc 2 4385 13
 8608 000c A30704FE 		sb	zero,-17(s0)
4386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
 8609              		.loc 2 4386 5
 8610 0010 8327C4FD 		lw	a5,-36(s0)
 8611 0014 1B870700 		sext.w	a4,a5
 8612 0018 9147     		li	a5,4
 8613 001a 63E8E704 		bgtu	a4,a5,.L282
 8614 001e 8367C4FD 		lwu	a5,-36(s0)
 8615 0022 13972700 		slli	a4,a5,2
 8616 0026 97070000 		lla	a5,.L275
 8616      93870700 
 8617 002e BA97     		add	a5,a4,a5
 8618 0030 9C43     		lw	a5,0(a5)
 8619 0032 1B870700 		sext.w	a4,a5
 8620 0036 97070000 		lla	a5,.L275
 8620      93870700 
 8621 003e BA97     		add	a5,a4,a5
 8622 0040 8287     		jr	a5
 8623              		.section	.rodata.use_software_bclk_sclk_training,"a",@progbits
 8624              		.align	2
 8625              		.align	2
 8626              	.L275:
 8627 0000 00000000 		.word	.L279-.L275
 8628 0004 00000000 		.word	.L278-.L275
 8629 0008 00000000 		.word	.L277-.L275
 8630 000c 00000000 		.word	.L276-.L275
 8631 0010 00000000 		.word	.L274-.L275
 8632              		.section	.text.use_software_bclk_sclk_training
 8633              	.L278:
4387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
4389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_OFF_MODE:
4390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3L:
4392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
 8634              		.loc 2 4392 20
 8635 0042 8547     		li	a5,1
 8636 0044 A307F4FE 		sb	a5,-17(s0)
4393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8637              		.loc 2 4393 13
 8638 0048 15A0     		j	.L280
 8639              	.L279:
4394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3:
4395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
 8640              		.loc 2 4395 20
 8641 004a 8547     		li	a5,1
 8642 004c A307F4FE 		sb	a5,-17(s0)
4396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8643              		.loc 2 4396 13
 8644 0050 31A8     		j	.L280
 8645              	.L277:
4397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR4:
4398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
 8646              		.loc 2 4398 20
 8647 0052 8547     		li	a5,1
 8648 0054 A307F4FE 		sb	a5,-17(s0)
4399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8649              		.loc 2 4399 13
 8650 0058 11A8     		j	.L280
 8651              	.L276:
4400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR3:
4401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
 8652              		.loc 2 4401 20
 8653 005a 8547     		li	a5,1
 8654 005c A307F4FE 		sb	a5,-17(s0)
4402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8655              		.loc 2 4402 13
 8656 0060 31A0     		j	.L280
 8657              	.L274:
4403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR4:
4404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
 8658              		.loc 2 4404 20
 8659 0062 8547     		li	a5,1
 8660 0064 A307F4FE 		sb	a5,-17(s0)
4405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8661              		.loc 2 4405 13
 8662 0068 11A0     		j	.L280
 8663              	.L282:
4390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3L:
 8664              		.loc 2 4390 13
 8665 006a 0100     		nop
 8666              	.L280:
4406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return(result);
 8667              		.loc 2 4407 11
 8668 006c 8347F4FE 		lbu	a5,-17(s0)
4408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 8669              		.loc 2 4408 1
 8670 0070 3E85     		mv	a0,a5
 8671 0072 2274     		ld	s0,40(sp)
 8672              		.cfi_restore 8
 8673              		.cfi_def_cfa 2, 48
 8674 0074 4561     		addi	sp,sp,48
 8675              		.cfi_def_cfa_offset 0
 8676 0076 8280     		jr	ra
 8677              		.cfi_endproc
 8678              	.LFE36:
 8680              		.section	.text.bclk_sclk_offset,"ax",@progbits
 8681              		.align	1
 8683              	bclk_sclk_offset:
 8684              	.LFB37:
4409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * bclk_sclk_offset()
4412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
4413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
4414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t bclk_sclk_offset(DDR_TYPE ddr_type)
4416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 8685              		.loc 2 4416 1
 8686              		.cfi_startproc
 8687 0000 7971     		addi	sp,sp,-48
 8688              		.cfi_def_cfa_offset 48
 8689 0002 22F4     		sd	s0,40(sp)
 8690              		.cfi_offset 8, -8
 8691 0004 0018     		addi	s0,sp,48
 8692              		.cfi_def_cfa 8, 0
 8693 0006 AA87     		mv	a5,a0
 8694 0008 232EF4FC 		sw	a5,-36(s0)
4417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t result = 0U;
 8695              		.loc 2 4417 13
 8696 000c A30704FE 		sb	zero,-17(s0)
4418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
 8697              		.loc 2 4418 5
 8698 0010 8327C4FD 		lw	a5,-36(s0)
 8699 0014 1B870700 		sext.w	a4,a5
 8700 0018 9147     		li	a5,4
 8701 001a 63E4E702 		bgtu	a4,a5,.L284
 8702 001e 8367C4FD 		lwu	a5,-36(s0)
 8703 0022 13972700 		slli	a4,a5,2
 8704 0026 97070000 		lla	a5,.L286
 8704      93870700 
 8705 002e BA97     		add	a5,a4,a5
 8706 0030 9C43     		lw	a5,0(a5)
 8707 0032 1B870700 		sext.w	a4,a5
 8708 0036 97070000 		lla	a5,.L286
 8708      93870700 
 8709 003e BA97     		add	a5,a4,a5
 8710 0040 8287     		jr	a5
 8711              		.section	.rodata.bclk_sclk_offset,"a",@progbits
 8712              		.align	2
 8713              		.align	2
 8714              	.L286:
 8715 0000 00000000 		.word	.L290-.L286
 8716 0004 00000000 		.word	.L289-.L286
 8717 0008 00000000 		.word	.L288-.L286
 8718 000c 00000000 		.word	.L287-.L286
 8719 0010 00000000 		.word	.L285-.L286
 8720              		.section	.text.bclk_sclk_offset
 8721              	.L284:
4419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
4421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_OFF_MODE:
4422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_LPDDR4;
 8722              		.loc 2 4422 20
 8723 0042 9547     		li	a5,5
 8724 0044 A307F4FE 		sb	a5,-17(s0)
4423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8725              		.loc 2 4423 13
 8726 0048 2DA0     		j	.L291
 8727              	.L289:
4424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3L:
4425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_DDR3L;
 8728              		.loc 2 4425 20
 8729 004a 9947     		li	a5,6
 8730 004c A307F4FE 		sb	a5,-17(s0)
4426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8731              		.loc 2 4426 13
 8732 0050 0DA0     		j	.L291
 8733              	.L290:
4427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3:
4428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_DDR3;
 8734              		.loc 2 4428 20
 8735 0052 9947     		li	a5,6
 8736 0054 A307F4FE 		sb	a5,-17(s0)
4429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8737              		.loc 2 4429 13
 8738 0058 29A8     		j	.L291
 8739              	.L288:
4430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR4:
4431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_DDR4;
 8740              		.loc 2 4431 20
 8741 005a 9947     		li	a5,6
 8742 005c A307F4FE 		sb	a5,-17(s0)
4432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8743              		.loc 2 4432 13
 8744 0060 09A8     		j	.L291
 8745              	.L287:
4433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR3:
4434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_LPDDR3;
 8746              		.loc 2 4434 20
 8747 0062 9D47     		li	a5,7
 8748 0064 A307F4FE 		sb	a5,-17(s0)
4435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8749              		.loc 2 4435 13
 8750 0068 29A0     		j	.L291
 8751              	.L285:
4436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR4:
4437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_LPDDR4;
 8752              		.loc 2 4437 20
 8753 006a 9547     		li	a5,5
 8754 006c A307F4FE 		sb	a5,-17(s0)
4438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 8755              		.loc 2 4438 13
 8756 0070 0100     		nop
 8757              	.L291:
4439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return(result);
 8758              		.loc 2 4440 11
 8759 0072 8347F4FE 		lbu	a5,-17(s0)
4441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 8760              		.loc 2 4441 1
 8761 0076 3E85     		mv	a0,a5
 8762 0078 2274     		ld	s0,40(sp)
 8763              		.cfi_restore 8
 8764              		.cfi_def_cfa 2, 48
 8765 007a 4561     		addi	sp,sp,48
 8766              		.cfi_def_cfa_offset 0
 8767 007c 8280     		jr	ra
 8768              		.cfi_endproc
 8769              	.LFE37:
 8771              		.section	.text.config_ddr_io_pull_up_downs_rpc_bits,"ax",@progbits
 8772              		.align	1
 8774              	config_ddr_io_pull_up_downs_rpc_bits:
 8775              	.LFB38:
4442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * config_ddr_io_pull_up_downs_rpc_bits()
4445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * This function overrides the RPC bits related to weak pull up and
4447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * weak pull downs. It also sets the override bit if the I/O is disabled.
4448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * The settings come fro m Libero
4449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Note: If LIBERO_SETTING_RPC_EN_ADDCMD0_OVRT9 is not present, indicates older
4451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Libero core (pre 2.0.109)
4452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Post 2.0.109 version of Libero MSS core, weak pull up and pull down
4453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * settings come from Libero, along with setting unused MSS DDR I/O to
4454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * override.
4455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void config_ddr_io_pull_up_downs_rpc_bits(DDR_TYPE ddr_type)
4458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 8776              		.loc 2 4458 1
 8777              		.cfi_startproc
 8778 0000 0111     		addi	sp,sp,-32
 8779              		.cfi_def_cfa_offset 32
 8780 0002 22EC     		sd	s0,24(sp)
 8781              		.cfi_offset 8, -8
 8782 0004 0010     		addi	s0,sp,32
 8783              		.cfi_def_cfa 8, 0
 8784 0006 AA87     		mv	a5,a0
 8785 0008 2326F4FE 		sw	a5,-20(s0)
4459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(ddr_type == LPDDR4) /* we will add other variants here once verified */
 8786              		.loc 2 4459 7
 8787 000c 8327C4FE 		lw	a5,-20(s0)
 8788 0010 1B870700 		sext.w	a4,a5
 8789 0014 9147     		li	a5,4
 8790 0016 6316F718 		bne	a4,a5,.L295
4460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef LIBERO_SETTING_RPC_EN_ADDCMD0_OVRT9
4462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set over-rides (associated bit set to 1 if I/O not being used */
4463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt9.ovrt9   = LIBERO_SETTING_RPC_EN_ADDCMD0_OVRT9;
 8791              		.loc 2 4463 26
 8792 001a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8792      93870700 
 8793 0022 9C63     		ld	a5,0(a5)
 8794              		.loc 2 4463 42
 8795 0024 0567     		li	a4,4096
 8796 0026 130707F0 		addi	a4,a4,-256
 8797 002a 23A2E742 		sw	a4,1060(a5)
4464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt10.ovrt10 = LIBERO_SETTING_RPC_EN_ADDCMD1_OVRT10;
 8798              		.loc 2 4464 26
 8799 002e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8799      93870700 
 8800 0036 9C63     		ld	a5,0(a5)
 8801              		.loc 2 4464 42
 8802 0038 0567     		li	a4,4096
 8803 003a 7D17     		addi	a4,a4,-1
 8804 003c 23A4E742 		sw	a4,1064(a5)
4465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt11.ovrt11 = LIBERO_SETTING_RPC_EN_ADDCMD2_OVRT11;
 8805              		.loc 2 4465 26
 8806 0040 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8806      93870700 
 8807 0048 9C63     		ld	a5,0(a5)
 8808              		.loc 2 4465 42
 8809 004a 0567     		li	a4,4096
 8810 004c 1917     		addi	a4,a4,-26
 8811 004e 23A6E742 		sw	a4,1068(a5)
4466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt12.ovrt12 = LIBERO_SETTING_RPC_EN_DATA0_OVRT12;
 8812              		.loc 2 4466 26
 8813 0052 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8813      93870700 
 8814 005a 9C63     		ld	a5,0(a5)
 8815              		.loc 2 4466 42
 8816 005c 23A80742 		sw	zero,1072(a5)
4467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt13.ovrt13 = LIBERO_SETTING_RPC_EN_DATA1_OVRT13;
 8817              		.loc 2 4467 26
 8818 0060 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8818      93870700 
 8819 0068 9C63     		ld	a5,0(a5)
 8820              		.loc 2 4467 42
 8821 006a 23AA0742 		sw	zero,1076(a5)
4468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt14.ovrt14 = LIBERO_SETTING_RPC_EN_DATA2_OVRT14;
 8822              		.loc 2 4468 26
 8823 006e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8823      93870700 
 8824 0076 9C63     		ld	a5,0(a5)
 8825              		.loc 2 4468 42
 8826 0078 23AC0742 		sw	zero,1080(a5)
4469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt15.ovrt15 = LIBERO_SETTING_RPC_EN_DATA3_OVRT15;
 8827              		.loc 2 4469 26
 8828 007c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8828      93870700 
 8829 0084 9C63     		ld	a5,0(a5)
 8830              		.loc 2 4469 42
 8831 0086 23AE0742 		sw	zero,1084(a5)
4470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt16.ovrt16 = LIBERO_SETTING_RPC_EN_ECC_OVRT16;
 8832              		.loc 2 4470 26
 8833 008a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8833      93870700 
 8834 0092 9C63     		ld	a5,0(a5)
 8835              		.loc 2 4470 42
 8836 0094 1307F007 		li	a4,127
 8837 0098 23A0E744 		sw	a4,1088(a5)
4471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set the required wpu state- note: associated I/O bit 1=> off, 0=> on */
4472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc235.rpc235 = LIBERO_SETTING_RPC235_WPD_ADD_CMD0;
 8838              		.loc 2 4472 26
 8839 009c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8839      93870700 
 8840 00a4 9C63     		ld	a5,0(a5)
 8841              		.loc 2 4472 42
 8842 00a6 23A6077A 		sw	zero,1964(a5)
4473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc236.rpc236 = LIBERO_SETTING_RPC236_WPD_ADD_CMD1;
 8843              		.loc 2 4473 26
 8844 00aa 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8844      93870700 
 8845 00b2 9C63     		ld	a5,0(a5)
 8846              		.loc 2 4473 42
 8847 00b4 23A8077A 		sw	zero,1968(a5)
4474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc237.rpc237 = LIBERO_SETTING_RPC237_WPD_ADD_CMD2;
 8848              		.loc 2 4474 26
 8849 00b8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8849      93870700 
 8850 00c0 9C63     		ld	a5,0(a5)
 8851              		.loc 2 4474 42
 8852 00c2 13070012 		li	a4,288
 8853 00c6 23AAE77A 		sw	a4,1972(a5)
4475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc238.rpc238 = LIBERO_SETTING_RPC238_WPD_DATA0;
 8854              		.loc 2 4475 26
 8855 00ca 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8855      93870700 
 8856 00d2 9C63     		ld	a5,0(a5)
 8857              		.loc 2 4475 42
 8858 00d4 23AC077A 		sw	zero,1976(a5)
4476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc239.rpc239 = LIBERO_SETTING_RPC239_WPD_DATA1;
 8859              		.loc 2 4476 26
 8860 00d8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8860      93870700 
 8861 00e0 9C63     		ld	a5,0(a5)
 8862              		.loc 2 4476 42
 8863 00e2 23AE077A 		sw	zero,1980(a5)
4477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc240.rpc240 = LIBERO_SETTING_RPC240_WPD_DATA2;
 8864              		.loc 2 4477 26
 8865 00e6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8865      93870700 
 8866 00ee 9C63     		ld	a5,0(a5)
 8867              		.loc 2 4477 42
 8868 00f0 23A0077C 		sw	zero,1984(a5)
4478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc241.rpc241 = LIBERO_SETTING_RPC241_WPD_DATA3;
 8869              		.loc 2 4478 26
 8870 00f4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8870      93870700 
 8871 00fc 9C63     		ld	a5,0(a5)
 8872              		.loc 2 4478 42
 8873 00fe 23A2077C 		sw	zero,1988(a5)
4479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc242.rpc242 = LIBERO_SETTING_RPC242_WPD_ECC;
 8874              		.loc 2 4479 26
 8875 0102 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8875      93870700 
 8876 010a 9C63     		ld	a5,0(a5)
 8877              		.loc 2 4479 42
 8878 010c 23A4077C 		sw	zero,1992(a5)
4480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set the required wpd state- note: associated I/O bit 1=> off, 0=> on */
4481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc243.rpc243 = LIBERO_SETTING_RPC243_WPU_ADD_CMD0;
 8879              		.loc 2 4481 26
 8880 0110 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8880      93870700 
 8881 0118 9C63     		ld	a5,0(a5)
 8882              		.loc 2 4481 42
 8883 011a 0567     		li	a4,4096
 8884 011c 7D17     		addi	a4,a4,-1
 8885 011e 23A6E77C 		sw	a4,1996(a5)
4482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc244.rpc244 = LIBERO_SETTING_RPC244_WPU_ADD_CMD1;
 8886              		.loc 2 4482 26
 8887 0122 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8887      93870700 
 8888 012a 9C63     		ld	a5,0(a5)
 8889              		.loc 2 4482 42
 8890 012c 0567     		li	a4,4096
 8891 012e 7D17     		addi	a4,a4,-1
 8892 0130 23A8E77C 		sw	a4,2000(a5)
4483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc245.rpc245 = LIBERO_SETTING_RPC245_WPU_ADD_CMD2;
 8893              		.loc 2 4483 26
 8894 0134 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8894      93870700 
 8895 013c 9C63     		ld	a5,0(a5)
 8896              		.loc 2 4483 42
 8897 013e 0567     		li	a4,4096
 8898 0140 1307F7ED 		addi	a4,a4,-289
 8899 0144 23AAE77C 		sw	a4,2004(a5)
4484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc246.rpc246 = LIBERO_SETTING_RPC246_WPU_DATA0;
 8900              		.loc 2 4484 26
 8901 0148 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8901      93870700 
 8902 0150 9C63     		ld	a5,0(a5)
 8903              		.loc 2 4484 42
 8904 0152 1307F07F 		li	a4,2047
 8905 0156 23ACE77C 		sw	a4,2008(a5)
4485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc247.rpc247 = LIBERO_SETTING_RPC247_WPU_DATA1;
 8906              		.loc 2 4485 26
 8907 015a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8907      93870700 
 8908 0162 9C63     		ld	a5,0(a5)
 8909              		.loc 2 4485 42
 8910 0164 1307F07F 		li	a4,2047
 8911 0168 23AEE77C 		sw	a4,2012(a5)
4486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc248.rpc248 = LIBERO_SETTING_RPC248_WPU_DATA2;
 8912              		.loc 2 4486 26
 8913 016c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8913      93870700 
 8914 0174 9C63     		ld	a5,0(a5)
 8915              		.loc 2 4486 42
 8916 0176 1307F07F 		li	a4,2047
 8917 017a 23A0E77E 		sw	a4,2016(a5)
4487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc249.rpc249 = LIBERO_SETTING_RPC249_WPU_DATA3;
 8918              		.loc 2 4487 26
 8919 017e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8919      93870700 
 8920 0186 9C63     		ld	a5,0(a5)
 8921              		.loc 2 4487 42
 8922 0188 1307F07F 		li	a4,2047
 8923 018c 23A2E77E 		sw	a4,2020(a5)
4488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc250.rpc250 = LIBERO_SETTING_RPC250_WPU_ECC;
 8924              		.loc 2 4488 26
 8925 0190 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 8925      93870700 
 8926 0198 9C63     		ld	a5,0(a5)
 8927              		.loc 2 4488 42
 8928 019a 1307F007 		li	a4,127
 8929 019e 23A4E77E 		sw	a4,2024(a5)
 8930              	.L295:
4489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 8931              		.loc 2 4491 1
 8932 01a2 0100     		nop
 8933 01a4 6264     		ld	s0,24(sp)
 8934              		.cfi_restore 8
 8935              		.cfi_def_cfa 2, 32
 8936 01a6 0561     		addi	sp,sp,32
 8937              		.cfi_def_cfa_offset 0
 8938 01a8 8280     		jr	ra
 8939              		.cfi_endproc
 8940              	.LFE38:
 8942              		.globl	REFCLK_OFFSETS
 8943              		.section	.rodata.REFCLK_OFFSETS,"a"
 8944              		.align	3
 8947              	REFCLK_OFFSETS:
 8948 0000 03       		.byte	3
 8949 0001 00       		.byte	0
 8950 0002 01       		.byte	1
 8951 0003 07       		.byte	7
 8952 0004 00       		.byte	0
 8953 0005 03       		.byte	3
 8954 0006 00       		.byte	0
 8955 0007 01       		.byte	1
 8956 0008 00       		.byte	0
 8957 0009 00       		.byte	0
 8958 000a 04       		.byte	4
 8959 000b 07       		.byte	7
 8960 000c 06       		.byte	6
 8961 000d 05       		.byte	5
 8962 000e 00       		.byte	0
 8963 000f 03       		.byte	3
 8964 0010 07       		.byte	7
 8965 0011 00       		.byte	0
 8966 0012 01       		.byte	1
 8967 0013 02       		.byte	2
 8968 0014 04       		.byte	4
 8969 0015 03       		.byte	3
 8970 0016 04       		.byte	4
 8971 0017 02       		.byte	2
 8972 0018 05       		.byte	5
 8973 0019 01       		.byte	1
 8974 001a 01       		.byte	1
 8975 001b 02       		.byte	2
 8976 001c 03       		.byte	3
 8977 001d 02       		.byte	2
 8978 001e 01       		.byte	1
 8979 001f 01       		.byte	1
 8980 0020 02       		.byte	2
 8981 0021 03       		.byte	3
 8982 0022 02       		.byte	2
 8983 0023 04       		.byte	4
 8984 0024 00       		.byte	0
 8985 0025 01       		.byte	1
 8986 0026 06       		.byte	6
 8987 0027 07       		.byte	7
 8988 0028 02       		.byte	2
 8989 0029 00       		.byte	0
 8990 002a 01       		.byte	1
 8991 002b 06       		.byte	6
 8992 002c 00       		.byte	0
 8993 002d 03       		.byte	3
 8994 002e 02       		.byte	2
 8995 002f 01       		.byte	1
 8996 0030 03       		.byte	3
 8997 0031 00       		.byte	0
 8998              		.section	.text.ddr_manual_addcmd_refclk_offset,"ax",@progbits
 8999              		.align	1
 9001              	ddr_manual_addcmd_refclk_offset:
 9002              	.LFB39:
4492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_DIAGNOSTICS /* todo: add support for diagnostics below during board bring-up */
4494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*-------------------------------------------------------------------------*//**
4496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   The MSS_DDR_status() function is used to return status information to the
4497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   user.
4498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   TODO: Define number of request inputs
4500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    @param option
4502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     This option chooses status data we wish returned
4503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    @param return_data
4505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     Returned data here. This must be within a defined range.
4506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     todo:Detail on the sharing of data will be system dependent.
4507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     AMP/SMU detail to be finalized at time of writing
4508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   @return
4510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     Returns 0 on success.
4511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     TODO: Define error codes.
4512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   Example:
4514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     The call to MSS_DDR_status(DDR_TYPE, return_data) will return 0 if
4515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     successful and the DDR type in the first four bytes of the ret_mem area.
4516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     @code
4517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_DDR_status( DDR_TYPE, ret_mem );
4518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     @endcode
4519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint8_t
4521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** MSS_DDR_status
4522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** (
4523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t option, uint32_t *return_data
4524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** )
4525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   uint8_t error = 0U;
4527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   switch (option)
4529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   {
4530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     case USR_OPTION_tip_register_dump:
4531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* todo: WIP
4532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * add commands here */
4533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       break;
4534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     default:
4536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       break;
4538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   }
4539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   return error;
4541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*-------------------------------------------------------------------------*//**
4545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * MSS_DDR_user_commands commands from the user
4546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param command
4548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   User command
4549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param extra_command_data
4550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   extra data from user for particular command
4551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param return_data
4552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   data returned via supplied pointer
4553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
4554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   status 0 => success
4555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  Example:
4557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       The call to
4558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       MSS_DDR_user_commands(USR_CMD_INC_DELAY_CYCLES_LINE, 0x01 , return_data)
4559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       will return 0 id successful and the
4560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDR type in the first four bytes of the ret_mem area.
4561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       @code
4562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       MSS_DDR_user_commands(USR_CMD_INC_DELAY_CYCLES_LINE, 0x01 , return_data);
4563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       @endcode
4564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint8_t
4566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** MSS_DDR_user_commands
4567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** (
4568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t command, uint32_t *extra_command_data, uint32_t *return_data,  \
4569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t return_size
4570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** )
4571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   uint8_t error = 0U;
4573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   uint32_t *reg_address;
4574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   switch (command)
4576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   {
4577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     case USR_CMD_GET_DDR_STATUS:
4578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       break;
4579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_GET_MODE_SETTING:
4580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_GET_W_CALIBRATION:
4582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             config_copy(return_data, &calib_data, sizeof(calib_data));
4583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_GET_GREEN_ZONE:
4585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ DQ WINDOW MEASUREMENT */
4586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ DQS WINDOW MEASUREMENT */
4587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ VREF WINDOW MAX MEASUREMENT */
4588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_GET_REG:
4592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * First check if address valid
4594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             config_copy(reg_address, extra_command_data, 4U);
4596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             reg_address = (uint32_t *)((uint32_t)reg_address &\
4597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)(0xFFFFFFFCUL));
4598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if ((reg_address >=\
4599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 &CFG_DDR_SGMII_PHY->SOFT_RESET_DDR_PHY.SOFT_RESET_DDR_PHY)\
4600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 && (reg_address < &CFG_DDR_SGMII_PHY->SPARE_STAT.SPARE_STAT))
4601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
4602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 config_copy(return_data, reg_address, sizeof(uint32_t));
4603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
4604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
4605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
4606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 1U;
4607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
4608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
4611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * And set commands
4612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
4613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_GREEN_ZONE_DQ:
4614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ DQ WINDOW MEASUREMENT */
4615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure is uses reads/writes & DQ delayline controls, to
4617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * measure the maximum DQ offset before failure.
4618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_GREEN_ZONE_DQS:
4621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ DQS WINDOW MEASUREMENT */
4622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure is uses reads/writes & DQS delayline controls, to
4624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * measure the maximum DQS offset before failure.
4625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_GREEN_ZONE_VREF_MAX:
4628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ VREF WINDOW MAX MEASUREMENT */
4629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure is uses reads/writes & VREF controller delayline
4631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * controls, to measure the max VREF level.
4632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_GREEN_ZONE_VREF_MIN:
4635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ VREF WINDOW MIN MEASUREMENT */
4636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure is uses reads/writes & VREF controller delayline
4638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * controls, to measure the minimum VREF level.
4639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_RETRAIN:
4642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Incremental, In-System Retraining Procedures */
4643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure adjusts the read window to re-center clock and
4645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * data.
4646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * It should be triggered when the DLL code value passes a certain
4647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * threshold, during a refresh cycle.
4648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Added here to allow the user to trigger.
4649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_REG:
4652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
4655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 1U;
4656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return error;
4659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
4662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** void debug_read_ddrcfg(void)
4663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->ADDR_MAP,\
4666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->ADDR_MAP)/4U));
4667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MC_BASE3,\
4669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MC_BASE3)/4U));
4670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MC_BASE1,\
4672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MC_BASE1)/4U));
4673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MC_BASE2,\
4675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MC_BASE2)/4U));
4676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MPFE,\
4678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MPFE)/4U));
4679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->REORDER,\
4681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->REORDER)/4U));
4682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->RMW,\
4684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->RMW)/4U));
4685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->ECC,\
4687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->ECC)/4U));
4688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->READ_CAPT,\
4690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->READ_CAPT)/4U));
4691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MTA,\
4693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MTA)/4U));
4694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->DYN_WIDTH_ADJ,\
4696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->DYN_WIDTH_ADJ)/4U));
4697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->CA_PAR_ERR,\
4699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->CA_PAR_ERR)/4U));
4700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->DFI,\
4702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->DFI)/4U));
4703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->AXI_IF,\
4705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->AXI_IF)/4U));
4706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->csr_custom,\
4708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->csr_custom)/4U));
4709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return;
4710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** const uint8_t REFCLK_OFFSETS[][5U] = {
4714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {LIBERO_SETTING_REFCLK_DDR3_1333_NUM_OFFSETS,
4715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1333_OFFSET_0,
4716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1333_OFFSET_1,
4717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1333_OFFSET_2,
4718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1333_OFFSET_3},
4719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_NUM_OFFSETS,
4721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_OFFSET_0,
4722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_OFFSET_1,
4723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_OFFSET_2,
4724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_OFFSET_3},
4725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_NUM_OFFSETS,
4727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_OFFSET_0,
4728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_OFFSET_1,
4729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_OFFSET_2,
4730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_OFFSET_3},
4731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_NUM_OFFSETS,
4733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_OFFSET_0,
4734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_OFFSET_1,
4735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_OFFSET_2,
4736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_OFFSET_3},
4737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_NUM_OFFSETS,
4739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_OFFSET_0,
4740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_OFFSET_1,
4741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_OFFSET_2,
4742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_OFFSET_3},
4743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {LIBERO_SETTING_REFCLK_DDR3_1067_NUM_OFFSETS,
4745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1067_OFFSET_0,
4746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1067_OFFSET_1,
4747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1067_OFFSET_2,
4748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1067_OFFSET_3},
4749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_NUM_OFFSETS,
4751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_OFFSET_0,
4752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_OFFSET_1,
4753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_OFFSET_2,
4754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_OFFSET_3},
4755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_NUM_OFFSETS,
4757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_OFFSET_0,
4758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_OFFSET_1,
4759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_OFFSET_2,
4760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_OFFSET_3},
4761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_NUM_OFFSETS,
4763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_OFFSET_0,
4764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_OFFSET_1,
4765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_OFFSET_2,
4766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_OFFSET_3},
4767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_NUM_OFFSETS,
4769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_OFFSET_0,
4770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_OFFSET_1,
4771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_OFFSET_2,
4772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_OFFSET_3},
4773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** };
4774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * ddr_manual_addcmd_refclk_offset This function determines current
4777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * sweep offset based on DDR type
4778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
4779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param refclk_sweep_index
4780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
4781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
4783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t ddr_manual_addcmd_refclk_offset(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index)
4784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 9003              		.loc 2 4784 1
 9004              		.cfi_startproc
 9005 0000 7971     		addi	sp,sp,-48
 9006              		.cfi_def_cfa_offset 48
 9007 0002 22F4     		sd	s0,40(sp)
 9008              		.cfi_offset 8, -8
 9009 0004 0018     		addi	s0,sp,48
 9010              		.cfi_def_cfa 8, 0
 9011 0006 AA87     		mv	a5,a0
 9012 0008 2338B4FC 		sd	a1,-48(s0)
 9013 000c 232EF4FC 		sw	a5,-36(s0)
4785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t refclk_offset;
4786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t type_array_index;
4787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     type_array_index = (uint8_t)ddr_type;
 9014              		.loc 2 4788 22
 9015 0010 8327C4FD 		lw	a5,-36(s0)
 9016 0014 A307F4FE 		sb	a5,-17(s0)
4789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
 9017              		.loc 2 4789 5
 9018 0018 8327C4FD 		lw	a5,-36(s0)
 9019 001c 1B870700 		sext.w	a4,a5
 9020 0020 8547     		li	a5,1
 9021 0022 63FAE700 		bleu	a4,a5,.L303
 9022 0026 8327C4FD 		lw	a5,-36(s0)
 9023 002a 1B870700 		sext.w	a4,a5
 9024 002e 9147     		li	a5,4
 9025 0030 63E5E700 		bgtu	a4,a5,.L304
4790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3L:
4792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3:
4793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_DDR_CLK + DDR_FREQ_MARGIN < DDR_1333_MHZ)
4794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
4795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 type_array_index = (uint8_t)(type_array_index + (uint8_t)LPDDR4 + (uint8_t)1U);
4796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
4797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR4:
4799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR3:
4800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR4:
4801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_DDR_CLK + DDR_FREQ_MARGIN < DDR_1600_MHZ)
4802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
4803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 type_array_index = (uint8_t)(type_array_index + (uint8_t)LPDDR4 + (uint8_t)1U);
4804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
4805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 9026              		.loc 2 4805 13
 9027 0034 21A0     		j	.L300
 9028              	.L303:
4797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR4:
 9029              		.loc 2 4797 13
 9030 0036 0100     		nop
 9031 0038 11A0     		j	.L300
 9032              	.L304:
4806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
4807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_OFF_MODE:
4808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 9033              		.loc 2 4808 13
 9034 003a 0100     		nop
 9035              	.L300:
4809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if (*refclk_sweep_index >= REFCLK_OFFSETS[type_array_index][0U])
 9036              		.loc 2 4811 9
 9037 003c 833704FD 		ld	a5,-48(s0)
 9038 0040 03C60700 		lbu	a2,0(a5)
 9039              		.loc 2 4811 29
 9040 0044 8347F4FE 		lbu	a5,-17(s0)
 9041 0048 1B870700 		sext.w	a4,a5
 9042              		.loc 2 4811 64
 9043 004c 97060000 		lla	a3,REFCLK_OFFSETS
 9043      93860600 
 9044 0054 BA87     		mv	a5,a4
 9045 0056 8A07     		slli	a5,a5,2
 9046 0058 BA97     		add	a5,a5,a4
 9047 005a B697     		add	a5,a3,a5
 9048 005c 83C70700 		lbu	a5,0(a5)
 9049              		.loc 2 4811 8
 9050 0060 3287     		mv	a4,a2
 9051 0062 6366F700 		bltu	a4,a5,.L301
4812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         *refclk_sweep_index = 0U;
 9052              		.loc 2 4813 29
 9053 0066 833704FD 		ld	a5,-48(s0)
 9054 006a 23800700 		sb	zero,0(a5)
 9055              	.L301:
4814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     refclk_offset = REFCLK_OFFSETS[type_array_index][*refclk_sweep_index + 1U];
 9056              		.loc 2 4816 53
 9057 006e 8347F4FE 		lbu	a5,-17(s0)
 9058 0072 1B870700 		sext.w	a4,a5
 9059              		.loc 2 4816 54
 9060 0076 833704FD 		ld	a5,-48(s0)
 9061 007a 83C70700 		lbu	a5,0(a5)
 9062 007e 8127     		sext.w	a5,a5
 9063              		.loc 2 4816 74
 9064 0080 8527     		addiw	a5,a5,1
 9065 0082 8127     		sext.w	a5,a5
 9066              		.loc 2 4816 19
 9067 0084 17060000 		lla	a2,REFCLK_OFFSETS
 9067      13060600 
 9068 008c 93960702 		slli	a3,a5,32
 9069 0090 8192     		srli	a3,a3,32
 9070 0092 BA87     		mv	a5,a4
 9071 0094 8A07     		slli	a5,a5,2
 9072 0096 BA97     		add	a5,a5,a4
 9073 0098 B297     		add	a5,a2,a5
 9074 009a B697     		add	a5,a5,a3
 9075 009c 83C70700 		lbu	a5,0(a5)
 9076 00a0 2307F4FE 		sb	a5,-18(s0)
4817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *refclk_sweep_index = (uint8_t)(*refclk_sweep_index + 1U);
 9077              		.loc 2 4818 37
 9078 00a4 833704FD 		ld	a5,-48(s0)
 9079 00a8 83C70700 		lbu	a5,0(a5)
 9080              		.loc 2 4818 27
 9081 00ac 8527     		addiw	a5,a5,1
 9082 00ae 13F7F70F 		andi	a4,a5,0xff
 9083              		.loc 2 4818 25
 9084 00b2 833704FD 		ld	a5,-48(s0)
 9085 00b6 2380E700 		sb	a4,0(a5)
4819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return refclk_offset;
 9086              		.loc 2 4820 12
 9087 00ba 8347E4FE 		lbu	a5,-18(s0)
4821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 9088              		.loc 2 4821 1
 9089 00be 3E85     		mv	a0,a5
 9090 00c0 2274     		ld	s0,40(sp)
 9091              		.cfi_restore 8
 9092              		.cfi_def_cfa 2, 48
 9093 00c2 4561     		addi	sp,sp,48
 9094              		.cfi_def_cfa_offset 0
 9095 00c4 8280     		jr	ra
 9096              		.cfi_endproc
 9097              	.LFE39:
 9099              		.section	.text.mode_register_masked_write,"ax",@progbits
 9100              		.align	1
 9102              	mode_register_masked_write:
 9103              	.LFB40:
4822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** //ALISTER 7/16/21
4826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_masked_write(uint32_t address)
4827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 9104              		.loc 2 4827 1
 9105              		.cfi_startproc
 9106 0000 0111     		addi	sp,sp,-32
 9107              		.cfi_def_cfa_offset 32
 9108 0002 06EC     		sd	ra,24(sp)
 9109 0004 22E8     		sd	s0,16(sp)
 9110              		.cfi_offset 1, -8
 9111              		.cfi_offset 8, -16
 9112 0006 0010     		addi	s0,sp,32
 9113              		.cfi_def_cfa 8, 0
 9114 0008 AA87     		mv	a5,a0
 9115 000a 2326F4FE 		sw	a5,-20(s0)
4828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 9116              		.loc 2 4828 11
 9117 000e 97070000 		lla	a5,DDRCFG
 9117      93870700 
 9118 0016 9863     		ld	a4,0(a5)
 9119              		.loc 2 4828 38
 9120 0018 9167     		li	a5,16384
 9121 001a BA97     		add	a5,a4,a5
 9122 001c 0547     		li	a4,1
 9123 001e 98D3     		sw	a4,32(a5)
4829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
 9124              		.loc 2 4829 11
 9125 0020 97070000 		lla	a5,DDRCFG
 9125      93870700 
 9126 0028 9863     		ld	a4,0(a5)
 9127              		.loc 2 4829 53
 9128 002a 9167     		li	a5,16384
 9129 002c BA97     		add	a5,a4,a5
 9130 002e 37071000 		li	a4,1048576
 9131 0032 7D17     		addi	a4,a4,-1
 9132 0034 23AEE71E 		sw	a4,508(a5)
4830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR=address;
 9133              		.loc 2 4830 11
 9134 0038 97070000 		lla	a5,DDRCFG
 9134      93870700 
 9135 0040 9863     		ld	a4,0(a5)
 9136              		.loc 2 4830 47
 9137 0042 9167     		li	a5,16384
 9138 0044 BA97     		add	a5,a4,a5
 9139 0046 0327C4FE 		lw	a4,-20(s0)
 9140 004a 23AAE71E 		sw	a4,500(a5)
4831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA=0x0;
 9141              		.loc 2 4831 11
 9142 004e 97070000 		lla	a5,DDRCFG
 9142      93870700 
 9143 0056 9863     		ld	a4,0(a5)
 9144              		.loc 2 4831 53
 9145 0058 9167     		li	a5,16384
 9146 005a BA97     		add	a5,a4,a5
 9147 005c 23AC071E 		sw	zero,504(a5)
4832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x1;
 9148              		.loc 2 4832 11
 9149 0060 97070000 		lla	a5,DDRCFG
 9149      93870700 
 9150 0068 9863     		ld	a4,0(a5)
 9151              		.loc 2 4832 49
 9152 006a 9167     		li	a5,16384
 9153 006c BA97     		add	a5,a4,a5
 9154 006e 0547     		li	a4,1
 9155 0070 23A8E71E 		sw	a4,496(a5)
4833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x0;
 9156              		.loc 2 4833 11
 9157 0074 97070000 		lla	a5,DDRCFG
 9157      93870700 
 9158 007c 9863     		ld	a4,0(a5)
 9159              		.loc 2 4833 49
 9160 007e 9167     		li	a5,16384
 9161 0080 BA97     		add	a5,a4,a5
 9162 0082 23A8071E 		sw	zero,496(a5)
4834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 9163              		.loc 2 4834 5
 9164 0086 8567     		li	a5,4096
 9165 0088 138587BB 		addi	a0,a5,-1096
 9166 008c 97000000 		call	delay
 9166      E7800000 
4835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK!=0){
 9167              		.loc 2 4836 14
 9168 0094 97070000 		lla	a5,DDRCFG
 9168      93870700 
 9169 009c 9863     		ld	a4,0(a5)
 9170              		.loc 2 4836 33
 9171 009e 9167     		li	a5,16384
 9172 00a0 BA97     		add	a5,a4,a5
 9173 00a2 9C5B     		lw	a5,48(a5)
 9174 00a4 8127     		sext.w	a5,a5
 9175              		.loc 2 4836 7
 9176 00a6 99C3     		beq	a5,zero,.L306
4837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 0;
 9177              		.loc 2 4837 14
 9178 00a8 8147     		li	a5,0
 9179 00aa 11A0     		j	.L307
 9180              	.L306:
4838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else {
4840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 1;
 9181              		.loc 2 4840 14
 9182 00ac 8547     		li	a5,1
 9183              	.L307:
4841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 9184              		.loc 2 4842 1
 9185 00ae 3E85     		mv	a0,a5
 9186 00b0 E260     		ld	ra,24(sp)
 9187              		.cfi_restore 1
 9188 00b2 4264     		ld	s0,16(sp)
 9189              		.cfi_restore 8
 9190              		.cfi_def_cfa 2, 32
 9191 00b4 0561     		addi	sp,sp,32
 9192              		.cfi_def_cfa_offset 0
 9193 00b6 8280     		jr	ra
 9194              		.cfi_endproc
 9195              	.LFE40:
 9197              		.section	.text.mode_register_masked_write_x5,"ax",@progbits
 9198              		.align	1
 9200              	mode_register_masked_write_x5:
 9201              	.LFB41:
4843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_masked_write_x5(uint32_t address)
4845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 9202              		.loc 2 4845 1
 9203              		.cfi_startproc
 9204 0000 7971     		addi	sp,sp,-48
 9205              		.cfi_def_cfa_offset 48
 9206 0002 06F4     		sd	ra,40(sp)
 9207 0004 22F0     		sd	s0,32(sp)
 9208              		.cfi_offset 1, -8
 9209              		.cfi_offset 8, -16
 9210 0006 0018     		addi	s0,sp,48
 9211              		.cfi_def_cfa 8, 0
 9212 0008 AA87     		mv	a5,a0
 9213 000a 232EF4FC 		sw	a5,-36(s0)
4846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t i;
4847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t error=0;
 9214              		.loc 2 4847 14
 9215 000e 232404FE 		sw	zero,-24(s0)
4848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for(i=0; i<10;i++)
 9216              		.loc 2 4848 10
 9217 0012 232604FE 		sw	zero,-20(s0)
 9218              		.loc 2 4848 5
 9219 0016 2DA0     		j	.L309
 9220              	.L310:
4849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error |= mode_register_masked_write(address);
 9221              		.loc 2 4850 18 discriminator 3
 9222 0018 8327C4FD 		lw	a5,-36(s0)
 9223 001c 3E85     		mv	a0,a5
 9224 001e 97000000 		call	mode_register_masked_write
 9224      E7800000 
 9225 0026 AA87     		mv	a5,a0
 9226 0028 8127     		sext.w	a5,a5
 9227              		.loc 2 4850 15 discriminator 3
 9228 002a 3E87     		mv	a4,a5
 9229 002c 832784FE 		lw	a5,-24(s0)
 9230 0030 D98F     		or	a5,a4,a5
 9231 0032 2324F4FE 		sw	a5,-24(s0)
4848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for(i=0; i<10;i++)
 9232              		.loc 2 4848 20 discriminator 3
 9233 0036 8327C4FE 		lw	a5,-20(s0)
 9234 003a 8527     		addiw	a5,a5,1
 9235 003c 2326F4FE 		sw	a5,-20(s0)
 9236              	.L309:
4848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for(i=0; i<10;i++)
 9237              		.loc 2 4848 5 discriminator 1
 9238 0040 8327C4FE 		lw	a5,-20(s0)
 9239 0044 1B870700 		sext.w	a4,a5
 9240 0048 A547     		li	a5,9
 9241 004a E3F7E7FC 		bleu	a4,a5,.L310
4851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return error;
 9242              		.loc 2 4852 12
 9243 004e 832784FE 		lw	a5,-24(s0)
4853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 9244              		.loc 2 4853 1
 9245 0052 3E85     		mv	a0,a5
 9246 0054 A270     		ld	ra,40(sp)
 9247              		.cfi_restore 1
 9248 0056 0274     		ld	s0,32(sp)
 9249              		.cfi_restore 8
 9250              		.cfi_def_cfa 2, 48
 9251 0058 4561     		addi	sp,sp,48
 9252              		.cfi_def_cfa_offset 0
 9253 005a 8280     		jr	ra
 9254              		.cfi_endproc
 9255              	.LFE41:
 9257              		.section	.text.lpddr4_manual_training,"ax",@progbits
 9258              		.align	1
 9260              	lpddr4_manual_training:
 9261              	.LFB42:
4854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MODE_WRITE1_USED
4856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_write1(uint32_t address, uint32_t data)
4857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
4859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0x00000;
4860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR=address;
4861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA= data;
4862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x1;
4863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x0;
4864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
4865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK!=0){
4867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 0;
4868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else {
4870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 1;
4871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef ZQ_CAL
4876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t zq_cal(void)
4877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       uint32_t error=0;
4879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
4880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START=0x1;
4882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START=0x0;
4883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       delay(DELAY_CYCLES_500_MICRO);
4885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       error= (DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0x0);
4886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
4887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_ZQ_CAL_REQ.INIT_ZQ_CAL_REQ=0x1;
4888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_ZQ_CAL_REQ.INIT_ZQ_CAL_REQ=0x0;
4889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       delay(DELAY_CYCLES_500_MICRO);
4890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       error |= (DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0x0);
4891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       delay(DELAY_CYCLES_500_MICRO);
4892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return error;
4893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * LPDDR4 traing exclusive
4898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
4899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param refclk_sweep_index
4900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void lpddr4_manual_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32_t retry_
4902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 9262              		.loc 2 4902 1
 9263              		.cfi_startproc
 9264 0000 6971     		addi	sp,sp,-304
 9265              		.cfi_def_cfa_offset 304
 9266 0002 06F6     		sd	ra,296(sp)
 9267 0004 22F2     		sd	s0,288(sp)
 9268              		.cfi_offset 1, -8
 9269              		.cfi_offset 8, -16
 9270 0006 001A     		addi	s0,sp,304
 9271              		.cfi_def_cfa 8, 0
 9272 0008 AA87     		mv	a5,a0
 9273 000a 2330B4EE 		sd	a1,-288(s0)
 9274 000e 3287     		mv	a4,a2
 9275 0010 233CD4EC 		sd	a3,-296(s0)
 9276 0014 2326F4EE 		sw	a5,-276(s0)
 9277 0018 BA87     		mv	a5,a4
 9278 001a 2324F4EE 		sw	a5,-280(s0)
4903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //ALISTER 7/16/2021
4904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 9279              		.loc 2 4904 11
 9280 001e 97070000 		lla	a5,DDRCFG
 9280      93870700 
 9281 0026 9863     		ld	a4,0(a5)
 9282              		.loc 2 4904 38
 9283 0028 9167     		li	a5,16384
 9284 002a BA97     		add	a5,a4,a5
 9285 002c 0547     		li	a4,1
 9286 002e 98D3     		sw	a4,32(a5)
4905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 9287              		.loc 2 4905 11
 9288 0030 97070000 		lla	a5,DDRCFG
 9288      93870700 
 9289 0038 9863     		ld	a4,0(a5)
 9290              		.loc 2 4905 56
 9291 003a 9167     		li	a5,16384
 9292 003c BA97     		add	a5,a4,a5
 9293 003e 0547     		li	a4,1
 9294 0040 D8CF     		sw	a4,28(a5)
4906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 9295              		.loc 2 4906 5
 9296 0042 8567     		li	a5,4096
 9297 0044 138587BB 		addi	a0,a5,-1096
 9298 0048 97000000 		call	delay
 9298      E7800000 
4907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 9299              		.loc 2 4907 11
 9300 0050 97070000 		lla	a5,DDRCFG
 9300      93870700 
 9301 0058 9863     		ld	a4,0(a5)
 9302              		.loc 2 4907 56
 9303 005a 9167     		li	a5,16384
 9304 005c BA97     		add	a5,a4,a5
 9305 005e 0547     		li	a4,1
 9306 0060 D8CB     		sw	a4,20(a5)
4908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  = 1;
 9307              		.loc 2 4909 11
 9308 0062 97070000 		lla	a5,DDRCFG
 9308      93870700 
 9309 006a 9863     		ld	a4,0(a5)
 9310              		.loc 2 4909 61
 9311 006c 9167     		li	a5,16384
 9312 006e BA97     		add	a5,a4,a5
 9313 0070 0547     		li	a4,1
 9314 0072 98C3     		sw	a4,0(a5)
4910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_250_MICRO); /* requirement 200 uS */
 9315              		.loc 2 4910 5
 9316 0074 B7570200 		li	a5,151552
 9317 0078 1385079F 		addi	a0,a5,-1552
 9318 007c 97000000 		call	delay
 9318      E7800000 
4911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 9319              		.loc 2 4911 11
 9320 0084 97070000 		lla	a5,DDRCFG
 9320      93870700 
 9321 008c 9863     		ld	a4,0(a5)
 9322              		.loc 2 4911 56
 9323 008e 9167     		li	a5,16384
 9324 0090 BA97     		add	a5,a4,a5
 9325 0092 23AA0700 		sw	zero,20(a5)
4912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_2MS); /* require min. 2 ms */
 9326              		.loc 2 4912 5
 9327 0096 B7571200 		li	a5,1200128
 9328 009a 138507F8 		addi	a0,a5,-128
 9329 009e 97000000 		call	delay
 9329      E7800000 
4913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 9330              		.loc 2 4913 11
 9331 00a6 97070000 		lla	a5,DDRCFG
 9331      93870700 
 9332 00ae 9863     		ld	a4,0(a5)
 9333              		.loc 2 4913 56
 9334 00b0 9167     		li	a5,16384
 9335 00b2 BA97     		add	a5,a4,a5
 9336 00b4 23AE0700 		sw	zero,28(a5)
4914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_150_MICRO);
 9337              		.loc 2 4914 5
 9338 00b8 D967     		li	a5,90112
 9339 00ba 138507F9 		addi	a0,a5,-112
 9340 00be 97000000 		call	delay
 9340      E7800000 
4915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 9341              		.loc 2 4915 11
 9342 00c6 97070000 		lla	a5,DDRCFG
 9342      93870700 
 9343 00ce 9863     		ld	a4,0(a5)
 9344              		.loc 2 4915 38
 9345 00d0 9167     		li	a5,16384
 9346 00d2 BA97     		add	a5,a4,a5
 9347 00d4 0547     		li	a4,1
 9348 00d6 98D3     		sw	a4,32(a5)
4916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN=0;
 9349              		.loc 2 4917 11
 9350 00d8 97070000 		lla	a5,DDRCFG
 9350      93870700 
 9351 00e0 9863     		ld	a4,0(a5)
 9352              		.loc 2 4917 59
 9353 00e2 9167     		li	a5,16384
 9354 00e4 BA97     		add	a5,a4,a5
 9355 00e6 23A2071C 		sw	zero,452(a5)
4918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 9356              		.loc 2 4918 5
 9357 00ea 8567     		li	a5,4096
 9358 00ec 138587BB 		addi	a0,a5,-1096
 9359 00f0 97000000 		call	delay
 9359      E7800000 
4919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Assert FORCE_RESET */
4921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 9360              		.loc 2 4921 5
 9361 00f8 8567     		li	a5,4096
 9362 00fa 138587BB 		addi	a0,a5,-1096
 9363 00fe 97000000 		call	delay
 9363      E7800000 
4922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div0=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F00;
 9364              		.loc 2 4922 34
 9365 0106 97070000 		lla	a5,MSS_SCB_DDR_PLL
 9365      93870700 
 9366 010e 9C63     		ld	a5,0(a5)
 9367 0110 9C4B     		lw	a5,16(a5)
 9368 0112 8127     		sext.w	a5,a5
 9369              		.loc 2 4922 14
 9370 0114 3E87     		mv	a4,a5
 9371 0116 9167     		li	a5,16384
 9372 0118 938707F0 		addi	a5,a5,-256
 9373 011c F98F     		and	a5,a4,a5
 9374 011e 2326F4F6 		sw	a5,-148(s0)
4923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
 9375              		.loc 2 4923 34
 9376 0122 97070000 		lla	a5,MSS_SCB_DDR_PLL
 9376      93870700 
 9377 012a 9C63     		ld	a5,0(a5)
 9378 012c 9C4B     		lw	a5,16(a5)
 9379 012e 8127     		sext.w	a5,a5
 9380              		.loc 2 4923 14
 9381 0130 3E87     		mv	a4,a5
 9382 0132 B707003F 		li	a5,1056964608
 9383 0136 F98F     		and	a5,a4,a5
 9384 0138 2324F4F6 		sw	a5,-152(s0)
4924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
 9385              		.loc 2 4924 34
 9386 013c 97070000 		lla	a5,MSS_SCB_DDR_PLL
 9386      93870700 
 9387 0144 9C63     		ld	a5,0(a5)
 9388 0146 DC4B     		lw	a5,20(a5)
 9389 0148 8127     		sext.w	a5,a5
 9390              		.loc 2 4924 14
 9391 014a 3E87     		mv	a4,a5
 9392 014c 9167     		li	a5,16384
 9393 014e 938707F0 		addi	a5,a5,-256
 9394 0152 F98F     		and	a5,a4,a5
 9395 0154 2322F4F6 		sw	a5,-156(s0)
4925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div3=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F000000;
 9396              		.loc 2 4925 34
 9397 0158 97070000 		lla	a5,MSS_SCB_DDR_PLL
 9397      93870700 
 9398 0160 9C63     		ld	a5,0(a5)
 9399 0162 DC4B     		lw	a5,20(a5)
 9400 0164 8127     		sext.w	a5,a5
 9401              		.loc 2 4925 14
 9402 0166 3E87     		mv	a4,a5
 9403 0168 B707003F 		li	a5,1056964608
 9404 016c F98F     		and	a5,a4,a5
 9405 016e 2320F4F6 		sw	a5,-160(s0)
4926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 9406              		.loc 2 4927 11
 9407 0172 97070000 		lla	a5,DDRCFG
 9407      93870700 
 9408 017a 9863     		ld	a4,0(a5)
 9409              		.loc 2 4927 56
 9410 017c 9167     		li	a5,16384
 9411 017e BA97     		add	a5,a4,a5
 9412 0180 0547     		li	a4,1
 9413 0182 D8CF     		sw	a4,28(a5)
4928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 9414              		.loc 2 4928 5
 9415 0184 9D67     		li	a5,28672
 9416 0186 13850753 		addi	a0,a5,1328
 9417 018a 97000000 		call	delay
 9417      E7800000 
4929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t mult=2;
 9418              		.loc 2 4929 14
 9419 0192 8947     		li	a5,2
 9420 0194 232EF4F4 		sw	a5,-164(s0)
4930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_SCB_DDR_PLL->PLL_DIV_0_1 = (div0 | div1)*mult;
 9421              		.loc 2 4930 42
 9422 0198 0327C4F6 		lw	a4,-148(s0)
 9423 019c 832784F6 		lw	a5,-152(s0)
 9424 01a0 D98F     		or	a5,a4,a5
 9425 01a2 1B870700 		sext.w	a4,a5
 9426              		.loc 2 4930 20
 9427 01a6 97070000 		lla	a5,MSS_SCB_DDR_PLL
 9427      93870700 
 9428 01ae 9C63     		ld	a5,0(a5)
 9429              		.loc 2 4930 49
 9430 01b0 8326C4F5 		lw	a3,-164(s0)
 9431 01b4 3B87E602 		mulw	a4,a3,a4
 9432 01b8 0127     		sext.w	a4,a4
 9433              		.loc 2 4930 34
 9434 01ba 98CB     		sw	a4,16(a5)
4931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_SCB_DDR_PLL->PLL_DIV_2_3 = (div2 | div3)*mult;
 9435              		.loc 2 4931 42
 9436 01bc 032744F6 		lw	a4,-156(s0)
 9437 01c0 832704F6 		lw	a5,-160(s0)
 9438 01c4 D98F     		or	a5,a4,a5
 9439 01c6 1B870700 		sext.w	a4,a5
 9440              		.loc 2 4931 20
 9441 01ca 97070000 		lla	a5,MSS_SCB_DDR_PLL
 9441      93870700 
 9442 01d2 9C63     		ld	a5,0(a5)
 9443              		.loc 2 4931 49
 9444 01d4 8326C4F5 		lw	a3,-164(s0)
 9445 01d8 3B87E602 		mulw	a4,a3,a4
 9446 01dc 0127     		sext.w	a4,a4
 9447              		.loc 2 4931 34
 9448 01de D8CB     		sw	a4,20(a5)
4932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while ((CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTR
 9449              		.loc 2 4932 11
 9450 01e0 0100     		nop
 9451              	.L313:
 9452              		.loc 2 4932 77 discriminator 1
 9453 01e2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9453      93870700 
 9454 01ea 9C63     		ld	a5,0(a5)
 9455              		.loc 2 4932 92 discriminator 1
 9456 01ec 83A74708 		lw	a5,132(a5)
 9457 01f0 9B860700 		sext.w	a3,a5
 9458              		.loc 2 4932 30 discriminator 1
 9459 01f4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9459      93870700 
 9460 01fc 9863     		ld	a4,0(a5)
 9461              		.loc 2 4932 107 discriminator 1
 9462 01fe B7070002 		li	a5,33554432
 9463 0202 F58F     		and	a5,a3,a5
 9464 0204 8127     		sext.w	a5,a5
 9465              		.loc 2 4932 59 discriminator 1
 9466 0206 8127     		sext.w	a5,a5
 9467 0208 2322F708 		sw	a5,132(a4)
 9468              		.loc 2 4932 11 discriminator 1
 9469 020c F9DB     		beq	a5,zero,.L313
4933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 9470              		.loc 2 4933 5
 9471 020e 9D67     		li	a5,28672
 9472 0210 13850753 		addi	a0,a5,1328
 9473 0214 97000000 		call	delay
 9473      E7800000 
4934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 9474              		.loc 2 4934 80
 9475 021c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9475      93870700 
 9476 0224 9C63     		ld	a5,0(a5)
 9477              		.loc 2 4934 95
 9478 0226 83A74708 		lw	a5,132(a5)
 9479 022a 1B870700 		sext.w	a4,a5
 9480              		.loc 2 4934 22
 9481 022e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9481      93870700 
 9482 0236 9C63     		ld	a5,0(a5)
 9483              		.loc 2 4934 52
 9484 0238 137737FC 		andi	a4,a4,-61
 9485 023c 0127     		sext.w	a4,a4
 9486              		.loc 2 4934 51
 9487 023e 23A2E708 		sw	a4,132(a5)
4935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
 9488              		.loc 2 4935 69
 9489 0242 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9489      93870700 
 9490 024a 9C63     		ld	a5,0(a5)
 9491              		.loc 2 4935 84
 9492 024c 83A74708 		lw	a5,132(a5)
 9493 0250 1B870700 		sext.w	a4,a5
 9494              		.loc 2 4935 22
 9495 0254 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9495      93870700 
 9496 025c 9C63     		ld	a5,0(a5)
 9497              		.loc 2 4935 51
 9498 025e 1367C703 		ori	a4,a4,60
 9499 0262 0127     		sext.w	a4,a4
 9500 0264 23A2E708 		sw	a4,132(a5)
4936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 9501              		.loc 2 4936 22
 9502 0268 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9502      93870700 
 9503 0270 9863     		ld	a4,0(a5)
 9504              		.loc 2 4936 54
 9505 0272 8567     		li	a5,4096
 9506 0274 BA97     		add	a5,a4,a5
 9507 0276 2547     		li	a4,9
 9508 0278 23ACE786 		sw	a4,-1928(a5)
4937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 9509              		.loc 2 4937 22
 9510 027c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9510      93870700 
 9511 0284 9863     		ld	a4,0(a5)
 9512              		.loc 2 4937 64
 9513 0286 8567     		li	a5,4096
 9514 0288 BA97     		add	a5,a4,a5
 9515 028a 1307F003 		li	a4,63
 9516 028e 23A0E78A 		sw	a4,-1888(a5)
4938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x0000003FU ;
4939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 9517              		.loc 2 4939 22
 9518 0292 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9518      93870700 
 9519 029a 9863     		ld	a4,0(a5)
 9520              		.loc 2 4939 64
 9521 029c 8567     		li	a5,4096
 9522 029e BA97     		add	a5,a4,a5
 9523 02a0 23A0078A 		sw	zero,-1888(a5)
4940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x00000000U;
4941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 9524              		.loc 2 4941 22
 9525 02a4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9525      93870700 
 9526 02ac 9863     		ld	a4,0(a5)
 9527              		.loc 2 4941 54
 9528 02ae 8567     		li	a5,4096
 9529 02b0 BA97     		add	a5,a4,a5
 9530 02b2 2147     		li	a4,8
 9531 02b4 23ACE786 		sw	a4,-1928(a5)
4942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 9532              		.loc 2 4942 5
 9533 02b8 9D67     		li	a5,28672
 9534 02ba 13850753 		addi	a0,a5,1328
 9535 02be 97000000 		call	delay
 9535      E7800000 
4943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 9536              		.loc 2 4943 11
 9537 02c6 97070000 		lla	a5,DDRCFG
 9537      93870700 
 9538 02ce 9863     		ld	a4,0(a5)
 9539              		.loc 2 4943 56
 9540 02d0 9167     		li	a5,16384
 9541 02d2 BA97     		add	a5,a4,a5
 9542 02d4 23AE0700 		sw	zero,28(a5)
4944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 9543              		.loc 2 4944 5
 9544 02d8 B7970400 		li	a5,299008
 9545 02dc 1385073E 		addi	a0,a5,992
 9546 02e0 97000000 		call	delay
 9546      E7800000 
4945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
4946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, \
4947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             "\n\r\n\r pll_phadj_during_init_2_3 ",\
4948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_SCB_DDR_PLL->PLL_DIV_2_3);
4949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, \
4950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             "\n\r\n\r pll_phadj_during_init_0_1 ",\
4951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_SCB_DDR_PLL->PLL_DIV_0_1);
4952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 9547              		.loc 2 4954 11
 9548 02e8 97070000 		lla	a5,DDRCFG
 9548      93870700 
 9549 02f0 9863     		ld	a4,0(a5)
 9550              		.loc 2 4954 38
 9551 02f2 9167     		li	a5,16384
 9552 02f4 BA97     		add	a5,a4,a5
 9553 02f6 0547     		li	a4,1
 9554 02f8 98D3     		sw	a4,32(a5)
4955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 9555              		.loc 2 4955 11
 9556 02fa 97070000 		lla	a5,DDRCFG
 9556      93870700 
 9557 0302 9863     		ld	a4,0(a5)
 9558              		.loc 2 4955 56
 9559 0304 9167     		li	a5,16384
 9560 0306 BA97     		add	a5,a4,a5
 9561 0308 0547     		li	a4,1
 9562 030a D8CF     		sw	a4,28(a5)
4956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 9563              		.loc 2 4956 5
 9564 030c 8567     		li	a5,4096
 9565 030e 138587BB 		addi	a0,a5,-1096
 9566 0312 97000000 		call	delay
 9566      E7800000 
4957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 9567              		.loc 2 4957 11
 9568 031a 97070000 		lla	a5,DDRCFG
 9568      93870700 
 9569 0322 9863     		ld	a4,0(a5)
 9570              		.loc 2 4957 56
 9571 0324 9167     		li	a5,16384
 9572 0326 BA97     		add	a5,a4,a5
 9573 0328 0547     		li	a4,1
 9574 032a D8CB     		sw	a4,20(a5)
4958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  = 1;
 9575              		.loc 2 4959 11
 9576 032c 97070000 		lla	a5,DDRCFG
 9576      93870700 
 9577 0334 9863     		ld	a4,0(a5)
 9578              		.loc 2 4959 61
 9579 0336 9167     		li	a5,16384
 9580 0338 BA97     		add	a5,a4,a5
 9581 033a 0547     		li	a4,1
 9582 033c 98C3     		sw	a4,0(a5)
4960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_250_MICRO);  /* req. 200uS */
 9583              		.loc 2 4960 5
 9584 033e B7570200 		li	a5,151552
 9585 0342 1385079F 		addi	a0,a5,-1552
 9586 0346 97000000 		call	delay
 9586      E7800000 
4961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 9587              		.loc 2 4961 11
 9588 034e 97070000 		lla	a5,DDRCFG
 9588      93870700 
 9589 0356 9863     		ld	a4,0(a5)
 9590              		.loc 2 4961 56
 9591 0358 9167     		li	a5,16384
 9592 035a BA97     		add	a5,a4,a5
 9593 035c 23AA0700 		sw	zero,20(a5)
4962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_2MS); /* req. 2MS */
 9594              		.loc 2 4962 5
 9595 0360 B7571200 		li	a5,1200128
 9596 0364 138507F8 		addi	a0,a5,-128
 9597 0368 97000000 		call	delay
 9597      E7800000 
4963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 9598              		.loc 2 4963 11
 9599 0370 97070000 		lla	a5,DDRCFG
 9599      93870700 
 9600 0378 9863     		ld	a4,0(a5)
 9601              		.loc 2 4963 56
 9602 037a 9167     		li	a5,16384
 9603 037c BA97     		add	a5,a4,a5
 9604 037e 23AE0700 		sw	zero,28(a5)
4964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_150_MICRO);
 9605              		.loc 2 4964 5
 9606 0382 D967     		li	a5,90112
 9607 0384 138507F9 		addi	a0,a5,-112
 9608 0388 97000000 		call	delay
 9608      E7800000 
4965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
4967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR1 ", mode_register_masked_write_x5(1));
4968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR2 ", mode_register_masked_write_x5(2));
4969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR3 ", mode_register_masked_write_x5(3));
4970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR4 ", mode_register_masked_write_x5(4));
4971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR11 ", mode_register_masked_write_x5(11));
4972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR16 ", mode_register_masked_write_x5(16));
4973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR17 ", mode_register_masked_write_x5(17));
4974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR22 ", mode_register_masked_write_x5(22));
4975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR13 ", mode_register_masked_write_x5(13));
4976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
4977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(1);
 9609              		.loc 2 4977 5
 9610 0390 0545     		li	a0,1
 9611 0392 97000000 		call	mode_register_masked_write_x5
 9611      E7800000 
4978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(2);
 9612              		.loc 2 4978 5
 9613 039a 0945     		li	a0,2
 9614 039c 97000000 		call	mode_register_masked_write_x5
 9614      E7800000 
4979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(3);
 9615              		.loc 2 4979 5
 9616 03a4 0D45     		li	a0,3
 9617 03a6 97000000 		call	mode_register_masked_write_x5
 9617      E7800000 
4980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(4);
 9618              		.loc 2 4980 5
 9619 03ae 1145     		li	a0,4
 9620 03b0 97000000 		call	mode_register_masked_write_x5
 9620      E7800000 
4981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(11);
 9621              		.loc 2 4981 5
 9622 03b8 2D45     		li	a0,11
 9623 03ba 97000000 		call	mode_register_masked_write_x5
 9623      E7800000 
4982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(16);
 9624              		.loc 2 4982 5
 9625 03c2 4145     		li	a0,16
 9626 03c4 97000000 		call	mode_register_masked_write_x5
 9626      E7800000 
4983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(17);
 9627              		.loc 2 4983 5
 9628 03cc 4545     		li	a0,17
 9629 03ce 97000000 		call	mode_register_masked_write_x5
 9629      E7800000 
4984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(22);
 9630              		.loc 2 4984 5
 9631 03d6 5945     		li	a0,22
 9632 03d8 97000000 		call	mode_register_masked_write_x5
 9632      E7800000 
4985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(13);
 9633              		.loc 2 4985 5
 9634 03e0 3545     		li	a0,13
 9635 03e2 97000000 		call	mode_register_masked_write_x5
 9635      E7800000 
4986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 9636              		.loc 2 4988 11
 9637 03ea 97070000 		lla	a5,DDRCFG
 9637      93870700 
 9638 03f2 9863     		ld	a4,0(a5)
 9639              		.loc 2 4988 56
 9640 03f4 9167     		li	a5,16384
 9641 03f6 BA97     		add	a5,a4,a5
 9642 03f8 0547     		li	a4,1
 9643 03fa D8CF     		sw	a4,28(a5)
4989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 9644              		.loc 2 4989 5
 9645 03fc 9D67     		li	a5,28672
 9646 03fe 13850753 		addi	a0,a5,1328
 9647 0402 97000000 		call	delay
 9647      E7800000 
4990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Revert to normal speed after mode reg writes */
4991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_SCB_DDR_PLL->PLL_DIV_0_1 = div0 | div1;
 9648              		.loc 2 4991 20
 9649 040a 97070000 		lla	a5,MSS_SCB_DDR_PLL
 9649      93870700 
 9650 0412 9C63     		ld	a5,0(a5)
 9651              		.loc 2 4991 41
 9652 0414 8326C4F6 		lw	a3,-148(s0)
 9653 0418 032784F6 		lw	a4,-152(s0)
 9654 041c 558F     		or	a4,a3,a4
 9655 041e 0127     		sext.w	a4,a4
 9656              		.loc 2 4991 34
 9657 0420 98CB     		sw	a4,16(a5)
4992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_SCB_DDR_PLL->PLL_DIV_2_3 = div2 | div3;
 9658              		.loc 2 4992 20
 9659 0422 97070000 		lla	a5,MSS_SCB_DDR_PLL
 9659      93870700 
 9660 042a 9C63     		ld	a5,0(a5)
 9661              		.loc 2 4992 41
 9662 042c 832644F6 		lw	a3,-156(s0)
 9663 0430 032704F6 		lw	a4,-160(s0)
 9664 0434 558F     		or	a4,a3,a4
 9665 0436 0127     		sext.w	a4,a4
 9666              		.loc 2 4992 34
 9667 0438 D8CB     		sw	a4,20(a5)
4993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while ((CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTR
 9668              		.loc 2 4993 11
 9669 043a 0100     		nop
 9670              	.L314:
 9671              		.loc 2 4993 77 discriminator 1
 9672 043c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9672      93870700 
 9673 0444 9C63     		ld	a5,0(a5)
 9674              		.loc 2 4993 92 discriminator 1
 9675 0446 83A74708 		lw	a5,132(a5)
 9676 044a 9B860700 		sext.w	a3,a5
 9677              		.loc 2 4993 30 discriminator 1
 9678 044e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9678      93870700 
 9679 0456 9863     		ld	a4,0(a5)
 9680              		.loc 2 4993 107 discriminator 1
 9681 0458 B7070002 		li	a5,33554432
 9682 045c F58F     		and	a5,a3,a5
 9683 045e 8127     		sext.w	a5,a5
 9684              		.loc 2 4993 59 discriminator 1
 9685 0460 8127     		sext.w	a5,a5
 9686 0462 2322F708 		sw	a5,132(a4)
 9687              		.loc 2 4993 11 discriminator 1
 9688 0466 F9DB     		beq	a5,zero,.L314
4994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 9689              		.loc 2 4994 5
 9690 0468 9D67     		li	a5,28672
 9691 046a 13850753 		addi	a0,a5,1328
 9692 046e 97000000 		call	delay
 9692      E7800000 
4995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 9693              		.loc 2 4995 80
 9694 0476 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9694      93870700 
 9695 047e 9C63     		ld	a5,0(a5)
 9696              		.loc 2 4995 95
 9697 0480 83A74708 		lw	a5,132(a5)
 9698 0484 1B870700 		sext.w	a4,a5
 9699              		.loc 2 4995 22
 9700 0488 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9700      93870700 
 9701 0490 9C63     		ld	a5,0(a5)
 9702              		.loc 2 4995 52
 9703 0492 137737FC 		andi	a4,a4,-61
 9704 0496 0127     		sext.w	a4,a4
 9705              		.loc 2 4995 51
 9706 0498 23A2E708 		sw	a4,132(a5)
4996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
 9707              		.loc 2 4996 69
 9708 049c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9708      93870700 
 9709 04a4 9C63     		ld	a5,0(a5)
 9710              		.loc 2 4996 84
 9711 04a6 83A74708 		lw	a5,132(a5)
 9712 04aa 1B870700 		sext.w	a4,a5
 9713              		.loc 2 4996 22
 9714 04ae 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9714      93870700 
 9715 04b6 9C63     		ld	a5,0(a5)
 9716              		.loc 2 4996 99
 9717 04b8 1367C703 		ori	a4,a4,60
 9718 04bc 0127     		sext.w	a4,a4
 9719              		.loc 2 4996 51
 9720 04be 23A2E708 		sw	a4,132(a5)
4997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 9721              		.loc 2 4997 22
 9722 04c2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9722      93870700 
 9723 04ca 9863     		ld	a4,0(a5)
 9724              		.loc 2 4997 54
 9725 04cc 8567     		li	a5,4096
 9726 04ce BA97     		add	a5,a4,a5
 9727 04d0 2547     		li	a4,9
 9728 04d2 23ACE786 		sw	a4,-1928(a5)
4998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 9729              		.loc 2 4998 22
 9730 04d6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9730      93870700 
 9731 04de 9863     		ld	a4,0(a5)
 9732              		.loc 2 4998 64
 9733 04e0 8567     		li	a5,4096
 9734 04e2 BA97     		add	a5,a4,a5
 9735 04e4 1307F003 		li	a4,63
 9736 04e8 23A0E78A 		sw	a4,-1888(a5)
4999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x0000003FU ;
5000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 9737              		.loc 2 5000 22
 9738 04ec 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9738      93870700 
 9739 04f4 9863     		ld	a4,0(a5)
 9740              		.loc 2 5000 64
 9741 04f6 8567     		li	a5,4096
 9742 04f8 BA97     		add	a5,a4,a5
 9743 04fa 23A0078A 		sw	zero,-1888(a5)
5001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x00000000U;
5002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 9744              		.loc 2 5002 22
 9745 04fe 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9745      93870700 
 9746 0506 9863     		ld	a4,0(a5)
 9747              		.loc 2 5002 54
 9748 0508 8567     		li	a5,4096
 9749 050a BA97     		add	a5,a4,a5
 9750 050c 2147     		li	a4,8
 9751 050e 23ACE786 		sw	a4,-1928(a5)
5003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 9752              		.loc 2 5003 5
 9753 0512 9D67     		li	a5,28672
 9754 0514 13850753 		addi	a0,a5,1328
 9755 0518 97000000 		call	delay
 9755      E7800000 
5004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 9756              		.loc 2 5005 11
 9757 0520 97070000 		lla	a5,DDRCFG
 9757      93870700 
 9758 0528 9863     		ld	a4,0(a5)
 9759              		.loc 2 5005 56
 9760 052a 9167     		li	a5,16384
 9761 052c BA97     		add	a5,a4,a5
 9762 052e 0547     		li	a4,1
 9763 0530 D8CF     		sw	a4,28(a5)
5006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 9764              		.loc 2 5006 5
 9765 0532 B7970400 		li	a5,299008
 9766 0536 1385073E 		addi	a0,a5,992
 9767 053a 97000000 		call	delay
 9767      E7800000 
 9768              	.LBB33:
5007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     { /* vref training begins */
5009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t dpc_bits_new;
5010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t vref_answer;
5011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_a5_min_last = 129U;
 9769              		.loc 2 5011 18
 9770 0542 93071008 		li	a5,129
 9771 0546 2322F4FE 		sw	a5,-28(s0)
5012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000021U;
 9772              		.loc 2 5012 26
 9773 054a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9773      93870700 
 9774 0552 9863     		ld	a4,0(a5)
 9775              		.loc 2 5012 58
 9776 0554 8567     		li	a5,4096
 9777 0556 BA97     		add	a5,a4,a5
 9778 0558 13071002 		li	a4,33
 9779 055c 23ACE786 		sw	a4,-1928(a5)
5013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 
 9780              		.loc 2 5013 26
 9781 0560 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9781      93870700 
 9782 0568 9863     		ld	a4,0(a5)
 9783              		.loc 2 5013 98
 9784 056a 8567     		li	a5,4096
 9785 056c BA97     		add	a5,a4,a5
 9786 056e 23A6078C 		sw	zero,-1844(a5)
 9787              	.LBB34:
5014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 9788              		.loc 2 5014 23
 9789 0572 232004FE 		sw	zero,-32(s0)
 9790              		.loc 2 5014 9
 9791 0576 19A1     		j	.L315
 9792              	.L341:
 9793              	.LBB35:
5015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc145.rpc145 = ca_indly;//TEMPORARY
 9794              		.loc 2 5016 30
 9795 0578 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9795      93870700 
 9796 0580 9C63     		ld	a5,0(a5)
 9797              		.loc 2 5016 46
 9798 0582 032704FE 		lw	a4,-32(s0)
 9799 0586 23A2E764 		sw	a4,1604(a5)
5017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 9800              		.loc 2 5017 30
 9801 058a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9801      93870700 
 9802 0592 9C63     		ld	a5,0(a5)
 9803              		.loc 2 5017 46
 9804 0594 032704FE 		lw	a4,-32(s0)
 9805 0598 23A6E764 		sw	a4,1612(a5)
5018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t break_loop=1;
 9806              		.loc 2 5018 22
 9807 059c 8547     		li	a5,1
 9808 059e 232EF4FC 		sw	a5,-36(s0)
5019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t in_window=0;
 9809              		.loc 2 5019 22
 9810 05a2 232C04FC 		sw	zero,-40(s0)
5020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             vref_answer=128;
 9811              		.loc 2 5020 24
 9812 05a6 93070008 		li	a5,128
 9813 05aa 2324F4FE 		sw	a5,-24(s0)
 9814              	.LBB36:
5021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t vref=5;vref <30;vref++) //begin vref training
 9815              		.loc 2 5021 27
 9816 05ae 9547     		li	a5,5
 9817 05b0 232AF4FC 		sw	a5,-44(s0)
 9818              		.loc 2 5021 13
 9819 05b4 65A6     		j	.L316
 9820              	.L338:
 9821              	.LBB37:
5022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t transition_a5_max=0;
 9822              		.loc 2 5023 26
 9823 05b6 232804FC 		sw	zero,-48(s0)
5024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t transition_a5_min=128;
 9824              		.loc 2 5024 26
 9825 05ba 93070008 		li	a5,128
 9826 05be 2326F4FC 		sw	a5,-52(s0)
5025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t rx_a5_last,rx_a5;
5026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t transition_a5;
5027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t range_a5=0;
 9827              		.loc 2 5027 26
 9828 05c2 232C04F4 		sw	zero,-168(s0)
5028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(transition_a5_min_last > 128U)
 9829              		.loc 2 5029 19
 9830 05c6 832744FE 		lw	a5,-28(s0)
 9831 05ca 1B870700 		sext.w	a4,a5
 9832 05ce 93070008 		li	a5,128
 9833 05d2 63F6E700 		bleu	a4,a5,.L317
5030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5_min_last=128U;
 9834              		.loc 2 5031 43
 9835 05d6 93070008 		li	a5,128
 9836 05da 2322F4FE 		sw	a5,-28(s0)
 9837              	.L317:
5032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 9838              		.loc 2 5034 35
 9839 05de B707023E 		li	a5,1040318464
 9840              		.loc 2 5034 48
 9841 05e2 23A00700 		sw	zero,0(a5)
5035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //SET VREF HERE
5036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_500_NS);
 9842              		.loc 2 5036 17
 9843 05e6 1305C012 		li	a0,300
 9844 05ea 97000000 		call	delay
 9844      E7800000 
5037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | 
 9845              		.loc 2 5037 49
 9846 05f2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9846      93870700 
 9847 05fa 9C63     		ld	a5,0(a5)
 9848              		.loc 2 5037 59
 9849 05fc 83A74718 		lw	a5,388(a5)
 9850 0600 8127     		sext.w	a5,a5
 9851              		.loc 2 5037 69
 9852 0602 3E87     		mv	a4,a5
 9853 0604 B717FCFF 		li	a5,-258048
 9854 0608 FD17     		addi	a5,a5,-1
 9855 060a F98F     		and	a5,a4,a5
 9856 060c 1B870700 		sext.w	a4,a5
 9857              		.loc 2 5037 92
 9858 0610 832744FD 		lw	a5,-44(s0)
 9859 0614 9B97C700 		slliw	a5,a5,12
 9860 0618 8127     		sext.w	a5,a5
 9861              		.loc 2 5037 84
 9862 061a D98F     		or	a5,a4,a5
 9863 061c 8127     		sext.w	a5,a5
 9864              		.loc 2 5037 29
 9865 061e 3E87     		mv	a4,a5
 9866 0620 B7070400 		li	a5,262144
 9867 0624 D98F     		or	a5,a4,a5
 9868 0626 2326F4FE 		sw	a5,-20(s0)
5038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 9869              		.loc 2 5038 34
 9870 062a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9870      93870700 
 9871 0632 9C63     		ld	a5,0(a5)
 9872              		.loc 2 5038 53
 9873 0634 0327C4FE 		lw	a4,-20(s0)
 9874 0638 23A2E718 		sw	a4,388(a5)
5039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_500_NS);
 9875              		.loc 2 5039 17
 9876 063c 1305C012 		li	a0,300
 9877 0640 97000000 		call	delay
 9877      E7800000 
5040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 9878              		.loc 2 5040 35
 9879 0648 B707023E 		li	a5,1040318464
 9880              		.loc 2 5040 48
 9881 064c 0547     		li	a4,1
 9882 064e 98C3     		sw	a4,0(a5)
5041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_500_NS);
 9883              		.loc 2 5041 17
 9884 0650 1305C012 		li	a0,300
 9885 0654 97000000 		call	delay
 9885      E7800000 
5042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t deltat = 128UL;
 9886              		.loc 2 5043 26
 9887 065c 93070008 		li	a5,128
 9888 0660 2320F4FC 		sw	a5,-64(s0)
 9889              	.LBB38:
5044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 for (uint32_t j = 0; j<20 ; j++)
 9890              		.loc 2 5044 31
 9891 0664 232E04FA 		sw	zero,-68(s0)
 9892              		.loc 2 5044 17
 9893 0668 29AC     		j	.L318
 9894              	.L329:
5045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //LOAD INDLY
5048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 
 9895              		.loc 2 5048 38
 9896 066a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9896      93870700 
 9897 0672 9863     		ld	a4,0(a5)
 9898              		.loc 2 5048 98
 9899 0674 8567     		li	a5,4096
 9900 0676 BA97     		add	a5,a4,a5
 9901 0678 23A40788 		sw	zero,-1912(a5)
5049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 9902              		.loc 2 5049 38
 9903 067c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9903      93870700 
 9904 0684 9863     		ld	a4,0(a5)
 9905              		.loc 2 5049 88
 9906 0686 8567     		li	a5,4096
 9907 0688 BA97     		add	a5,a4,a5
 9908 068a 23A80788 		sw	zero,-1904(a5)
5050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 9909              		.loc 2 5050 38
 9910 068e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9910      93870700 
 9911 0696 9863     		ld	a4,0(a5)
 9912              		.loc 2 5050 88
 9913 0698 8567     		li	a5,4096
 9914 069a BA97     		add	a5,a4,a5
 9915 069c 37071800 		li	a4,1572864
 9916 06a0 23A8E788 		sw	a4,-1904(a5)
5051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 9917              		.loc 2 5051 38
 9918 06a4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9918      93870700 
 9919 06ac 9863     		ld	a4,0(a5)
 9920              		.loc 2 5051 88
 9921 06ae 8567     		li	a5,4096
 9922 06b0 BA97     		add	a5,a4,a5
 9923 06b2 23A80788 		sw	zero,-1904(a5)
5052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //LOAD OUTDLY
5054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 
 9924              		.loc 2 5054 38
 9925 06b6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9925      93870700 
 9926 06be 9863     		ld	a4,0(a5)
 9927              		.loc 2 5054 98
 9928 06c0 8567     		li	a5,4096
 9929 06c2 BA97     		add	a5,a4,a5
 9930 06c4 37071800 		li	a4,1572864
 9931 06c8 23A4E788 		sw	a4,-1912(a5)
5055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 9932              		.loc 2 5055 38
 9933 06cc 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9933      93870700 
 9934 06d4 9863     		ld	a4,0(a5)
 9935              		.loc 2 5055 88
 9936 06d6 8567     		li	a5,4096
 9937 06d8 BA97     		add	a5,a4,a5
 9938 06da 23A80788 		sw	zero,-1904(a5)
5056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 9939              		.loc 2 5056 38
 9940 06de 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9940      93870700 
 9941 06e6 9863     		ld	a4,0(a5)
 9942              		.loc 2 5056 88
 9943 06e8 8567     		li	a5,4096
 9944 06ea BA97     		add	a5,a4,a5
 9945 06ec 37071800 		li	a4,1572864
 9946 06f0 23A8E788 		sw	a4,-1904(a5)
5057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 9947              		.loc 2 5057 38
 9948 06f4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9948      93870700 
 9949 06fc 9863     		ld	a4,0(a5)
 9950              		.loc 2 5057 88
 9951 06fe 8567     		li	a5,4096
 9952 0700 BA97     		add	a5,a4,a5
 9953 0702 23A80788 		sw	zero,-1904(a5)
5058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     // rx_a5_last=0x0;
5060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_a5_last=0xF;
 9954              		.loc 2 5060 31
 9955 0706 BD47     		li	a5,15
 9956 0708 2324F4FC 		sw	a5,-56(s0)
5061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5=0;
 9957              		.loc 2 5061 34
 9958 070c 232204FC 		sw	zero,-60(s0)
5062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     deltat=128;
 9959              		.loc 2 5062 27
 9960 0710 93070008 		li	a5,128
 9961 0714 2320F4FC 		sw	a5,-64(s0)
5063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 9962              		.loc 2 5063 21
 9963 0718 1305C012 		li	a0,300
 9964 071c 97000000 		call	delay
 9964      E7800000 
 9965              	.LBB39:
5064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     for (uint32_t i=0; i < (128-ca_indly);i++)
 9966              		.loc 2 5065 35
 9967 0724 232C04FA 		sw	zero,-72(s0)
 9968              		.loc 2 5065 21
 9969 0728 EDA8     		j	.L319
 9970              	.L326:
5066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 9971              		.loc 2 5067 42
 9972 072a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9972      93870700 
 9973 0732 9863     		ld	a4,0(a5)
 9974              		.loc 2 5067 92
 9975 0734 8567     		li	a5,4096
 9976 0736 BA97     		add	a5,a4,a5
 9977 0738 23A00788 		sw	zero,-1920(a5)
5068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x1800
 9978              		.loc 2 5068 42
 9979 073c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9979      93870700 
 9980 0744 9863     		ld	a4,0(a5)
 9981              		.loc 2 5068 92
 9982 0746 8567     		li	a5,4096
 9983 0748 BA97     		add	a5,a4,a5
 9984 074a 37071800 		li	a4,1572864
 9985 074e 23A0E788 		sw	a4,-1920(a5)
5069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 9986              		.loc 2 5069 42
 9987 0752 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9987      93870700 
 9988 075a 9863     		ld	a4,0(a5)
 9989              		.loc 2 5069 92
 9990 075c 8567     		li	a5,4096
 9991 075e BA97     		add	a5,a4,a5
 9992 0760 23A00788 		sw	zero,-1920(a5)
5070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 9993              		.loc 2 5070 25
 9994 0764 1305C012 		li	a0,300
 9995 0768 97000000 		call	delay
 9995      E7800000 
5071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_read
 9996              		.loc 2 5071 51
 9997 0770 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 9997      93870700 
 9998 0778 9863     		ld	a4,0(a5)
 9999              		.loc 2 5071 78
 10000 077a 8567     		li	a5,4096
 10001 077c BA97     		add	a5,a4,a5
 10002 077e 83A7C78A 		lw	a5,-1876(a5)
 10003 0782 8127     		sext.w	a5,a5
 10004              		.loc 2 5071 115
 10005 0784 9BD78700 		srliw	a5,a5,8
 10006 0788 8127     		sext.w	a5,a5
 10007              		.loc 2 5071 31
 10008 078a 8D8B     		andi	a5,a5,3
 10009 078c 232AF4F4 		sw	a5,-172(s0)
5072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (transition_a5 != 0){
 10010              		.loc 2 5073 28
 10011 0790 832744FC 		lw	a5,-60(s0)
 10012 0794 8127     		sext.w	a5,a5
 10013 0796 81CF     		beq	a5,zero,.L320
5074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            if (((i - transition_a5) > 8) ){ //was 8 ////////////
 10014              		.loc 2 5074 36
 10015 0798 032784FB 		lw	a4,-72(s0)
 10016 079c 832744FC 		lw	a5,-60(s0)
 10017 07a0 BB07F740 		subw	a5,a4,a5
 10018 07a4 8127     		sext.w	a5,a5
 10019              		.loc 2 5074 31
 10020 07a6 3E87     		mv	a4,a5
 10021 07a8 A147     		li	a5,8
 10022 07aa 63EAE708 		bgtu	a4,a5,.L383
 10023              	.L320:
5075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                break;
5076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            }
5077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
5078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (transition_a5 ==0) {
 10024              		.loc 2 5079 28
 10025 07ae 832744FC 		lw	a5,-60(s0)
 10026 07b2 8127     		sext.w	a5,a5
 10027 07b4 95E7     		bne	a5,zero,.L322
5080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 10028              		.loc 2 5080 57
 10029 07b6 832784FC 		lw	a5,-56(s0)
 10030 07ba 93C7F7FF 		not	a5,a5
 10031 07be 1B870700 		sext.w	a4,a5
 10032 07c2 832744F5 		lw	a5,-172(s0)
 10033 07c6 F98F     		and	a5,a5,a4
 10034 07c8 8127     		sext.w	a5,a5
 10035              		.loc 2 5080 33
 10036 07ca 91C7     		beq	a5,zero,.L323
5081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_a5 = i;
 10037              		.loc 2 5081 48
 10038 07cc 832784FB 		lw	a5,-72(s0)
 10039 07d0 2322F4FC 		sw	a5,-60(s0)
 10040 07d4 91A0     		j	.L325
 10041              	.L323:
5082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              else{
5084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              rx_a5_last=rx_a5;
 10042              		.loc 2 5084 40
 10043 07d6 832744F5 		lw	a5,-172(s0)
 10044 07da 2324F4FC 		sw	a5,-56(s0)
 10045 07de 2DA8     		j	.L325
 10046              	.L322:
5085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          else {
5088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if ((i - transition_a5) == 4)  //was 4 ////////////
 10047              		.loc 2 5088 37
 10048 07e0 032784FB 		lw	a4,-72(s0)
 10049 07e4 832744FC 		lw	a5,-60(s0)
 10050 07e8 BB07F740 		subw	a5,a4,a5
 10051 07ec 8127     		sext.w	a5,a5
 10052              		.loc 2 5088 33
 10053 07ee 3E87     		mv	a4,a5
 10054 07f0 9147     		li	a5,4
 10055 07f2 6313F702 		bne	a4,a5,.L325
5089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 10056              		.loc 2 5089 60
 10057 07f6 832784FC 		lw	a5,-56(s0)
 10058 07fa 93C7F7FF 		not	a5,a5
 10059 07fe 1B870700 		sext.w	a4,a5
 10060 0802 832744F5 		lw	a5,-172(s0)
 10061 0806 F98F     		and	a5,a5,a4
 10062 0808 8127     		sext.w	a5,a5
 10063              		.loc 2 5089 36
 10064 080a 99E7     		bne	a5,zero,.L325
5090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  {
5091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      transition_a5=0; //Continue looking for transition
 10065              		.loc 2 5091 51
 10066 080c 232204FC 		sw	zero,-60(s0)
5092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      rx_a5_last=rx_a5;
 10067              		.loc 2 5092 48
 10068 0810 832744F5 		lw	a5,-172(s0)
 10069 0814 2324F4FC 		sw	a5,-56(s0)
 10070              	.L325:
5065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 10071              		.loc 2 5065 60 discriminator 2
 10072 0818 832784FB 		lw	a5,-72(s0)
 10073 081c 8527     		addiw	a5,a5,1
 10074 081e 232CF4FA 		sw	a5,-72(s0)
 10075              	.L319:
5065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 10076              		.loc 2 5065 48 discriminator 1
 10077 0822 13070008 		li	a4,128
 10078 0826 832704FE 		lw	a5,-32(s0)
 10079 082a BB07F740 		subw	a5,a4,a5
 10080 082e 1B870700 		sext.w	a4,a5
5065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 10081              		.loc 2 5065 21 discriminator 1
 10082 0832 832784FB 		lw	a5,-72(s0)
 10083 0836 8127     		sext.w	a5,a5
 10084 0838 E3E9E7EE 		bltu	a5,a4,.L326
 10085 083c 11A0     		j	.L321
 10086              	.L383:
5075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            }
 10087              		.loc 2 5075 32
 10088 083e 0100     		nop
 10089              	.L321:
 10090              	.LBE39:
5093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  }
5094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }//delay loop ends here
5096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (transition_a5 !=0)
 10091              		.loc 2 5096 24
 10092 0840 832744FC 		lw	a5,-60(s0)
 10093 0844 8127     		sext.w	a5,a5
 10094 0846 8DCB     		beq	a5,zero,.L327
5097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (transition_a5 > transition_a5_max)
 10095              		.loc 2 5098 28
 10096 0848 032744FC 		lw	a4,-60(s0)
 10097 084c 832704FD 		lw	a5,-48(s0)
 10098 0850 0127     		sext.w	a4,a4
 10099 0852 8127     		sext.w	a5,a5
 10100 0854 63F6E700 		bleu	a4,a5,.L328
5099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
5100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             transition_a5_max = transition_a5;
 10101              		.loc 2 5100 47
 10102 0858 832744FC 		lw	a5,-60(s0)
 10103 085c 2328F4FC 		sw	a5,-48(s0)
 10104              	.L328:
5101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
5102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (transition_a5 < transition_a5_min)
 10105              		.loc 2 5102 28
 10106 0860 032744FC 		lw	a4,-60(s0)
 10107 0864 8327C4FC 		lw	a5,-52(s0)
 10108 0868 0127     		sext.w	a4,a4
 10109 086a 8127     		sext.w	a5,a5
 10110 086c 6376F700 		bgeu	a4,a5,.L327
5103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
5104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             transition_a5_min = transition_a5;
 10111              		.loc 2 5105 47
 10112 0870 832744FC 		lw	a5,-60(s0)
 10113 0874 2326F4FC 		sw	a5,-52(s0)
 10114              	.L327:
5044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 10115              		.loc 2 5044 46 discriminator 2
 10116 0878 8327C4FB 		lw	a5,-68(s0)
 10117 087c 8527     		addiw	a5,a5,1
 10118 087e 232EF4FA 		sw	a5,-68(s0)
 10119              	.L318:
5044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 10120              		.loc 2 5044 17 discriminator 1
 10121 0882 8327C4FB 		lw	a5,-68(s0)
 10122 0886 1B870700 		sext.w	a4,a5
 10123 088a CD47     		li	a5,19
 10124 088c E3FFE7DC 		bleu	a4,a5,.L329
 10125              	.LBE38:
5106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
5107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }//Sample loop ends here
5109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 range_a5=transition_a5_max-transition_a5_min;
 10126              		.loc 2 5109 25
 10127 0890 032704FD 		lw	a4,-48(s0)
 10128 0894 8327C4FC 		lw	a5,-52(s0)
 10129 0898 BB07F740 		subw	a5,a4,a5
 10130 089c 232CF4F4 		sw	a5,-168(s0)
5110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (transition_a5_min < 10){
 10131              		.loc 2 5110 20
 10132 08a0 8327C4FC 		lw	a5,-52(s0)
 10133 08a4 1B870700 		sext.w	a4,a5
 10134 08a8 A547     		li	a5,9
 10135 08aa 63E4E700 		bgtu	a4,a5,.L330
5111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     break_loop=0;
 10136              		.loc 2 5111 31
 10137 08ae 232E04FC 		sw	zero,-36(s0)
 10138              	.L330:
5112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (range_a5 <=5)
 10139              		.loc 2 5113 20
 10140 08b2 832784F5 		lw	a5,-168(s0)
 10141 08b6 1B870700 		sext.w	a4,a5
 10142 08ba 9547     		li	a5,5
 10143 08bc 63ECE704 		bgtu	a4,a5,.L331
5114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //(min(transition_a5_min - transition_a5_min_last,transition_a5_min_last-transi
5116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (transition_a5_min > transition_a5_min_last)
 10144              		.loc 2 5116 24
 10145 08c0 0327C4FC 		lw	a4,-52(s0)
 10146 08c4 832744FE 		lw	a5,-28(s0)
 10147 08c8 0127     		sext.w	a4,a4
 10148 08ca 8127     		sext.w	a5,a5
 10149 08cc 63FBE700 		bleu	a4,a5,.L332
5117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         deltat=transition_a5_min-transition_a5_min_last;
 10150              		.loc 2 5118 31
 10151 08d0 0327C4FC 		lw	a4,-52(s0)
 10152 08d4 832744FE 		lw	a5,-28(s0)
 10153 08d8 BB07F740 		subw	a5,a4,a5
 10154 08dc 2320F4FC 		sw	a5,-64(s0)
 10155 08e0 09A8     		j	.L333
 10156              	.L332:
5119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else
5121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         deltat=transition_a5_min_last-transition_a5_min;
 10157              		.loc 2 5122 31
 10158 08e2 032744FE 		lw	a4,-28(s0)
 10159 08e6 8327C4FC 		lw	a5,-52(s0)
 10160 08ea BB07F740 		subw	a5,a4,a5
 10161 08ee 2320F4FC 		sw	a5,-64(s0)
 10162              	.L333:
5123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (deltat <=5)
 10163              		.loc 2 5124 24
 10164 08f2 832704FC 		lw	a5,-64(s0)
 10165 08f6 1B870700 		sext.w	a4,a5
 10166 08fa 9547     		li	a5,5
 10167 08fc 63E2E702 		bgtu	a4,a5,.L335
5125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         in_window=(in_window<<1)|1;
 10168              		.loc 2 5126 45
 10169 0900 832784FD 		lw	a5,-40(s0)
 10170 0904 9B971700 		slliw	a5,a5,1
 10171 0908 8127     		sext.w	a5,a5
 10172              		.loc 2 5126 34
 10173 090a 93E71700 		ori	a5,a5,1
 10174 090e 232CF4FC 		sw	a5,-40(s0)
 10175 0912 39A0     		j	.L335
 10176              	.L331:
5127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
5130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     in_window=(in_window<<1)|0;
 10177              		.loc 2 5131 30
 10178 0914 832784FD 		lw	a5,-40(s0)
 10179 0918 9B971700 		slliw	a5,a5,1
 10180 091c 232CF4FC 		sw	a5,-40(s0)
 10181              	.L335:
5132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  "\n\r ca_indly ", ca_indly);
5136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " vref ", vref);
5137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " a5_dly_max:", transition_a5_max);
5138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " a5_dly_min:", transition_a5_min);
5139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " a5_dly_min_last:", transition_a5_min_last);
5140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " range_a5:", range_a5);
5141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " deltat:", deltat);
5142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " in_window:", in_window);
5143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " vref_answer:", vref_answer);
5144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(vref_answer==128)
 10182              		.loc 2 5145 19
 10183 0920 832784FE 		lw	a5,-24(s0)
 10184 0924 1B870700 		sext.w	a4,a5
 10185 0928 93070008 		li	a5,128
 10186 092c 631FF700 		bne	a4,a5,.L336
5146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((in_window &0x3)==0x3) //ALISTER CHANGE 2/17/2021
 10187              		.loc 2 5147 36
 10188 0930 832784FD 		lw	a5,-40(s0)
 10189 0934 8D8B     		andi	a5,a5,3
 10190 0936 8127     		sext.w	a5,a5
 10191              		.loc 2 5147 24
 10192 0938 3E87     		mv	a4,a5
 10193 093a 8D47     		li	a5,3
 10194 093c 6317F700 		bne	a4,a5,.L336
5148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         vref_answer=vref; //ALISTER CHANGE
 10195              		.loc 2 5149 36
 10196 0940 832744FD 		lw	a5,-44(s0)
 10197 0944 2324F4FE 		sw	a5,-24(s0)
5150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef PRINT_CA_VREF_WINDOW
5151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         break;
 10198              		.loc 2 5151 25
 10199 0948 0DA0     		j	.L337
 10200              	.L336:
5152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_a5_min_last=transition_a5_min;
 10201              		.loc 2 5155 39 discriminator 2
 10202 094a 8327C4FC 		lw	a5,-52(s0)
 10203 094e 2322F4FE 		sw	a5,-28(s0)
 10204              	.LBE37:
5021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 10205              		.loc 2 5021 47 discriminator 2
 10206 0952 832744FD 		lw	a5,-44(s0)
 10207 0956 8527     		addiw	a5,a5,1
 10208 0958 232AF4FC 		sw	a5,-44(s0)
 10209              	.L316:
5021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 10210              		.loc 2 5021 13 discriminator 1
 10211 095c 832744FD 		lw	a5,-44(s0)
 10212 0960 1B870700 		sext.w	a4,a5
 10213 0964 F547     		li	a5,29
 10214 0966 E3F8E7C4 		bleu	a4,a5,.L338
 10215              	.L337:
 10216              	.LBE36:
5156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (break_loop)
 10217              		.loc 2 5157 16
 10218 096a 8327C4FD 		lw	a5,-36(s0)
 10219 096e 8127     		sext.w	a5,a5
 10220 0970 91EF     		bne	a5,zero,.L384
 10221              	.LBE35:
5014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 10222              		.loc 2 5014 57 discriminator 2
 10223 0972 832704FE 		lw	a5,-32(s0)
 10224 0976 9527     		addiw	a5,a5,5
 10225 0978 2320F4FE 		sw	a5,-32(s0)
 10226              	.L315:
5014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 10227              		.loc 2 5014 9 discriminator 1
 10228 097c 832704FE 		lw	a5,-32(s0)
 10229 0980 1B870700 		sext.w	a4,a5
 10230 0984 F547     		li	a5,29
 10231 0986 E3F9E7BE 		bleu	a4,a5,.L341
 10232 098a 11A0     		j	.L340
 10233              	.L384:
 10234              	.LBB40:
5158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 10235              		.loc 2 5159 17
 10236 098c 0100     		nop
 10237              	.L340:
 10238              	.LBE40:
 10239              	.LBE34:
5160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (vref_answer!=128U)
5164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r vref_answer found", vref_answer);
5166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
5168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r CA_VREF training failed! ", vref_answer);
5170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 10240              		.loc 2 5173 27
 10241 098e B707023E 		li	a5,1040318464
 10242              		.loc 2 5173 40
 10243 0992 23A00700 		sw	zero,0(a5)
5174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* SET VREF HERE */
5175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay(DELAY_CYCLES_500_NS);
 10244              		.loc 2 5175 9
 10245 0996 1305C012 		li	a0,300
 10246 099a 97000000 		call	delay
 10246      E7800000 
5176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(vref_answer == 128U)
 10247              		.loc 2 5176 11
 10248 09a2 832784FE 		lw	a5,-24(s0)
 10249 09a6 1B870700 		sext.w	a4,a5
 10250 09aa 93070008 		li	a5,128
 10251 09ae 6312F704 		bne	a4,a5,.L342
5177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             vref_answer = 0x10U;
 10252              		.loc 2 5178 25
 10253 09b2 C147     		li	a5,16
 10254 09b4 2324F4FE 		sw	a5,-24(s0)
5179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12U
 10255              		.loc 2 5179 45
 10256 09b8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10256      93870700 
 10257 09c0 9C63     		ld	a5,0(a5)
 10258              		.loc 2 5179 55
 10259 09c2 83A74718 		lw	a5,388(a5)
 10260 09c6 8127     		sext.w	a5,a5
 10261              		.loc 2 5179 65
 10262 09c8 3E87     		mv	a4,a5
 10263 09ca B717FCFF 		li	a5,-258048
 10264 09ce FD17     		addi	a5,a5,-1
 10265 09d0 F98F     		and	a5,a4,a5
 10266 09d2 1B870700 		sext.w	a4,a5
 10267              		.loc 2 5179 95
 10268 09d6 832784FE 		lw	a5,-24(s0)
 10269 09da 9B97C700 		slliw	a5,a5,12
 10270 09de 8127     		sext.w	a5,a5
 10271              		.loc 2 5179 80
 10272 09e0 D98F     		or	a5,a4,a5
 10273 09e2 8127     		sext.w	a5,a5
 10274              		.loc 2 5179 25
 10275 09e4 3E87     		mv	a4,a5
 10276 09e6 B7070400 		li	a5,262144
 10277 09ea D98F     		or	a5,a4,a5
 10278 09ec 2326F4FE 		sw	a5,-20(s0)
 10279 09f0 2DA8     		j	.L343
 10280              	.L342:
5180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
5182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             vref_answer = vref_answer;
5184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12)
 10281              		.loc 2 5184 45
 10282 09f2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10282      93870700 
 10283 09fa 9C63     		ld	a5,0(a5)
 10284              		.loc 2 5184 55
 10285 09fc 83A74718 		lw	a5,388(a5)
 10286 0a00 8127     		sext.w	a5,a5
 10287              		.loc 2 5184 65
 10288 0a02 3E87     		mv	a4,a5
 10289 0a04 B717FCFF 		li	a5,-258048
 10290 0a08 FD17     		addi	a5,a5,-1
 10291 0a0a F98F     		and	a5,a4,a5
 10292 0a0c 1B870700 		sext.w	a4,a5
 10293              		.loc 2 5184 95
 10294 0a10 832784FE 		lw	a5,-24(s0)
 10295 0a14 9B97C700 		slliw	a5,a5,12
 10296 0a18 8127     		sext.w	a5,a5
 10297              		.loc 2 5184 80
 10298 0a1a D98F     		or	a5,a4,a5
 10299 0a1c 8127     		sext.w	a5,a5
 10300              		.loc 2 5184 25
 10301 0a1e 3E87     		mv	a4,a5
 10302 0a20 B7070400 		li	a5,262144
 10303 0a24 D98F     		or	a5,a4,a5
 10304 0a26 2326F4FE 		sw	a5,-20(s0)
 10305              	.L343:
5185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 10306              		.loc 2 5187 26
 10307 0a2a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10307      93870700 
 10308 0a32 9C63     		ld	a5,0(a5)
 10309              		.loc 2 5187 45
 10310 0a34 0327C4FE 		lw	a4,-20(s0)
 10311 0a38 23A2E718 		sw	a4,388(a5)
5188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay(DELAY_CYCLES_500_NS);
 10312              		.loc 2 5188 9
 10313 0a3c 1305C012 		li	a0,300
 10314 0a40 97000000 		call	delay
 10314      E7800000 
5189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 10315              		.loc 2 5189 27
 10316 0a48 B707023E 		li	a5,1040318464
 10317              		.loc 2 5189 40
 10318 0a4c 0547     		li	a4,1
 10319 0a4e 98C3     		sw	a4,0(a5)
5190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay(DELAY_CYCLES_500_MICRO);
 10320              		.loc 2 5190 9
 10321 0a50 B7970400 		li	a5,299008
 10322 0a54 1385073E 		addi	a0,a5,992
 10323 0a58 97000000 		call	delay
 10323      E7800000 
 10324              	.LBE33:
 10325              	.LBB41:
5191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }/* end vref_training; */
5193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
5194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* Begin MANUAL ADDCMD TRAINING */
5196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t init_del_offset = 0x8U;
 10326              		.loc 2 5196 18
 10327 0a60 A147     		li	a5,8
 10328 0a62 232AF4FA 		sw	a5,-76(s0)
5197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t a5_offset_status;
5198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rpc147_offset = 0x1U;
 10329              		.loc 2 5198 18
 10330 0a66 8547     		li	a5,1
 10331 0a68 2328F4F4 		sw	a5,-176(s0)
5199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rpc145_offset = 0x0U;
 10332              		.loc 2 5199 18
 10333 0a6c 232604F4 		sw	zero,-180(s0)
5200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t bclk_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x700;
 10334              		.loc 2 5200 44
 10335 0a70 97070000 		lla	a5,MSS_SCB_DDR_PLL
 10335      93870700 
 10336 0a78 9C63     		ld	a5,0(a5)
 10337 0a7a 9C53     		lw	a5,32(a5)
 10338 0a7c 8127     		sext.w	a5,a5
 10339              		.loc 2 5200 18
 10340 0a7e 93F70770 		andi	a5,a5,1792
 10341 0a82 2324F4F4 		sw	a5,-184(s0)
5201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 10342              		.loc 2 5201 46
 10343 0a86 97070000 		lla	a5,MSS_SCB_DDR_PLL
 10343      93870700 
 10344 0a8e 9C63     		ld	a5,0(a5)
 10345 0a90 9C53     		lw	a5,32(a5)
 10346 0a92 8127     		sext.w	a5,a5
 10347              		.loc 2 5201 18
 10348 0a94 3E87     		mv	a4,a5
 10349 0a96 9167     		li	a5,16384
 10350 0a98 93870780 		addi	a5,a5,-2048
 10351 0a9c F98F     		and	a5,a4,a5
 10352 0a9e 2322F4F4 		sw	a5,-188(s0)
5202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t refclk_phase;
5203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //ALISTER 1/12/2022 SWEEPING CK OFFSET BEFORE CHANING refclk_offset
5205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if ((retry_count % 6) == 0){
 10353              		.loc 2 5205 26
 10354 0aa2 032784EE 		lw	a4,-280(s0)
 10355 0aa6 9947     		li	a5,6
 10356 0aa8 BB77F702 		remuw	a5,a4,a5
 10357 0aac 8127     		sext.w	a5,a5
 10358              		.loc 2 5205 12
 10359 0aae 85E3     		bne	a5,zero,.L344
5206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             *refclk_offset = ddr_manual_addcmd_refclk_offset(ddr_type, refclk_sweep_index);
 10360              		.loc 2 5206 30
 10361 0ab0 8327C4EE 		lw	a5,-276(s0)
 10362 0ab4 833504EE 		ld	a1,-288(s0)
 10363 0ab8 3E85     		mv	a0,a5
 10364 0aba 97000000 		call	ddr_manual_addcmd_refclk_offset
 10364      E7800000 
 10365 0ac2 AA87     		mv	a5,a0
 10366 0ac4 3E87     		mv	a4,a5
 10367              		.loc 2 5206 28
 10368 0ac6 833784ED 		ld	a5,-296(s0)
 10369 0aca 2380E700 		sb	a4,0(a5)
 10370              	.L344:
5207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         a5_offset_status = DDR_ADD_CMD_A5_OFFSET_FAIL;
 10371              		.loc 2 5209 26
 10372 0ace 8547     		li	a5,1
 10373 0ad0 2328F4FA 		sw	a5,-80(s0)
5210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         while(a5_offset_status != DDR_ADD_CMD_A5_OFFSET_PASS)
 10374              		.loc 2 5210 14
 10375 0ad4 DDA7     		j	.L345
 10376              	.L378:
 10377              	.LBB42:
5211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             a5_offset_status = DDR_ADD_CMD_A5_OFFSET_PASS;
 10378              		.loc 2 5212 30
 10379 0ad6 232804FA 		sw	zero,-80(s0)
5213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //ADDCMD Training improvement , adds delay on DDR clock loopback path
5214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc147.rpc147 = init_del_offset + rpc147_offset;
 10380              		.loc 2 5214 30
 10381 0ada 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10381      93870700 
 10382 0ae2 9C63     		ld	a5,0(a5)
 10383              		.loc 2 5214 64
 10384 0ae4 832644FB 		lw	a3,-76(s0)
 10385 0ae8 032704F5 		lw	a4,-176(s0)
 10386 0aec 359F     		addw	a4,a3,a4
 10387 0aee 0127     		sext.w	a4,a4
 10388              		.loc 2 5214 46
 10389 0af0 23A6E764 		sw	a4,1612(a5)
5215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //ADDCMD Training improvement , adds delay on A9 loopback path
5217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc145.rpc145 = init_del_offset + rpc145_offset;
 10390              		.loc 2 5217 30
 10391 0af4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10391      93870700 
 10392 0afc 9C63     		ld	a5,0(a5)
 10393              		.loc 2 5217 64
 10394 0afe 832644FB 		lw	a3,-76(s0)
 10395 0b02 0327C4F4 		lw	a4,-180(s0)
 10396 0b06 359F     		addw	a4,a3,a4
 10397 0b08 0127     		sext.w	a4,a4
 10398              		.loc 2 5217 46
 10399 0b0a 23A2E764 		sw	a4,1604(a5)
5218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000023U; //ENABLE DLY Control & 
 10400              		.loc 2 5219 30
 10401 0b0e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10401      93870700 
 10402 0b16 9863     		ld	a4,0(a5)
 10403              		.loc 2 5219 62
 10404 0b18 8567     		li	a5,4096
 10405 0b1a BA97     		add	a5,a4,a5
 10406 0b1c 13073002 		li	a4,35
 10407 0b20 23ACE786 		sw	a4,-1928(a5)
5220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_a5;
5222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_a5_last;
5223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_ck;
5224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_ck_last;
5225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_a5;
5226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_ck;
5227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t i;
5228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t j;
5229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t difference [8]={0};
 10408              		.loc 2 5229 22
 10409 0b24 233804EE 		sd	zero,-272(s0)
 10410 0b28 233C04EE 		sd	zero,-264(s0)
 10411 0b2c 233004F0 		sd	zero,-256(s0)
 10412 0b30 233404F0 		sd	zero,-248(s0)
5230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_ck_array [8]={0};
 10413              		.loc 2 5230 22
 10414 0b34 233804F0 		sd	zero,-240(s0)
 10415 0b38 233C04F0 		sd	zero,-232(s0)
 10416 0b3c 233004F2 		sd	zero,-224(s0)
 10417 0b40 233404F2 		sd	zero,-216(s0)
5231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transitions_found;
5233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_a5_max = 0U;
 10418              		.loc 2 5233 22
 10419 0b44 232804F8 		sw	zero,-112(s0)
5234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (j = 0U; j<16U ; j++)
 10420              		.loc 2 5235 20
 10421 0b48 232C04F8 		sw	zero,-104(s0)
 10422              		.loc 2 5235 13
 10423 0b4c 41A6     		j	.L346
 10424              	.L359:
5236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             { //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPD
5237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD INDLY
5238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x00
 10425              		.loc 2 5238 34
 10426 0b4e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10426      93870700 
 10427 0b56 9863     		ld	a4,0(a5)
 10428              		.loc 2 5238 94
 10429 0b58 8567     		li	a5,4096
 10430 0b5a BA97     		add	a5,a4,a5
 10431 0b5c 23A40788 		sw	zero,-1912(a5)
5239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 10432              		.loc 2 5239 34
 10433 0b60 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10433      93870700 
 10434 0b68 9863     		ld	a4,0(a5)
 10435              		.loc 2 5239 84
 10436 0b6a 8567     		li	a5,4096
 10437 0b6c BA97     		add	a5,a4,a5
 10438 0b6e 23A80788 		sw	zero,-1904(a5)
5240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 10439              		.loc 2 5240 34
 10440 0b72 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10440      93870700 
 10441 0b7a 9863     		ld	a4,0(a5)
 10442              		.loc 2 5240 84
 10443 0b7c 8567     		li	a5,4096
 10444 0b7e BA97     		add	a5,a4,a5
 10445 0b80 37071800 		li	a4,1572864
 10446 0b84 23A8E788 		sw	a4,-1904(a5)
5241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 10447              		.loc 2 5242 34
 10448 0b88 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10448      93870700 
 10449 0b90 9863     		ld	a4,0(a5)
 10450              		.loc 2 5242 84
 10451 0b92 8567     		li	a5,4096
 10452 0b94 BA97     		add	a5,a4,a5
 10453 0b96 23A80788 		sw	zero,-1904(a5)
5243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD OUTDLY
5245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x18
 10454              		.loc 2 5245 34
 10455 0b9a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10455      93870700 
 10456 0ba2 9863     		ld	a4,0(a5)
 10457              		.loc 2 5245 94
 10458 0ba4 8567     		li	a5,4096
 10459 0ba6 BA97     		add	a5,a4,a5
 10460 0ba8 37071800 		li	a4,1572864
 10461 0bac 23A4E788 		sw	a4,-1912(a5)
5246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 10462              		.loc 2 5246 34
 10463 0bb0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10463      93870700 
 10464 0bb8 9863     		ld	a4,0(a5)
 10465              		.loc 2 5246 84
 10466 0bba 8567     		li	a5,4096
 10467 0bbc BA97     		add	a5,a4,a5
 10468 0bbe 23A80788 		sw	zero,-1904(a5)
5247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 10469              		.loc 2 5247 34
 10470 0bc2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10470      93870700 
 10471 0bca 9863     		ld	a4,0(a5)
 10472              		.loc 2 5247 84
 10473 0bcc 8567     		li	a5,4096
 10474 0bce BA97     		add	a5,a4,a5
 10475 0bd0 37071800 		li	a4,1572864
 10476 0bd4 23A8E788 		sw	a4,-1904(a5)
5248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 10477              		.loc 2 5248 34
 10478 0bd8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10478      93870700 
 10479 0be0 9863     		ld	a4,0(a5)
 10480              		.loc 2 5248 84
 10481 0be2 8567     		li	a5,4096
 10482 0be4 BA97     		add	a5,a4,a5
 10483 0be6 23A80788 		sw	zero,-1904(a5)
5249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 refclk_phase = (j % 8U) << 2U;
 10484              		.loc 2 5250 41
 10485 0bea 832784F9 		lw	a5,-104(s0)
 10486 0bee 9B972700 		slliw	a5,a5,2
 10487 0bf2 8127     		sext.w	a5,a5
 10488              		.loc 2 5250 30
 10489 0bf4 F18B     		andi	a5,a5,28
 10490 0bf6 2320F4F4 		sw	a5,-192(s0)
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 10491              		.loc 2 5251 49
 10492 0bfa 032784F4 		lw	a4,-184(s0)
 10493 0bfe 832744F4 		lw	a5,-188(s0)
 10494 0c02 D98F     		or	a5,a4,a5
 10495 0c04 1B870700 		sext.w	a4,a5
 10496 0c08 832704F4 		lw	a5,-192(s0)
 10497 0c0c D98F     		or	a5,a5,a4
 10498 0c0e 1B870700 		sext.w	a4,a5
 10499              		.loc 2 5251 32
 10500 0c12 97070000 		lla	a5,MSS_SCB_DDR_PLL
 10500      93870700 
 10501 0c1a 9C63     		ld	a5,0(a5)
 10502              		.loc 2 5251 49
 10503 0c1c BA86     		mv	a3,a4
 10504 0c1e 1167     		li	a4,16384
 10505 0c20 0D07     		addi	a4,a4,3
 10506 0c22 558F     		or	a4,a3,a4
 10507 0c24 0127     		sext.w	a4,a4
 10508 0c26 98D3     		sw	a4,32(a5)
5252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 10509              		.loc 2 5252 49
 10510 0c28 032784F4 		lw	a4,-184(s0)
 10511 0c2c 832744F4 		lw	a5,-188(s0)
 10512 0c30 D98F     		or	a5,a4,a5
 10513 0c32 1B870700 		sext.w	a4,a5
 10514 0c36 832704F4 		lw	a5,-192(s0)
 10515 0c3a D98F     		or	a5,a5,a4
 10516 0c3c 1B870700 		sext.w	a4,a5
 10517              		.loc 2 5252 32
 10518 0c40 97070000 		lla	a5,MSS_SCB_DDR_PLL
 10518      93870700 
 10519 0c48 9C63     		ld	a5,0(a5)
 10520              		.loc 2 5252 49
 10521 0c4a 13673700 		ori	a4,a4,3
 10522 0c4e 0127     		sext.w	a4,a4
 10523 0c50 98D3     		sw	a4,32(a5)
5253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 10524              		.loc 2 5253 49
 10525 0c52 032784F4 		lw	a4,-184(s0)
 10526 0c56 832744F4 		lw	a5,-188(s0)
 10527 0c5a D98F     		or	a5,a4,a5
 10528 0c5c 1B870700 		sext.w	a4,a5
 10529 0c60 832704F4 		lw	a5,-192(s0)
 10530 0c64 D98F     		or	a5,a5,a4
 10531 0c66 1B870700 		sext.w	a4,a5
 10532              		.loc 2 5253 32
 10533 0c6a 97070000 		lla	a5,MSS_SCB_DDR_PLL
 10533      93870700 
 10534 0c72 9C63     		ld	a5,0(a5)
 10535              		.loc 2 5253 49
 10536 0c74 BA86     		mv	a3,a4
 10537 0c76 1167     		li	a4,16384
 10538 0c78 0D07     		addi	a4,a4,3
 10539 0c7a 558F     		or	a4,a3,a4
 10540 0c7c 0127     		sext.w	a4,a4
 10541 0c7e 98D3     		sw	a4,32(a5)
5254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_a5_last=0xFU;
 10542              		.loc 2 5254 27
 10543 0c80 BD47     		li	a5,15
 10544 0c82 2326F4FA 		sw	a5,-84(s0)
5255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_ck_last=0x5U;
 10545              		.loc 2 5255 27
 10546 0c86 9547     		li	a5,5
 10547 0c88 2324F4FA 		sw	a5,-88(s0)
5256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_a5=0U;
 10548              		.loc 2 5256 30
 10549 0c8c 232204FA 		sw	zero,-92(s0)
5257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_ck=0U;
 10550              		.loc 2 5257 30
 10551 0c90 232004FA 		sw	zero,-96(s0)
5258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(100U);
 10552              		.loc 2 5259 17
 10553 0c94 13054006 		li	a0,100
 10554 0c98 97000000 		call	delay
 10554      E7800000 
5260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transitions_found = 0U;
 10555              		.loc 2 5260 35
 10556 0ca0 232A04F8 		sw	zero,-108(s0)
5261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 i = 0U;
 10557              		.loc 2 5261 19
 10558 0ca4 232E04F8 		sw	zero,-100(s0)
5262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 while((!transitions_found) & (i < 128U))
 10559              		.loc 2 5262 22
 10560 0ca8 45A2     		j	.L347
 10561              	.L356:
5263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 10562              		.loc 2 5264 38
 10563 0caa 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10563      93870700 
 10564 0cb2 9863     		ld	a4,0(a5)
 10565              		.loc 2 5264 88
 10566 0cb4 8567     		li	a5,4096
 10567 0cb6 BA97     		add	a5,a4,a5
 10568 0cb8 23A00788 		sw	zero,-1920(a5)
5265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 10569              		.loc 2 5265 38
 10570 0cbc 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10570      93870700 
 10571 0cc4 9863     		ld	a4,0(a5)
 10572              		.loc 2 5265 88
 10573 0cc6 8567     		li	a5,4096
 10574 0cc8 BA97     		add	a5,a4,a5
 10575 0cca 37071800 		li	a4,1572864
 10576 0cce 23A0E788 		sw	a4,-1920(a5)
5266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 10577              		.loc 2 5266 38
 10578 0cd2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10578      93870700 
 10579 0cda 9863     		ld	a4,0(a5)
 10580              		.loc 2 5266 88
 10581 0cdc 8567     		li	a5,4096
 10582 0cde BA97     		add	a5,a4,a5
 10583 0ce0 23A00788 		sw	zero,-1920(a5)
5267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 10584              		.loc 2 5267 21
 10585 0ce4 1305C012 		li	a0,300
 10586 0ce8 97000000 		call	delay
 10586      E7800000 
5268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback
 10587              		.loc 2 5268 47
 10588 0cf0 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10588      93870700 
 10589 0cf8 9863     		ld	a4,0(a5)
 10590              		.loc 2 5268 74
 10591 0cfa 8567     		li	a5,4096
 10592 0cfc BA97     		add	a5,a4,a5
 10593 0cfe 83A7C78A 		lw	a5,-1876(a5)
 10594 0d02 8127     		sext.w	a5,a5
 10595              		.loc 2 5268 112
 10596 0d04 9BD78700 		srliw	a5,a5,8
 10597 0d08 8127     		sext.w	a5,a5
 10598              		.loc 2 5268 27
 10599 0d0a 8D8B     		andi	a5,a5,3
 10600 0d0c 232EF4F2 		sw	a5,-196(s0)
5269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback 
 10601              		.loc 2 5269 46
 10602 0d10 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 10602      93870700 
 10603 0d18 9863     		ld	a4,0(a5)
 10604              		.loc 2 5269 73
 10605 0d1a 8567     		li	a5,4096
 10606 0d1c BA97     		add	a5,a4,a5
 10607 0d1e 83A7C78A 		lw	a5,-1876(a5)
 10608 0d22 8127     		sext.w	a5,a5
 10609              		.loc 2 5269 27
 10610 0d24 BD8B     		andi	a5,a5,15
 10611 0d26 232CF4F2 		sw	a5,-200(s0)
5270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((transition_a5 != 0U) && (transition_ck != 0U))
 10612              		.loc 2 5271 24
 10613 0d2a 832744FA 		lw	a5,-92(s0)
 10614 0d2e 8127     		sext.w	a5,a5
 10615 0d30 95CF     		beq	a5,zero,.L348
 10616              		.loc 2 5271 47 discriminator 1
 10617 0d32 832704FA 		lw	a5,-96(s0)
 10618 0d36 8127     		sext.w	a5,a5
 10619 0d38 95CB     		beq	a5,zero,.L348
5272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        if (((i - transition_a5) > 8U) && ((i - transition_ck) > 8U))
 10620              		.loc 2 5273 32
 10621 0d3a 0327C4F9 		lw	a4,-100(s0)
 10622 0d3e 832744FA 		lw	a5,-92(s0)
 10623 0d42 BB07F740 		subw	a5,a4,a5
 10624 0d46 8127     		sext.w	a5,a5
 10625              		.loc 2 5273 27
 10626 0d48 3E87     		mv	a4,a5
 10627 0d4a A147     		li	a5,8
 10628 0d4c 63F0E702 		bleu	a4,a5,.L348
 10629              		.loc 2 5273 62 discriminator 1
 10630 0d50 0327C4F9 		lw	a4,-100(s0)
 10631 0d54 832704FA 		lw	a5,-96(s0)
 10632 0d58 BB07F740 		subw	a5,a4,a5
 10633 0d5c 8127     		sext.w	a5,a5
 10634              		.loc 2 5273 55 discriminator 1
 10635 0d5e 3E87     		mv	a4,a5
 10636 0d60 A147     		li	a5,8
 10637 0d62 63F5E700 		bleu	a4,a5,.L348
5274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        {
5275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            //break;
5276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            transitions_found = 1U;
 10638              		.loc 2 5276 46
 10639 0d66 8547     		li	a5,1
 10640 0d68 232AF4F8 		sw	a5,-108(s0)
 10641              	.L348:
5277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        }
5278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (transition_ck == 0U) {
 10642              		.loc 2 5280 24
 10643 0d6c 832704FA 		lw	a5,-96(s0)
 10644 0d70 8127     		sext.w	a5,a5
 10645 0d72 85EB     		bne	a5,zero,.L349
5281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if (rx_ck_last != 0x5U)  //IF EDGE DETECTED
 10646              		.loc 2 5281 29
 10647 0d74 832784FA 		lw	a5,-88(s0)
 10648 0d78 1B870700 		sext.w	a4,a5
 10649 0d7c 9547     		li	a5,5
 10650 0d7e 630DF700 		beq	a4,a5,.L350
5282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck == 0x5U)
 10651              		.loc 2 5282 33
 10652 0d82 832784F3 		lw	a5,-200(s0)
 10653 0d86 1B870700 		sext.w	a4,a5
 10654 0d8a 9547     		li	a5,5
 10655 0d8c 6316F700 		bne	a4,a5,.L350
5283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck=i; //SET TRANSITION DETECTED AT I
 10656              		.loc 2 5283 47
 10657 0d90 8327C4F9 		lw	a5,-100(s0)
 10658 0d94 2320F4FA 		sw	a5,-96(s0)
 10659              	.L350:
5284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          rx_ck_last=rx_ck;
 10660              		.loc 2 5284 36
 10661 0d98 832784F3 		lw	a5,-200(s0)
 10662 0d9c 2324F4FA 		sw	a5,-88(s0)
 10663 0da0 15A8     		j	.L351
 10664              	.L349:
5285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      else {
5287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ( (i - transition_ck ) == 4U)
 10665              		.loc 2 5287 34
 10666 0da2 0327C4F9 		lw	a4,-100(s0)
 10667 0da6 832704FA 		lw	a5,-96(s0)
 10668 0daa BB07F740 		subw	a5,a4,a5
 10669 0dae 8127     		sext.w	a5,a5
 10670              		.loc 2 5287 29
 10671 0db0 3E87     		mv	a4,a5
 10672 0db2 9147     		li	a5,4
 10673 0db4 6310F702 		bne	a4,a5,.L351
5288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck != rx_ck_last) //IF rx_ck not stable after 4 increments, set
 10674              		.loc 2 5288 33
 10675 0db8 032784F3 		lw	a4,-200(s0)
 10676 0dbc 832784FA 		lw	a5,-88(s0)
 10677 0dc0 0127     		sext.w	a4,a4
 10678 0dc2 8127     		sext.w	a5,a5
 10679 0dc4 6308F700 		beq	a4,a5,.L351
5289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
5290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck = 0U;    //Continue looking for transition
 10680              		.loc 2 5290 48
 10681 0dc8 232004FA 		sw	zero,-96(s0)
5291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  rx_ck_last=rx_ck;
 10682              		.loc 2 5291 44
 10683 0dcc 832784F3 		lw	a5,-200(s0)
 10684 0dd0 2324F4FA 		sw	a5,-88(s0)
 10685              	.L351:
5292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if (transition_a5 == 0U) {
 10686              		.loc 2 5295 25
 10687 0dd4 832744FA 		lw	a5,-92(s0)
 10688 0dd8 8127     		sext.w	a5,a5
 10689 0dda 95E7     		bne	a5,zero,.L352
5296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 10690              		.loc 2 5296 53
 10691 0ddc 8327C4FA 		lw	a5,-84(s0)
 10692 0de0 93C7F7FF 		not	a5,a5
 10693 0de4 1B870700 		sext.w	a4,a5
 10694 0de8 8327C4F3 		lw	a5,-196(s0)
 10695 0dec F98F     		and	a5,a5,a4
 10696 0dee 8127     		sext.w	a5,a5
 10697              		.loc 2 5296 29
 10698 0df0 91C7     		beq	a5,zero,.L353
5297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_a5 = i;
 10699              		.loc 2 5297 44
 10700 0df2 8327C4F9 		lw	a5,-100(s0)
 10701 0df6 2322F4FA 		sw	a5,-92(s0)
 10702 0dfa 91A0     		j	.L382
 10703              	.L353:
5298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          else{
5300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              rx_a5_last=rx_a5;
 10704              		.loc 2 5300 40
 10705 0dfc 8327C4F3 		lw	a5,-196(s0)
 10706 0e00 2326F4FA 		sw	a5,-84(s0)
 10707 0e04 2DA8     		j	.L382
 10708              	.L352:
5301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      else {
5304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ((i - transition_a5) == 4U)
 10709              		.loc 2 5304 33
 10710 0e06 0327C4F9 		lw	a4,-100(s0)
 10711 0e0a 832744FA 		lw	a5,-92(s0)
 10712 0e0e BB07F740 		subw	a5,a4,a5
 10713 0e12 8127     		sext.w	a5,a5
 10714              		.loc 2 5304 29
 10715 0e14 3E87     		mv	a4,a5
 10716 0e16 9147     		li	a5,4
 10717 0e18 6313F702 		bne	a4,a5,.L382
5305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
5306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 10718              		.loc 2 5306 56
 10719 0e1c 8327C4FA 		lw	a5,-84(s0)
 10720 0e20 93C7F7FF 		not	a5,a5
 10721 0e24 1B870700 		sext.w	a4,a5
 10722 0e28 8327C4F3 		lw	a5,-196(s0)
 10723 0e2c F98F     		and	a5,a5,a4
 10724 0e2e 8127     		sext.w	a5,a5
 10725              		.loc 2 5306 32
 10726 0e30 99E7     		bne	a5,zero,.L382
5307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
5308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_a5=0; //Continue looking for transition
 10727              		.loc 2 5308 47
 10728 0e32 232204FA 		sw	zero,-92(s0)
5309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  rx_a5_last=rx_a5;
 10729              		.loc 2 5309 44
 10730 0e36 8327C4F3 		lw	a5,-196(s0)
 10731 0e3a 2326F4FA 		sw	a5,-84(s0)
 10732              	.L382:
5310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((transition_a5 != 0U) && (transition_ck != 0U))
5316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if ((i==transition_a5) || (i==transition_ck))
5317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 "\n\r   rx_a5   ",\
5321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 rx_a5);
5322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 "   rx_ck   ",\
5324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 rx_ck);
5325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   rx_ck_last  ",\
5327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     rx_ck_last);
5328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   transition_a5   ",\
5330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     transition_a5);
5331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   transition_ck   ",\
5333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     transition_ck);
5334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 "   Iteration:  ",\
5336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 i);
5337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   REFCLK_PHASE:   ",\
5339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     j);
5340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                    i++;
 10733              		.loc 2 5342 21
 10734 0e3e 8327C4F9 		lw	a5,-100(s0)
 10735 0e42 8527     		addiw	a5,a5,1
 10736 0e44 232EF4F8 		sw	a5,-100(s0)
 10737              	.L347:
5262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 10738              		.loc 2 5262 44
 10739 0e48 832744F9 		lw	a5,-108(s0)
 10740 0e4c 8127     		sext.w	a5,a5
 10741 0e4e 93B71700 		seqz	a5,a5
 10742 0e52 13F7F70F 		andi	a4,a5,0xff
 10743 0e56 8327C4F9 		lw	a5,-100(s0)
 10744 0e5a 9B860700 		sext.w	a3,a5
 10745 0e5e 9307F007 		li	a5,127
 10746 0e62 B3B7D700 		sgtu	a5,a3,a5
 10747 0e66 93C71700 		xori	a5,a5,1
 10748 0e6a 93F7F70F 		andi	a5,a5,0xff
 10749 0e6e F98F     		and	a5,a4,a5
 10750 0e70 93F7F70F 		andi	a5,a5,0xff
5262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 10751              		.loc 2 5262 22
 10752 0e74 E39B07E2 		bne	a5,zero,.L356
5343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }/* delay loop ends here */
5344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(transition_a5 > transition_a5_max)
 10753              		.loc 2 5344 19
 10754 0e78 032744FA 		lw	a4,-92(s0)
 10755 0e7c 832704F9 		lw	a5,-112(s0)
 10756 0e80 0127     		sext.w	a4,a4
 10757 0e82 8127     		sext.w	a5,a5
 10758 0e84 63F6E700 		bleu	a4,a5,.L357
5345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5_max =transition_a5;
 10759              		.loc 2 5345 39
 10760 0e88 832744FA 		lw	a5,-92(s0)
 10761 0e8c 2328F4F8 		sw	a5,-112(s0)
 10762              	.L357:
5346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if ((transition_a5 != 0U) && (transition_ck != 0U) && (j<8U))
 10763              		.loc 2 5347 20
 10764 0e90 832744FA 		lw	a5,-92(s0)
 10765 0e94 8127     		sext.w	a5,a5
 10766 0e96 95C7     		beq	a5,zero,.L358
 10767              		.loc 2 5347 43 discriminator 1
 10768 0e98 832704FA 		lw	a5,-96(s0)
 10769 0e9c 8127     		sext.w	a5,a5
 10770 0e9e 95C3     		beq	a5,zero,.L358
 10771              		.loc 2 5347 68 discriminator 2
 10772 0ea0 832784F9 		lw	a5,-104(s0)
 10773 0ea4 1B870700 		sext.w	a4,a5
 10774 0ea8 9D47     		li	a5,7
 10775 0eaa 63ECE700 		bgtu	a4,a5,.L358
5348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_ck_array[j]=transition_ck;
 10776              		.loc 2 5349 43
 10777 0eae 836784F9 		lwu	a5,-104(s0)
 10778 0eb2 8A07     		slli	a5,a5,2
 10779 0eb4 130704FF 		addi	a4,s0,-16
 10780 0eb8 BA97     		add	a5,a4,a5
 10781 0eba 032704FA 		lw	a4,-96(s0)
 10782 0ebe 23A0E7F2 		sw	a4,-224(a5)
 10783              	.L358:
5235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             { //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPD
 10784              		.loc 2 5235 35 discriminator 2
 10785 0ec2 832784F9 		lw	a5,-104(s0)
 10786 0ec6 8527     		addiw	a5,a5,1
 10787 0ec8 232CF4F8 		sw	a5,-104(s0)
 10788              	.L346:
5235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             { //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPD
 10789              		.loc 2 5235 13 discriminator 1
 10790 0ecc 832784F9 		lw	a5,-104(s0)
 10791 0ed0 1B870700 		sext.w	a4,a5
 10792 0ed4 BD47     		li	a5,15
 10793 0ed6 E3FCE7C6 		bleu	a4,a5,.L359
5350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* difference now calculated in separate loop with max a5 intstead of per offse
5351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }/* phase loop ends here */
5353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_diff=0xFFU;
 10794              		.loc 2 5354 22
 10795 0eda 9307F00F 		li	a5,255
 10796 0ede 2326F4F8 		sw	a5,-116(s0)
5355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_diffp1=0xFFU;
 10797              		.loc 2 5355 22
 10798 0ee2 9307F00F 		li	a5,255
 10799 0ee6 2324F4F8 		sw	a5,-120(s0)
5356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_diffp2=0xFFU;
 10800              		.loc 2 5356 22
 10801 0eea 9307F00F 		li	a5,255
 10802 0eee 2322F4F8 		sw	a5,-124(s0)
5357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclk=0x8U;
 10803              		.loc 2 5357 22
 10804 0ef2 A147     		li	a5,8
 10805 0ef4 2320F4F8 		sw	a5,-128(s0)
5358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclkp1=0x8U;
 10806              		.loc 2 5358 22
 10807 0ef8 A147     		li	a5,8
 10808 0efa 232EF4F6 		sw	a5,-132(s0)
5359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclkp2=0x8U;
 10809              		.loc 2 5359 22
 10810 0efe A147     		li	a5,8
 10811 0f00 232AF4F2 		sw	a5,-204(s0)
5360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(transition_a5_max < TRANSITION_A5_THRESHOLD)
 10812              		.loc 2 5361 15
 10813 0f04 832704F9 		lw	a5,-112(s0)
 10814 0f08 1B870700 		sext.w	a4,a5
 10815 0f0c C547     		li	a5,17
 10816 0f0e 63E8E700 		bgtu	a4,a5,.L360
5362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL;
 10817              		.loc 2 5363 34
 10818 0f12 832704FB 		lw	a5,-80(s0)
 10819 0f16 93E71700 		ori	a5,a5,1
 10820 0f1a 2328F4FA 		sw	a5,-80(s0)
 10821              	.L360:
 10822              	.LBB43:
5364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t k = 0U;k<8U;k++)
 10823              		.loc 2 5365 27
 10824 0f1e 232C04F6 		sw	zero,-136(s0)
 10825              		.loc 2 5365 13
 10826 0f22 A5A0     		j	.L361
 10827              	.L364:
5366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(transition_a5_max >= transition_ck_array[k])
 10828              		.loc 2 5367 60
 10829 0f24 836784F7 		lwu	a5,-136(s0)
 10830 0f28 8A07     		slli	a5,a5,2
 10831 0f2a 130704FF 		addi	a4,s0,-16
 10832 0f2e BA97     		add	a5,a4,a5
 10833 0f30 03A707F2 		lw	a4,-224(a5)
 10834              		.loc 2 5367 19
 10835 0f34 832704F9 		lw	a5,-112(s0)
 10836 0f38 8127     		sext.w	a5,a5
 10837 0f3a 63E9E702 		bltu	a5,a4,.L362
5368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     difference[k]= transition_a5_max-transition_ck_array[k];
 10838              		.loc 2 5368 73
 10839 0f3e 836784F7 		lwu	a5,-136(s0)
 10840 0f42 8A07     		slli	a5,a5,2
 10841 0f44 130704FF 		addi	a4,s0,-16
 10842 0f48 BA97     		add	a5,a4,a5
 10843 0f4a 83A707F2 		lw	a5,-224(a5)
 10844              		.loc 2 5368 53
 10845 0f4e 032704F9 		lw	a4,-112(s0)
 10846 0f52 BB07F740 		subw	a5,a4,a5
 10847 0f56 1B870700 		sext.w	a4,a5
 10848              		.loc 2 5368 34
 10849 0f5a 836784F7 		lwu	a5,-136(s0)
 10850 0f5e 8A07     		slli	a5,a5,2
 10851 0f60 930604FF 		addi	a3,s0,-16
 10852 0f64 B697     		add	a5,a3,a5
 10853 0f66 23A0E7F0 		sw	a4,-256(a5)
 10854 0f6a 19A8     		j	.L363
 10855              	.L362:
5369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
5370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     difference[k]=0xff;
 10856              		.loc 2 5370 34
 10857 0f6c 836784F7 		lwu	a5,-136(s0)
 10858 0f70 8A07     		slli	a5,a5,2
 10859 0f72 130704FF 		addi	a4,s0,-16
 10860 0f76 BA97     		add	a5,a4,a5
 10861 0f78 1307F00F 		li	a4,255
 10862 0f7c 23A0E7F0 		sw	a4,-256(a5)
 10863              	.L363:
5365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 10864              		.loc 2 5365 40 discriminator 2
 10865 0f80 832784F7 		lw	a5,-136(s0)
 10866 0f84 8527     		addiw	a5,a5,1
 10867 0f86 232CF4F6 		sw	a5,-136(s0)
 10868              	.L361:
5365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 10869              		.loc 2 5365 13 discriminator 1
 10870 0f8a 832784F7 		lw	a5,-136(s0)
 10871 0f8e 1B870700 		sext.w	a4,a5
 10872 0f92 9D47     		li	a5,7
 10873 0f94 E3F8E7F8 		bleu	a4,a5,.L364
 10874              	.LBE43:
 10875              	.LBB44:
5371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t k = 0U;k<8U;k++)
 10876              		.loc 2 5373 27
 10877 0f98 232A04F6 		sw	zero,-140(s0)
 10878              		.loc 2 5373 13
 10879 0f9c 59A0     		j	.L365
 10880              	.L367:
5374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (difference[k] < min_diff){
 10881              		.loc 2 5376 31
 10882 0f9e 836744F7 		lwu	a5,-140(s0)
 10883 0fa2 8A07     		slli	a5,a5,2
 10884 0fa4 130704FF 		addi	a4,s0,-16
 10885 0fa8 BA97     		add	a5,a4,a5
 10886 0faa 03A707F0 		lw	a4,-256(a5)
 10887              		.loc 2 5376 20
 10888 0fae 8327C4F8 		lw	a5,-116(s0)
 10889 0fb2 8127     		sext.w	a5,a5
 10890 0fb4 6372F706 		bleu	a5,a4,.L366
5377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //updated on Jan10
5378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclk=k;
 10891              		.loc 2 5378 31
 10892 0fb8 832744F7 		lw	a5,-140(s0)
 10893 0fbc 2320F4F8 		sw	a5,-128(s0)
5379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclkp1=(k+1)&0x7UL;
 10894              		.loc 2 5379 36
 10895 0fc0 832744F7 		lw	a5,-140(s0)
 10896 0fc4 8527     		addiw	a5,a5,1
 10897 0fc6 8127     		sext.w	a5,a5
 10898              		.loc 2 5379 33
 10899 0fc8 9D8B     		andi	a5,a5,7
 10900 0fca 232EF4F6 		sw	a5,-132(s0)
5380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclkp2=(k+2)&0x7UL;
 10901              		.loc 2 5380 36
 10902 0fce 832744F7 		lw	a5,-140(s0)
 10903 0fd2 8927     		addiw	a5,a5,2
 10904 0fd4 8127     		sext.w	a5,a5
 10905              		.loc 2 5380 33
 10906 0fd6 9D8B     		andi	a5,a5,7
 10907 0fd8 232AF4F2 		sw	a5,-204(s0)
5381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diff = difference[min_refclk];
 10908              		.loc 2 5381 30
 10909 0fdc 836704F8 		lwu	a5,-128(s0)
 10910 0fe0 8A07     		slli	a5,a5,2
 10911 0fe2 130704FF 		addi	a4,s0,-16
 10912 0fe6 BA97     		add	a5,a4,a5
 10913 0fe8 83A707F0 		lw	a5,-256(a5)
 10914 0fec 2326F4F8 		sw	a5,-116(s0)
5382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diffp1 = difference[min_refclkp1];
 10915              		.loc 2 5382 32
 10916 0ff0 8367C4F7 		lwu	a5,-132(s0)
 10917 0ff4 8A07     		slli	a5,a5,2
 10918 0ff6 130704FF 		addi	a4,s0,-16
 10919 0ffa BA97     		add	a5,a4,a5
 10920 0ffc 83A707F0 		lw	a5,-256(a5)
 10921 1000 2324F4F8 		sw	a5,-120(s0)
5383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diffp2 = difference[min_refclkp2];
 10922              		.loc 2 5383 32
 10923 1004 836744F3 		lwu	a5,-204(s0)
 10924 1008 8A07     		slli	a5,a5,2
 10925 100a 130704FF 		addi	a4,s0,-16
 10926 100e BA97     		add	a5,a4,a5
 10927 1010 83A707F0 		lw	a5,-256(a5)
 10928 1014 2322F4F8 		sw	a5,-124(s0)
 10929              	.L366:
5373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 10930              		.loc 2 5373 40 discriminator 2
 10931 1018 832744F7 		lw	a5,-140(s0)
 10932 101c 8527     		addiw	a5,a5,1
 10933 101e 232AF4F6 		sw	a5,-140(s0)
 10934              	.L365:
5373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 10935              		.loc 2 5373 13 discriminator 1
 10936 1022 832744F7 		lw	a5,-140(s0)
 10937 1026 1B870700 		sext.w	a4,a5
 10938 102a 9D47     		li	a5,7
 10939 102c E3F9E7F6 		bleu	a4,a5,.L367
 10940              	.LBE44:
5384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   difference  ", difference[k]);
5388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "   REFCLK_PHASE    ", k);
5389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(min_diff == 0xFFU)
 10941              		.loc 2 5391 15
 10942 1030 8327C4F8 		lw	a5,-116(s0)
 10943 1034 1B870700 		sext.w	a4,a5
 10944 1038 9307F00F 		li	a5,255
 10945 103c 6318F700 		bne	a4,a5,.L368
5392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL;
 10946              		.loc 2 5393 34
 10947 1040 832704FB 		lw	a5,-80(s0)
 10948 1044 93E71700 		ori	a5,a5,1
 10949 1048 2328F4FA 		sw	a5,-80(s0)
 10950              	.L368:
5394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (min_refclk==0x8U)
 10951              		.loc 2 5395 16
 10952 104c 832704F8 		lw	a5,-128(s0)
 10953 1050 1B870700 		sext.w	a4,a5
 10954 1054 A147     		li	a5,8
 10955 1056 6318F700 		bne	a4,a5,.L369
5396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {   //If ADDCMD training fails due to extremely low frequency, use PLL to provide offse
5397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL_LOW_FREQ;
 10956              		.loc 2 5397 34
 10957 105a 832704FB 		lw	a5,-80(s0)
 10958 105e 93E74700 		ori	a5,a5,4
 10959 1062 2328F4FA 		sw	a5,-80(s0)
 10960              	.L369:
5398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MOVE_CK
5400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_ZERO){ //toggles between m
 10961              		.loc 2 5400 29
 10962 1066 032784EE 		lw	a4,-280(s0)
 10963 106a 8D47     		li	a5,3
 10964 106c BB77F702 		remuw	a5,a4,a5
 10965 1070 8127     		sext.w	a5,a5
 10966              		.loc 2 5400 16
 10967 1072 3E87     		mv	a4,a5
 10968 1074 8547     		li	a5,1
 10969 1076 631EF700 		bne	a4,a5,.L370
5401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_diff=second_diff;
5402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_diffp1=min_diff;
 10970              		.loc 2 5402 27
 10971 107a 8327C4F8 		lw	a5,-116(s0)
 10972 107e 2324F4F8 		sw	a5,-120(s0)
5403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_refclk=(min_refclk-0x1UL)&&(0x7UL);
5404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_refclk=(min_refclk-0x1UL)&(0x7UL);
 10973              		.loc 2 5404 39
 10974 1082 832704F8 		lw	a5,-128(s0)
 10975 1086 FD37     		addiw	a5,a5,-1
 10976 1088 8127     		sext.w	a5,a5
 10977              		.loc 2 5404 27
 10978 108a 9D8B     		andi	a5,a5,7
 10979 108c 2320F4F8 		sw	a5,-128(s0)
 10980 1090 15A8     		j	.L371
 10981              	.L370:
5405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   CK_PUSH = 0 degrees", 0x0UL);
5407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_ONE){
 10982              		.loc 2 5409 34
 10983 1092 032784EE 		lw	a4,-280(s0)
 10984 1096 8D47     		li	a5,3
 10985 1098 BB77F702 		remuw	a5,a4,a5
 10986 109c 8127     		sext.w	a5,a5
 10987              		.loc 2 5409 21
 10988 109e 3E87     		mv	a4,a5
 10989 10a0 8947     		li	a5,2
 10990 10a2 6301F702 		beq	a4,a5,.L371
5410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   CK_PUSH = 45 degrees", 0x0UL);
5412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_TWO){ //toggles betwe
 10991              		.loc 2 5414 34
 10992 10a6 032784EE 		lw	a4,-280(s0)
 10993 10aa 8D47     		li	a5,3
 10994 10ac BB77F702 		remuw	a5,a4,a5
 10995 10b0 8127     		sext.w	a5,a5
 10996              		.loc 2 5414 21
 10997 10b2 89EB     		bne	a5,zero,.L371
5415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_diff=second_diff;
5416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_diffp1=min_diffp2;
 10998              		.loc 2 5416 27
 10999 10b4 832744F8 		lw	a5,-124(s0)
 11000 10b8 2324F4F8 		sw	a5,-120(s0)
5417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_refclk=(min_refclk-0x1UL)&&(0x7UL);
5418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_refclk=min_refclkp1;
 11001              		.loc 2 5418 27
 11002 10bc 8327C4F7 		lw	a5,-132(s0)
 11003 10c0 2320F4F8 		sw	a5,-128(s0)
 11004              	.L371:
5419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   CK_PUSH = 90 degrees", 0x0UL);
5421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(a5_offset_status == DDR_ADD_CMD_A5_OFFSET_PASS)
 11005              		.loc 2 5424 15
 11006 10c4 832704FB 		lw	a5,-80(s0)
 11007 10c8 8127     		sext.w	a5,a5
 11008 10ca 6392071C 		bne	a5,zero,.L372
5425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 refclk_phase =((*refclk_offset+min_refclk) & 0x7U)<<2U;
 11009              		.loc 2 5426 33
 11010 10ce 833784ED 		ld	a5,-296(s0)
 11011 10d2 83C70700 		lbu	a5,0(a5)
 11012 10d6 8127     		sext.w	a5,a5
 11013              		.loc 2 5426 47
 11014 10d8 032704F8 		lw	a4,-128(s0)
 11015 10dc B99F     		addw	a5,a4,a5
 11016 10de 8127     		sext.w	a5,a5
 11017              		.loc 2 5426 67
 11018 10e0 9B972700 		slliw	a5,a5,2
 11019 10e4 8127     		sext.w	a5,a5
 11020              		.loc 2 5426 30
 11021 10e6 F18B     		andi	a5,a5,28
 11022 10e8 2320F4F4 		sw	a5,-192(s0)
5427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 11023              		.loc 2 5427 49
 11024 10ec 032784F4 		lw	a4,-184(s0)
 11025 10f0 832744F4 		lw	a5,-188(s0)
 11026 10f4 D98F     		or	a5,a4,a5
 11027 10f6 1B870700 		sext.w	a4,a5
 11028 10fa 832704F4 		lw	a5,-192(s0)
 11029 10fe D98F     		or	a5,a5,a4
 11030 1100 1B870700 		sext.w	a4,a5
 11031              		.loc 2 5427 32
 11032 1104 97070000 		lla	a5,MSS_SCB_DDR_PLL
 11032      93870700 
 11033 110c 9C63     		ld	a5,0(a5)
 11034              		.loc 2 5427 49
 11035 110e BA86     		mv	a3,a4
 11036 1110 1167     		li	a4,16384
 11037 1112 0D07     		addi	a4,a4,3
 11038 1114 558F     		or	a4,a3,a4
 11039 1116 0127     		sext.w	a4,a4
 11040 1118 98D3     		sw	a4,32(a5)
5428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 11041              		.loc 2 5428 49
 11042 111a 032784F4 		lw	a4,-184(s0)
 11043 111e 832744F4 		lw	a5,-188(s0)
 11044 1122 D98F     		or	a5,a4,a5
 11045 1124 1B870700 		sext.w	a4,a5
 11046 1128 832704F4 		lw	a5,-192(s0)
 11047 112c D98F     		or	a5,a5,a4
 11048 112e 1B870700 		sext.w	a4,a5
 11049              		.loc 2 5428 32
 11050 1132 97070000 		lla	a5,MSS_SCB_DDR_PLL
 11050      93870700 
 11051 113a 9C63     		ld	a5,0(a5)
 11052              		.loc 2 5428 49
 11053 113c 13673700 		ori	a4,a4,3
 11054 1140 0127     		sext.w	a4,a4
 11055 1142 98D3     		sw	a4,32(a5)
5429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 11056              		.loc 2 5429 49
 11057 1144 032784F4 		lw	a4,-184(s0)
 11058 1148 832744F4 		lw	a5,-188(s0)
 11059 114c D98F     		or	a5,a4,a5
 11060 114e 1B870700 		sext.w	a4,a5
 11061 1152 832704F4 		lw	a5,-192(s0)
 11062 1156 D98F     		or	a5,a5,a4
 11063 1158 1B870700 		sext.w	a4,a5
 11064              		.loc 2 5429 32
 11065 115c 97070000 		lla	a5,MSS_SCB_DDR_PLL
 11065      93870700 
 11066 1164 9C63     		ld	a5,0(a5)
 11067              		.loc 2 5429 49
 11068 1166 BA86     		mv	a3,a4
 11069 1168 1167     		li	a4,16384
 11070 116a 0D07     		addi	a4,a4,3
 11071 116c 558F     		or	a4,a3,a4
 11072 116e 0127     		sext.w	a4,a4
 11073 1170 98D3     		sw	a4,32(a5)
5430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD INDLY
5431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x00
 11074              		.loc 2 5431 34
 11075 1172 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11075      93870700 
 11076 117a 9863     		ld	a4,0(a5)
 11077              		.loc 2 5431 94
 11078 117c 8567     		li	a5,4096
 11079 117e BA97     		add	a5,a4,a5
 11080 1180 23A40788 		sw	zero,-1912(a5)
5432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 11081              		.loc 2 5432 34
 11082 1184 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11082      93870700 
 11083 118c 9863     		ld	a4,0(a5)
 11084              		.loc 2 5432 84
 11085 118e 8567     		li	a5,4096
 11086 1190 BA97     		add	a5,a4,a5
 11087 1192 23A80788 		sw	zero,-1904(a5)
5433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 11088              		.loc 2 5433 34
 11089 1196 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11089      93870700 
 11090 119e 9863     		ld	a4,0(a5)
 11091              		.loc 2 5433 84
 11092 11a0 8567     		li	a5,4096
 11093 11a2 BA97     		add	a5,a4,a5
 11094 11a4 37071800 		li	a4,1572864
 11095 11a8 23A8E788 		sw	a4,-1904(a5)
5434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 11096              		.loc 2 5434 34
 11097 11ac 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11097      93870700 
 11098 11b4 9863     		ld	a4,0(a5)
 11099              		.loc 2 5434 84
 11100 11b6 8567     		li	a5,4096
 11101 11b8 BA97     		add	a5,a4,a5
 11102 11ba 23A80788 		sw	zero,-1904(a5)
5435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD OUTDLY
5437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x18
 11103              		.loc 2 5437 34
 11104 11be 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11104      93870700 
 11105 11c6 9863     		ld	a4,0(a5)
 11106              		.loc 2 5437 94
 11107 11c8 8567     		li	a5,4096
 11108 11ca BA97     		add	a5,a4,a5
 11109 11cc 37071800 		li	a4,1572864
 11110 11d0 23A4E788 		sw	a4,-1912(a5)
5438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 11111              		.loc 2 5438 34
 11112 11d4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11112      93870700 
 11113 11dc 9863     		ld	a4,0(a5)
 11114              		.loc 2 5438 84
 11115 11de 8567     		li	a5,4096
 11116 11e0 BA97     		add	a5,a4,a5
 11117 11e2 23A80788 		sw	zero,-1904(a5)
5439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 11118              		.loc 2 5439 34
 11119 11e6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11119      93870700 
 11120 11ee 9863     		ld	a4,0(a5)
 11121              		.loc 2 5439 84
 11122 11f0 8567     		li	a5,4096
 11123 11f2 BA97     		add	a5,a4,a5
 11124 11f4 37071800 		li	a4,1572864
 11125 11f8 23A8E788 		sw	a4,-1904(a5)
5440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 11126              		.loc 2 5440 34
 11127 11fc 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11127      93870700 
 11128 1204 9863     		ld	a4,0(a5)
 11129              		.loc 2 5440 84
 11130 1206 8567     		li	a5,4096
 11131 1208 BA97     		add	a5,a4,a5
 11132 120a 23A80788 		sw	zero,-1904(a5)
 11133              	.LBB45:
5441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 for (uint32_t m=0U;m < min_diffp1; m++)
 11134              		.loc 2 5441 31
 11135 120e 232804F6 		sw	zero,-144(s0)
 11136              		.loc 2 5441 17
 11137 1212 99A0     		j	.L373
 11138              	.L374:
5442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 11139              		.loc 2 5443 38 discriminator 3
 11140 1214 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11140      93870700 
 11141 121c 9863     		ld	a4,0(a5)
 11142              		.loc 2 5443 88 discriminator 3
 11143 121e 8567     		li	a5,4096
 11144 1220 BA97     		add	a5,a4,a5
 11145 1222 23A00788 		sw	zero,-1920(a5)
5444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 11146              		.loc 2 5444 38 discriminator 3
 11147 1226 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11147      93870700 
 11148 122e 9863     		ld	a4,0(a5)
 11149              		.loc 2 5444 88 discriminator 3
 11150 1230 8567     		li	a5,4096
 11151 1232 BA97     		add	a5,a4,a5
 11152 1234 37071800 		li	a4,1572864
 11153 1238 23A0E788 		sw	a4,-1920(a5)
5445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 11154              		.loc 2 5445 38 discriminator 3
 11155 123c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11155      93870700 
 11156 1244 9863     		ld	a4,0(a5)
 11157              		.loc 2 5445 88 discriminator 3
 11158 1246 8567     		li	a5,4096
 11159 1248 BA97     		add	a5,a4,a5
 11160 124a 23A00788 		sw	zero,-1920(a5)
5441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 11161              		.loc 2 5441 53 discriminator 3
 11162 124e 832704F7 		lw	a5,-144(s0)
 11163 1252 8527     		addiw	a5,a5,1
 11164 1254 2328F4F6 		sw	a5,-144(s0)
 11165              	.L373:
5441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 11166              		.loc 2 5441 17 discriminator 1
 11167 1258 032704F7 		lw	a4,-144(s0)
 11168 125c 832784F8 		lw	a5,-120(s0)
 11169 1260 0127     		sext.w	a4,a4
 11170 1262 8127     		sext.w	a5,a5
 11171 1264 E368F7FA 		bltu	a4,a5,.L374
 11172              	.LBE45:
5446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x00
 11173              		.loc 2 5447 34
 11174 1268 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11174      93870700 
 11175 1270 9863     		ld	a4,0(a5)
 11176              		.loc 2 5447 94
 11177 1272 8567     		li	a5,4096
 11178 1274 BA97     		add	a5,a4,a5
 11179 1276 23A40788 		sw	zero,-1912(a5)
5448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000000U; //DISABLE DLY Contr
 11180              		.loc 2 5448 34
 11181 127a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11181      93870700 
 11182 1282 9863     		ld	a4,0(a5)
 11183              		.loc 2 5448 66
 11184 1284 8567     		li	a5,4096
 11185 1286 BA97     		add	a5,a4,a5
 11186 1288 23AC0786 		sw	zero,-1928(a5)
 11187 128c 3DA0     		j	.L345
 11188              	.L372:
5449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r  MANUAL ADDCMD TRAINING Results:\r\n          PL
5451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r          transition_a5_max:  ", transition_a5_ma
5452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r          CA Output Delay:  ", min_diffp1);
5453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r          CA Offset:  ", *refclk_offset);
5454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
5457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(a5_offset_status & DDR_ADD_CMD_A5_OFFSET_FAIL)
 11189              		.loc 2 5458 37
 11190 128e 832704FB 		lw	a5,-80(s0)
 11191 1292 858B     		andi	a5,a5,1
 11192 1294 8127     		sext.w	a5,a5
 11193              		.loc 2 5458 19
 11194 1296 95C3     		beq	a5,zero,.L345
5459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(init_del_offset < 0xFFU )
 11195              		.loc 2 5460 23
 11196 1298 832744FB 		lw	a5,-76(s0)
 11197 129c 1B870700 		sext.w	a4,a5
 11198 12a0 9307E00F 		li	a5,254
 11199 12a4 63E1E702 		bgtu	a4,a5,.L385
5461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         init_del_offset = init_del_offset + (transition_a5_max) + 5U; //if transiti
 11200              		.loc 2 5462 59
 11201 12a8 032744FB 		lw	a4,-76(s0)
 11202 12ac 832704F9 		lw	a5,-112(s0)
 11203 12b0 B99F     		addw	a5,a4,a5
 11204 12b2 8127     		sext.w	a5,a5
 11205              		.loc 2 5462 41
 11206 12b4 9527     		addiw	a5,a5,5
 11207 12b6 232AF4FA 		sw	a5,-76(s0)
 11208              	.L345:
 11209              	.LBE42:
5210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 11210              		.loc 2 5210 14
 11211 12ba 832704FB 		lw	a5,-80(s0)
 11212 12be 8127     		sext.w	a5,a5
 11213 12c0 E39B0780 		bne	a5,zero,.L378
 11214 12c4 11A0     		j	.L377
 11215              	.L385:
 11216              	.LBB46:
5463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else
5465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         break;
 11217              		.loc 2 5466 25
 11218 12c6 0100     		nop
 11219              	.L377:
 11220              	.LBE46:
 11221              	.LBE41:
5467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
5469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             } /* end of for (j = 0U; j<16U ; j++) */
5470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }   // while(a5_offset_status != DDR_ADD_CMD_A5_OFFSET_PASS)
5471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     } //END MANUAL ADDCMD TRAINING
5472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x0000008U;
 11222              		.loc 2 5473 22
 11223 12c8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11223      93870700 
 11224 12d0 9863     		ld	a4,0(a5)
 11225              		.loc 2 5473 54
 11226 12d2 8567     		li	a5,4096
 11227 12d4 BA97     		add	a5,a4,a5
 11228 12d6 2147     		li	a4,8
 11229 12d8 23ACE786 		sw	a4,-1928(a5)
5474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x00
 11230              		.loc 2 5474 22
 11231 12dc 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11231      93870700 
 11232 12e4 9863     		ld	a4,0(a5)
 11233              		.loc 2 5474 94
 11234 12e6 8567     		li	a5,4096
 11235 12e8 BA97     		add	a5,a4,a5
 11236 12ea 23A6078C 		sw	zero,-1844(a5)
5475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //POST_INITIALIZATION
5477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 11237              		.loc 2 5477 22
 11238 12ee 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11238      93870700 
 11239 12f6 9863     		ld	a4,0(a5)
 11240              		.loc 2 5477 54
 11241 12f8 8567     		li	a5,4096
 11242 12fa BA97     		add	a5,a4,a5
 11243 12fc 2547     		li	a4,9
 11244 12fe 23ACE786 		sw	a4,-1928(a5)
5478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x0000003FU ;
 11245              		.loc 2 5478 22
 11246 1302 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11246      93870700 
 11247 130a 9863     		ld	a4,0(a5)
 11248              		.loc 2 5478 64
 11249 130c 8567     		li	a5,4096
 11250 130e BA97     		add	a5,a4,a5
 11251 1310 1307F003 		li	a4,63
 11252 1314 23A0E78A 		sw	a4,-1888(a5)
5479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x00000000U;
 11253              		.loc 2 5479 22
 11254 1318 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11254      93870700 
 11255 1320 9863     		ld	a4,0(a5)
 11256              		.loc 2 5479 64
 11257 1322 8567     		li	a5,4096
 11258 1324 BA97     		add	a5,a4,a5
 11259 1326 23A0078A 		sw	zero,-1888(a5)
5480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 11260              		.loc 2 5480 22
 11261 132a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11261      93870700 
 11262 1332 9863     		ld	a4,0(a5)
 11263              		.loc 2 5480 54
 11264 1334 8567     		li	a5,4096
 11265 1336 BA97     		add	a5,a4,a5
 11266 1338 2147     		li	a4,8
 11267 133a 23ACE786 		sw	a4,-1928(a5)
5481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_NS);
 11268              		.loc 2 5481 5
 11269 133e 1305C012 		li	a0,300
 11270 1342 97000000 		call	delay
 11270      E7800000 
5482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 11271              		.loc 2 5482 11
 11272 134a 97070000 		lla	a5,DDRCFG
 11272      93870700 
 11273 1352 9863     		ld	a4,0(a5)
 11274              		.loc 2 5482 56
 11275 1354 9167     		li	a5,16384
 11276 1356 BA97     		add	a5,a4,a5
 11277 1358 23AE0700 		sw	zero,28(a5)
5483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 11278              		.loc 2 5483 5
 11279 135c B7970400 		li	a5,299008
 11280 1360 1385073E 		addi	a0,a5,992
 11281 1364 97000000 		call	delay
 11281      E7800000 
5484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR1 ", mode_register_masked_write_x5(1));
5487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR2 ", mode_register_masked_write_x5(2));
5488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR3 ", mode_register_masked_write_x5(3));
5489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR4 ", mode_register_masked_write_x5(4));
5490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR11 ", mode_register_masked_write_x5(11));
5491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR16 ", mode_register_masked_write_x5(16));
5492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR17 ", mode_register_masked_write_x5(17));
5493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR22 ", mode_register_masked_write_x5(22));
5494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR13 ", mode_register_masked_write_x5(13));
5495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
5496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(1);
 11282              		.loc 2 5496 5
 11283 136c 0545     		li	a0,1
 11284 136e 97000000 		call	mode_register_masked_write_x5
 11284      E7800000 
5497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(2);
 11285              		.loc 2 5497 5
 11286 1376 0945     		li	a0,2
 11287 1378 97000000 		call	mode_register_masked_write_x5
 11287      E7800000 
5498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(3);
 11288              		.loc 2 5498 5
 11289 1380 0D45     		li	a0,3
 11290 1382 97000000 		call	mode_register_masked_write_x5
 11290      E7800000 
5499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(4);
 11291              		.loc 2 5499 5
 11292 138a 1145     		li	a0,4
 11293 138c 97000000 		call	mode_register_masked_write_x5
 11293      E7800000 
5500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(11);
 11294              		.loc 2 5500 5
 11295 1394 2D45     		li	a0,11
 11296 1396 97000000 		call	mode_register_masked_write_x5
 11296      E7800000 
5501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(16);
 11297              		.loc 2 5501 5
 11298 139e 4145     		li	a0,16
 11299 13a0 97000000 		call	mode_register_masked_write_x5
 11299      E7800000 
5502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(17);
 11300              		.loc 2 5502 5
 11301 13a8 4545     		li	a0,17
 11302 13aa 97000000 		call	mode_register_masked_write_x5
 11302      E7800000 
5503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(22);
 11303              		.loc 2 5503 5
 11304 13b2 5945     		li	a0,22
 11305 13b4 97000000 		call	mode_register_masked_write_x5
 11305      E7800000 
5504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(13);
 11306              		.loc 2 5504 5
 11307 13bc 3545     		li	a0,13
 11308 13be 97000000 		call	mode_register_masked_write_x5
 11308      E7800000 
5505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(10U);
 11309              		.loc 2 5507 5
 11310 13c6 2945     		li	a0,10
 11311 13c8 97000000 		call	delay
 11311      E7800000 
5508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START = 1U;
 11312              		.loc 2 5509 11
 11313 13d0 97070000 		lla	a5,DDRCFG
 11313      93870700 
 11314 13d8 9863     		ld	a4,0(a5)
 11315              		.loc 2 5509 58
 11316 13da 9167     		li	a5,16384
 11317 13dc BA97     		add	a5,a4,a5
 11318 13de 0547     		li	a4,1
 11319 13e0 23A8E72A 		sw	a4,688(a5)
5510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_AUTOINIT_DISABLE.INIT_AUTOINIT_DISABLE=0x0U;
 11320              		.loc 2 5510 11
 11321 13e4 97070000 		lla	a5,DDRCFG
 11321      93870700 
 11322 13ec 9863     		ld	a4,0(a5)
 11323              		.loc 2 5510 65
 11324 13ee 9167     		li	a5,16384
 11325 13f0 BA97     		add	a5,a4,a5
 11326 13f2 23A80700 		sw	zero,16(a5)
5511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     volatile uint32_t timeout = 0U;
 11327              		.loc 2 5512 23
 11328 13f6 232804F2 		sw	zero,-208(s0)
5513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0) && (timeout < 0xFFU))
 11329              		.loc 2 5513 10
 11330 13fa 29A8     		j	.L379
 11331              	.L381:
5514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
5515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay(10U);
 11332              		.loc 2 5515 9
 11333 13fc 2945     		li	a0,10
 11334 13fe 97000000 		call	delay
 11334      E7800000 
5516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         timeout++;
 11335              		.loc 2 5516 16
 11336 1406 832704F3 		lw	a5,-208(s0)
 11337 140a 8127     		sext.w	a5,a5
 11338 140c 8527     		addiw	a5,a5,1
 11339 140e 8127     		sext.w	a5,a5
 11340 1410 2328F4F2 		sw	a5,-208(s0)
 11341              	.L379:
5513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0) && (timeout < 0xFFU))
 11342              		.loc 2 5513 18
 11343 1414 97070000 		lla	a5,DDRCFG
 11343      93870700 
 11344 141c 9863     		ld	a4,0(a5)
5513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0) && (timeout < 0xFFU))
 11345              		.loc 2 5513 37
 11346 141e 9167     		li	a5,16384
 11347 1420 BA97     		add	a5,a4,a5
 11348 1422 9C5B     		lw	a5,48(a5)
 11349 1424 8127     		sext.w	a5,a5
5513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0) && (timeout < 0xFFU))
 11350              		.loc 2 5513 10
 11351 1426 89EB     		bne	a5,zero,.L380
5513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0) && (timeout < 0xFFU))
 11352              		.loc 2 5513 63 discriminator 1
 11353 1428 832704F3 		lw	a5,-208(s0)
 11354 142c 8127     		sext.w	a5,a5
5513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0) && (timeout < 0xFFU))
 11355              		.loc 2 5513 51 discriminator 1
 11356 142e 3E87     		mv	a4,a5
 11357 1430 9307E00F 		li	a5,254
 11358 1434 E3F4E7FC 		bleu	a4,a5,.L381
 11359              	.L380:
5517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
5518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START = 0U;
 11360              		.loc 2 5518 11
 11361 1438 97070000 		lla	a5,DDRCFG
 11361      93870700 
 11362 1440 9863     		ld	a4,0(a5)
 11363              		.loc 2 5518 58
 11364 1442 9167     		li	a5,16384
 11365 1444 BA97     		add	a5,a4,a5
 11366 1446 23A8072A 		sw	zero,688(a5)
5519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN =\
 11367              		.loc 2 5520 11
 11368 144a 97070000 		lla	a5,DDRCFG
 11368      93870700 
 11369 1452 9863     		ld	a4,0(a5)
 11370              		.loc 2 5520 60
 11371 1454 9167     		li	a5,16384
 11372 1456 BA97     		add	a5,a4,a5
 11373 1458 23A2071C 		sw	zero,452(a5)
5521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 LIBERO_SETTING_CFG_AUTO_ZQ_CAL_EN;
5522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** } /* end of LPDDR4 exclusive */
 11374              		.loc 2 5523 1
 11375 145c 0100     		nop
 11376 145e B270     		ld	ra,296(sp)
 11377              		.cfi_restore 1
 11378 1460 1274     		ld	s0,288(sp)
 11379              		.cfi_restore 8
 11380              		.cfi_def_cfa 2, 304
 11381 1462 5561     		addi	sp,sp,304
 11382              		.cfi_def_cfa_offset 0
 11383 1464 8280     		jr	ra
 11384              		.cfi_endproc
 11385              	.LFE42:
 11387              		.section	.text.non_lpddr4_address_cmd_training,"ax",@progbits
 11388              		.align	1
 11390              	non_lpddr4_address_cmd_training:
 11391              	.LFB43:
5524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
5526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * used for LPDDR3 and DDR4 only
5527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
5528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param refclk_sweep_index refclk index which is swept
5529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param bclk_phase
5530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param bclk90_phase
5531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param refclk_phase
5532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
5533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void non_lpddr4_address_cmd_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32
5534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 11392              		.loc 2 5534 1
 11393              		.cfi_startproc
 11394 0000 5571     		addi	sp,sp,-208
 11395              		.cfi_def_cfa_offset 208
 11396 0002 86E5     		sd	ra,200(sp)
 11397 0004 A2E1     		sd	s0,192(sp)
 11398              		.cfi_offset 1, -8
 11399              		.cfi_offset 8, -16
 11400 0006 8009     		addi	s0,sp,208
 11401              		.cfi_def_cfa 8, 0
 11402 0008 AA87     		mv	a5,a0
 11403 000a 2338B4F4 		sd	a1,-176(s0)
 11404 000e 2334C4F4 		sd	a2,-184(s0)
 11405 0012 2330D4F4 		sd	a3,-192(s0)
 11406 0016 233CE4F2 		sd	a4,-200(s0)
 11407 001a 232EF4F4 		sw	a5,-164(s0)
5535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Begin MANUAL ADDCMD TRAINING */
5536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t refclk_offset;
5537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t init_del_offset = 0x8U;
 11408              		.loc 2 5537 14
 11409 001e A147     		li	a5,8
 11410 0020 2326F4FE 		sw	a5,-20(s0)
5538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t a5_offset_status;
5539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t rpc147_offset = 0x2U; //4  //0
 11411              		.loc 2 5539 14
 11412 0024 8947     		li	a5,2
 11413 0026 232AF4FA 		sw	a5,-76(s0)
5540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t rpc145_offset = 0x0U; //0  //4
 11414              		.loc 2 5540 14
 11415 002a 232804FA 		sw	zero,-80(s0)
5541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     refclk_offset = ddr_manual_addcmd_refclk_offset(ddr_type, refclk_sweep_index);
 11416              		.loc 2 5542 21
 11417 002e 8327C4F5 		lw	a5,-164(s0)
 11418 0032 833504F5 		ld	a1,-176(s0)
 11419 0036 3E85     		mv	a0,a5
 11420 0038 97000000 		call	ddr_manual_addcmd_refclk_offset
 11420      E7800000 
 11421 0040 AA87     		mv	a5,a0
 11422 0042 A307F4FA 		sb	a5,-81(s0)
5543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     a5_offset_status = DDR_ADD_CMD_A5_OFFSET_FAIL;
 11423              		.loc 2 5543 22
 11424 0046 8547     		li	a5,1
 11425 0048 2324F4FE 		sw	a5,-24(s0)
5544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(a5_offset_status != DDR_ADD_CMD_A5_OFFSET_PASS)
 11426              		.loc 2 5544 10
 11427 004c 15AF     		j	.L387
 11428              	.L416:
 11429              	.LBB47:
5545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
5546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         a5_offset_status = DDR_ADD_CMD_A5_OFFSET_PASS;
 11430              		.loc 2 5546 26
 11431 004e 232404FE 		sw	zero,-24(s0)
5547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //ADDCMD Training improvement , adds delay on DDR clock loopback path - Suggested by Aliste
5549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc147.rpc147 = init_del_offset + rpc147_offset;
 11432              		.loc 2 5549 26
 11433 0052 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11433      93870700 
 11434 005a 9C63     		ld	a5,0(a5)
 11435              		.loc 2 5549 60
 11436 005c 8326C4FE 		lw	a3,-20(s0)
 11437 0060 032744FB 		lw	a4,-76(s0)
 11438 0064 359F     		addw	a4,a3,a4
 11439 0066 0127     		sext.w	a4,a4
 11440              		.loc 2 5549 42
 11441 0068 23A6E764 		sw	a4,1612(a5)
5550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //ADDCMD Training improvement , adds delay on A9 loopback path - Suggested by Alister
5552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc145.rpc145 = init_del_offset + rpc145_offset;
 11442              		.loc 2 5552 26
 11443 006c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11443      93870700 
 11444 0074 9C63     		ld	a5,0(a5)
 11445              		.loc 2 5552 60
 11446 0076 8326C4FE 		lw	a3,-20(s0)
 11447 007a 032704FB 		lw	a4,-80(s0)
 11448 007e 359F     		addw	a4,a3,a4
 11449 0080 0127     		sext.w	a4,a4
 11450              		.loc 2 5552 42
 11451 0082 23A2E764 		sw	a4,1604(a5)
5553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000003U; //ENABLE DLY Control & PLL 
 11452              		.loc 2 5554 26
 11453 0086 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11453      93870700 
 11454 008e 9863     		ld	a4,0(a5)
 11455              		.loc 2 5554 58
 11456 0090 8567     		li	a5,4096
 11457 0092 BA97     		add	a5,a4,a5
 11458 0094 0D47     		li	a4,3
 11459 0096 23ACE786 		sw	a4,-1928(a5)
5555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rx_a5;
5557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rx_a5_last;
5558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rx_ck;
5559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rx_ck_last;
5560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_a5;
5561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_ck;
5562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t i;
5563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t j;
5564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t difference [8]={0};
 11460              		.loc 2 5564 18
 11461 009a 233004F6 		sd	zero,-160(s0)
 11462 009e 233404F6 		sd	zero,-152(s0)
 11463 00a2 233804F6 		sd	zero,-144(s0)
 11464 00a6 233C04F6 		sd	zero,-136(s0)
5565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_ck_array [8]={0};
 11465              		.loc 2 5565 18
 11466 00aa 233004F8 		sd	zero,-128(s0)
 11467 00ae 233404F8 		sd	zero,-120(s0)
 11468 00b2 233804F8 		sd	zero,-112(s0)
 11469 00b6 233C04F8 		sd	zero,-104(s0)
5566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transitions_found;
5568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_a5_max = 0U;
 11470              		.loc 2 5568 18
 11471 00ba 232404FC 		sw	zero,-56(s0)
5569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         for (j = 0U; j<16U ; j++)
 11472              		.loc 2 5570 16
 11473 00be 232804FC 		sw	zero,-48(s0)
 11474              		.loc 2 5570 9
 11475 00c2 61AE     		j	.L388
 11476              	.L401:
5571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {   //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPDDR
5572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //LOAD INDLY
5573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000
 11477              		.loc 2 5573 30
 11478 00c4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11478      93870700 
 11479 00cc 9863     		ld	a4,0(a5)
 11480              		.loc 2 5573 90
 11481 00ce 8567     		li	a5,4096
 11482 00d0 BA97     		add	a5,a4,a5
 11483 00d2 23A40788 		sw	zero,-1912(a5)
5574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 11484              		.loc 2 5574 30
 11485 00d6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11485      93870700 
 11486 00de 9863     		ld	a4,0(a5)
 11487              		.loc 2 5574 80
 11488 00e0 8567     		li	a5,4096
 11489 00e2 BA97     		add	a5,a4,a5
 11490 00e4 23A80788 		sw	zero,-1904(a5)
5575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 11491              		.loc 2 5575 30
 11492 00e8 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11492      93870700 
 11493 00f0 9863     		ld	a4,0(a5)
 11494              		.loc 2 5575 80
 11495 00f2 8567     		li	a5,4096
 11496 00f4 BA97     		add	a5,a4,a5
 11497 00f6 37071800 		li	a4,1572864
 11498 00fa 23A8E788 		sw	a4,-1904(a5)
5576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 11499              		.loc 2 5576 30
 11500 00fe 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11500      93870700 
 11501 0106 9863     		ld	a4,0(a5)
 11502              		.loc 2 5576 80
 11503 0108 8567     		li	a5,4096
 11504 010a BA97     		add	a5,a4,a5
 11505 010c 23A80788 		sw	zero,-1904(a5)
5577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //LOAD OUTDLY
5579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x180000
 11506              		.loc 2 5579 30
 11507 0110 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11507      93870700 
 11508 0118 9863     		ld	a4,0(a5)
 11509              		.loc 2 5579 90
 11510 011a 8567     		li	a5,4096
 11511 011c BA97     		add	a5,a4,a5
 11512 011e 37071800 		li	a4,1572864
 11513 0122 23A4E788 		sw	a4,-1912(a5)
5580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 11514              		.loc 2 5580 30
 11515 0126 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11515      93870700 
 11516 012e 9863     		ld	a4,0(a5)
 11517              		.loc 2 5580 80
 11518 0130 8567     		li	a5,4096
 11519 0132 BA97     		add	a5,a4,a5
 11520 0134 23A80788 		sw	zero,-1904(a5)
5581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 11521              		.loc 2 5581 30
 11522 0138 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11522      93870700 
 11523 0140 9863     		ld	a4,0(a5)
 11524              		.loc 2 5581 80
 11525 0142 8567     		li	a5,4096
 11526 0144 BA97     		add	a5,a4,a5
 11527 0146 37071800 		li	a4,1572864
 11528 014a 23A8E788 		sw	a4,-1904(a5)
5582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 11529              		.loc 2 5582 30
 11530 014e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11530      93870700 
 11531 0156 9863     		ld	a4,0(a5)
 11532              		.loc 2 5582 80
 11533 0158 8567     		li	a5,4096
 11534 015a BA97     		add	a5,a4,a5
 11535 015c 23A80788 		sw	zero,-1904(a5)
5583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             *refclk_phase = (j % 8U) << 2U;
 11536              		.loc 2 5584 38
 11537 0160 832704FD 		lw	a5,-48(s0)
 11538 0164 9B972700 		slliw	a5,a5,2
 11539 0168 8127     		sext.w	a5,a5
 11540 016a F18B     		andi	a5,a5,28
 11541 016c 1B870700 		sext.w	a4,a5
 11542              		.loc 2 5584 27
 11543 0170 833784F3 		ld	a5,-200(s0)
 11544 0174 98C3     		sw	a4,0(a5)
5585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | *bclk_phase | *bclk90_phase | *refclk
 11545              		.loc 2 5585 63
 11546 0176 833784F4 		ld	a5,-184(s0)
 11547 017a 9843     		lw	a4,0(a5)
 11548              		.loc 2 5585 45
 11549 017c 833704F4 		ld	a5,-192(s0)
 11550 0180 9C43     		lw	a5,0(a5)
 11551 0182 D98F     		or	a5,a4,a5
 11552 0184 1B870700 		sext.w	a4,a5
 11553 0188 833784F3 		ld	a5,-200(s0)
 11554 018c 9C43     		lw	a5,0(a5)
 11555 018e D98F     		or	a5,a4,a5
 11556 0190 1B870700 		sext.w	a4,a5
 11557              		.loc 2 5585 28
 11558 0194 97070000 		lla	a5,MSS_SCB_DDR_PLL
 11558      93870700 
 11559 019c 9C63     		ld	a5,0(a5)
 11560              		.loc 2 5585 45
 11561 019e BA86     		mv	a3,a4
 11562 01a0 1167     		li	a4,16384
 11563 01a2 0D07     		addi	a4,a4,3
 11564 01a4 558F     		or	a4,a3,a4
 11565 01a6 0127     		sext.w	a4,a4
 11566 01a8 98D3     		sw	a4,32(a5)
5586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | *bclk_phase | *bclk90_phase | *refclk
 11567              		.loc 2 5586 63
 11568 01aa 833784F4 		ld	a5,-184(s0)
 11569 01ae 9843     		lw	a4,0(a5)
 11570              		.loc 2 5586 45
 11571 01b0 833704F4 		ld	a5,-192(s0)
 11572 01b4 9C43     		lw	a5,0(a5)
 11573 01b6 D98F     		or	a5,a4,a5
 11574 01b8 1B870700 		sext.w	a4,a5
 11575 01bc 833784F3 		ld	a5,-200(s0)
 11576 01c0 9C43     		lw	a5,0(a5)
 11577 01c2 D98F     		or	a5,a4,a5
 11578 01c4 1B870700 		sext.w	a4,a5
 11579              		.loc 2 5586 28
 11580 01c8 97070000 		lla	a5,MSS_SCB_DDR_PLL
 11580      93870700 
 11581 01d0 9C63     		ld	a5,0(a5)
 11582              		.loc 2 5586 45
 11583 01d2 13673700 		ori	a4,a4,3
 11584 01d6 0127     		sext.w	a4,a4
 11585 01d8 98D3     		sw	a4,32(a5)
5587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | *bclk_phase | *bclk90_phase | *refclk
 11586              		.loc 2 5587 63
 11587 01da 833784F4 		ld	a5,-184(s0)
 11588 01de 9843     		lw	a4,0(a5)
 11589              		.loc 2 5587 45
 11590 01e0 833704F4 		ld	a5,-192(s0)
 11591 01e4 9C43     		lw	a5,0(a5)
 11592 01e6 D98F     		or	a5,a4,a5
 11593 01e8 1B870700 		sext.w	a4,a5
 11594 01ec 833784F3 		ld	a5,-200(s0)
 11595 01f0 9C43     		lw	a5,0(a5)
 11596 01f2 D98F     		or	a5,a4,a5
 11597 01f4 1B870700 		sext.w	a4,a5
 11598              		.loc 2 5587 28
 11599 01f8 97070000 		lla	a5,MSS_SCB_DDR_PLL
 11599      93870700 
 11600 0200 9C63     		ld	a5,0(a5)
 11601              		.loc 2 5587 45
 11602 0202 BA86     		mv	a3,a4
 11603 0204 1167     		li	a4,16384
 11604 0206 0D07     		addi	a4,a4,3
 11605 0208 558F     		or	a4,a3,a4
 11606 020a 0127     		sext.w	a4,a4
 11607 020c 98D3     		sw	a4,32(a5)
5588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rx_a5_last=0xFU;
 11608              		.loc 2 5588 23
 11609 020e BD47     		li	a5,15
 11610 0210 2322F4FE 		sw	a5,-28(s0)
5589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rx_ck_last=0x5U;
 11611              		.loc 2 5589 23
 11612 0214 9547     		li	a5,5
 11613 0216 2320F4FE 		sw	a5,-32(s0)
5590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             transition_a5=0U;
 11614              		.loc 2 5590 26
 11615 021a 232E04FC 		sw	zero,-36(s0)
5591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             transition_ck=0U;
 11616              		.loc 2 5591 26
 11617 021e 232C04FC 		sw	zero,-40(s0)
5592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(100U);
 11618              		.loc 2 5593 13
 11619 0222 13054006 		li	a0,100
 11620 0226 97000000 		call	delay
 11620      E7800000 
5594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             transitions_found = 0U;
 11621              		.loc 2 5594 31
 11622 022e 232604FC 		sw	zero,-52(s0)
5595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             i = 0U;
 11623              		.loc 2 5595 15
 11624 0232 232A04FC 		sw	zero,-44(s0)
5596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             while((!transitions_found) & (i < 128U))
 11625              		.loc 2 5596 18
 11626 0236 45A2     		j	.L389
 11627              	.L398:
5597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 11628              		.loc 2 5598 34
 11629 0238 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11629      93870700 
 11630 0240 9863     		ld	a4,0(a5)
 11631              		.loc 2 5598 84
 11632 0242 8567     		li	a5,4096
 11633 0244 BA97     		add	a5,a4,a5
 11634 0246 23A00788 		sw	zero,-1920(a5)
5599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 11635              		.loc 2 5599 34
 11636 024a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11636      93870700 
 11637 0252 9863     		ld	a4,0(a5)
 11638              		.loc 2 5599 84
 11639 0254 8567     		li	a5,4096
 11640 0256 BA97     		add	a5,a4,a5
 11641 0258 37071800 		li	a4,1572864
 11642 025c 23A0E788 		sw	a4,-1920(a5)
5600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 11643              		.loc 2 5600 34
 11644 0260 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11644      93870700 
 11645 0268 9863     		ld	a4,0(a5)
 11646              		.loc 2 5600 84
 11647 026a 8567     		li	a5,4096
 11648 026c BA97     		add	a5,a4,a5
 11649 026e 23A00788 		sw	zero,-1920(a5)
5601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_500_NS);
 11650              		.loc 2 5601 17
 11651 0272 1305C012 		li	a0,300
 11652 0276 97000000 		call	delay
 11652      E7800000 
5602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0
 11653              		.loc 2 5602 43
 11654 027e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11654      93870700 
 11655 0286 9863     		ld	a4,0(a5)
 11656              		.loc 2 5602 70
 11657 0288 8567     		li	a5,4096
 11658 028a BA97     		add	a5,a4,a5
 11659 028c 83A7C78A 		lw	a5,-1876(a5)
 11660 0290 8127     		sext.w	a5,a5
 11661              		.loc 2 5602 108
 11662 0292 9BD78700 		srliw	a5,a5,8
 11663 0296 8127     		sext.w	a5,a5
 11664              		.loc 2 5602 23
 11665 0298 8D8B     		andi	a5,a5,3
 11666 029a 2324F4FA 		sw	a5,-88(s0)
5603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback & 0x
 11667              		.loc 2 5603 42
 11668 029e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 11668      93870700 
 11669 02a6 9863     		ld	a4,0(a5)
 11670              		.loc 2 5603 69
 11671 02a8 8567     		li	a5,4096
 11672 02aa BA97     		add	a5,a4,a5
 11673 02ac 83A7C78A 		lw	a5,-1876(a5)
 11674 02b0 8127     		sext.w	a5,a5
 11675              		.loc 2 5603 23
 11676 02b2 BD8B     		andi	a5,a5,15
 11677 02b4 2322F4FA 		sw	a5,-92(s0)
5604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if ((transition_a5 != 0U) && (transition_ck != 0U))
 11678              		.loc 2 5605 20
 11679 02b8 8327C4FD 		lw	a5,-36(s0)
 11680 02bc 8127     		sext.w	a5,a5
 11681 02be 95CF     		beq	a5,zero,.L390
 11682              		.loc 2 5605 43 discriminator 1
 11683 02c0 832784FD 		lw	a5,-40(s0)
 11684 02c4 8127     		sext.w	a5,a5
 11685 02c6 95CB     		beq	a5,zero,.L390
5606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                    if (((i - transition_a5) > 8U) && ((i - transition_ck) > 8U))
 11686              		.loc 2 5607 28
 11687 02c8 032744FD 		lw	a4,-44(s0)
 11688 02cc 8327C4FD 		lw	a5,-36(s0)
 11689 02d0 BB07F740 		subw	a5,a4,a5
 11690 02d4 8127     		sext.w	a5,a5
 11691              		.loc 2 5607 23
 11692 02d6 3E87     		mv	a4,a5
 11693 02d8 A147     		li	a5,8
 11694 02da 63F0E702 		bleu	a4,a5,.L390
 11695              		.loc 2 5607 58 discriminator 1
 11696 02de 032744FD 		lw	a4,-44(s0)
 11697 02e2 832784FD 		lw	a5,-40(s0)
 11698 02e6 BB07F740 		subw	a5,a4,a5
 11699 02ea 8127     		sext.w	a5,a5
 11700              		.loc 2 5607 51 discriminator 1
 11701 02ec 3E87     		mv	a4,a5
 11702 02ee A147     		li	a5,8
 11703 02f0 63F5E700 		bleu	a4,a5,.L390
5608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                    {
5609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                           //break;
5610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        transitions_found = 1U;
 11704              		.loc 2 5610 42
 11705 02f4 8547     		li	a5,1
 11706 02f6 2326F4FC 		sw	a5,-52(s0)
 11707              	.L390:
5611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                    }
5612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (transition_ck == 0U) {
 11708              		.loc 2 5614 20
 11709 02fa 832784FD 		lw	a5,-40(s0)
 11710 02fe 8127     		sext.w	a5,a5
 11711 0300 85EB     		bne	a5,zero,.L391
5615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if (rx_ck_last != 0x5U)  //IF EDGE DETECTED
 11712              		.loc 2 5615 25
 11713 0302 832704FE 		lw	a5,-32(s0)
 11714 0306 1B870700 		sext.w	a4,a5
 11715 030a 9547     		li	a5,5
 11716 030c 630DF700 		beq	a4,a5,.L392
5616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if (rx_ck == 0x5U)
 11717              		.loc 2 5616 29
 11718 0310 832744FA 		lw	a5,-92(s0)
 11719 0314 1B870700 		sext.w	a4,a5
 11720 0318 9547     		li	a5,5
 11721 031a 6316F700 		bne	a4,a5,.L392
5617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_ck=i; //SET TRANSITION DETECTED AT I
 11722              		.loc 2 5617 43
 11723 031e 832744FD 		lw	a5,-44(s0)
 11724 0322 232CF4FC 		sw	a5,-40(s0)
 11725              	.L392:
5618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      rx_ck_last=rx_ck;
 11726              		.loc 2 5618 32
 11727 0326 832744FA 		lw	a5,-92(s0)
 11728 032a 2320F4FE 		sw	a5,-32(s0)
 11729 032e 15A8     		j	.L393
 11730              	.L391:
5619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
5620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  else {
5621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if ( (i - transition_ck ) == 4U)
 11731              		.loc 2 5621 30
 11732 0330 032744FD 		lw	a4,-44(s0)
 11733 0334 832784FD 		lw	a5,-40(s0)
 11734 0338 BB07F740 		subw	a5,a4,a5
 11735 033c 8127     		sext.w	a5,a5
 11736              		.loc 2 5621 25
 11737 033e 3E87     		mv	a4,a5
 11738 0340 9147     		li	a5,4
 11739 0342 6310F702 		bne	a4,a5,.L393
5622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if (rx_ck != rx_ck_last) //IF rx_ck not stable after 4 increments, set tra
 11740              		.loc 2 5622 29
 11741 0346 032744FA 		lw	a4,-92(s0)
 11742 034a 832704FE 		lw	a5,-32(s0)
 11743 034e 0127     		sext.w	a4,a4
 11744 0350 8127     		sext.w	a5,a5
 11745 0352 6308F700 		beq	a4,a5,.L393
5623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
5624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_ck = 0U;    //Continue looking for transition
 11746              		.loc 2 5624 44
 11747 0356 232C04FC 		sw	zero,-40(s0)
5625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              rx_ck_last=rx_ck;
 11748              		.loc 2 5625 40
 11749 035a 832744FA 		lw	a5,-92(s0)
 11750 035e 2320F4FE 		sw	a5,-32(s0)
 11751              	.L393:
5626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
5628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  if (transition_a5 == 0U) {
 11752              		.loc 2 5629 21
 11753 0362 8327C4FD 		lw	a5,-36(s0)
 11754 0366 8127     		sext.w	a5,a5
 11755 0368 95E7     		bne	a5,zero,.L394
5630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 11756              		.loc 2 5630 49
 11757 036a 832744FE 		lw	a5,-28(s0)
 11758 036e 93C7F7FF 		not	a5,a5
 11759 0372 1B870700 		sext.w	a4,a5
 11760 0376 832784FA 		lw	a5,-88(s0)
 11761 037a F98F     		and	a5,a5,a4
 11762 037c 8127     		sext.w	a5,a5
 11763              		.loc 2 5630 25
 11764 037e 91C7     		beq	a5,zero,.L395
5631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          transition_a5 = i;
 11765              		.loc 2 5631 40
 11766 0380 832744FD 		lw	a5,-44(s0)
 11767 0384 232EF4FC 		sw	a5,-36(s0)
 11768 0388 91A0     		j	.L417
 11769              	.L395:
5632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      else{
5634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      rx_a5_last=rx_a5;
 11770              		.loc 2 5634 32
 11771 038a 832784FA 		lw	a5,-88(s0)
 11772 038e 2322F4FE 		sw	a5,-28(s0)
 11773 0392 2DA8     		j	.L417
 11774              	.L394:
5635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
5637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  else {
5638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if ((i - transition_a5) == 4U)
 11775              		.loc 2 5638 29
 11776 0394 032744FD 		lw	a4,-44(s0)
 11777 0398 8327C4FD 		lw	a5,-36(s0)
 11778 039c BB07F740 		subw	a5,a4,a5
 11779 03a0 8127     		sext.w	a5,a5
 11780              		.loc 2 5638 25
 11781 03a2 3E87     		mv	a4,a5
 11782 03a4 9147     		li	a5,4
 11783 03a6 6313F702 		bne	a4,a5,.L417
5639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 11784              		.loc 2 5639 52
 11785 03aa 832744FE 		lw	a5,-28(s0)
 11786 03ae 93C7F7FF 		not	a5,a5
 11787 03b2 1B870700 		sext.w	a4,a5
 11788 03b6 832784FA 		lw	a5,-88(s0)
 11789 03ba F98F     		and	a5,a5,a4
 11790 03bc 8127     		sext.w	a5,a5
 11791              		.loc 2 5639 28
 11792 03be 99E7     		bne	a5,zero,.L417
5640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
5641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_a5=0; //Continue looking for transition
 11793              		.loc 2 5641 43
 11794 03c0 232E04FC 		sw	zero,-36(s0)
5642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              rx_a5_last=rx_a5;
 11795              		.loc 2 5642 40
 11796 03c4 832784FA 		lw	a5,-88(s0)
 11797 03c8 2322F4FE 		sw	a5,-28(s0)
 11798              	.L417:
5643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
5645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if ((transition_a5 != 0U) && (transition_ck != 0U))
5647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((i==transition_a5) || (i==transition_ck))
5648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart, \
5651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                             "\n\r   rx_a5   ",\
5652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                             rx_a5);
5653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart, \
5654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             "   rx_ck   ",\
5655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             rx_ck);
5656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart, \
5657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 "   rx_ck_last  ",\
5658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 rx_ck_last);
5659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart, \
5660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 "   transition_a5   ",\
5661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 transition_a5);
5662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart, \
5663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 "   transition_ck   ",\
5664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 transition_ck);
5665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart, \
5666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             "   Iteration:  ",\
5667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             i);
5668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart, \
5669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 "   REFCLK_PHASE:   ",\
5670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 j);
5671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                i++;
 11799              		.loc 2 5673 17
 11800 03cc 832744FD 		lw	a5,-44(s0)
 11801 03d0 8527     		addiw	a5,a5,1
 11802 03d2 232AF4FC 		sw	a5,-44(s0)
 11803              	.L389:
5596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 11804              		.loc 2 5596 40
 11805 03d6 8327C4FC 		lw	a5,-52(s0)
 11806 03da 8127     		sext.w	a5,a5
 11807 03dc 93B71700 		seqz	a5,a5
 11808 03e0 13F7F70F 		andi	a4,a5,0xff
 11809 03e4 832744FD 		lw	a5,-44(s0)
 11810 03e8 9B860700 		sext.w	a3,a5
 11811 03ec 9307F007 		li	a5,127
 11812 03f0 B3B7D700 		sgtu	a5,a3,a5
 11813 03f4 93C71700 		xori	a5,a5,1
 11814 03f8 93F7F70F 		andi	a5,a5,0xff
 11815 03fc F98F     		and	a5,a4,a5
 11816 03fe 93F7F70F 		andi	a5,a5,0xff
5596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 11817              		.loc 2 5596 18
 11818 0402 E39B07E2 		bne	a5,zero,.L398
5674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }/* delay loop ends here */
5675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(transition_a5 > transition_a5_max)
 11819              		.loc 2 5675 15
 11820 0406 0327C4FD 		lw	a4,-36(s0)
 11821 040a 832784FC 		lw	a5,-56(s0)
 11822 040e 0127     		sext.w	a4,a4
 11823 0410 8127     		sext.w	a5,a5
 11824 0412 63F6E700 		bleu	a4,a5,.L399
5676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_a5_max =transition_a5;
 11825              		.loc 2 5676 35
 11826 0416 8327C4FD 		lw	a5,-36(s0)
 11827 041a 2324F4FC 		sw	a5,-56(s0)
 11828              	.L399:
5677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if ((transition_a5 != 0U) && (transition_ck != 0U) && (j<8U))
 11829              		.loc 2 5678 16
 11830 041e 8327C4FD 		lw	a5,-36(s0)
 11831 0422 8127     		sext.w	a5,a5
 11832 0424 95C7     		beq	a5,zero,.L400
 11833              		.loc 2 5678 39 discriminator 1
 11834 0426 832784FD 		lw	a5,-40(s0)
 11835 042a 8127     		sext.w	a5,a5
 11836 042c 95C3     		beq	a5,zero,.L400
 11837              		.loc 2 5678 64 discriminator 2
 11838 042e 832704FD 		lw	a5,-48(s0)
 11839 0432 1B870700 		sext.w	a4,a5
 11840 0436 9D47     		li	a5,7
 11841 0438 63ECE700 		bgtu	a4,a5,.L400
5679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_ck_array[j]=transition_ck;
 11842              		.loc 2 5680 39
 11843 043c 836704FD 		lwu	a5,-48(s0)
 11844 0440 8A07     		slli	a5,a5,2
 11845 0442 130704FF 		addi	a4,s0,-16
 11846 0446 BA97     		add	a5,a4,a5
 11847 0448 032784FD 		lw	a4,-40(s0)
 11848 044c 23A8E7F8 		sw	a4,-112(a5)
 11849              	.L400:
5570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {   //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPDDR
 11850              		.loc 2 5570 31 discriminator 2
 11851 0450 832704FD 		lw	a5,-48(s0)
 11852 0454 8527     		addiw	a5,a5,1
 11853 0456 2328F4FC 		sw	a5,-48(s0)
 11854              	.L388:
5570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {   //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPDDR
 11855              		.loc 2 5570 9 discriminator 1
 11856 045a 832704FD 		lw	a5,-48(s0)
 11857 045e 1B870700 		sext.w	a4,a5
 11858 0462 BD47     		li	a5,15
 11859 0464 E3F0E7C6 		bleu	a4,a5,.L401
5681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* difference now calculated in separate loop with max a5 intstead of per offset-AL
5682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }/* phase loop ends here */
5684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t min_diff=0xFFU;
 11860              		.loc 2 5686 18
 11861 0468 9307F00F 		li	a5,255
 11862 046c 2322F4FC 		sw	a5,-60(s0)
5687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t min_refclk=0x8U;
 11863              		.loc 2 5687 18
 11864 0470 A147     		li	a5,8
 11865 0472 2320F4FC 		sw	a5,-64(s0)
5688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(transition_a5_max < 5U)
 11866              		.loc 2 5689 11
 11867 0476 832784FC 		lw	a5,-56(s0)
 11868 047a 1B870700 		sext.w	a4,a5
 11869 047e 9147     		li	a5,4
 11870 0480 63E8E700 		bgtu	a4,a5,.L402
5690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL;
 11871              		.loc 2 5691 30
 11872 0484 832784FE 		lw	a5,-24(s0)
 11873 0488 93E71700 		ori	a5,a5,1
 11874 048c 2324F4FE 		sw	a5,-24(s0)
 11875              	.L402:
 11876              	.LBB48:
5692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         for (uint32_t k = 0U;k<8U;k++)
 11877              		.loc 2 5693 23
 11878 0490 232E04FA 		sw	zero,-68(s0)
 11879              		.loc 2 5693 9
 11880 0494 79A8     		j	.L403
 11881              	.L407:
5694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(transition_a5_max >= transition_ck_array[k])
 11882              		.loc 2 5695 56
 11883 0496 8367C4FB 		lwu	a5,-68(s0)
 11884 049a 8A07     		slli	a5,a5,2
 11885 049c 130704FF 		addi	a4,s0,-16
 11886 04a0 BA97     		add	a5,a4,a5
 11887 04a2 03A707F9 		lw	a4,-112(a5)
 11888              		.loc 2 5695 15
 11889 04a6 832784FC 		lw	a5,-56(s0)
 11890 04aa 8127     		sext.w	a5,a5
 11891 04ac 63E9E702 		bltu	a5,a4,.L404
5696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 difference[k]= transition_a5_max-transition_ck_array[k];
 11892              		.loc 2 5696 69
 11893 04b0 8367C4FB 		lwu	a5,-68(s0)
 11894 04b4 8A07     		slli	a5,a5,2
 11895 04b6 130704FF 		addi	a4,s0,-16
 11896 04ba BA97     		add	a5,a4,a5
 11897 04bc 83A707F9 		lw	a5,-112(a5)
 11898              		.loc 2 5696 49
 11899 04c0 032784FC 		lw	a4,-56(s0)
 11900 04c4 BB07F740 		subw	a5,a4,a5
 11901 04c8 1B870700 		sext.w	a4,a5
 11902              		.loc 2 5696 30
 11903 04cc 8367C4FB 		lwu	a5,-68(s0)
 11904 04d0 8A07     		slli	a5,a5,2
 11905 04d2 930604FF 		addi	a3,s0,-16
 11906 04d6 B697     		add	a5,a3,a5
 11907 04d8 23A8E7F6 		sw	a4,-144(a5)
 11908 04dc 19A8     		j	.L405
 11909              	.L404:
5697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
5698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 difference[k]=0xff;
 11910              		.loc 2 5698 30
 11911 04de 8367C4FB 		lwu	a5,-68(s0)
 11912 04e2 8A07     		slli	a5,a5,2
 11913 04e4 130704FF 		addi	a4,s0,-16
 11914 04e8 BA97     		add	a5,a4,a5
 11915 04ea 1307F00F 		li	a4,255
 11916 04ee 23A8E7F6 		sw	a4,-144(a5)
 11917              	.L405:
5699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (difference[k] < min_diff){
 11918              		.loc 2 5700 27
 11919 04f2 8367C4FB 		lwu	a5,-68(s0)
 11920 04f6 8A07     		slli	a5,a5,2
 11921 04f8 130704FF 		addi	a4,s0,-16
 11922 04fc BA97     		add	a5,a4,a5
 11923 04fe 03A707F7 		lw	a4,-144(a5)
 11924              		.loc 2 5700 16
 11925 0502 832744FC 		lw	a5,-60(s0)
 11926 0506 8127     		sext.w	a5,a5
 11927 0508 6370F702 		bleu	a5,a4,.L406
5701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_diff=difference[k];
 11928              		.loc 2 5701 25
 11929 050c 8367C4FB 		lwu	a5,-68(s0)
 11930 0510 8A07     		slli	a5,a5,2
 11931 0512 130704FF 		addi	a4,s0,-16
 11932 0516 BA97     		add	a5,a4,a5
 11933 0518 83A707F7 		lw	a5,-144(a5)
 11934 051c 2322F4FC 		sw	a5,-60(s0)
5702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_refclk=k;
 11935              		.loc 2 5702 27
 11936 0520 8327C4FB 		lw	a5,-68(s0)
 11937 0524 2320F4FC 		sw	a5,-64(s0)
 11938              	.L406:
5693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 11939              		.loc 2 5693 36 discriminator 2
 11940 0528 8327C4FB 		lw	a5,-68(s0)
 11941 052c 8527     		addiw	a5,a5,1
 11942 052e 232EF4FA 		sw	a5,-68(s0)
 11943              	.L403:
5693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 11944              		.loc 2 5693 9 discriminator 1
 11945 0532 8327C4FB 		lw	a5,-68(s0)
 11946 0536 1B870700 		sext.w	a4,a5
 11947 053a 9D47     		li	a5,7
 11948 053c E3FDE7F4 		bleu	a4,a5,.L407
 11949              	.LBE48:
5703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r   difference  ", difference[k]);
5706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "   REFCLK_PHASE    ", k);
5707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(min_diff == 0xFFU)
 11950              		.loc 2 5709 11
 11951 0540 832744FC 		lw	a5,-60(s0)
 11952 0544 1B870700 		sext.w	a4,a5
 11953 0548 9307F00F 		li	a5,255
 11954 054c 6318F700 		bne	a4,a5,.L408
5710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL;
 11955              		.loc 2 5711 30
 11956 0550 832784FE 		lw	a5,-24(s0)
 11957 0554 93E71700 		ori	a5,a5,1
 11958 0558 2324F4FE 		sw	a5,-24(s0)
 11959              	.L408:
5712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (min_refclk==0x8U)
 11960              		.loc 2 5713 12
 11961 055c 832704FC 		lw	a5,-64(s0)
 11962 0560 1B870700 		sext.w	a4,a5
 11963 0564 A147     		li	a5,8
 11964 0566 6318F700 		bne	a4,a5,.L409
5714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {   //If ADDCMD training fails due to extremely low frequency, use PLL to provide offset.
5715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL_LOW_FREQ;
 11965              		.loc 2 5715 30
 11966 056a 832784FE 		lw	a5,-24(s0)
 11967 056e 93E74700 		ori	a5,a5,4
 11968 0572 2324F4FE 		sw	a5,-24(s0)
 11969              	.L409:
5716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(a5_offset_status == DDR_ADD_CMD_A5_OFFSET_PASS)
 11970              		.loc 2 5717 11
 11971 0576 832784FE 		lw	a5,-24(s0)
 11972 057a 8127     		sext.w	a5,a5
 11973 057c 639C071C 		bne	a5,zero,.L410
5718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             *refclk_phase =((refclk_offset+min_refclk) & 0x7U)<<2U;
 11974              		.loc 2 5719 43
 11975 0580 8347F4FA 		lbu	a5,-81(s0)
 11976 0584 8127     		sext.w	a5,a5
 11977 0586 032704FC 		lw	a4,-64(s0)
 11978 058a B99F     		addw	a5,a4,a5
 11979 058c 8127     		sext.w	a5,a5
 11980              		.loc 2 5719 63
 11981 058e 9B972700 		slliw	a5,a5,2
 11982 0592 8127     		sext.w	a5,a5
 11983 0594 F18B     		andi	a5,a5,28
 11984 0596 1B870700 		sext.w	a4,a5
 11985              		.loc 2 5719 27
 11986 059a 833784F3 		ld	a5,-200(s0)
 11987 059e 98C3     		sw	a4,0(a5)
5720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | *bclk_phase | *bclk90_phase | *refclk
 11988              		.loc 2 5720 63
 11989 05a0 833784F4 		ld	a5,-184(s0)
 11990 05a4 9843     		lw	a4,0(a5)
 11991              		.loc 2 5720 45
 11992 05a6 833704F4 		ld	a5,-192(s0)
 11993 05aa 9C43     		lw	a5,0(a5)
 11994 05ac D98F     		or	a5,a4,a5
 11995 05ae 1B870700 		sext.w	a4,a5
 11996 05b2 833784F3 		ld	a5,-200(s0)
 11997 05b6 9C43     		lw	a5,0(a5)
 11998 05b8 D98F     		or	a5,a4,a5
 11999 05ba 1B870700 		sext.w	a4,a5
 12000              		.loc 2 5720 28
 12001 05be 97070000 		lla	a5,MSS_SCB_DDR_PLL
 12001      93870700 
 12002 05c6 9C63     		ld	a5,0(a5)
 12003              		.loc 2 5720 45
 12004 05c8 BA86     		mv	a3,a4
 12005 05ca 1167     		li	a4,16384
 12006 05cc 0D07     		addi	a4,a4,3
 12007 05ce 558F     		or	a4,a3,a4
 12008 05d0 0127     		sext.w	a4,a4
 12009 05d2 98D3     		sw	a4,32(a5)
5721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | *bclk_phase | *bclk90_phase | *refclk
 12010              		.loc 2 5721 63
 12011 05d4 833784F4 		ld	a5,-184(s0)
 12012 05d8 9843     		lw	a4,0(a5)
 12013              		.loc 2 5721 45
 12014 05da 833704F4 		ld	a5,-192(s0)
 12015 05de 9C43     		lw	a5,0(a5)
 12016 05e0 D98F     		or	a5,a4,a5
 12017 05e2 1B870700 		sext.w	a4,a5
 12018 05e6 833784F3 		ld	a5,-200(s0)
 12019 05ea 9C43     		lw	a5,0(a5)
 12020 05ec D98F     		or	a5,a4,a5
 12021 05ee 1B870700 		sext.w	a4,a5
 12022              		.loc 2 5721 28
 12023 05f2 97070000 		lla	a5,MSS_SCB_DDR_PLL
 12023      93870700 
 12024 05fa 9C63     		ld	a5,0(a5)
 12025              		.loc 2 5721 45
 12026 05fc 13673700 		ori	a4,a4,3
 12027 0600 0127     		sext.w	a4,a4
 12028 0602 98D3     		sw	a4,32(a5)
5722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | *bclk_phase | *bclk90_phase | *refclk
 12029              		.loc 2 5722 63
 12030 0604 833784F4 		ld	a5,-184(s0)
 12031 0608 9843     		lw	a4,0(a5)
 12032              		.loc 2 5722 45
 12033 060a 833704F4 		ld	a5,-192(s0)
 12034 060e 9C43     		lw	a5,0(a5)
 12035 0610 D98F     		or	a5,a4,a5
 12036 0612 1B870700 		sext.w	a4,a5
 12037 0616 833784F3 		ld	a5,-200(s0)
 12038 061a 9C43     		lw	a5,0(a5)
 12039 061c D98F     		or	a5,a4,a5
 12040 061e 1B870700 		sext.w	a4,a5
 12041              		.loc 2 5722 28
 12042 0622 97070000 		lla	a5,MSS_SCB_DDR_PLL
 12042      93870700 
 12043 062a 9C63     		ld	a5,0(a5)
 12044              		.loc 2 5722 45
 12045 062c BA86     		mv	a3,a4
 12046 062e 1167     		li	a4,16384
 12047 0630 0D07     		addi	a4,a4,3
 12048 0632 558F     		or	a4,a3,a4
 12049 0634 0127     		sext.w	a4,a4
 12050 0636 98D3     		sw	a4,32(a5)
5723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //LOAD INDLY
5724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000
 12051              		.loc 2 5724 30
 12052 0638 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12052      93870700 
 12053 0640 9863     		ld	a4,0(a5)
 12054              		.loc 2 5724 90
 12055 0642 8567     		li	a5,4096
 12056 0644 BA97     		add	a5,a4,a5
 12057 0646 23A40788 		sw	zero,-1912(a5)
5725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 12058              		.loc 2 5725 30
 12059 064a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12059      93870700 
 12060 0652 9863     		ld	a4,0(a5)
 12061              		.loc 2 5725 80
 12062 0654 8567     		li	a5,4096
 12063 0656 BA97     		add	a5,a4,a5
 12064 0658 23A80788 		sw	zero,-1904(a5)
5726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 12065              		.loc 2 5726 30
 12066 065c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12066      93870700 
 12067 0664 9863     		ld	a4,0(a5)
 12068              		.loc 2 5726 80
 12069 0666 8567     		li	a5,4096
 12070 0668 BA97     		add	a5,a4,a5
 12071 066a 37071800 		li	a4,1572864
 12072 066e 23A8E788 		sw	a4,-1904(a5)
5727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 12073              		.loc 2 5727 30
 12074 0672 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12074      93870700 
 12075 067a 9863     		ld	a4,0(a5)
 12076              		.loc 2 5727 80
 12077 067c 8567     		li	a5,4096
 12078 067e BA97     		add	a5,a4,a5
 12079 0680 23A80788 		sw	zero,-1904(a5)
5728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //LOAD OUTDLY
5730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x180000
 12080              		.loc 2 5730 30
 12081 0684 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12081      93870700 
 12082 068c 9863     		ld	a4,0(a5)
 12083              		.loc 2 5730 90
 12084 068e 8567     		li	a5,4096
 12085 0690 BA97     		add	a5,a4,a5
 12086 0692 37071800 		li	a4,1572864
 12087 0696 23A4E788 		sw	a4,-1912(a5)
5731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 12088              		.loc 2 5731 30
 12089 069a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12089      93870700 
 12090 06a2 9863     		ld	a4,0(a5)
 12091              		.loc 2 5731 80
 12092 06a4 8567     		li	a5,4096
 12093 06a6 BA97     		add	a5,a4,a5
 12094 06a8 23A80788 		sw	zero,-1904(a5)
5732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 12095              		.loc 2 5732 30
 12096 06ac 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12096      93870700 
 12097 06b4 9863     		ld	a4,0(a5)
 12098              		.loc 2 5732 80
 12099 06b6 8567     		li	a5,4096
 12100 06b8 BA97     		add	a5,a4,a5
 12101 06ba 37071800 		li	a4,1572864
 12102 06be 23A8E788 		sw	a4,-1904(a5)
5733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 12103              		.loc 2 5733 30
 12104 06c2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12104      93870700 
 12105 06ca 9863     		ld	a4,0(a5)
 12106              		.loc 2 5733 80
 12107 06cc 8567     		li	a5,4096
 12108 06ce BA97     		add	a5,a4,a5
 12109 06d0 23A80788 		sw	zero,-1904(a5)
 12110              	.LBB49:
5734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t m=0U;m < min_diff; m++)
 12111              		.loc 2 5734 27
 12112 06d4 232C04FA 		sw	zero,-72(s0)
 12113              		.loc 2 5734 13
 12114 06d8 99A0     		j	.L411
 12115              	.L412:
5735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 12116              		.loc 2 5736 34 discriminator 3
 12117 06da 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12117      93870700 
 12118 06e2 9863     		ld	a4,0(a5)
 12119              		.loc 2 5736 84 discriminator 3
 12120 06e4 8567     		li	a5,4096
 12121 06e6 BA97     		add	a5,a4,a5
 12122 06e8 23A00788 		sw	zero,-1920(a5)
5737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 12123              		.loc 2 5737 34 discriminator 3
 12124 06ec 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12124      93870700 
 12125 06f4 9863     		ld	a4,0(a5)
 12126              		.loc 2 5737 84 discriminator 3
 12127 06f6 8567     		li	a5,4096
 12128 06f8 BA97     		add	a5,a4,a5
 12129 06fa 37071800 		li	a4,1572864
 12130 06fe 23A0E788 		sw	a4,-1920(a5)
5738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 12131              		.loc 2 5738 34 discriminator 3
 12132 0702 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12132      93870700 
 12133 070a 9863     		ld	a4,0(a5)
 12134              		.loc 2 5738 84 discriminator 3
 12135 070c 8567     		li	a5,4096
 12136 070e BA97     		add	a5,a4,a5
 12137 0710 23A00788 		sw	zero,-1920(a5)
5734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 12138              		.loc 2 5734 47 discriminator 3
 12139 0714 832784FB 		lw	a5,-72(s0)
 12140 0718 8527     		addiw	a5,a5,1
 12141 071a 232CF4FA 		sw	a5,-72(s0)
 12142              	.L411:
5734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 12143              		.loc 2 5734 13 discriminator 1
 12144 071e 032784FB 		lw	a4,-72(s0)
 12145 0722 832744FC 		lw	a5,-60(s0)
 12146 0726 0127     		sext.w	a4,a4
 12147 0728 8127     		sext.w	a5,a5
 12148 072a E368F7FA 		bltu	a4,a5,.L412
 12149              	.LBE49:
5739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000
 12150              		.loc 2 5740 30
 12151 072e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12151      93870700 
 12152 0736 9863     		ld	a4,0(a5)
 12153              		.loc 2 5740 90
 12154 0738 8567     		li	a5,4096
 12155 073a BA97     		add	a5,a4,a5
 12156 073c 23A40788 		sw	zero,-1912(a5)
5741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000000U; //DISABLE DLY Control &
 12157              		.loc 2 5741 30
 12158 0740 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12158      93870700 
 12159 0748 9863     		ld	a4,0(a5)
 12160              		.loc 2 5741 62
 12161 074a 8567     		li	a5,4096
 12162 074c BA97     		add	a5,a4,a5
 12163 074e 23AC0786 		sw	zero,-1928(a5)
 12164 0752 3DA0     		j	.L387
 12165              	.L410:
5742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r  MANUAL ADDCMD TRAINING Results:\r\n          PLL OF
5744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r          transition_a5_max:  ", transition_a5_max);
5745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r          CA Output Delay:  ", min_diff);
5746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
5749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(a5_offset_status & DDR_ADD_CMD_A5_OFFSET_FAIL)
 12166              		.loc 2 5750 33
 12167 0754 832784FE 		lw	a5,-24(s0)
 12168 0758 858B     		andi	a5,a5,1
 12169 075a 8127     		sext.w	a5,a5
 12170              		.loc 2 5750 15
 12171 075c 95C3     		beq	a5,zero,.L387
5751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(init_del_offset < 0xFFU )
 12172              		.loc 2 5752 19
 12173 075e 8327C4FE 		lw	a5,-20(s0)
 12174 0762 1B870700 		sext.w	a4,a5
 12175 0766 9307E00F 		li	a5,254
 12176 076a 63E1E702 		bgtu	a4,a5,.L418
5753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //if transition_a5 too low, increase indly offset on CK and CA and retrain
5755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     init_del_offset = init_del_offset + (transition_a5_max) + 5U;
 12177              		.loc 2 5755 55
 12178 076e 0327C4FE 		lw	a4,-20(s0)
 12179 0772 832784FC 		lw	a5,-56(s0)
 12180 0776 B99F     		addw	a5,a4,a5
 12181 0778 8127     		sext.w	a5,a5
 12182              		.loc 2 5755 37
 12183 077a 9527     		addiw	a5,a5,5
 12184 077c 2326F4FE 		sw	a5,-20(s0)
 12185              	.L387:
 12186              	.LBE47:
5544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 12187              		.loc 2 5544 10
 12188 0780 832784FE 		lw	a5,-24(s0)
 12189 0784 8127     		sext.w	a5,a5
 12190 0786 E394078C 		bne	a5,zero,.L416
5756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
5758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     break;
5760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
5764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }   /* END MANUAL BCLKSCLK TRAINING */
 12191              		.loc 2 5764 1
 12192 078a 11A0     		j	.L415
 12193              	.L418:
 12194              	.LBB50:
5759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 12195              		.loc 2 5759 21
 12196 078c 0100     		nop
 12197              	.L415:
 12198              	.LBE50:
 12199              		.loc 2 5764 1
 12200 078e 0100     		nop
 12201 0790 AE60     		ld	ra,200(sp)
 12202              		.cfi_restore 1
 12203 0792 0E64     		ld	s0,192(sp)
 12204              		.cfi_restore 8
 12205              		.cfi_def_cfa 2, 208
 12206 0794 6961     		addi	sp,sp,208
 12207              		.cfi_def_cfa_offset 0
 12208 0796 8280     		jr	ra
 12209              		.cfi_endproc
 12210              	.LFE43:
 12212              		.section	.text.ddr3_address_cmd_training,"ax",@progbits
 12213              		.align	1
 12215              	ddr3_address_cmd_training:
 12216              	.LFB44:
5765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
5768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * ddr3_address_cmd_training()
5769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type DDR3
5770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param refclk_sweep_index
5771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param retry_count
5772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param bclk_phase
5773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param bclk90_phase
5774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param refclk_phase
5775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param refclk_offset
5776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
5777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void ddr3_address_cmd_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32_t ret
5778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 12217              		.loc 2 5778 1
 12218              		.cfi_startproc
 12219 0000 5171     		addi	sp,sp,-240
 12220              		.cfi_def_cfa_offset 240
 12221 0002 86F5     		sd	ra,232(sp)
 12222 0004 A2F1     		sd	s0,224(sp)
 12223              		.cfi_offset 1, -8
 12224              		.cfi_offset 8, -16
 12225 0006 8019     		addi	s0,sp,240
 12226              		.cfi_def_cfa 8, 0
 12227 0008 2338B4F2 		sd	a1,-208(s0)
 12228 000c 2334D4F2 		sd	a3,-216(s0)
 12229 0010 2330E4F2 		sd	a4,-224(s0)
 12230 0014 233CF4F0 		sd	a5,-232(s0)
 12231 0018 233804F1 		sd	a6,-240(s0)
 12232 001c AA87     		mv	a5,a0
 12233 001e 232EF4F2 		sw	a5,-196(s0)
 12234 0022 B287     		mv	a5,a2
 12235 0024 232CF4F2 		sw	a5,-200(s0)
5779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Begin MANUAL ADDCMD TRAINING */
5780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t init_del_offset = 0x8U;
 12236              		.loc 2 5780 14
 12237 0028 A147     		li	a5,8
 12238 002a 2326F4FE 		sw	a5,-20(s0)
5781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t a5_offset_status;
5782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t rpc147_offset = 0x2U; //4  //0   input delays, cmd and clk
 12239              		.loc 2 5782 14
 12240 002e 8947     		li	a5,2
 12241 0030 2320F4FA 		sw	a5,-96(s0)
5783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t rpc145_offset = 0x0U; //0  //4
 12242              		.loc 2 5783 14
 12243 0034 232E04F8 		sw	zero,-100(s0)
5784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if( (retry_count%3)==0)
 12244              		.loc 2 5785 21
 12245 0038 032784F3 		lw	a4,-200(s0)
 12246 003c 8D47     		li	a5,3
 12247 003e BB77F702 		remuw	a5,a4,a5
 12248 0042 8127     		sext.w	a5,a5
 12249              		.loc 2 5785 7
 12250 0044 85E3     		bne	a5,zero,.L420
5786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
5787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *refclk_offset = ddr_manual_addcmd_refclk_offset(ddr_type, refclk_sweep_index);
 12251              		.loc 2 5787 27
 12252 0046 8327C4F3 		lw	a5,-196(s0)
 12253 004a 833504F3 		ld	a1,-208(s0)
 12254 004e 3E85     		mv	a0,a5
 12255 0050 97000000 		call	ddr_manual_addcmd_refclk_offset
 12255      E7800000 
 12256 0058 AA87     		mv	a5,a0
 12257 005a 3E87     		mv	a4,a5
 12258              		.loc 2 5787 25
 12259 005c 833704F1 		ld	a5,-240(s0)
 12260 0060 2380E700 		sb	a4,0(a5)
 12261              	.L420:
5788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
5789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     a5_offset_status = DDR_ADD_CMD_A5_OFFSET_FAIL;
 12262              		.loc 2 5790 22
 12263 0064 8547     		li	a5,1
 12264 0066 2324F4FE 		sw	a5,-24(s0)
5791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart,  "\n\r\n\r\r ADDCMD_OFFSET  used in this testing ", *refclk_offset
5793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart,  "\n\r\n\r\r BCLK_OFFSET  used in this testing ",bclk_sclk_offset(
5794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(a5_offset_status != DDR_ADD_CMD_A5_OFFSET_PASS)
 12265              		.loc 2 5795 10
 12266 006a 6F00F001 		j	.L421
 12267              	.L454:
 12268              	.LBB51:
5796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
5797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         a5_offset_status = DDR_ADD_CMD_A5_OFFSET_PASS;
 12269              		.loc 2 5797 26
 12270 006e 232404FE 		sw	zero,-24(s0)
5798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //ADDCMD Training improvement , adds delay on DDR clock loopback path
5799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc147.rpc147 = init_del_offset + rpc147_offset;
 12271              		.loc 2 5799 26
 12272 0072 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12272      93870700 
 12273 007a 9C63     		ld	a5,0(a5)
 12274              		.loc 2 5799 60
 12275 007c 8326C4FE 		lw	a3,-20(s0)
 12276 0080 032704FA 		lw	a4,-96(s0)
 12277 0084 359F     		addw	a4,a3,a4
 12278 0086 0127     		sext.w	a4,a4
 12279              		.loc 2 5799 42
 12280 0088 23A6E764 		sw	a4,1612(a5)
5800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //ADDCMD Training improvement , adds delay on A9 loopback path
5801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc145.rpc145 = init_del_offset + rpc145_offset;
 12281              		.loc 2 5801 26
 12282 008c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12282      93870700 
 12283 0094 9C63     		ld	a5,0(a5)
 12284              		.loc 2 5801 60
 12285 0096 8326C4FE 		lw	a3,-20(s0)
 12286 009a 0327C4F9 		lw	a4,-100(s0)
 12287 009e 359F     		addw	a4,a3,a4
 12288 00a0 0127     		sext.w	a4,a4
 12289              		.loc 2 5801 42
 12290 00a2 23A2E764 		sw	a4,1604(a5)
5802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000003U; //ENABLE DLY Control & PLL 
 12291              		.loc 2 5802 26
 12292 00a6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12292      93870700 
 12293 00ae 9863     		ld	a4,0(a5)
 12294              		.loc 2 5802 58
 12295 00b0 8567     		li	a5,4096
 12296 00b2 BA97     		add	a5,a4,a5
 12297 00b4 0D47     		li	a4,3
 12298 00b6 23ACE786 		sw	a4,-1928(a5)
5803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rx_a5;
5805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rx_a5_last;
5806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rx_ck;
5807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rx_ck_last;
5808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_a5;
5809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_ck;
5810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t i;
5811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t j;
5812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t difference [8]={0};
 12299              		.loc 2 5812 18
 12300 00ba 233404F4 		sd	zero,-184(s0)
 12301 00be 233804F4 		sd	zero,-176(s0)
 12302 00c2 233C04F4 		sd	zero,-168(s0)
 12303 00c6 233004F6 		sd	zero,-160(s0)
5813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_ck_array [8]={0};
 12304              		.loc 2 5813 18
 12305 00ca 233404F6 		sd	zero,-152(s0)
 12306 00ce 233804F6 		sd	zero,-144(s0)
 12307 00d2 233C04F6 		sd	zero,-136(s0)
 12308 00d6 233004F8 		sd	zero,-128(s0)
5814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transitions_found;
5815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_a5_max = 0U;
 12309              		.loc 2 5815 18
 12310 00da 232404FC 		sw	zero,-56(s0)
5816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         for (j = 0U; j<16U ; j++)
 12311              		.loc 2 5817 16
 12312 00de 232804FC 		sw	zero,-48(s0)
 12313              		.loc 2 5817 9
 12314 00e2 61AE     		j	.L422
 12315              	.L435:
5818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {   //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPDDR
5819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //LOAD INDLY
5820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x000000
 12316              		.loc 2 5820 30
 12317 00e4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12317      93870700 
 12318 00ec 9863     		ld	a4,0(a5)
 12319              		.loc 2 5820 90
 12320 00ee 8567     		li	a5,4096
 12321 00f0 BA97     		add	a5,a4,a5
 12322 00f2 23A40788 		sw	zero,-1912(a5)
5821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 12323              		.loc 2 5821 30
 12324 00f6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12324      93870700 
 12325 00fe 9863     		ld	a4,0(a5)
 12326              		.loc 2 5821 80
 12327 0100 8567     		li	a5,4096
 12328 0102 BA97     		add	a5,a4,a5
 12329 0104 23A80788 		sw	zero,-1904(a5)
5822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 12330              		.loc 2 5822 30
 12331 0108 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12331      93870700 
 12332 0110 9863     		ld	a4,0(a5)
 12333              		.loc 2 5822 80
 12334 0112 8567     		li	a5,4096
 12335 0114 BA97     		add	a5,a4,a5
 12336 0116 37071800 		li	a4,1572864
 12337 011a 23A8E788 		sw	a4,-1904(a5)
5823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 12338              		.loc 2 5823 30
 12339 011e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12339      93870700 
 12340 0126 9863     		ld	a4,0(a5)
 12341              		.loc 2 5823 80
 12342 0128 8567     		li	a5,4096
 12343 012a BA97     		add	a5,a4,a5
 12344 012c 23A80788 		sw	zero,-1904(a5)
5824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //LOAD OUTDLY
5826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x180000
 12345              		.loc 2 5826 30
 12346 0130 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12346      93870700 
 12347 0138 9863     		ld	a4,0(a5)
 12348              		.loc 2 5826 90
 12349 013a 8567     		li	a5,4096
 12350 013c BA97     		add	a5,a4,a5
 12351 013e 37071800 		li	a4,1572864
 12352 0142 23A4E788 		sw	a4,-1912(a5)
5827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 12353              		.loc 2 5827 30
 12354 0146 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12354      93870700 
 12355 014e 9863     		ld	a4,0(a5)
 12356              		.loc 2 5827 80
 12357 0150 8567     		li	a5,4096
 12358 0152 BA97     		add	a5,a4,a5
 12359 0154 23A80788 		sw	zero,-1904(a5)
5828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 12360              		.loc 2 5828 30
 12361 0158 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12361      93870700 
 12362 0160 9863     		ld	a4,0(a5)
 12363              		.loc 2 5828 80
 12364 0162 8567     		li	a5,4096
 12365 0164 BA97     		add	a5,a4,a5
 12366 0166 37071800 		li	a4,1572864
 12367 016a 23A8E788 		sw	a4,-1904(a5)
5829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 12368              		.loc 2 5829 30
 12369 016e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12369      93870700 
 12370 0176 9863     		ld	a4,0(a5)
 12371              		.loc 2 5829 80
 12372 0178 8567     		li	a5,4096
 12373 017a BA97     		add	a5,a4,a5
 12374 017c 23A80788 		sw	zero,-1904(a5)
5830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             *refclk_phase = (j % 8U) << 2U;
 12375              		.loc 2 5831 38
 12376 0180 832704FD 		lw	a5,-48(s0)
 12377 0184 9B972700 		slliw	a5,a5,2
 12378 0188 8127     		sext.w	a5,a5
 12379 018a F18B     		andi	a5,a5,28
 12380 018c 1B870700 		sext.w	a4,a5
 12381              		.loc 2 5831 27
 12382 0190 833784F1 		ld	a5,-232(s0)
 12383 0194 98C3     		sw	a4,0(a5)
5832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | *bclk_phase | *bclk90_phase | *refclk
 12384              		.loc 2 5832 63
 12385 0196 833784F2 		ld	a5,-216(s0)
 12386 019a 9843     		lw	a4,0(a5)
 12387              		.loc 2 5832 45
 12388 019c 833704F2 		ld	a5,-224(s0)
 12389 01a0 9C43     		lw	a5,0(a5)
 12390 01a2 D98F     		or	a5,a4,a5
 12391 01a4 1B870700 		sext.w	a4,a5
 12392 01a8 833784F1 		ld	a5,-232(s0)
 12393 01ac 9C43     		lw	a5,0(a5)
 12394 01ae D98F     		or	a5,a4,a5
 12395 01b0 1B870700 		sext.w	a4,a5
 12396              		.loc 2 5832 28
 12397 01b4 97070000 		lla	a5,MSS_SCB_DDR_PLL
 12397      93870700 
 12398 01bc 9C63     		ld	a5,0(a5)
 12399              		.loc 2 5832 45
 12400 01be BA86     		mv	a3,a4
 12401 01c0 1167     		li	a4,16384
 12402 01c2 0D07     		addi	a4,a4,3
 12403 01c4 558F     		or	a4,a3,a4
 12404 01c6 0127     		sext.w	a4,a4
 12405 01c8 98D3     		sw	a4,32(a5)
5833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | *bclk_phase | *bclk90_phase | *refclk
 12406              		.loc 2 5833 63
 12407 01ca 833784F2 		ld	a5,-216(s0)
 12408 01ce 9843     		lw	a4,0(a5)
 12409              		.loc 2 5833 45
 12410 01d0 833704F2 		ld	a5,-224(s0)
 12411 01d4 9C43     		lw	a5,0(a5)
 12412 01d6 D98F     		or	a5,a4,a5
 12413 01d8 1B870700 		sext.w	a4,a5
 12414 01dc 833784F1 		ld	a5,-232(s0)
 12415 01e0 9C43     		lw	a5,0(a5)
 12416 01e2 D98F     		or	a5,a4,a5
 12417 01e4 1B870700 		sext.w	a4,a5
 12418              		.loc 2 5833 28
 12419 01e8 97070000 		lla	a5,MSS_SCB_DDR_PLL
 12419      93870700 
 12420 01f0 9C63     		ld	a5,0(a5)
 12421              		.loc 2 5833 45
 12422 01f2 13673700 		ori	a4,a4,3
 12423 01f6 0127     		sext.w	a4,a4
 12424 01f8 98D3     		sw	a4,32(a5)
5834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | *bclk_phase | *bclk90_phase | *refclk
 12425              		.loc 2 5834 63
 12426 01fa 833784F2 		ld	a5,-216(s0)
 12427 01fe 9843     		lw	a4,0(a5)
 12428              		.loc 2 5834 45
 12429 0200 833704F2 		ld	a5,-224(s0)
 12430 0204 9C43     		lw	a5,0(a5)
 12431 0206 D98F     		or	a5,a4,a5
 12432 0208 1B870700 		sext.w	a4,a5
 12433 020c 833784F1 		ld	a5,-232(s0)
 12434 0210 9C43     		lw	a5,0(a5)
 12435 0212 D98F     		or	a5,a4,a5
 12436 0214 1B870700 		sext.w	a4,a5
 12437              		.loc 2 5834 28
 12438 0218 97070000 		lla	a5,MSS_SCB_DDR_PLL
 12438      93870700 
 12439 0220 9C63     		ld	a5,0(a5)
 12440              		.loc 2 5834 45
 12441 0222 BA86     		mv	a3,a4
 12442 0224 1167     		li	a4,16384
 12443 0226 0D07     		addi	a4,a4,3
 12444 0228 558F     		or	a4,a3,a4
 12445 022a 0127     		sext.w	a4,a4
 12446 022c 98D3     		sw	a4,32(a5)
5835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rx_a5_last=0xFU;
 12447              		.loc 2 5835 23
 12448 022e BD47     		li	a5,15
 12449 0230 2322F4FE 		sw	a5,-28(s0)
5836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rx_ck_last=0x5U;
 12450              		.loc 2 5836 23
 12451 0234 9547     		li	a5,5
 12452 0236 2320F4FE 		sw	a5,-32(s0)
5837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             transition_a5=0U;
 12453              		.loc 2 5837 26
 12454 023a 232E04FC 		sw	zero,-36(s0)
5838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             transition_ck=0U;
 12455              		.loc 2 5838 26
 12456 023e 232C04FC 		sw	zero,-40(s0)
5839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(100U);
 12457              		.loc 2 5840 13
 12458 0242 13054006 		li	a0,100
 12459 0246 97000000 		call	delay
 12459      E7800000 
5841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             transitions_found = 0U;
 12460              		.loc 2 5841 31
 12461 024e 232604FC 		sw	zero,-52(s0)
5842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             i = 0U;
 12462              		.loc 2 5842 15
 12463 0252 232A04FC 		sw	zero,-44(s0)
5843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             while((!transitions_found) & (i < 128U))
 12464              		.loc 2 5843 18
 12465 0256 45A2     		j	.L423
 12466              	.L432:
5844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 12467              		.loc 2 5845 38
 12468 0258 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12468      93870700 
 12469 0260 9863     		ld	a4,0(a5)
 12470              		.loc 2 5845 88
 12471 0262 8567     		li	a5,4096
 12472 0264 BA97     		add	a5,a4,a5
 12473 0266 23A00788 		sw	zero,-1920(a5)
5846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 12474              		.loc 2 5846 38
 12475 026a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12475      93870700 
 12476 0272 9863     		ld	a4,0(a5)
 12477              		.loc 2 5846 88
 12478 0274 8567     		li	a5,4096
 12479 0276 BA97     		add	a5,a4,a5
 12480 0278 37071800 		li	a4,1572864
 12481 027c 23A0E788 		sw	a4,-1920(a5)
5847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 12482              		.loc 2 5847 38
 12483 0280 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12483      93870700 
 12484 0288 9863     		ld	a4,0(a5)
 12485              		.loc 2 5847 88
 12486 028a 8567     		li	a5,4096
 12487 028c BA97     		add	a5,a4,a5
 12488 028e 23A00788 		sw	zero,-1920(a5)
5848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 12489              		.loc 2 5848 21
 12490 0292 1305C012 		li	a0,300
 12491 0296 97000000 		call	delay
 12491      E7800000 
5849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback
 12492              		.loc 2 5849 47
 12493 029e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12493      93870700 
 12494 02a6 9863     		ld	a4,0(a5)
 12495              		.loc 2 5849 74
 12496 02a8 8567     		li	a5,4096
 12497 02aa BA97     		add	a5,a4,a5
 12498 02ac 83A7C78A 		lw	a5,-1876(a5)
 12499 02b0 8127     		sext.w	a5,a5
 12500              		.loc 2 5849 112
 12501 02b2 9BD78700 		srliw	a5,a5,8
 12502 02b6 8127     		sext.w	a5,a5
 12503              		.loc 2 5849 27
 12504 02b8 8D8B     		andi	a5,a5,3
 12505 02ba 232CF4F8 		sw	a5,-104(s0)
5850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback 
 12506              		.loc 2 5850 46
 12507 02be 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12507      93870700 
 12508 02c6 9863     		ld	a4,0(a5)
 12509              		.loc 2 5850 73
 12510 02c8 8567     		li	a5,4096
 12511 02ca BA97     		add	a5,a4,a5
 12512 02cc 83A7C78A 		lw	a5,-1876(a5)
 12513 02d0 8127     		sext.w	a5,a5
 12514              		.loc 2 5850 27
 12515 02d2 BD8B     		andi	a5,a5,15
 12516 02d4 232AF4F8 		sw	a5,-108(s0)
5851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((transition_a5 != 0U) && (transition_ck != 0U))
 12517              		.loc 2 5852 24
 12518 02d8 8327C4FD 		lw	a5,-36(s0)
 12519 02dc 8127     		sext.w	a5,a5
 12520 02de 95CF     		beq	a5,zero,.L424
 12521              		.loc 2 5852 47 discriminator 1
 12522 02e0 832784FD 		lw	a5,-40(s0)
 12523 02e4 8127     		sext.w	a5,a5
 12524 02e6 95CB     		beq	a5,zero,.L424
5853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        if (((i - transition_a5) > 8U) && ((i - transition_ck) > 8U))
 12525              		.loc 2 5854 32
 12526 02e8 032744FD 		lw	a4,-44(s0)
 12527 02ec 8327C4FD 		lw	a5,-36(s0)
 12528 02f0 BB07F740 		subw	a5,a4,a5
 12529 02f4 8127     		sext.w	a5,a5
 12530              		.loc 2 5854 27
 12531 02f6 3E87     		mv	a4,a5
 12532 02f8 A147     		li	a5,8
 12533 02fa 63F0E702 		bleu	a4,a5,.L424
 12534              		.loc 2 5854 62 discriminator 1
 12535 02fe 032744FD 		lw	a4,-44(s0)
 12536 0302 832784FD 		lw	a5,-40(s0)
 12537 0306 BB07F740 		subw	a5,a4,a5
 12538 030a 8127     		sext.w	a5,a5
 12539              		.loc 2 5854 55 discriminator 1
 12540 030c 3E87     		mv	a4,a5
 12541 030e A147     		li	a5,8
 12542 0310 63F5E700 		bleu	a4,a5,.L424
5855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        {
5856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            //break;
5857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            transitions_found = 1U;
 12543              		.loc 2 5857 46
 12544 0314 8547     		li	a5,1
 12545 0316 2326F4FC 		sw	a5,-52(s0)
 12546              	.L424:
5858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        }
5859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (transition_ck == 0U) {
 12547              		.loc 2 5861 24
 12548 031a 832784FD 		lw	a5,-40(s0)
 12549 031e 8127     		sext.w	a5,a5
 12550 0320 85EB     		bne	a5,zero,.L425
5862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if (rx_ck_last != 0x5U)  //IF EDGE DETECTED
 12551              		.loc 2 5862 29
 12552 0322 832704FE 		lw	a5,-32(s0)
 12553 0326 1B870700 		sext.w	a4,a5
 12554 032a 9547     		li	a5,5
 12555 032c 630DF700 		beq	a4,a5,.L426
5863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck == 0x5U)
 12556              		.loc 2 5863 33
 12557 0330 832744F9 		lw	a5,-108(s0)
 12558 0334 1B870700 		sext.w	a4,a5
 12559 0338 9547     		li	a5,5
 12560 033a 6316F700 		bne	a4,a5,.L426
5864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck=i; //SET TRANSITION DETECTED AT I
 12561              		.loc 2 5864 47
 12562 033e 832744FD 		lw	a5,-44(s0)
 12563 0342 232CF4FC 		sw	a5,-40(s0)
 12564              	.L426:
5865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          rx_ck_last=rx_ck;
 12565              		.loc 2 5865 36
 12566 0346 832744F9 		lw	a5,-108(s0)
 12567 034a 2320F4FE 		sw	a5,-32(s0)
 12568 034e 15A8     		j	.L427
 12569              	.L425:
5866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      else {
5868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ( (i - transition_ck ) == 4U)
 12570              		.loc 2 5868 34
 12571 0350 032744FD 		lw	a4,-44(s0)
 12572 0354 832784FD 		lw	a5,-40(s0)
 12573 0358 BB07F740 		subw	a5,a4,a5
 12574 035c 8127     		sext.w	a5,a5
 12575              		.loc 2 5868 29
 12576 035e 3E87     		mv	a4,a5
 12577 0360 9147     		li	a5,4
 12578 0362 6310F702 		bne	a4,a5,.L427
5869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck != rx_ck_last) //IF rx_ck not stable after 4 increments, set
 12579              		.loc 2 5869 33
 12580 0366 032744F9 		lw	a4,-108(s0)
 12581 036a 832704FE 		lw	a5,-32(s0)
 12582 036e 0127     		sext.w	a4,a4
 12583 0370 8127     		sext.w	a5,a5
 12584 0372 6308F700 		beq	a4,a5,.L427
5870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
5871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck = 0U;    //Continue looking for transition
 12585              		.loc 2 5871 48
 12586 0376 232C04FC 		sw	zero,-40(s0)
5872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  rx_ck_last=rx_ck;
 12587              		.loc 2 5872 44
 12588 037a 832744F9 		lw	a5,-108(s0)
 12589 037e 2320F4FE 		sw	a5,-32(s0)
 12590              	.L427:
5873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if (transition_a5 == 0U) {
 12591              		.loc 2 5876 25
 12592 0382 8327C4FD 		lw	a5,-36(s0)
 12593 0386 8127     		sext.w	a5,a5
 12594 0388 95E7     		bne	a5,zero,.L428
5877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 12595              		.loc 2 5877 53
 12596 038a 832744FE 		lw	a5,-28(s0)
 12597 038e 93C7F7FF 		not	a5,a5
 12598 0392 1B870700 		sext.w	a4,a5
 12599 0396 832784F9 		lw	a5,-104(s0)
 12600 039a F98F     		and	a5,a5,a4
 12601 039c 8127     		sext.w	a5,a5
 12602              		.loc 2 5877 29
 12603 039e 91C7     		beq	a5,zero,.L429
5878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_a5 = i;
 12604              		.loc 2 5878 44
 12605 03a0 832744FD 		lw	a5,-44(s0)
 12606 03a4 232EF4FC 		sw	a5,-36(s0)
 12607 03a8 91A0     		j	.L455
 12608              	.L429:
5879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          else{
5881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          rx_a5_last=rx_a5;
 12609              		.loc 2 5881 36
 12610 03aa 832784F9 		lw	a5,-104(s0)
 12611 03ae 2322F4FE 		sw	a5,-28(s0)
 12612 03b2 2DA8     		j	.L455
 12613              	.L428:
5882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      else {
5885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ((i - transition_a5) == 4U)
 12614              		.loc 2 5885 33
 12615 03b4 032744FD 		lw	a4,-44(s0)
 12616 03b8 8327C4FD 		lw	a5,-36(s0)
 12617 03bc BB07F740 		subw	a5,a4,a5
 12618 03c0 8127     		sext.w	a5,a5
 12619              		.loc 2 5885 29
 12620 03c2 3E87     		mv	a4,a5
 12621 03c4 9147     		li	a5,4
 12622 03c6 6313F702 		bne	a4,a5,.L455
5886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 12623              		.loc 2 5886 56
 12624 03ca 832744FE 		lw	a5,-28(s0)
 12625 03ce 93C7F7FF 		not	a5,a5
 12626 03d2 1B870700 		sext.w	a4,a5
 12627 03d6 832784F9 		lw	a5,-104(s0)
 12628 03da F98F     		and	a5,a5,a4
 12629 03dc 8127     		sext.w	a5,a5
 12630              		.loc 2 5886 32
 12631 03de 99E7     		bne	a5,zero,.L455
5887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
5888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_a5=0; //Continue looking for transition
 12632              		.loc 2 5888 47
 12633 03e0 232E04FC 		sw	zero,-36(s0)
5889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  rx_a5_last=rx_a5;
 12634              		.loc 2 5889 44
 12635 03e4 832784F9 		lw	a5,-104(s0)
 12636 03e8 2322F4FE 		sw	a5,-28(s0)
 12637              	.L455:
5890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((transition_a5 != 0U) && (transition_ck != 0U))
5894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if ((i==transition_a5) || (i==transition_ck))
5895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 "\n\r   rx_a5   ",\
5899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 rx_a5);
5900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 "   rx_ck   ",\
5902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 rx_ck);
5903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   rx_ck_last  ",\
5905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     rx_ck_last);
5906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   transition_a5   ",\
5908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     transition_a5);
5909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   transition_ck   ",\
5911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     transition_ck);
5912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 "   Iteration:  ",\
5914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 i);
5915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   REFCLK_PHASE:   ",\
5917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     j);
5918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                    i++;
 12638              		.loc 2 5920 21
 12639 03ec 832744FD 		lw	a5,-44(s0)
 12640 03f0 8527     		addiw	a5,a5,1
 12641 03f2 232AF4FC 		sw	a5,-44(s0)
 12642              	.L423:
5843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 12643              		.loc 2 5843 40
 12644 03f6 8327C4FC 		lw	a5,-52(s0)
 12645 03fa 8127     		sext.w	a5,a5
 12646 03fc 93B71700 		seqz	a5,a5
 12647 0400 13F7F70F 		andi	a4,a5,0xff
 12648 0404 832744FD 		lw	a5,-44(s0)
 12649 0408 9B860700 		sext.w	a3,a5
 12650 040c 9307F007 		li	a5,127
 12651 0410 B3B7D700 		sgtu	a5,a3,a5
 12652 0414 93C71700 		xori	a5,a5,1
 12653 0418 93F7F70F 		andi	a5,a5,0xff
 12654 041c F98F     		and	a5,a4,a5
 12655 041e 93F7F70F 		andi	a5,a5,0xff
5843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 12656              		.loc 2 5843 18
 12657 0422 E39B07E2 		bne	a5,zero,.L432
5921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }/* delay loop ends here */
5922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(transition_a5 > transition_a5_max)
 12658              		.loc 2 5922 19
 12659 0426 0327C4FD 		lw	a4,-36(s0)
 12660 042a 832784FC 		lw	a5,-56(s0)
 12661 042e 0127     		sext.w	a4,a4
 12662 0430 8127     		sext.w	a5,a5
 12663 0432 63F6E700 		bleu	a4,a5,.L433
5923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5_max =transition_a5;
 12664              		.loc 2 5923 39
 12665 0436 8327C4FD 		lw	a5,-36(s0)
 12666 043a 2324F4FC 		sw	a5,-56(s0)
 12667              	.L433:
5924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if ((transition_a5 != 0U) && (transition_ck != 0U) && (j<8U))
 12668              		.loc 2 5925 20
 12669 043e 8327C4FD 		lw	a5,-36(s0)
 12670 0442 8127     		sext.w	a5,a5
 12671 0444 95C7     		beq	a5,zero,.L434
 12672              		.loc 2 5925 43 discriminator 1
 12673 0446 832784FD 		lw	a5,-40(s0)
 12674 044a 8127     		sext.w	a5,a5
 12675 044c 95C3     		beq	a5,zero,.L434
 12676              		.loc 2 5925 68 discriminator 2
 12677 044e 832704FD 		lw	a5,-48(s0)
 12678 0452 1B870700 		sext.w	a4,a5
 12679 0456 9D47     		li	a5,7
 12680 0458 63ECE700 		bgtu	a4,a5,.L434
5926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_ck_array[j]=transition_ck;
 12681              		.loc 2 5927 43
 12682 045c 836704FD 		lwu	a5,-48(s0)
 12683 0460 8A07     		slli	a5,a5,2
 12684 0462 130704FF 		addi	a4,s0,-16
 12685 0466 BA97     		add	a5,a4,a5
 12686 0468 032784FD 		lw	a4,-40(s0)
 12687 046c 23ACE7F6 		sw	a4,-136(a5)
 12688              	.L434:
5817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {   //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPDDR
 12689              		.loc 2 5817 31 discriminator 2
 12690 0470 832704FD 		lw	a5,-48(s0)
 12691 0474 8527     		addiw	a5,a5,1
 12692 0476 2328F4FC 		sw	a5,-48(s0)
 12693              	.L422:
5817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {   //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPDDR
 12694              		.loc 2 5817 9 discriminator 1
 12695 047a 832704FD 		lw	a5,-48(s0)
 12696 047e 1B870700 		sext.w	a4,a5
 12697 0482 BD47     		li	a5,15
 12698 0484 E3F0E7C6 		bleu	a4,a5,.L435
5928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* difference now calculated in separate loop with max a5 intstead of per offse
5929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }/* phase loop ends here */
5931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_diff=0xFFU;
 12699              		.loc 2 5933 22
 12700 0488 9307F00F 		li	a5,255
 12701 048c 2322F4FC 		sw	a5,-60(s0)
5934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclk=0x8U;
 12702              		.loc 2 5934 22
 12703 0490 A147     		li	a5,8
 12704 0492 2320F4FC 		sw	a5,-64(s0)
5935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MOVE_CK
5937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t second_diff=0xFFU;
 12705              		.loc 2 5937 22
 12706 0496 9307F00F 		li	a5,255
 12707 049a 232EF4FA 		sw	a5,-68(s0)
5938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t second_refclk=0x8U;
 12708              		.loc 2 5938 22
 12709 049e A147     		li	a5,8
 12710 04a0 232CF4FA 		sw	a5,-72(s0)
5939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t third_diff=0xFFU;
 12711              		.loc 2 5939 22
 12712 04a4 9307F00F 		li	a5,255
 12713 04a8 232AF4FA 		sw	a5,-76(s0)
5940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t third_refclk=0x8U;
 12714              		.loc 2 5940 22
 12715 04ac A147     		li	a5,8
 12716 04ae 2328F4FA 		sw	a5,-80(s0)
5941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(transition_a5_max < TRANSITION_A5_THRESHOLD)
 12717              		.loc 2 5943 15
 12718 04b2 832784FC 		lw	a5,-56(s0)
 12719 04b6 1B870700 		sext.w	a4,a5
 12720 04ba C547     		li	a5,17
 12721 04bc 63E8E700 		bgtu	a4,a5,.L436
5944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL;
 12722              		.loc 2 5945 34
 12723 04c0 832784FE 		lw	a5,-24(s0)
 12724 04c4 93E71700 		ori	a5,a5,1
 12725 04c8 2324F4FE 		sw	a5,-24(s0)
 12726              	.L436:
 12727              	.LBB52:
5946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              for (uint32_t l = 0U;l<8U;l++)
 12728              		.loc 2 5948 28
 12729 04cc 232604FA 		sw	zero,-84(s0)
 12730              		.loc 2 5948 14
 12731 04d0 9DA8     		j	.L437
 12732              	.L440:
 12733              	.LBB53:
5949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              {
5950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  uint32_t k=7-l;
 12734              		.loc 2 5950 27
 12735 04d2 1D47     		li	a4,7
 12736 04d4 8327C4FA 		lw	a5,-84(s0)
 12737 04d8 BB07F740 		subw	a5,a4,a5
 12738 04dc 2328F4F8 		sw	a5,-112(s0)
5951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  if(transition_a5_max >= transition_ck_array[k])
 12739              		.loc 2 5951 61
 12740 04e0 836704F9 		lwu	a5,-112(s0)
 12741 04e4 8A07     		slli	a5,a5,2
 12742 04e6 130704FF 		addi	a4,s0,-16
 12743 04ea BA97     		add	a5,a4,a5
 12744 04ec 03A787F7 		lw	a4,-136(a5)
 12745              		.loc 2 5951 20
 12746 04f0 832784FC 		lw	a5,-56(s0)
 12747 04f4 8127     		sext.w	a5,a5
 12748 04f6 63E9E702 		bltu	a5,a4,.L438
5952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      difference[k]= transition_a5_max-transition_ck_array[k];
 12749              		.loc 2 5952 74
 12750 04fa 836704F9 		lwu	a5,-112(s0)
 12751 04fe 8A07     		slli	a5,a5,2
 12752 0500 130704FF 		addi	a4,s0,-16
 12753 0504 BA97     		add	a5,a4,a5
 12754 0506 83A787F7 		lw	a5,-136(a5)
 12755              		.loc 2 5952 54
 12756 050a 032784FC 		lw	a4,-56(s0)
 12757 050e BB07F740 		subw	a5,a4,a5
 12758 0512 1B870700 		sext.w	a4,a5
 12759              		.loc 2 5952 35
 12760 0516 836704F9 		lwu	a5,-112(s0)
 12761 051a 8A07     		slli	a5,a5,2
 12762 051c 930604FF 		addi	a3,s0,-16
 12763 0520 B697     		add	a5,a3,a5
 12764 0522 23ACE7F4 		sw	a4,-168(a5)
 12765 0526 19A8     		j	.L439
 12766              	.L438:
5953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  else
5954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      difference[k]=0xff;
 12767              		.loc 2 5954 35
 12768 0528 836704F9 		lwu	a5,-112(s0)
 12769 052c 8A07     		slli	a5,a5,2
 12770 052e 130704FF 		addi	a4,s0,-16
 12771 0532 BA97     		add	a5,a4,a5
 12772 0534 1307F00F 		li	a4,255
 12773 0538 23ACE7F4 		sw	a4,-168(a5)
 12774              	.L439:
 12775              	.LBE53:
5948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              {
 12776              		.loc 2 5948 41 discriminator 2
 12777 053c 8327C4FA 		lw	a5,-84(s0)
 12778 0540 8527     		addiw	a5,a5,1
 12779 0542 2326F4FA 		sw	a5,-84(s0)
 12780              	.L437:
5948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              {
 12781              		.loc 2 5948 14 discriminator 1
 12782 0546 8327C4FA 		lw	a5,-84(s0)
 12783 054a 1B870700 		sext.w	a4,a5
 12784 054e 9D47     		li	a5,7
 12785 0550 E3F1E7F8 		bleu	a4,a5,.L440
 12786              	.LBE52:
 12787              	.LBB54:
5955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              }
5956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              for (uint32_t l = 0U;l<8U;l++)
 12788              		.loc 2 5956 28
 12789 0554 232404FA 		sw	zero,-88(s0)
 12790              		.loc 2 5956 14
 12791 0558 51A8     		j	.L441
 12792              	.L443:
 12793              	.LBB55:
5957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              {
5958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t k=7-l;
 12794              		.loc 2 5958 26
 12795 055a 1D47     		li	a4,7
 12796 055c 832784FA 		lw	a5,-88(s0)
 12797 0560 BB07F740 		subw	a5,a4,a5
 12798 0564 2326F4F8 		sw	a5,-116(s0)
5959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (difference[k] < min_diff){
 12799              		.loc 2 5959 31
 12800 0568 8367C4F8 		lwu	a5,-116(s0)
 12801 056c 8A07     		slli	a5,a5,2
 12802 056e 130704FF 		addi	a4,s0,-16
 12803 0572 BA97     		add	a5,a4,a5
 12804 0574 03A787F5 		lw	a4,-168(a5)
 12805              		.loc 2 5959 20
 12806 0578 832744FC 		lw	a5,-60(s0)
 12807 057c 8127     		sext.w	a5,a5
 12808 057e 6372F706 		bleu	a5,a4,.L442
5960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //ALISTER ADDED TO MOVE CK without changing CK/CA offset
5961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MOVE_CK
5962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     second_refclk=(k+1)&0x7UL;
 12809              		.loc 2 5962 37
 12810 0582 8327C4F8 		lw	a5,-116(s0)
 12811 0586 8527     		addiw	a5,a5,1
 12812 0588 8127     		sext.w	a5,a5
 12813              		.loc 2 5962 34
 12814 058a 9D8B     		andi	a5,a5,7
 12815 058c 232CF4FA 		sw	a5,-72(s0)
5963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     second_diff=difference[second_refclk];
 12816              		.loc 2 5963 32
 12817 0590 836784FB 		lwu	a5,-72(s0)
 12818 0594 8A07     		slli	a5,a5,2
 12819 0596 130704FF 		addi	a4,s0,-16
 12820 059a BA97     		add	a5,a4,a5
 12821 059c 83A787F5 		lw	a5,-168(a5)
 12822 05a0 232EF4FA 		sw	a5,-68(s0)
5964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     third_refclk=(k+2)&0x7UL;
 12823              		.loc 2 5965 36
 12824 05a4 8327C4F8 		lw	a5,-116(s0)
 12825 05a8 8927     		addiw	a5,a5,2
 12826 05aa 8127     		sext.w	a5,a5
 12827              		.loc 2 5965 33
 12828 05ac 9D8B     		andi	a5,a5,7
 12829 05ae 2328F4FA 		sw	a5,-80(s0)
5966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     third_diff=difference[third_refclk];
 12830              		.loc 2 5966 31
 12831 05b2 836704FB 		lwu	a5,-80(s0)
 12832 05b6 8A07     		slli	a5,a5,2
 12833 05b8 130704FF 		addi	a4,s0,-16
 12834 05bc BA97     		add	a5,a4,a5
 12835 05be 83A787F5 		lw	a5,-168(a5)
 12836 05c2 232AF4FA 		sw	a5,-76(s0)
5967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclk=k;
 12837              		.loc 2 5968 31
 12838 05c6 8327C4F8 		lw	a5,-116(s0)
 12839 05ca 2320F4FC 		sw	a5,-64(s0)
5969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diff=difference[min_refclk];
 12840              		.loc 2 5969 29
 12841 05ce 836704FC 		lwu	a5,-64(s0)
 12842 05d2 8A07     		slli	a5,a5,2
 12843 05d4 130704FF 		addi	a4,s0,-16
 12844 05d8 BA97     		add	a5,a4,a5
 12845 05da 83A787F5 		lw	a5,-168(a5)
 12846 05de 2322F4FC 		sw	a5,-60(s0)
 12847              	.L442:
 12848              	.LBE55:
5956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              {
 12849              		.loc 2 5956 41 discriminator 2
 12850 05e2 832784FA 		lw	a5,-88(s0)
 12851 05e6 8527     		addiw	a5,a5,1
 12852 05e8 2324F4FA 		sw	a5,-88(s0)
 12853              	.L441:
5956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              {
 12854              		.loc 2 5956 14 discriminator 1
 12855 05ec 832784FA 		lw	a5,-88(s0)
 12856 05f0 1B870700 		sext.w	a4,a5
 12857 05f4 9D47     		li	a5,7
 12858 05f6 E3F2E7F6 		bleu	a4,a5,.L443
 12859              	.LBE54:
5970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   difference  ", difference[k]);
5973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "   REFCLK_PHASE    ", k);
5974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MOVE_CK
5977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (((retry_count)%3) == 0x1){
 12860              		.loc 2 5977 31
 12861 05fa 032784F3 		lw	a4,-200(s0)
 12862 05fe 8D47     		li	a5,3
 12863 0600 BB77F702 		remuw	a5,a4,a5
 12864 0604 8127     		sext.w	a5,a5
 12865              		.loc 2 5977 16
 12866 0606 3E87     		mv	a4,a5
 12867 0608 8547     		li	a5,1
 12868 060a 631BF700 		bne	a4,a5,.L444
5978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_diff=second_diff;
 12869              		.loc 2 5978 25
 12870 060e 8327C4FB 		lw	a5,-68(s0)
 12871 0612 2322F4FC 		sw	a5,-60(s0)
5979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_refclk=second_refclk;
 12872              		.loc 2 5979 27
 12873 0616 832784FB 		lw	a5,-72(s0)
 12874 061a 2320F4FC 		sw	a5,-64(s0)
 12875 061e 1DA0     		j	.L445
 12876              	.L444:
5980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   CK_PUSH = 45 degrees", 0x0UL);
5982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             } else if (((retry_count )%3) == 0x2){
 12877              		.loc 2 5983 39
 12878 0620 032784F3 		lw	a4,-200(s0)
 12879 0624 8D47     		li	a5,3
 12880 0626 BB77F702 		remuw	a5,a4,a5
 12881 062a 8127     		sext.w	a5,a5
 12882              		.loc 2 5983 23
 12883 062c 3E87     		mv	a4,a5
 12884 062e 8947     		li	a5,2
 12885 0630 631AF700 		bne	a4,a5,.L445
5984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_diff=third_diff;
 12886              		.loc 2 5984 25
 12887 0634 832744FB 		lw	a5,-76(s0)
 12888 0638 2322F4FC 		sw	a5,-60(s0)
5985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_refclk=third_refclk;
 12889              		.loc 2 5985 27
 12890 063c 832704FB 		lw	a5,-80(s0)
 12891 0640 2320F4FC 		sw	a5,-64(s0)
 12892              	.L445:
5986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   CK_PUSH = 90 degrees", 0x0UL);
5988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(min_diff == 0xFFU)
 12893              		.loc 2 5991 15
 12894 0644 832744FC 		lw	a5,-60(s0)
 12895 0648 1B870700 		sext.w	a4,a5
 12896 064c 9307F00F 		li	a5,255
 12897 0650 6318F700 		bne	a4,a5,.L446
5992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL;
 12898              		.loc 2 5993 34
 12899 0654 832784FE 		lw	a5,-24(s0)
 12900 0658 93E71700 		ori	a5,a5,1
 12901 065c 2324F4FE 		sw	a5,-24(s0)
 12902              	.L446:
5994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (min_refclk==0x8U)
 12903              		.loc 2 5995 16
 12904 0660 832704FC 		lw	a5,-64(s0)
 12905 0664 1B870700 		sext.w	a4,a5
 12906 0668 A147     		li	a5,8
 12907 066a 6318F700 		bne	a4,a5,.L447
5996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {   //If ADDCMD training fails due to extremely low frequency, use PLL to provide offse
5997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL_LOW_FREQ;
 12908              		.loc 2 5997 34
 12909 066e 832784FE 		lw	a5,-24(s0)
 12910 0672 93E74700 		ori	a5,a5,4
 12911 0676 2324F4FE 		sw	a5,-24(s0)
 12912              	.L447:
5998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(a5_offset_status == DDR_ADD_CMD_A5_OFFSET_PASS)
 12913              		.loc 2 5999 15
 12914 067a 832784FE 		lw	a5,-24(s0)
 12915 067e 8127     		sext.w	a5,a5
 12916 0680 639E071C 		bne	a5,zero,.L448
6000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
6001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 *refclk_phase =((*refclk_offset+min_refclk) & 0x7U)<<2U;
 12917              		.loc 2 6001 34
 12918 0684 833704F1 		ld	a5,-240(s0)
 12919 0688 83C70700 		lbu	a5,0(a5)
 12920 068c 8127     		sext.w	a5,a5
 12921              		.loc 2 6001 48
 12922 068e 032704FC 		lw	a4,-64(s0)
 12923 0692 B99F     		addw	a5,a4,a5
 12924 0694 8127     		sext.w	a5,a5
 12925              		.loc 2 6001 68
 12926 0696 9B972700 		slliw	a5,a5,2
 12927 069a 8127     		sext.w	a5,a5
 12928 069c F18B     		andi	a5,a5,28
 12929 069e 1B870700 		sext.w	a4,a5
 12930              		.loc 2 6001 31
 12931 06a2 833784F1 		ld	a5,-232(s0)
 12932 06a6 98C3     		sw	a4,0(a5)
6002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | *bclk_phase | *bclk90_phase | *re
 12933              		.loc 2 6002 67
 12934 06a8 833784F2 		ld	a5,-216(s0)
 12935 06ac 9843     		lw	a4,0(a5)
 12936              		.loc 2 6002 49
 12937 06ae 833704F2 		ld	a5,-224(s0)
 12938 06b2 9C43     		lw	a5,0(a5)
 12939 06b4 D98F     		or	a5,a4,a5
 12940 06b6 1B870700 		sext.w	a4,a5
 12941 06ba 833784F1 		ld	a5,-232(s0)
 12942 06be 9C43     		lw	a5,0(a5)
 12943 06c0 D98F     		or	a5,a4,a5
 12944 06c2 1B870700 		sext.w	a4,a5
 12945              		.loc 2 6002 32
 12946 06c6 97070000 		lla	a5,MSS_SCB_DDR_PLL
 12946      93870700 
 12947 06ce 9C63     		ld	a5,0(a5)
 12948              		.loc 2 6002 49
 12949 06d0 BA86     		mv	a3,a4
 12950 06d2 1167     		li	a4,16384
 12951 06d4 0D07     		addi	a4,a4,3
 12952 06d6 558F     		or	a4,a3,a4
 12953 06d8 0127     		sext.w	a4,a4
 12954 06da 98D3     		sw	a4,32(a5)
6003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | *bclk_phase | *bclk90_phase | *re
 12955              		.loc 2 6003 67
 12956 06dc 833784F2 		ld	a5,-216(s0)
 12957 06e0 9843     		lw	a4,0(a5)
 12958              		.loc 2 6003 49
 12959 06e2 833704F2 		ld	a5,-224(s0)
 12960 06e6 9C43     		lw	a5,0(a5)
 12961 06e8 D98F     		or	a5,a4,a5
 12962 06ea 1B870700 		sext.w	a4,a5
 12963 06ee 833784F1 		ld	a5,-232(s0)
 12964 06f2 9C43     		lw	a5,0(a5)
 12965 06f4 D98F     		or	a5,a4,a5
 12966 06f6 1B870700 		sext.w	a4,a5
 12967              		.loc 2 6003 32
 12968 06fa 97070000 		lla	a5,MSS_SCB_DDR_PLL
 12968      93870700 
 12969 0702 9C63     		ld	a5,0(a5)
 12970              		.loc 2 6003 49
 12971 0704 13673700 		ori	a4,a4,3
 12972 0708 0127     		sext.w	a4,a4
 12973 070a 98D3     		sw	a4,32(a5)
6004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | *bclk_phase | *bclk90_phase | *re
 12974              		.loc 2 6004 67
 12975 070c 833784F2 		ld	a5,-216(s0)
 12976 0710 9843     		lw	a4,0(a5)
 12977              		.loc 2 6004 49
 12978 0712 833704F2 		ld	a5,-224(s0)
 12979 0716 9C43     		lw	a5,0(a5)
 12980 0718 D98F     		or	a5,a4,a5
 12981 071a 1B870700 		sext.w	a4,a5
 12982 071e 833784F1 		ld	a5,-232(s0)
 12983 0722 9C43     		lw	a5,0(a5)
 12984 0724 D98F     		or	a5,a4,a5
 12985 0726 1B870700 		sext.w	a4,a5
 12986              		.loc 2 6004 32
 12987 072a 97070000 		lla	a5,MSS_SCB_DDR_PLL
 12987      93870700 
 12988 0732 9C63     		ld	a5,0(a5)
 12989              		.loc 2 6004 49
 12990 0734 BA86     		mv	a3,a4
 12991 0736 1167     		li	a4,16384
 12992 0738 0D07     		addi	a4,a4,3
 12993 073a 558F     		or	a4,a3,a4
 12994 073c 0127     		sext.w	a4,a4
 12995 073e 98D3     		sw	a4,32(a5)
6005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD INDLY
6006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x00
 12996              		.loc 2 6006 34
 12997 0740 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 12997      93870700 
 12998 0748 9863     		ld	a4,0(a5)
 12999              		.loc 2 6006 94
 13000 074a 8567     		li	a5,4096
 13001 074c BA97     		add	a5,a4,a5
 13002 074e 23A40788 		sw	zero,-1912(a5)
6007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 13003              		.loc 2 6007 34
 13004 0752 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13004      93870700 
 13005 075a 9863     		ld	a4,0(a5)
 13006              		.loc 2 6007 84
 13007 075c 8567     		li	a5,4096
 13008 075e BA97     		add	a5,a4,a5
 13009 0760 23A80788 		sw	zero,-1904(a5)
6008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 13010              		.loc 2 6008 34
 13011 0764 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13011      93870700 
 13012 076c 9863     		ld	a4,0(a5)
 13013              		.loc 2 6008 84
 13014 076e 8567     		li	a5,4096
 13015 0770 BA97     		add	a5,a4,a5
 13016 0772 37071800 		li	a4,1572864
 13017 0776 23A8E788 		sw	a4,-1904(a5)
6009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 13018              		.loc 2 6009 34
 13019 077a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13019      93870700 
 13020 0782 9863     		ld	a4,0(a5)
 13021              		.loc 2 6009 84
 13022 0784 8567     		li	a5,4096
 13023 0786 BA97     		add	a5,a4,a5
 13024 0788 23A80788 		sw	zero,-1904(a5)
6010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
6011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD OUTDLY
6012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x18
 13025              		.loc 2 6012 34
 13026 078c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13026      93870700 
 13027 0794 9863     		ld	a4,0(a5)
 13028              		.loc 2 6012 94
 13029 0796 8567     		li	a5,4096
 13030 0798 BA97     		add	a5,a4,a5
 13031 079a 37071800 		li	a4,1572864
 13032 079e 23A4E788 		sw	a4,-1912(a5)
6013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 13033              		.loc 2 6013 34
 13034 07a2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13034      93870700 
 13035 07aa 9863     		ld	a4,0(a5)
 13036              		.loc 2 6013 84
 13037 07ac 8567     		li	a5,4096
 13038 07ae BA97     		add	a5,a4,a5
 13039 07b0 23A80788 		sw	zero,-1904(a5)
6014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 13040              		.loc 2 6014 34
 13041 07b4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13041      93870700 
 13042 07bc 9863     		ld	a4,0(a5)
 13043              		.loc 2 6014 84
 13044 07be 8567     		li	a5,4096
 13045 07c0 BA97     		add	a5,a4,a5
 13046 07c2 37071800 		li	a4,1572864
 13047 07c6 23A8E788 		sw	a4,-1904(a5)
6015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 13048              		.loc 2 6015 34
 13049 07ca 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13049      93870700 
 13050 07d2 9863     		ld	a4,0(a5)
 13051              		.loc 2 6015 84
 13052 07d4 8567     		li	a5,4096
 13053 07d6 BA97     		add	a5,a4,a5
 13054 07d8 23A80788 		sw	zero,-1904(a5)
 13055              	.LBB56:
6016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 for (uint32_t m=0U;m < min_diff; m++)
 13056              		.loc 2 6016 31
 13057 07dc 232204FA 		sw	zero,-92(s0)
 13058              		.loc 2 6016 17
 13059 07e0 99A0     		j	.L449
 13060              	.L450:
6017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
6018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 13061              		.loc 2 6018 38 discriminator 3
 13062 07e2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13062      93870700 
 13063 07ea 9863     		ld	a4,0(a5)
 13064              		.loc 2 6018 88 discriminator 3
 13065 07ec 8567     		li	a5,4096
 13066 07ee BA97     		add	a5,a4,a5
 13067 07f0 23A00788 		sw	zero,-1920(a5)
6019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 13068              		.loc 2 6019 38 discriminator 3
 13069 07f4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13069      93870700 
 13070 07fc 9863     		ld	a4,0(a5)
 13071              		.loc 2 6019 88 discriminator 3
 13072 07fe 8567     		li	a5,4096
 13073 0800 BA97     		add	a5,a4,a5
 13074 0802 37071800 		li	a4,1572864
 13075 0806 23A0E788 		sw	a4,-1920(a5)
6020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 13076              		.loc 2 6020 38 discriminator 3
 13077 080a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13077      93870700 
 13078 0812 9863     		ld	a4,0(a5)
 13079              		.loc 2 6020 88 discriminator 3
 13080 0814 8567     		li	a5,4096
 13081 0816 BA97     		add	a5,a4,a5
 13082 0818 23A00788 		sw	zero,-1920(a5)
6016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 13083              		.loc 2 6016 51 discriminator 3
 13084 081c 832744FA 		lw	a5,-92(s0)
 13085 0820 8527     		addiw	a5,a5,1
 13086 0822 2322F4FA 		sw	a5,-92(s0)
 13087              	.L449:
6016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 13088              		.loc 2 6016 17 discriminator 1
 13089 0826 032744FA 		lw	a4,-92(s0)
 13090 082a 832744FC 		lw	a5,-60(s0)
 13091 082e 0127     		sext.w	a4,a4
 13092 0830 8127     		sext.w	a5,a5
 13093 0832 E368F7FA 		bltu	a4,a5,.L450
 13094              	.LBE56:
6021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
6022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x00
 13095              		.loc 2 6022 34
 13096 0836 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13096      93870700 
 13097 083e 9863     		ld	a4,0(a5)
 13098              		.loc 2 6022 94
 13099 0840 8567     		li	a5,4096
 13100 0842 BA97     		add	a5,a4,a5
 13101 0844 23A40788 		sw	zero,-1912(a5)
6023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000000U; //DISABLE DLY Contr
 13102              		.loc 2 6023 34
 13103 0848 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 13103      93870700 
 13104 0850 9863     		ld	a4,0(a5)
 13105              		.loc 2 6023 66
 13106 0852 8567     		li	a5,4096
 13107 0854 BA97     		add	a5,a4,a5
 13108 0856 23AC0786 		sw	zero,-1928(a5)
 13109 085a 3DA0     		j	.L421
 13110              	.L448:
6024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
6025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r  MANUAL ADDCMD TRAINING Results:\r\n          PL
6026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r          transition_a5_max:  ", transition_a5_ma
6027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r          CA Output Delay:  ", min_diff);
6028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
6029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
6030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
6031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
6032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(a5_offset_status & DDR_ADD_CMD_A5_OFFSET_FAIL)
 13111              		.loc 2 6032 37
 13112 085c 832784FE 		lw	a5,-24(s0)
 13113 0860 858B     		andi	a5,a5,1
 13114 0862 8127     		sext.w	a5,a5
 13115              		.loc 2 6032 19
 13116 0864 95C3     		beq	a5,zero,.L421
6033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
6034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(init_del_offset < 0xFFU )
 13117              		.loc 2 6034 23
 13118 0866 8327C4FE 		lw	a5,-20(s0)
 13119 086a 1B870700 		sext.w	a4,a5
 13120 086e 9307E00F 		li	a5,254
 13121 0872 63E1E702 		bgtu	a4,a5,.L456
6035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
6036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
6037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * if transition_a5 too low, increase indly offset on CK
6038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * and CA and retrain
6039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          */
6040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         init_del_offset = init_del_offset + (transition_a5_max) + 5U;
 13122              		.loc 2 6040 59
 13123 0876 0327C4FE 		lw	a4,-20(s0)
 13124 087a 832784FC 		lw	a5,-56(s0)
 13125 087e B99F     		addw	a5,a4,a5
 13126 0880 8127     		sext.w	a5,a5
 13127              		.loc 2 6040 41
 13128 0882 9527     		addiw	a5,a5,5
 13129 0884 2326F4FE 		sw	a5,-20(s0)
 13130              	.L421:
 13131              	.LBE51:
5795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 13132              		.loc 2 5795 10
 13133 0888 832784FE 		lw	a5,-24(s0)
 13134 088c 8127     		sext.w	a5,a5
 13135 088e 639007FE 		bne	a5,zero,.L454
6041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
6042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
6043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
6044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     break;
6045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
6046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
6047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
6048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
6049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }   /* END MANUAL BCLKSCLK TRAINING */
 13136              		.loc 2 6049 1
 13137 0892 11A0     		j	.L453
 13138              	.L456:
 13139              	.LBB57:
6044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 13140              		.loc 2 6044 21
 13141 0894 0100     		nop
 13142              	.L453:
 13143              	.LBE57:
 13144              		.loc 2 6049 1
 13145 0896 0100     		nop
 13146 0898 AE70     		ld	ra,232(sp)
 13147              		.cfi_restore 1
 13148 089a 0E74     		ld	s0,224(sp)
 13149              		.cfi_restore 8
 13150              		.cfi_def_cfa 2, 240
 13151 089c 6D61     		addi	sp,sp,240
 13152              		.cfi_def_cfa_offset 0
 13153 089e 8280     		jr	ra
 13154              		.cfi_endproc
 13155              	.LFE44:
 13157              		.section	.sbss.ddr_state.14220,"aw",@nobits
 13158              		.align	2
 13161              	ddr_state.14220:
 13162 0000 00000000 		.zero	4
 13163              		.section	.sbss.return_status.14221,"aw",@nobits
 13164              		.align	2
 13167              	return_status.14221:
 13168 0000 00000000 		.zero	4
 13169              		.section	.sbss.ddr_training_state.14230,"aw",@nobits
 13170              		.align	2
 13173              	ddr_training_state.14230:
 13174 0000 00000000 		.zero	4
 13175              		.section	.sbss.training_start_cycle.14237,"aw",@nobits
 13176              		.align	3
 13179              	training_start_cycle.14237:
 13180 0000 00000000 		.zero	8
 13180      00000000 
 13181              		.section	.sbss.tip_cfg_params.14235,"aw",@nobits
 13182              		.align	2
 13185              	tip_cfg_params.14235:
 13186 0000 00000000 		.zero	4
 13187              		.section	.sbss.dpc_bits.14236,"aw",@nobits
 13188              		.align	2
 13191              	dpc_bits.14236:
 13192 0000 00000000 		.zero	4
 13193              		.section	.sbss.write_latency.14234,"aw",@nobits
 13194              		.align	2
 13197              	write_latency.14234:
 13198 0000 00000000 		.zero	4
 13199              		.section	.sbss.refclk_offset.14239,"aw",@nobits
 13202              	refclk_offset.14239:
 13203 0000 00       		.zero	1
 13204              		.section	.sbss.error.14231,"aw",@nobits
 13205              		.align	2
 13208              	error.14231:
 13209 0000 00000000 		.zero	4
 13210              		.section	.sbss.retry_count.14233,"aw",@nobits
 13211              		.align	2
 13214              	retry_count.14233:
 13215 0000 00000000 		.zero	4
 13216              		.section	.sbss.timeout.14232,"aw",@nobits
 13217              		.align	2
 13220              	timeout.14232:
 13221 0000 00000000 		.zero	4
 13222              		.section	.sbss.bclk_answer.14241,"aw",@nobits
 13223              		.align	2
 13226              	bclk_answer.14241:
 13227 0000 00000000 		.zero	4
 13228              		.section	.sdata.refclk_sweep_index.14240,"aw"
 13231              	refclk_sweep_index.14240:
 13232 0000 0F       		.byte	15
 13233              		.section	.sbss.num_rpc_166_retires.14238,"aw",@nobits
 13236              	num_rpc_166_retires.14238:
 13237 0000 00       		.zero	1
 13238              		.text
 13239              	.Letext0:
 13240              		.file 3 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/lib
 13241              		.file 4 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 13242              		.file 5 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 13243              		.file 6 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 13244              		.file 7 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 13245              		.file 8 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 13246              		.file 9 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/../
 13247              		.file 10 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 13248              		.file 11 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 13249              		.file 12 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 13250              		.file 13 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 13251              		.file 14 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 13252              		.file 15 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_mp
 13253              		.file 16 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_pl
 13254              		.file 17 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_se
 13255              		.file 18 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/startup_gcc/s
DEFINED SYMBOLS
                            *ABS*:0000000000000000 mss_ddr.c
     /tmp/cc3zLDNg.s:12     .text.delay:0000000000000000 delay
     /tmp/cc3zLDNg.s:16     .text.delay:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:17     .text.delay:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:18     .text.delay:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:20     .text.delay:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:22     .text.delay:0000000000000006 .L0 
../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:121    .text.delay:000000000000000c .L0 
     /tmp/cc3zLDNg.s:36     .text.delay:0000000000000018 .L0 
     /tmp/cc3zLDNg.s:39     .text.delay:000000000000001e .L0 
     /tmp/cc3zLDNg.s:41     .text.delay:0000000000000022 .L0 
../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:122    .text.delay:0000000000000024 .L0 
     /tmp/cc3zLDNg.s:54     .text.delay:0000000000000030 .L0 
     /tmp/cc3zLDNg.s:56     .text.delay:0000000000000034 .L0 
     /tmp/cc3zLDNg.s:58     .text.delay:0000000000000038 .L0 
     /tmp/cc3zLDNg.s:60     .text.delay:000000000000003c .L0 
     /tmp/cc3zLDNg.s:61     .text.delay:000000000000003c .L0 
     /tmp/cc3zLDNg.s:63     .text.delay:000000000000003e .L0 
     /tmp/cc3zLDNg.s:65     .text.delay:0000000000000040 .L0 
                            *COM*:0000000000000080 calib_data
                            *COM*:0000000000000010 ddr_diag
     /tmp/cc3zLDNg.s:74     .sbss.rpc_166_fifo_offset:0000000000000000 rpc_166_fifo_offset
     /tmp/cc3zLDNg.s:80     .sbss.ddr_error_count:0000000000000000 ddr_error_count
     /tmp/cc3zLDNg.s:86     .text.ddr_state_machine:0000000000000000 ddr_state_machine
     /tmp/cc3zLDNg.s:90     .text.ddr_state_machine:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:91     .text.ddr_state_machine:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:92     .text.ddr_state_machine:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:95     .text.ddr_state_machine:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:96     .text.ddr_state_machine:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:98     .text.ddr_state_machine:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:102    .text.ddr_state_machine:000000000000000e .L0 
     /tmp/cc3zLDNg.s:13161  .sbss.ddr_state.14220:0000000000000000 ddr_state.14220
     /tmp/cc3zLDNg.s:106    .text.ddr_state_machine:0000000000000016 .L0 
     /tmp/cc3zLDNg.s:110    .text.ddr_state_machine:0000000000000022 .L0 
     /tmp/cc3zLDNg.s:118    .text.ddr_state_machine:000000000000003a .L0 
     /tmp/cc3zLDNg.s:13167  .sbss.return_status.14221:0000000000000000 return_status.14221
     /tmp/cc3zLDNg.s:122    .text.ddr_state_machine:0000000000000046 .L0 
     /tmp/cc3zLDNg.s:125    .text.ddr_state_machine:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:159    .text.ddr_setup:0000000000000000 ddr_setup
     /tmp/cc3zLDNg.s:128    .text.ddr_state_machine:0000000000000054 .L0 
     /tmp/cc3zLDNg.s:132    .text.ddr_state_machine:0000000000000062 .L0 
     /tmp/cc3zLDNg.s:135    .text.ddr_state_machine:000000000000006c .L0 
     /tmp/cc3zLDNg.s:138    .text.ddr_state_machine:000000000000006e .L0 
     /tmp/cc3zLDNg.s:141    .text.ddr_state_machine:0000000000000070 .L0 
     /tmp/cc3zLDNg.s:144    .text.ddr_state_machine:000000000000007a .L0 
     /tmp/cc3zLDNg.s:146    .text.ddr_state_machine:000000000000007e .L0 
     /tmp/cc3zLDNg.s:148    .text.ddr_state_machine:0000000000000080 .L0 
     /tmp/cc3zLDNg.s:149    .text.ddr_state_machine:0000000000000080 .L0 
     /tmp/cc3zLDNg.s:151    .text.ddr_state_machine:0000000000000082 .L0 
     /tmp/cc3zLDNg.s:153    .text.ddr_state_machine:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:162    .text.ddr_setup:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:163    .text.ddr_setup:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:164    .text.ddr_setup:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:167    .text.ddr_setup:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:168    .text.ddr_setup:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:170    .text.ddr_setup:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:172    .text.ddr_setup:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:174    .text.ddr_setup:000000000000000c .L0 
     /tmp/cc3zLDNg.s:13173  .sbss.ddr_training_state.14230:0000000000000000 ddr_training_state.14230
     /tmp/cc3zLDNg.s:177    .text.ddr_setup:0000000000000012 .L0 
../src/platform/mpfs_hal/common/nwc/mss_ddr.c:323    .text.ddr_setup:000000000000004a .L0 
     /tmp/cc3zLDNg.s:13179  .sbss.training_start_cycle.14237:0000000000000000 training_start_cycle.14237
     /tmp/cc3zLDNg.s:266    .text.ddr_setup:0000000000000056 .L0 
     /tmp/cc3zLDNg.s:13185  .sbss.tip_cfg_params.14235:0000000000000000 tip_cfg_params.14235
     /tmp/cc3zLDNg.s:269    .text.ddr_setup:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:13191  .sbss.dpc_bits.14236:0000000000000000 dpc_bits.14236
     /tmp/cc3zLDNg.s:274    .text.ddr_setup:0000000000000072 .L0 
     /tmp/cc3zLDNg.s:13197  .sbss.write_latency.14234:0000000000000000 write_latency.14234
     /tmp/cc3zLDNg.s:279    .text.ddr_setup:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:282    .text.ddr_setup:0000000000000090 .L0 
     /tmp/cc3zLDNg.s:13202  .sbss.refclk_offset.14239:0000000000000000 refclk_offset.14239
     /tmp/cc3zLDNg.s:286    .text.ddr_setup:000000000000009c .L0 
     /tmp/cc3zLDNg.s:290    .text.ddr_setup:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:13208  .sbss.error.14231:0000000000000000 error.14231
     /tmp/cc3zLDNg.s:293    .text.ddr_setup:00000000000000b6 .L0 
     /tmp/cc3zLDNg.s:296    .text.ddr_setup:00000000000000c2 .L0 
     /tmp/cc3zLDNg.s:301    .text.ddr_setup:00000000000000d8 .L0 
     /tmp/cc3zLDNg.s:13214  .sbss.retry_count.14233:0000000000000000 retry_count.14233
     /tmp/cc3zLDNg.s:306    .text.ddr_setup:00000000000000ec .L0 
     /tmp/cc3zLDNg.s:309    .text.ddr_setup:00000000000000f8 .L0 
     /tmp/cc3zLDNg.s:313    .text.ddr_setup:0000000000000104 .L0 
     /tmp/cc3zLDNg.s:316    .text.ddr_setup:0000000000000108 .L0 
     /tmp/cc3zLDNg.s:320    .text.ddr_setup:0000000000000114 .L0 
     /tmp/cc3zLDNg.s:323    .text.ddr_setup:0000000000000118 .L0 
     /tmp/cc3zLDNg.s:327    .text.ddr_setup:0000000000000124 .L0 
     /tmp/cc3zLDNg.s:330    .text.ddr_setup:0000000000000128 .L0 
     /tmp/cc3zLDNg.s:334    .text.ddr_setup:0000000000000134 .L0 
     /tmp/cc3zLDNg.s:337    .text.ddr_setup:0000000000000138 .L0 
     /tmp/cc3zLDNg.s:341    .text.ddr_setup:0000000000000144 .L0 
     /tmp/cc3zLDNg.s:344    .text.ddr_setup:0000000000000148 .L0 
     /tmp/cc3zLDNg.s:348    .text.ddr_setup:0000000000000154 .L0 
     /tmp/cc3zLDNg.s:351    .text.ddr_setup:0000000000000158 .L0 
     /tmp/cc3zLDNg.s:355    .text.ddr_setup:0000000000000164 .L0 
     /tmp/cc3zLDNg.s:358    .text.ddr_setup:0000000000000168 .L0 
     /tmp/cc3zLDNg.s:362    .text.ddr_setup:0000000000000174 .L0 
     /tmp/cc3zLDNg.s:365    .text.ddr_setup:0000000000000178 .L0 
     /tmp/cc3zLDNg.s:369    .text.ddr_setup:0000000000000184 .L0 
     /tmp/cc3zLDNg.s:372    .text.ddr_setup:0000000000000188 .L0 
     /tmp/cc3zLDNg.s:376    .text.ddr_setup:0000000000000194 .L0 
     /tmp/cc3zLDNg.s:379    .text.ddr_setup:0000000000000198 .L0 
     /tmp/cc3zLDNg.s:383    .text.ddr_setup:00000000000001a4 .L0 
     /tmp/cc3zLDNg.s:386    .text.ddr_setup:00000000000001a8 .L0 
     /tmp/cc3zLDNg.s:390    .text.ddr_setup:00000000000001b4 .L0 
     /tmp/cc3zLDNg.s:393    .text.ddr_setup:00000000000001b8 .L0 
     /tmp/cc3zLDNg.s:397    .text.ddr_setup:00000000000001c4 .L0 
     /tmp/cc3zLDNg.s:400    .text.ddr_setup:00000000000001c8 .L0 
     /tmp/cc3zLDNg.s:404    .text.ddr_setup:00000000000001d4 .L0 
     /tmp/cc3zLDNg.s:407    .text.ddr_setup:00000000000001d8 .L0 
     /tmp/cc3zLDNg.s:410    .text.ddr_setup:00000000000001e2 .L0 
     /tmp/cc3zLDNg.s:415    .text.ddr_setup:00000000000001ea .L0 
     /tmp/cc3zLDNg.s:418    .text.ddr_setup:00000000000001f4 .L0 
     /tmp/cc3zLDNg.s:423    .text.ddr_setup:00000000000001fc .L0 
     /tmp/cc3zLDNg.s:427    .text.ddr_setup:000000000000020a .L0 
     /tmp/cc3zLDNg.s:430    .text.ddr_setup:0000000000000214 .L0 
     /tmp/cc3zLDNg.s:435    .text.ddr_setup:000000000000021c .L0 
     /tmp/cc3zLDNg.s:439    .text.ddr_setup:000000000000022c .L0 
     /tmp/cc3zLDNg.s:446    .text.ddr_setup:0000000000000246 .L0 
     /tmp/cc3zLDNg.s:451    .text.ddr_setup:000000000000025a .L0 
     /tmp/cc3zLDNg.s:454    .text.ddr_setup:0000000000000266 .L0 
     /tmp/cc3zLDNg.s:457    .text.ddr_setup:0000000000000272 .L0 
     /tmp/cc3zLDNg.s:462    .text.ddr_setup:0000000000000288 .L0 
     /tmp/cc3zLDNg.s:465    .text.ddr_setup:0000000000000292 .L0 
     /tmp/cc3zLDNg.s:469    .text.ddr_setup:000000000000029a .L0 
     /tmp/cc3zLDNg.s:472    .text.ddr_setup:00000000000002a4 .L0 
     /tmp/cc3zLDNg.s:476    .text.ddr_setup:00000000000002ac .L0 
     /tmp/cc3zLDNg.s:479    .text.ddr_setup:00000000000002b6 .L0 
     /tmp/cc3zLDNg.s:483    .text.ddr_setup:00000000000002be .L0 
     /tmp/cc3zLDNg.s:487    .text.ddr_setup:00000000000002ca .L0 
     /tmp/cc3zLDNg.s:490    .text.ddr_setup:00000000000002ce .L0 
     /tmp/cc3zLDNg.s:4272   .text.ddr_off_mode:0000000000000000 ddr_off_mode
     /tmp/cc3zLDNg.s:495    .text.ddr_setup:00000000000002dc .L0 
     /tmp/cc3zLDNg.s:497    .text.ddr_setup:00000000000002e4 .L0 
     /tmp/cc3zLDNg.s:501    .text.ddr_setup:00000000000002f0 .L0 
     /tmp/cc3zLDNg.s:505    .text.ddr_setup:00000000000002f8 .L0 
     /tmp/cc3zLDNg.s:508    .text.ddr_setup:0000000000000304 .L0 
     /tmp/cc3zLDNg.s:512    .text.ddr_setup:0000000000000310 .L0 
     /tmp/cc3zLDNg.s:515    .text.ddr_setup:0000000000000314 .L0 
     /tmp/cc3zLDNg.s:4004   .text.set_ddr_mode_reg_and_vs_bits:0000000000000000 set_ddr_mode_reg_and_vs_bits
     /tmp/cc3zLDNg.s:520    .text.ddr_setup:0000000000000328 .L0 
     /tmp/cc3zLDNg.s:525    .text.ddr_setup:0000000000000336 .L0 
     /tmp/cc3zLDNg.s:530    .text.ddr_setup:0000000000000348 .L0 
     /tmp/cc3zLDNg.s:533    .text.ddr_setup:0000000000000352 .L0 
     /tmp/cc3zLDNg.s:536    .text.ddr_setup:0000000000000358 .L0 
     /tmp/cc3zLDNg.s:538    .text.ddr_setup:000000000000035c .L0 
     /tmp/cc3zLDNg.s:541    .text.ddr_setup:0000000000000366 .L0 
     /tmp/cc3zLDNg.s:545    .text.ddr_setup:000000000000036c .L0 
     /tmp/cc3zLDNg.s:549    .text.ddr_setup:0000000000000374 .L0 
     /tmp/cc3zLDNg.s:555    .text.ddr_setup:0000000000000382 .L0 
     /tmp/cc3zLDNg.s:558    .text.ddr_setup:000000000000038c .L0 
     /tmp/cc3zLDNg.s:561    .text.ddr_setup:0000000000000396 .L0 
     /tmp/cc3zLDNg.s:564    .text.ddr_setup:000000000000039c .L0 
     /tmp/cc3zLDNg.s:567    .text.ddr_setup:00000000000003a0 .L0 
     /tmp/cc3zLDNg.s:571    .text.ddr_setup:00000000000003ac .L0 
     /tmp/cc3zLDNg.s:574    .text.ddr_setup:00000000000003b0 .L0 
     /tmp/cc3zLDNg.s:577    .text.ddr_setup:00000000000003ba .L0 
     /tmp/cc3zLDNg.s:580    .text.ddr_setup:00000000000003c0 .L0 
     /tmp/cc3zLDNg.s:583    .text.ddr_setup:00000000000003ca .L0 
     /tmp/cc3zLDNg.s:586    .text.ddr_setup:00000000000003d0 .L0 
     /tmp/cc3zLDNg.s:589    .text.ddr_setup:00000000000003da .L0 
     /tmp/cc3zLDNg.s:592    .text.ddr_setup:00000000000003e0 .L0 
     /tmp/cc3zLDNg.s:596    .text.ddr_setup:00000000000003ec .L0 
     /tmp/cc3zLDNg.s:599    .text.ddr_setup:00000000000003f0 .L0 
     /tmp/cc3zLDNg.s:4053   .text.set_ddr_rpc_regs:0000000000000000 set_ddr_rpc_regs
     /tmp/cc3zLDNg.s:603    .text.ddr_setup:00000000000003fe .L0 
     /tmp/cc3zLDNg.s:607    .text.ddr_setup:000000000000040a .L0 
     /tmp/cc3zLDNg.s:610    .text.ddr_setup:000000000000040e .L0 
     /tmp/cc3zLDNg.s:612    .text.ddr_setup:0000000000000412 .L0 
     /tmp/cc3zLDNg.s:615    .text.ddr_setup:0000000000000416 .L0 
     /tmp/cc3zLDNg.s:619    .text.ddr_setup:0000000000000422 .L0 
     /tmp/cc3zLDNg.s:622    .text.ddr_setup:0000000000000426 .L0 
     /tmp/cc3zLDNg.s:624    .text.ddr_setup:000000000000042e .L0 
     /tmp/cc3zLDNg.s:628    .text.ddr_setup:000000000000043a .L0 
     /tmp/cc3zLDNg.s:631    .text.ddr_setup:000000000000043e .L0 
     /tmp/cc3zLDNg.s:13220  .sbss.timeout.14232:0000000000000000 timeout.14232
     /tmp/cc3zLDNg.s:634    .text.ddr_setup:0000000000000448 .L0 
     /tmp/cc3zLDNg.s:639    .text.ddr_setup:0000000000000456 .L0 
     /tmp/cc3zLDNg.s:643    .text.ddr_setup:0000000000000462 .L0 
     /tmp/cc3zLDNg.s:646    .text.ddr_setup:0000000000000466 .L0 
     /tmp/cc3zLDNg.s:649    .text.ddr_setup:0000000000000470 .L0 
     /tmp/cc3zLDNg.s:651    .text.ddr_setup:0000000000000472 .L0 
     /tmp/cc3zLDNg.s:655    .text.ddr_setup:000000000000047e .L0 
     /tmp/cc3zLDNg.s:658    .text.ddr_setup:0000000000000482 .L0 
     /tmp/cc3zLDNg.s:663    .text.ddr_setup:0000000000000492 .L0 
     /tmp/cc3zLDNg.s:666    .text.ddr_setup:000000000000049c .L0 
     /tmp/cc3zLDNg.s:669    .text.ddr_setup:00000000000004a6 .L0 
     /tmp/cc3zLDNg.s:671    .text.ddr_setup:00000000000004ac .L0 
     /tmp/cc3zLDNg.s:675    .text.ddr_setup:00000000000004ba .L0 
     /tmp/cc3zLDNg.s:678    .text.ddr_setup:00000000000004be .L0 
     /tmp/cc3zLDNg.s:8477   .text.setup_ddr_segments:0000000000000000 setup_ddr_segments
     /tmp/cc3zLDNg.s:681    .text.ddr_setup:00000000000004c8 .L0 
     /tmp/cc3zLDNg.s:691    .text.ddr_setup:00000000000004e6 .L0 
     /tmp/cc3zLDNg.s:701    .text.ddr_setup:0000000000000504 .L0 
     /tmp/cc3zLDNg.s:712    .text.ddr_setup:0000000000000524 .L0 
     /tmp/cc3zLDNg.s:716    .text.ddr_setup:0000000000000530 .L0 
     /tmp/cc3zLDNg.s:5671   .text.init_ddrc:0000000000000000 init_ddrc
     /tmp/cc3zLDNg.s:719    .text.ddr_setup:0000000000000534 .L0 
     /tmp/cc3zLDNg.s:721    .text.ddr_setup:000000000000053c .L0 
     /tmp/cc3zLDNg.s:725    .text.ddr_setup:0000000000000548 .L0 
     /tmp/cc3zLDNg.s:728    .text.ddr_setup:000000000000054c .L0 
     /tmp/cc3zLDNg.s:731    .text.ddr_setup:0000000000000556 .L0 
     /tmp/cc3zLDNg.s:736    .text.ddr_setup:0000000000000560 .L0 
     /tmp/cc3zLDNg.s:741    .text.ddr_setup:000000000000056e .L0 
     /tmp/cc3zLDNg.s:744    .text.ddr_setup:0000000000000578 .L0 
     /tmp/cc3zLDNg.s:750    .text.ddr_setup:0000000000000580 .L0 
     /tmp/cc3zLDNg.s:753    .text.ddr_setup:000000000000058a .L0 
     /tmp/cc3zLDNg.s:757    .text.ddr_setup:0000000000000592 .L0 
     /tmp/cc3zLDNg.s:760    .text.ddr_setup:000000000000059c .L0 
     /tmp/cc3zLDNg.s:765    .text.ddr_setup:00000000000005a4 .L0 
     /tmp/cc3zLDNg.s:769    .text.ddr_setup:00000000000005b0 .L0 
     /tmp/cc3zLDNg.s:772    .text.ddr_setup:00000000000005b4 .L0 
     /tmp/cc3zLDNg.s:775    .text.ddr_setup:00000000000005be .L0 
     /tmp/cc3zLDNg.s:780    .text.ddr_setup:00000000000005c8 .L0 
     /tmp/cc3zLDNg.s:783    .text.ddr_setup:00000000000005d2 .L0 
     /tmp/cc3zLDNg.s:788    .text.ddr_setup:00000000000005dc .L0 
     /tmp/cc3zLDNg.s:791    .text.ddr_setup:00000000000005e6 .L0 
     /tmp/cc3zLDNg.s:796    .text.ddr_setup:00000000000005f2 .L0 
     /tmp/cc3zLDNg.s:799    .text.ddr_setup:00000000000005fc .L0 
     /tmp/cc3zLDNg.s:804    .text.ddr_setup:0000000000000608 .L0 
     /tmp/cc3zLDNg.s:807    .text.ddr_setup:0000000000000612 .L0 
     /tmp/cc3zLDNg.s:812    .text.ddr_setup:000000000000061e .L0 
     /tmp/cc3zLDNg.s:815    .text.ddr_setup:0000000000000628 .L0 
     /tmp/cc3zLDNg.s:820    .text.ddr_setup:0000000000000634 .L0 
     /tmp/cc3zLDNg.s:823    .text.ddr_setup:000000000000063e .L0 
     /tmp/cc3zLDNg.s:828    .text.ddr_setup:0000000000000648 .L0 
     /tmp/cc3zLDNg.s:831    .text.ddr_setup:0000000000000652 .L0 
     /tmp/cc3zLDNg.s:836    .text.ddr_setup:000000000000065e .L0 
     /tmp/cc3zLDNg.s:839    .text.ddr_setup:0000000000000668 .L0 
     /tmp/cc3zLDNg.s:845    .text.ddr_setup:0000000000000674 .L0 
     /tmp/cc3zLDNg.s:847    .text.ddr_setup:0000000000000678 .L0 
     /tmp/cc3zLDNg.s:850    .text.ddr_setup:000000000000067a .L0 
     /tmp/cc3zLDNg.s:853    .text.ddr_setup:0000000000000684 .L0 
     /tmp/cc3zLDNg.s:858    .text.ddr_setup:0000000000000690 .L0 
     /tmp/cc3zLDNg.s:861    .text.ddr_setup:000000000000069a .L0 
     /tmp/cc3zLDNg.s:866    .text.ddr_setup:00000000000006a6 .L0 
     /tmp/cc3zLDNg.s:871    .text.ddr_setup:00000000000006b0 .L0 
     /tmp/cc3zLDNg.s:877    .text.ddr_setup:00000000000006be .L0 
     /tmp/cc3zLDNg.s:880    .text.ddr_setup:00000000000006c8 .L0 
     /tmp/cc3zLDNg.s:885    .text.ddr_setup:00000000000006d4 .L0 
     /tmp/cc3zLDNg.s:888    .text.ddr_setup:00000000000006de .L0 
     /tmp/cc3zLDNg.s:893    .text.ddr_setup:00000000000006e8 .L0 
     /tmp/cc3zLDNg.s:896    .text.ddr_setup:00000000000006f2 .L0 
     /tmp/cc3zLDNg.s:901    .text.ddr_setup:00000000000006fc .L0 
     /tmp/cc3zLDNg.s:904    .text.ddr_setup:0000000000000706 .L0 
     /tmp/cc3zLDNg.s:909    .text.ddr_setup:0000000000000710 .L0 
     /tmp/cc3zLDNg.s:912    .text.ddr_setup:000000000000071a .L0 
     /tmp/cc3zLDNg.s:916    .text.ddr_setup:0000000000000722 .L0 
     /tmp/cc3zLDNg.s:919    .text.ddr_setup:000000000000072c .L0 
     /tmp/cc3zLDNg.s:923    .text.ddr_setup:0000000000000734 .L0 
     /tmp/cc3zLDNg.s:926    .text.ddr_setup:000000000000073e .L0 
     /tmp/cc3zLDNg.s:931    .text.ddr_setup:0000000000000748 .L0 
     /tmp/cc3zLDNg.s:934    .text.ddr_setup:0000000000000752 .L0 
     /tmp/cc3zLDNg.s:938    .text.ddr_setup:000000000000075a .L0 
     /tmp/cc3zLDNg.s:941    .text.ddr_setup:0000000000000764 .L0 
     /tmp/cc3zLDNg.s:946    .text.ddr_setup:0000000000000770 .L0 
     /tmp/cc3zLDNg.s:949    .text.ddr_setup:000000000000077a .L0 
     /tmp/cc3zLDNg.s:953    .text.ddr_setup:0000000000000782 .L0 
     /tmp/cc3zLDNg.s:956    .text.ddr_setup:000000000000078c .L0 
     /tmp/cc3zLDNg.s:961    .text.ddr_setup:0000000000000796 .L0 
     /tmp/cc3zLDNg.s:964    .text.ddr_setup:00000000000007a0 .L0 
     /tmp/cc3zLDNg.s:969    .text.ddr_setup:00000000000007aa .L0 
     /tmp/cc3zLDNg.s:972    .text.ddr_setup:00000000000007b4 .L0 
     /tmp/cc3zLDNg.s:977    .text.ddr_setup:00000000000007be .L0 
     /tmp/cc3zLDNg.s:980    .text.ddr_setup:00000000000007c8 .L0 
     /tmp/cc3zLDNg.s:984    .text.ddr_setup:00000000000007d0 .L0 
     /tmp/cc3zLDNg.s:987    .text.ddr_setup:00000000000007da .L0 
     /tmp/cc3zLDNg.s:991    .text.ddr_setup:00000000000007e2 .L0 
     /tmp/cc3zLDNg.s:994    .text.ddr_setup:00000000000007ec .L0 
     /tmp/cc3zLDNg.s:999    .text.ddr_setup:00000000000007f6 .L0 
     /tmp/cc3zLDNg.s:1002   .text.ddr_setup:0000000000000800 .L0 
     /tmp/cc3zLDNg.s:1007   .text.ddr_setup:000000000000080a .L0 
     /tmp/cc3zLDNg.s:1010   .text.ddr_setup:0000000000000814 .L0 
     /tmp/cc3zLDNg.s:1015   .text.ddr_setup:000000000000081e .L0 
     /tmp/cc3zLDNg.s:1018   .text.ddr_setup:0000000000000828 .L0 
     /tmp/cc3zLDNg.s:1022   .text.ddr_setup:0000000000000830 .L0 
     /tmp/cc3zLDNg.s:1025   .text.ddr_setup:000000000000083a .L0 
     /tmp/cc3zLDNg.s:1029   .text.ddr_setup:0000000000000842 .L0 
     /tmp/cc3zLDNg.s:1032   .text.ddr_setup:000000000000084c .L0 
     /tmp/cc3zLDNg.s:1036   .text.ddr_setup:0000000000000854 .L0 
     /tmp/cc3zLDNg.s:1039   .text.ddr_setup:000000000000085e .L0 
     /tmp/cc3zLDNg.s:1044   .text.ddr_setup:000000000000086a .L0 
     /tmp/cc3zLDNg.s:1047   .text.ddr_setup:0000000000000874 .L0 
     /tmp/cc3zLDNg.s:1051   .text.ddr_setup:000000000000087c .L0 
     /tmp/cc3zLDNg.s:1054   .text.ddr_setup:0000000000000886 .L0 
     /tmp/cc3zLDNg.s:1058   .text.ddr_setup:000000000000088e .L0 
     /tmp/cc3zLDNg.s:1062   .text.ddr_setup:000000000000089a .L0 
     /tmp/cc3zLDNg.s:1065   .text.ddr_setup:000000000000089e .L0 
     /tmp/cc3zLDNg.s:1068   .text.ddr_setup:00000000000008a8 .L0 
     /tmp/cc3zLDNg.s:1074   .text.ddr_setup:00000000000008ba .L0 
     /tmp/cc3zLDNg.s:1079   .text.ddr_setup:00000000000008c8 .L0 
     /tmp/cc3zLDNg.s:8595   .text.use_software_bclk_sclk_training:0000000000000000 use_software_bclk_sclk_training
     /tmp/cc3zLDNg.s:1084   .text.ddr_setup:00000000000008d8 .L0 
     /tmp/cc3zLDNg.s:1088   .text.ddr_setup:00000000000008e0 .L0 
     /tmp/cc3zLDNg.s:1092   .text.ddr_setup:00000000000008ec .L0 
     /tmp/cc3zLDNg.s:1095   .text.ddr_setup:00000000000008f0 .L0 
     /tmp/cc3zLDNg.s:1099   .text.ddr_setup:00000000000008f8 .L0 
     /tmp/cc3zLDNg.s:1104   .text.ddr_setup:0000000000000906 .L0 
     /tmp/cc3zLDNg.s:1107   .text.ddr_setup:0000000000000910 .L0 
     /tmp/cc3zLDNg.s:1113   .text.ddr_setup:000000000000091a .L0 
     /tmp/cc3zLDNg.s:1116   .text.ddr_setup:0000000000000924 .L0 
     /tmp/cc3zLDNg.s:1122   .text.ddr_setup:000000000000092c .L0 
     /tmp/cc3zLDNg.s:1126   .text.ddr_setup:0000000000000938 .L0 
     /tmp/cc3zLDNg.s:13226  .sbss.bclk_answer.14241:0000000000000000 bclk_answer.14241
     /tmp/cc3zLDNg.s:1130   .text.ddr_setup:000000000000093c .L0 
     /tmp/cc3zLDNg.s:1134   .text.ddr_setup:0000000000000948 .L0 
     /tmp/cc3zLDNg.s:1137   .text.ddr_setup:000000000000094e .L0 
     /tmp/cc3zLDNg.s:1139   .text.ddr_setup:0000000000000952 .L0 
     /tmp/cc3zLDNg.s:1148   .text.ddr_setup:0000000000000972 .L0 
     /tmp/cc3zLDNg.s:1151   .text.ddr_setup:0000000000000976 .L0 
     /tmp/cc3zLDNg.s:1153   .text.ddr_setup:000000000000097a .L0 
     /tmp/cc3zLDNg.s:1157   .text.ddr_setup:000000000000097c .L0 
     /tmp/cc3zLDNg.s:1163   .text.ddr_setup:000000000000098c .L0 
     /tmp/cc3zLDNg.s:1165   .text.ddr_setup:0000000000000990 .L0 
     /tmp/cc3zLDNg.s:1169   .text.ddr_setup:0000000000000998 .L0 
     /tmp/cc3zLDNg.s:1177   .text.ddr_setup:00000000000009aa .L0 
     /tmp/cc3zLDNg.s:1179   .text.ddr_setup:00000000000009ae .L0 
     /tmp/cc3zLDNg.s:1184   .text.ddr_setup:00000000000009bc .L0 
     /tmp/cc3zLDNg.s:1187   .text.ddr_setup:00000000000009c6 .L0 
     /tmp/cc3zLDNg.s:1194   .text.ddr_setup:00000000000009d2 .L0 
     /tmp/cc3zLDNg.s:1199   .text.ddr_setup:00000000000009e0 .L0 
     /tmp/cc3zLDNg.s:1202   .text.ddr_setup:00000000000009ea .L0 
     /tmp/cc3zLDNg.s:1206   .text.ddr_setup:00000000000009f2 .L0 
     /tmp/cc3zLDNg.s:1211   .text.ddr_setup:0000000000000a00 .L0 
     /tmp/cc3zLDNg.s:1214   .text.ddr_setup:0000000000000a0a .L0 
     /tmp/cc3zLDNg.s:1221   .text.ddr_setup:0000000000000a16 .L0 
     /tmp/cc3zLDNg.s:1224   .text.ddr_setup:0000000000000a20 .L0 
     /tmp/cc3zLDNg.s:1229   .text.ddr_setup:0000000000000a2a .L0 
     /tmp/cc3zLDNg.s:1232   .text.ddr_setup:0000000000000a30 .L0 
     /tmp/cc3zLDNg.s:1235   .text.ddr_setup:0000000000000a36 .L0 
     /tmp/cc3zLDNg.s:1239   .text.ddr_setup:0000000000000a42 .L0 
     /tmp/cc3zLDNg.s:1243   .text.ddr_setup:0000000000000a4a .L0 
     /tmp/cc3zLDNg.s:1245   .text.ddr_setup:0000000000000a4c .L0 
     /tmp/cc3zLDNg.s:1249   .text.ddr_setup:0000000000000a56 .L0 
     /tmp/cc3zLDNg.s:1255   .text.ddr_setup:0000000000000a66 .L0 
     /tmp/cc3zLDNg.s:1264   .text.ddr_setup:0000000000000a7c .L0 
     /tmp/cc3zLDNg.s:1267   .text.ddr_setup:0000000000000a84 .L0 
     /tmp/cc3zLDNg.s:1270   .text.ddr_setup:0000000000000a88 .L0 
     /tmp/cc3zLDNg.s:1272   .text.ddr_setup:0000000000000a8c .L0 
     /tmp/cc3zLDNg.s:1275   .text.ddr_setup:0000000000000a8e .L0 
     /tmp/cc3zLDNg.s:1281   .text.ddr_setup:0000000000000a9e .L0 
     /tmp/cc3zLDNg.s:1285   .text.ddr_setup:0000000000000aa8 .L0 
     /tmp/cc3zLDNg.s:1289   .text.ddr_setup:0000000000000ab6 .L0 
     /tmp/cc3zLDNg.s:1297   .text.ddr_setup:0000000000000aca .L0 
     /tmp/cc3zLDNg.s:1302   .text.ddr_setup:0000000000000ad4 .L0 
     /tmp/cc3zLDNg.s:1309   .text.ddr_setup:0000000000000ae2 .L0 
     /tmp/cc3zLDNg.s:1314   .text.ddr_setup:0000000000000aec .L0 
     /tmp/cc3zLDNg.s:1321   .text.ddr_setup:0000000000000afc .L0 
     /tmp/cc3zLDNg.s:1328   .text.ddr_setup:0000000000000b0c .L0 
     /tmp/cc3zLDNg.s:8683   .text.bclk_sclk_offset:0000000000000000 bclk_sclk_offset
     /tmp/cc3zLDNg.s:1334   .text.ddr_setup:0000000000000b20 .L0 
     /tmp/cc3zLDNg.s:1339   .text.ddr_setup:0000000000000b2e .L0 
     /tmp/cc3zLDNg.s:1344   .text.ddr_setup:0000000000000b3a .L0 
     /tmp/cc3zLDNg.s:1346   .text.ddr_setup:0000000000000b3e .L0 
     /tmp/cc3zLDNg.s:1352   .text.ddr_setup:0000000000000b52 .L0 
     /tmp/cc3zLDNg.s:1357   .text.ddr_setup:0000000000000b60 .L0 
     /tmp/cc3zLDNg.s:1360   .text.ddr_setup:0000000000000b64 .L0 
     /tmp/cc3zLDNg.s:1368   .text.ddr_setup:0000000000000b76 .L0 
     /tmp/cc3zLDNg.s:1370   .text.ddr_setup:0000000000000b7a .L0 
     /tmp/cc3zLDNg.s:1375   .text.ddr_setup:0000000000000b88 .L0 
     /tmp/cc3zLDNg.s:1378   .text.ddr_setup:0000000000000b92 .L0 
     /tmp/cc3zLDNg.s:1385   .text.ddr_setup:0000000000000b9e .L0 
     /tmp/cc3zLDNg.s:1390   .text.ddr_setup:0000000000000bac .L0 
     /tmp/cc3zLDNg.s:1393   .text.ddr_setup:0000000000000bb6 .L0 
     /tmp/cc3zLDNg.s:1397   .text.ddr_setup:0000000000000bbe .L0 
     /tmp/cc3zLDNg.s:1402   .text.ddr_setup:0000000000000bcc .L0 
     /tmp/cc3zLDNg.s:1405   .text.ddr_setup:0000000000000bd6 .L0 
     /tmp/cc3zLDNg.s:1412   .text.ddr_setup:0000000000000be2 .L0 
     /tmp/cc3zLDNg.s:1415   .text.ddr_setup:0000000000000bec .L0 
     /tmp/cc3zLDNg.s:1418   .text.ddr_setup:0000000000000bf4 .L0 
     /tmp/cc3zLDNg.s:1421   .text.ddr_setup:0000000000000bfe .L0 
     /tmp/cc3zLDNg.s:1424   .text.ddr_setup:0000000000000c04 .L0 
     /tmp/cc3zLDNg.s:1427   .text.ddr_setup:0000000000000c0a .L0 
     /tmp/cc3zLDNg.s:1431   .text.ddr_setup:0000000000000c12 .L0 
     /tmp/cc3zLDNg.s:1434   .text.ddr_setup:0000000000000c1a .L0 
     /tmp/cc3zLDNg.s:1437   .text.ddr_setup:0000000000000c24 .L0 
     /tmp/cc3zLDNg.s:1443   .text.ddr_setup:0000000000000c2e .L0 
     /tmp/cc3zLDNg.s:1445   .text.ddr_setup:0000000000000c32 .L0 
     /tmp/cc3zLDNg.s:1449   .text.ddr_setup:0000000000000c34 .L0 
     /tmp/cc3zLDNg.s:1452   .text.ddr_setup:0000000000000c3e .L0 
     /tmp/cc3zLDNg.s:1455   .text.ddr_setup:0000000000000c46 .L0 
     /tmp/cc3zLDNg.s:1458   .text.ddr_setup:0000000000000c50 .L0 
     /tmp/cc3zLDNg.s:1461   .text.ddr_setup:0000000000000c58 .L0 
     /tmp/cc3zLDNg.s:1464   .text.ddr_setup:0000000000000c5e .L0 
     /tmp/cc3zLDNg.s:1466   .text.ddr_setup:0000000000000c62 .L0 
     /tmp/cc3zLDNg.s:1470   .text.ddr_setup:0000000000000c6a .L0 
     /tmp/cc3zLDNg.s:1473   .text.ddr_setup:0000000000000c70 .L0 
     /tmp/cc3zLDNg.s:1477   .text.ddr_setup:0000000000000c72 .L0 
     /tmp/cc3zLDNg.s:1479   .text.ddr_setup:0000000000000c76 .L0 
     /tmp/cc3zLDNg.s:1482   .text.ddr_setup:0000000000000c7e .L0 
     /tmp/cc3zLDNg.s:1484   .text.ddr_setup:0000000000000c82 .L0 
     /tmp/cc3zLDNg.s:1489   .text.ddr_setup:0000000000000c92 .L0 
     /tmp/cc3zLDNg.s:1493   .text.ddr_setup:0000000000000c9a .L0 
     /tmp/cc3zLDNg.s:1495   .text.ddr_setup:0000000000000c9e .L0 
     /tmp/cc3zLDNg.s:1497   .text.ddr_setup:0000000000000ca2 .L0 
     /tmp/cc3zLDNg.s:1500   .text.ddr_setup:0000000000000cae .L0 
     /tmp/cc3zLDNg.s:1503   .text.ddr_setup:0000000000000cb8 .L0 
     /tmp/cc3zLDNg.s:1506   .text.ddr_setup:0000000000000cbe .L0 
     /tmp/cc3zLDNg.s:1512   .text.ddr_setup:0000000000000ccc .L0 
     /tmp/cc3zLDNg.s:1516   .text.ddr_setup:0000000000000cd6 .L0 
     /tmp/cc3zLDNg.s:1519   .text.ddr_setup:0000000000000cda .L0 
     /tmp/cc3zLDNg.s:1524   .text.ddr_setup:0000000000000ce6 .L0 
     /tmp/cc3zLDNg.s:1527   .text.ddr_setup:0000000000000cf0 .L0 
     /tmp/cc3zLDNg.s:1530   .text.ddr_setup:0000000000000cf8 .L0 
     /tmp/cc3zLDNg.s:1533   .text.ddr_setup:0000000000000d04 .L0 
     /tmp/cc3zLDNg.s:1535   .text.ddr_setup:0000000000000d08 .L0 
     /tmp/cc3zLDNg.s:1538   .text.ddr_setup:0000000000000d0c .L0 
     /tmp/cc3zLDNg.s:1541   .text.ddr_setup:0000000000000d18 .L0 
     /tmp/cc3zLDNg.s:1545   .text.ddr_setup:0000000000000d20 .L0 
     /tmp/cc3zLDNg.s:1547   .text.ddr_setup:0000000000000d24 .L0 
     /tmp/cc3zLDNg.s:1550   .text.ddr_setup:0000000000000d26 .L0 
     /tmp/cc3zLDNg.s:1553   .text.ddr_setup:0000000000000d30 .L0 
     /tmp/cc3zLDNg.s:1557   .text.ddr_setup:0000000000000d38 .L0 
     /tmp/cc3zLDNg.s:1560   .text.ddr_setup:0000000000000d42 .L0 
     /tmp/cc3zLDNg.s:1564   .text.ddr_setup:0000000000000d4a .L0 
     /tmp/cc3zLDNg.s:1567   .text.ddr_setup:0000000000000d54 .L0 
     /tmp/cc3zLDNg.s:1572   .text.ddr_setup:0000000000000d60 .L0 
     /tmp/cc3zLDNg.s:1575   .text.ddr_setup:0000000000000d6a .L0 
     /tmp/cc3zLDNg.s:1579   .text.ddr_setup:0000000000000d72 .L0 
     /tmp/cc3zLDNg.s:1582   .text.ddr_setup:0000000000000d7c .L0 
     /tmp/cc3zLDNg.s:1587   .text.ddr_setup:0000000000000d88 .L0 
     /tmp/cc3zLDNg.s:1590   .text.ddr_setup:0000000000000d92 .L0 
     /tmp/cc3zLDNg.s:1594   .text.ddr_setup:0000000000000d9a .L0 
     /tmp/cc3zLDNg.s:1597   .text.ddr_setup:0000000000000da4 .L0 
     /tmp/cc3zLDNg.s:1602   .text.ddr_setup:0000000000000db0 .L0 
     /tmp/cc3zLDNg.s:1605   .text.ddr_setup:0000000000000dba .L0 
     /tmp/cc3zLDNg.s:1609   .text.ddr_setup:0000000000000dc2 .L0 
     /tmp/cc3zLDNg.s:1612   .text.ddr_setup:0000000000000dc8 .L0 
     /tmp/cc3zLDNg.s:1614   .text.ddr_setup:0000000000000dcc .L0 
     /tmp/cc3zLDNg.s:1617   .text.ddr_setup:0000000000000dd4 .L0 
     /tmp/cc3zLDNg.s:1621   .text.ddr_setup:0000000000000de0 .L0 
     /tmp/cc3zLDNg.s:1623   .text.ddr_setup:0000000000000de4 .L0 
     /tmp/cc3zLDNg.s:1626   .text.ddr_setup:0000000000000de6 .L0 
     /tmp/cc3zLDNg.s:1629   .text.ddr_setup:0000000000000df0 .L0 
     /tmp/cc3zLDNg.s:1633   .text.ddr_setup:0000000000000df8 .L0 
     /tmp/cc3zLDNg.s:1636   .text.ddr_setup:0000000000000e02 .L0 
     /tmp/cc3zLDNg.s:1641   .text.ddr_setup:0000000000000e0e .L0 
     /tmp/cc3zLDNg.s:1644   .text.ddr_setup:0000000000000e18 .L0 
     /tmp/cc3zLDNg.s:1648   .text.ddr_setup:0000000000000e20 .L0 
     /tmp/cc3zLDNg.s:1651   .text.ddr_setup:0000000000000e2c .L0 
     /tmp/cc3zLDNg.s:1654   .text.ddr_setup:0000000000000e36 .L0 
     /tmp/cc3zLDNg.s:1659   .text.ddr_setup:0000000000000e40 .L0 
     /tmp/cc3zLDNg.s:1662   .text.ddr_setup:0000000000000e46 .L0 
     /tmp/cc3zLDNg.s:1665   .text.ddr_setup:0000000000000e4c .L0 
     /tmp/cc3zLDNg.s:1669   .text.ddr_setup:0000000000000e54 .L0 
     /tmp/cc3zLDNg.s:1674   .text.ddr_setup:0000000000000e62 .L0 
     /tmp/cc3zLDNg.s:1679   .text.ddr_setup:0000000000000e6a .L0 
     /tmp/cc3zLDNg.s:1683   .text.ddr_setup:0000000000000e72 .L0 
     /tmp/cc3zLDNg.s:1690   .text.ddr_setup:0000000000000e86 .L0 
     /tmp/cc3zLDNg.s:1692   .text.ddr_setup:0000000000000e88 .L0 
     /tmp/cc3zLDNg.s:1697   .text.ddr_setup:0000000000000e92 .L0 
     /tmp/cc3zLDNg.s:1702   .text.ddr_setup:0000000000000e9c .L0 
     /tmp/cc3zLDNg.s:1707   .text.ddr_setup:0000000000000eaa .L0 
     /tmp/cc3zLDNg.s:1711   .text.ddr_setup:0000000000000eb2 .L0 
     /tmp/cc3zLDNg.s:1718   .text.ddr_setup:0000000000000ec6 .L0 
     /tmp/cc3zLDNg.s:1720   .text.ddr_setup:0000000000000ec8 .L0 
     /tmp/cc3zLDNg.s:1722   .text.ddr_setup:0000000000000ecc .L0 
     /tmp/cc3zLDNg.s:1726   .text.ddr_setup:0000000000000ed4 .L0 
     /tmp/cc3zLDNg.s:1731   .text.ddr_setup:0000000000000ede .L0 
     /tmp/cc3zLDNg.s:1736   .text.ddr_setup:0000000000000eee .L0 
     /tmp/cc3zLDNg.s:1742   .text.ddr_setup:0000000000000efa .L0 
     /tmp/cc3zLDNg.s:1746   .text.ddr_setup:0000000000000efc .L0 
     /tmp/cc3zLDNg.s:1750   .text.ddr_setup:0000000000000f04 .L0 
     /tmp/cc3zLDNg.s:1756   .text.ddr_setup:0000000000000f14 .L0 
     /tmp/cc3zLDNg.s:1760   .text.ddr_setup:0000000000000f1c .L0 
     /tmp/cc3zLDNg.s:1766   .text.ddr_setup:0000000000000f2c .L0 
     /tmp/cc3zLDNg.s:1770   .text.ddr_setup:0000000000000f34 .L0 
     /tmp/cc3zLDNg.s:1775   .text.ddr_setup:0000000000000f3e .L0 
     /tmp/cc3zLDNg.s:1781   .text.ddr_setup:0000000000000f4c .L0 
     /tmp/cc3zLDNg.s:1786   .text.ddr_setup:0000000000000f5c .L0 
     /tmp/cc3zLDNg.s:1791   .text.ddr_setup:0000000000000f6a .L0 
     /tmp/cc3zLDNg.s:1794   .text.ddr_setup:0000000000000f6e .L0 
     /tmp/cc3zLDNg.s:1799   .text.ddr_setup:0000000000000f7c .L0 
     /tmp/cc3zLDNg.s:1805   .text.ddr_setup:0000000000000f8c .L0 
     /tmp/cc3zLDNg.s:1812   .text.ddr_setup:0000000000000f9e .L0 
     /tmp/cc3zLDNg.s:1818   .text.ddr_setup:0000000000000fae .L0 
     /tmp/cc3zLDNg.s:1823   .text.ddr_setup:0000000000000fbc .L0 
     /tmp/cc3zLDNg.s:1827   .text.ddr_setup:0000000000000fc6 .L0 
     /tmp/cc3zLDNg.s:1832   .text.ddr_setup:0000000000000fd0 .L0 
     /tmp/cc3zLDNg.s:1837   .text.ddr_setup:0000000000000fdc .L0 
     /tmp/cc3zLDNg.s:1842   .text.ddr_setup:0000000000000fec .L0 
     /tmp/cc3zLDNg.s:1846   .text.ddr_setup:0000000000000ff4 .L0 
     /tmp/cc3zLDNg.s:1850   .text.ddr_setup:0000000000000ffc .L0 
     /tmp/cc3zLDNg.s:1853   .text.ddr_setup:0000000000001004 .L0 
     /tmp/cc3zLDNg.s:1856   .text.ddr_setup:0000000000001006 .L0 
     /tmp/cc3zLDNg.s:1860   .text.ddr_setup:000000000000100e .L0 
     /tmp/cc3zLDNg.s:1865   .text.ddr_setup:0000000000001018 .L0 
     /tmp/cc3zLDNg.s:1872   .text.ddr_setup:0000000000001026 .L0 
     /tmp/cc3zLDNg.s:1877   .text.ddr_setup:000000000000102e .L0 
     /tmp/cc3zLDNg.s:1882   .text.ddr_setup:0000000000001038 .L0 
     /tmp/cc3zLDNg.s:1890   .text.ddr_setup:0000000000001048 .L0 
     /tmp/cc3zLDNg.s:1895   .text.ddr_setup:000000000000104a .L0 
     /tmp/cc3zLDNg.s:1897   .text.ddr_setup:000000000000104e .L0 
     /tmp/cc3zLDNg.s:1899   .text.ddr_setup:0000000000001052 .L0 
     /tmp/cc3zLDNg.s:1902   .text.ddr_setup:000000000000105e .L0 
     /tmp/cc3zLDNg.s:1907   .text.ddr_setup:000000000000106e .L0 
     /tmp/cc3zLDNg.s:1910   .text.ddr_setup:0000000000001074 .L0 
     /tmp/cc3zLDNg.s:1913   .text.ddr_setup:000000000000107e .L0 
     /tmp/cc3zLDNg.s:1916   .text.ddr_setup:0000000000001084 .L0 
     /tmp/cc3zLDNg.s:1922   .text.ddr_setup:0000000000001092 .L0 
     /tmp/cc3zLDNg.s:1926   .text.ddr_setup:000000000000109c .L0 
     /tmp/cc3zLDNg.s:1929   .text.ddr_setup:00000000000010a0 .L0 
     /tmp/cc3zLDNg.s:1936   .text.ddr_setup:00000000000010ae .L0 
     /tmp/cc3zLDNg.s:1939   .text.ddr_setup:00000000000010b8 .L0 
     /tmp/cc3zLDNg.s:1942   .text.ddr_setup:00000000000010be .L0 
     /tmp/cc3zLDNg.s:1948   .text.ddr_setup:00000000000010cc .L0 
     /tmp/cc3zLDNg.s:1952   .text.ddr_setup:00000000000010d6 .L0 
     /tmp/cc3zLDNg.s:1955   .text.ddr_setup:00000000000010da .L0 
     /tmp/cc3zLDNg.s:1961   .text.ddr_setup:00000000000010e6 .L0 
     /tmp/cc3zLDNg.s:1964   .text.ddr_setup:00000000000010f0 .L0 
     /tmp/cc3zLDNg.s:1967   .text.ddr_setup:00000000000010f8 .L0 
     /tmp/cc3zLDNg.s:1970   .text.ddr_setup:0000000000001104 .L0 
     /tmp/cc3zLDNg.s:1972   .text.ddr_setup:0000000000001108 .L0 
     /tmp/cc3zLDNg.s:1975   .text.ddr_setup:000000000000110c .L0 
     /tmp/cc3zLDNg.s:1980   .text.ddr_setup:000000000000111c .L0 
     /tmp/cc3zLDNg.s:1984   .text.ddr_setup:0000000000001124 .L0 
     /tmp/cc3zLDNg.s:1990   .text.ddr_setup:0000000000001132 .L0 
     /tmp/cc3zLDNg.s:13231  .sdata.refclk_sweep_index.14240:0000000000000000 refclk_sweep_index.14240
     /tmp/cc3zLDNg.s:12215  .text.ddr3_address_cmd_training:0000000000000000 ddr3_address_cmd_training
     /tmp/cc3zLDNg.s:2002   .text.ddr_setup:0000000000001166 .L0 
     /tmp/cc3zLDNg.s:2007   .text.ddr_setup:0000000000001174 .L0 
     /tmp/cc3zLDNg.s:11390  .text.non_lpddr4_address_cmd_training:0000000000000000 non_lpddr4_address_cmd_training
     /tmp/cc3zLDNg.s:2017   .text.ddr_setup:0000000000001198 .L0 
     /tmp/cc3zLDNg.s:2020   .text.ddr_setup:000000000000119e .L0 
     /tmp/cc3zLDNg.s:2025   .text.ddr_setup:00000000000011ac .L0 
     /tmp/cc3zLDNg.s:2028   .text.ddr_setup:00000000000011b2 .L0 
     /tmp/cc3zLDNg.s:2030   .text.ddr_setup:00000000000011b6 .L0 
     /tmp/cc3zLDNg.s:2035   .text.ddr_setup:00000000000011c4 .L0 
     /tmp/cc3zLDNg.s:2041   .text.ddr_setup:00000000000011d0 .L0 
     /tmp/cc3zLDNg.s:2043   .text.ddr_setup:00000000000011d4 .L0 
     /tmp/cc3zLDNg.s:2051   .text.ddr_setup:00000000000011ec .L0 
     /tmp/cc3zLDNg.s:2054   .text.ddr_setup:00000000000011f6 .L0 
     /tmp/cc3zLDNg.s:2061   .text.ddr_setup:0000000000001202 .L0 
     /tmp/cc3zLDNg.s:2069   .text.ddr_setup:000000000000121a .L0 
     /tmp/cc3zLDNg.s:2072   .text.ddr_setup:0000000000001224 .L0 
     /tmp/cc3zLDNg.s:2076   .text.ddr_setup:000000000000122c .L0 
     /tmp/cc3zLDNg.s:2084   .text.ddr_setup:0000000000001244 .L0 
     /tmp/cc3zLDNg.s:2087   .text.ddr_setup:000000000000124e .L0 
     /tmp/cc3zLDNg.s:2094   .text.ddr_setup:000000000000125a .L0 
     /tmp/cc3zLDNg.s:2098   .text.ddr_setup:0000000000001266 .L0 
     /tmp/cc3zLDNg.s:2100   .text.ddr_setup:000000000000126a .L0 
     /tmp/cc3zLDNg.s:2102   .text.ddr_setup:000000000000126e .L0 
     /tmp/cc3zLDNg.s:2105   .text.ddr_setup:000000000000127a .L0 
     /tmp/cc3zLDNg.s:2108   .text.ddr_setup:0000000000001284 .L0 
     /tmp/cc3zLDNg.s:2111   .text.ddr_setup:000000000000128a .L0 
     /tmp/cc3zLDNg.s:2117   .text.ddr_setup:0000000000001298 .L0 
     /tmp/cc3zLDNg.s:2121   .text.ddr_setup:00000000000012a2 .L0 
     /tmp/cc3zLDNg.s:2124   .text.ddr_setup:00000000000012a8 .L0 
     /tmp/cc3zLDNg.s:2127   .text.ddr_setup:00000000000012b2 .L0 
     /tmp/cc3zLDNg.s:2132   .text.ddr_setup:00000000000012bc .L0 
     /tmp/cc3zLDNg.s:2134   .text.ddr_setup:00000000000012c0 .L0 
     /tmp/cc3zLDNg.s:2137   .text.ddr_setup:00000000000012cc .L0 
     /tmp/cc3zLDNg.s:2139   .text.ddr_setup:00000000000012d0 .L0 
     /tmp/cc3zLDNg.s:2142   .text.ddr_setup:00000000000012d4 .L0 
     /tmp/cc3zLDNg.s:2145   .text.ddr_setup:00000000000012e0 .L0 
     /tmp/cc3zLDNg.s:2148   .text.ddr_setup:00000000000012ea .L0 
     /tmp/cc3zLDNg.s:2151   .text.ddr_setup:00000000000012f2 .L0 
     /tmp/cc3zLDNg.s:2157   .text.ddr_setup:00000000000012fe .L0 
     /tmp/cc3zLDNg.s:2162   .text.ddr_setup:000000000000130e .L0 
     /tmp/cc3zLDNg.s:2165   .text.ddr_setup:0000000000001318 .L0 
     /tmp/cc3zLDNg.s:2168   .text.ddr_setup:0000000000001322 .L0 
     /tmp/cc3zLDNg.s:2170   .text.ddr_setup:0000000000001328 .L0 
     /tmp/cc3zLDNg.s:2174   .text.ddr_setup:0000000000001336 .L0 
     /tmp/cc3zLDNg.s:2177   .text.ddr_setup:000000000000133a .L0 
     /tmp/cc3zLDNg.s:2180   .text.ddr_setup:0000000000001344 .L0 
     /tmp/cc3zLDNg.s:2185   .text.ddr_setup:000000000000134e .L0 
     /tmp/cc3zLDNg.s:2189   .text.ddr_setup:0000000000001356 .L0 
     /tmp/cc3zLDNg.s:2194   .text.ddr_setup:0000000000001364 .L0 
     /tmp/cc3zLDNg.s:2199   .text.ddr_setup:0000000000001372 .L0 
     /tmp/cc3zLDNg.s:2204   .text.ddr_setup:0000000000001380 .L0 
     /tmp/cc3zLDNg.s:2210   .text.ddr_setup:000000000000138e .L0 
     /tmp/cc3zLDNg.s:2213   .text.ddr_setup:0000000000001398 .L0 
     /tmp/cc3zLDNg.s:2216   .text.ddr_setup:000000000000139c .L0 
     /tmp/cc3zLDNg.s:2219   .text.ddr_setup:00000000000013a6 .L0 
     /tmp/cc3zLDNg.s:2223   .text.ddr_setup:00000000000013ae .L0 
     /tmp/cc3zLDNg.s:2226   .text.ddr_setup:00000000000013b8 .L0 
     /tmp/cc3zLDNg.s:2230   .text.ddr_setup:00000000000013c0 .L0 
     /tmp/cc3zLDNg.s:2233   .text.ddr_setup:00000000000013ca .L0 
     /tmp/cc3zLDNg.s:2238   .text.ddr_setup:00000000000013d2 .L0 
     /tmp/cc3zLDNg.s:2241   .text.ddr_setup:00000000000013dc .L0 
     /tmp/cc3zLDNg.s:2245   .text.ddr_setup:00000000000013e4 .L0 
     /tmp/cc3zLDNg.s:2248   .text.ddr_setup:00000000000013ee .L0 
     /tmp/cc3zLDNg.s:2253   .text.ddr_setup:00000000000013f6 .L0 
     /tmp/cc3zLDNg.s:2258   .text.ddr_setup:0000000000001404 .L0 
     /tmp/cc3zLDNg.s:2262   .text.ddr_setup:0000000000001410 .L0 
     /tmp/cc3zLDNg.s:2265   .text.ddr_setup:0000000000001414 .L0 
     /tmp/cc3zLDNg.s:2268   .text.ddr_setup:000000000000141e .L0 
     /tmp/cc3zLDNg.s:2273   .text.ddr_setup:0000000000001426 .L0 
     /tmp/cc3zLDNg.s:2276   .text.ddr_setup:000000000000142a .L0 
     /tmp/cc3zLDNg.s:2280   .text.ddr_setup:0000000000001432 .L0 
     /tmp/cc3zLDNg.s:2285   .text.ddr_setup:0000000000001440 .L0 
     /tmp/cc3zLDNg.s:9260   .text.lpddr4_manual_training:0000000000000000 lpddr4_manual_training
     /tmp/cc3zLDNg.s:2295   .text.ddr_setup:000000000000146a .L0 
     /tmp/cc3zLDNg.s:2299   .text.ddr_setup:0000000000001476 .L0 
     /tmp/cc3zLDNg.s:2305   .text.ddr_setup:0000000000001484 .L0 
     /tmp/cc3zLDNg.s:2310   .text.ddr_setup:0000000000001494 .L0 
     /tmp/cc3zLDNg.s:2313   .text.ddr_setup:000000000000149e .L0 
     /tmp/cc3zLDNg.s:2316   .text.ddr_setup:00000000000014a8 .L0 
     /tmp/cc3zLDNg.s:2318   .text.ddr_setup:00000000000014ae .L0 
     /tmp/cc3zLDNg.s:2322   .text.ddr_setup:00000000000014bc .L0 
     /tmp/cc3zLDNg.s:2325   .text.ddr_setup:00000000000014c0 .L0 
     /tmp/cc3zLDNg.s:2328   .text.ddr_setup:00000000000014ca .L0 
     /tmp/cc3zLDNg.s:2333   .text.ddr_setup:00000000000014d4 .L0 
     /tmp/cc3zLDNg.s:2336   .text.ddr_setup:00000000000014d8 .L0 
     /tmp/cc3zLDNg.s:2338   .text.ddr_setup:00000000000014da .L0 
     /tmp/cc3zLDNg.s:2343   .text.ddr_setup:00000000000014e8 .L0 
     /tmp/cc3zLDNg.s:2348   .text.ddr_setup:00000000000014f4 .L0 
     /tmp/cc3zLDNg.s:2353   .text.ddr_setup:0000000000001504 .L0 
     /tmp/cc3zLDNg.s:2356   .text.ddr_setup:000000000000150e .L0 
     /tmp/cc3zLDNg.s:2359   .text.ddr_setup:0000000000001518 .L0 
     /tmp/cc3zLDNg.s:2361   .text.ddr_setup:000000000000151e .L0 
     /tmp/cc3zLDNg.s:2365   .text.ddr_setup:000000000000152c .L0 
     /tmp/cc3zLDNg.s:2368   .text.ddr_setup:0000000000001530 .L0 
     /tmp/cc3zLDNg.s:2373   .text.ddr_setup:0000000000001540 .L0 
     /tmp/cc3zLDNg.s:2377   .text.ddr_setup:000000000000154c .L0 
     /tmp/cc3zLDNg.s:2382   .text.ddr_setup:000000000000155c .L0 
     /tmp/cc3zLDNg.s:2385   .text.ddr_setup:0000000000001566 .L0 
     /tmp/cc3zLDNg.s:2388   .text.ddr_setup:0000000000001570 .L0 
     /tmp/cc3zLDNg.s:2390   .text.ddr_setup:0000000000001576 .L0 
     /tmp/cc3zLDNg.s:2394   .text.ddr_setup:0000000000001584 .L0 
     /tmp/cc3zLDNg.s:2397   .text.ddr_setup:0000000000001588 .L0 
     /tmp/cc3zLDNg.s:2400   .text.ddr_setup:0000000000001592 .L0 
     /tmp/cc3zLDNg.s:2405   .text.ddr_setup:000000000000159c .L0 
     /tmp/cc3zLDNg.s:2408   .text.ddr_setup:00000000000015a0 .L0 
     /tmp/cc3zLDNg.s:2410   .text.ddr_setup:00000000000015a2 .L0 
     /tmp/cc3zLDNg.s:2415   .text.ddr_setup:00000000000015b2 .L0 
     /tmp/cc3zLDNg.s:2420   .text.ddr_setup:00000000000015be .L0 
     /tmp/cc3zLDNg.s:2425   .text.ddr_setup:00000000000015ce .L0 
     /tmp/cc3zLDNg.s:2428   .text.ddr_setup:00000000000015d8 .L0 
     /tmp/cc3zLDNg.s:2431   .text.ddr_setup:00000000000015e2 .L0 
     /tmp/cc3zLDNg.s:2433   .text.ddr_setup:00000000000015e8 .L0 
     /tmp/cc3zLDNg.s:2437   .text.ddr_setup:00000000000015f6 .L0 
     /tmp/cc3zLDNg.s:2440   .text.ddr_setup:00000000000015fa .L0 
     /tmp/cc3zLDNg.s:2443   .text.ddr_setup:0000000000001604 .L0 
     /tmp/cc3zLDNg.s:2447   .text.ddr_setup:0000000000001612 .L0 
     /tmp/cc3zLDNg.s:2450   .text.ddr_setup:000000000000161c .L0 
     /tmp/cc3zLDNg.s:2453   .text.ddr_setup:0000000000001622 .L0 
     /tmp/cc3zLDNg.s:2456   .text.ddr_setup:000000000000162c .L0 
     /tmp/cc3zLDNg.s:2461   .text.ddr_setup:0000000000001636 .L0 
     /tmp/cc3zLDNg.s:2464   .text.ddr_setup:000000000000163a .L0 
     /tmp/cc3zLDNg.s:2466   .text.ddr_setup:000000000000163c .L0 
     /tmp/cc3zLDNg.s:2471   .text.ddr_setup:000000000000164a .L0 
     /tmp/cc3zLDNg.s:2476   .text.ddr_setup:0000000000001656 .L0 
     /tmp/cc3zLDNg.s:2481   .text.ddr_setup:0000000000001666 .L0 
     /tmp/cc3zLDNg.s:2484   .text.ddr_setup:0000000000001670 .L0 
     /tmp/cc3zLDNg.s:2487   .text.ddr_setup:000000000000167a .L0 
     /tmp/cc3zLDNg.s:2489   .text.ddr_setup:000000000000167e .L0 
     /tmp/cc3zLDNg.s:2493   .text.ddr_setup:000000000000168c .L0 
     /tmp/cc3zLDNg.s:2496   .text.ddr_setup:0000000000001690 .L0 
     /tmp/cc3zLDNg.s:2499   .text.ddr_setup:000000000000169a .L0 
     /tmp/cc3zLDNg.s:2504   .text.ddr_setup:00000000000016a4 .L0 
     /tmp/cc3zLDNg.s:2507   .text.ddr_setup:00000000000016a8 .L0 
     /tmp/cc3zLDNg.s:2509   .text.ddr_setup:00000000000016aa .L0 
     /tmp/cc3zLDNg.s:2514   .text.ddr_setup:00000000000016b8 .L0 
     /tmp/cc3zLDNg.s:2519   .text.ddr_setup:00000000000016c4 .L0 
     /tmp/cc3zLDNg.s:2524   .text.ddr_setup:00000000000016d4 .L0 
     /tmp/cc3zLDNg.s:2527   .text.ddr_setup:00000000000016de .L0 
     /tmp/cc3zLDNg.s:2530   .text.ddr_setup:00000000000016e8 .L0 
     /tmp/cc3zLDNg.s:2532   .text.ddr_setup:00000000000016ec .L0 
     /tmp/cc3zLDNg.s:2536   .text.ddr_setup:00000000000016fa .L0 
     /tmp/cc3zLDNg.s:2539   .text.ddr_setup:00000000000016fe .L0 
     /tmp/cc3zLDNg.s:2542   .text.ddr_setup:0000000000001708 .L0 
     /tmp/cc3zLDNg.s:2547   .text.ddr_setup:0000000000001710 .L0 
     /tmp/cc3zLDNg.s:2550   .text.ddr_setup:0000000000001714 .L0 
     /tmp/cc3zLDNg.s:2555   .text.ddr_setup:000000000000171c .L0 
     /tmp/cc3zLDNg.s:2557   .text.ddr_setup:0000000000001720 .L0 
     /tmp/cc3zLDNg.s:2559   .text.ddr_setup:0000000000001724 .L0 
     /tmp/cc3zLDNg.s:2563   .text.ddr_setup:0000000000001726 .L0 
     /tmp/cc3zLDNg.s:2566   .text.ddr_setup:0000000000001730 .L0 
     /tmp/cc3zLDNg.s:2569   .text.ddr_setup:000000000000173a .L0 
     /tmp/cc3zLDNg.s:2574   .text.ddr_setup:0000000000001746 .L0 
     /tmp/cc3zLDNg.s:2578   .text.ddr_setup:0000000000001750 .L0 
     /tmp/cc3zLDNg.s:2581   .text.ddr_setup:000000000000175a .L0 
     /tmp/cc3zLDNg.s:2586   .text.ddr_setup:0000000000001764 .L0 
     /tmp/cc3zLDNg.s:2589   .text.ddr_setup:000000000000176a .L0 
     /tmp/cc3zLDNg.s:2591   .text.ddr_setup:000000000000176e .L0 
     /tmp/cc3zLDNg.s:2594   .text.ddr_setup:0000000000001778 .L0 
     /tmp/cc3zLDNg.s:2599   .text.ddr_setup:0000000000001782 .L0 
     /tmp/cc3zLDNg.s:2602   .text.ddr_setup:0000000000001788 .L0 
     /tmp/cc3zLDNg.s:2605   .text.ddr_setup:000000000000178e .L0 
     /tmp/cc3zLDNg.s:2607   .text.ddr_setup:0000000000001792 .L0 
     /tmp/cc3zLDNg.s:2610   .text.ddr_setup:000000000000179c .L0 
     /tmp/cc3zLDNg.s:2615   .text.ddr_setup:00000000000017a6 .L0 
     /tmp/cc3zLDNg.s:2618   .text.ddr_setup:00000000000017ac .L0 
     /tmp/cc3zLDNg.s:2621   .text.ddr_setup:00000000000017b2 .L0 
     /tmp/cc3zLDNg.s:2623   .text.ddr_setup:00000000000017b6 .L0 
     /tmp/cc3zLDNg.s:2626   .text.ddr_setup:00000000000017c0 .L0 
     /tmp/cc3zLDNg.s:2631   .text.ddr_setup:00000000000017ca .L0 
     /tmp/cc3zLDNg.s:2634   .text.ddr_setup:00000000000017d0 .L0 
     /tmp/cc3zLDNg.s:2637   .text.ddr_setup:00000000000017d6 .L0 
     /tmp/cc3zLDNg.s:2639   .text.ddr_setup:00000000000017da .L0 
     /tmp/cc3zLDNg.s:2642   .text.ddr_setup:00000000000017e4 .L0 
     /tmp/cc3zLDNg.s:2647   .text.ddr_setup:00000000000017ee .L0 
     /tmp/cc3zLDNg.s:2650   .text.ddr_setup:00000000000017f4 .L0 
     /tmp/cc3zLDNg.s:2652   .text.ddr_setup:00000000000017f8 .L0 
     /tmp/cc3zLDNg.s:2655   .text.ddr_setup:0000000000001802 .L0 
     /tmp/cc3zLDNg.s:2660   .text.ddr_setup:000000000000180c .L0 
     /tmp/cc3zLDNg.s:2663   .text.ddr_setup:0000000000001812 .L0 
     /tmp/cc3zLDNg.s:2666   .text.ddr_setup:0000000000001818 .L0 
     /tmp/cc3zLDNg.s:2668   .text.ddr_setup:000000000000181c .L0 
     /tmp/cc3zLDNg.s:2671   .text.ddr_setup:0000000000001826 .L0 
     /tmp/cc3zLDNg.s:2676   .text.ddr_setup:0000000000001830 .L0 
     /tmp/cc3zLDNg.s:2679   .text.ddr_setup:0000000000001836 .L0 
     /tmp/cc3zLDNg.s:2682   .text.ddr_setup:000000000000183c .L0 
     /tmp/cc3zLDNg.s:2684   .text.ddr_setup:0000000000001840 .L0 
     /tmp/cc3zLDNg.s:2687   .text.ddr_setup:000000000000184a .L0 
     /tmp/cc3zLDNg.s:2692   .text.ddr_setup:0000000000001854 .L0 
     /tmp/cc3zLDNg.s:2695   .text.ddr_setup:000000000000185a .L0 
     /tmp/cc3zLDNg.s:2698   .text.ddr_setup:0000000000001860 .L0 
     /tmp/cc3zLDNg.s:2700   .text.ddr_setup:0000000000001864 .L0 
     /tmp/cc3zLDNg.s:2702   .text.ddr_setup:0000000000001868 .L0 
     /tmp/cc3zLDNg.s:2704   .text.ddr_setup:000000000000186c .L0 
     /tmp/cc3zLDNg.s:2707   .text.ddr_setup:0000000000001870 .L0 
     /tmp/cc3zLDNg.s:2709   .text.ddr_setup:0000000000001874 .L0 
     /tmp/cc3zLDNg.s:2712   .text.ddr_setup:0000000000001876 .L0 
     /tmp/cc3zLDNg.s:2718   .text.ddr_setup:0000000000001886 .L0 
     /tmp/cc3zLDNg.s:2722   .text.ddr_setup:000000000000188e .L0 
     /tmp/cc3zLDNg.s:2727   .text.ddr_setup:0000000000001898 .L0 
     /tmp/cc3zLDNg.s:2733   .text.ddr_setup:00000000000018a8 .L0 
     /tmp/cc3zLDNg.s:2737   .text.ddr_setup:00000000000018b2 .L0 
     /tmp/cc3zLDNg.s:2742   .text.ddr_setup:00000000000018bc .L0 
     /tmp/cc3zLDNg.s:2749   .text.ddr_setup:00000000000018d0 .L0 
     /tmp/cc3zLDNg.s:2754   .text.ddr_setup:00000000000018da .L0 
     /tmp/cc3zLDNg.s:2760   .text.ddr_setup:00000000000018e8 .L0 
     /tmp/cc3zLDNg.s:2762   .text.ddr_setup:00000000000018ec .L0 
     /tmp/cc3zLDNg.s:2764   .text.ddr_setup:00000000000018f0 .L0 
     /tmp/cc3zLDNg.s:2766   .text.ddr_setup:00000000000018f4 .L0 
     /tmp/cc3zLDNg.s:2772   .text.ddr_setup:00000000000018fe .L0 
     /tmp/cc3zLDNg.s:2775   .text.ddr_setup:0000000000001908 .L0 
     /tmp/cc3zLDNg.s:2780   .text.ddr_setup:0000000000001914 .L0 
     /tmp/cc3zLDNg.s:2784   .text.ddr_setup:000000000000191e .L0 
     /tmp/cc3zLDNg.s:2787   .text.ddr_setup:0000000000001928 .L0 
     /tmp/cc3zLDNg.s:2790   .text.ddr_setup:0000000000001932 .L0 
     /tmp/cc3zLDNg.s:2795   .text.ddr_setup:000000000000193c .L0 
     /tmp/cc3zLDNg.s:2799   .text.ddr_setup:0000000000001944 .L0 
     /tmp/cc3zLDNg.s:2804   .text.ddr_setup:0000000000001950 .L0 
     /tmp/cc3zLDNg.s:2807   .text.ddr_setup:000000000000195a .L0 
     /tmp/cc3zLDNg.s:2812   .text.ddr_setup:0000000000001964 .L0 
     /tmp/cc3zLDNg.s:2816   .text.ddr_setup:000000000000196c .L0 
     /tmp/cc3zLDNg.s:2821   .text.ddr_setup:0000000000001978 .L0 
     /tmp/cc3zLDNg.s:2823   .text.ddr_setup:000000000000197c .L0 
     /tmp/cc3zLDNg.s:2826   .text.ddr_setup:0000000000001986 .L0 
     /tmp/cc3zLDNg.s:2831   .text.ddr_setup:0000000000001990 .L0 
     /tmp/cc3zLDNg.s:2834   .text.ddr_setup:0000000000001996 .L0 
     /tmp/cc3zLDNg.s:2837   .text.ddr_setup:00000000000019a0 .L0 
     /tmp/cc3zLDNg.s:2842   .text.ddr_setup:00000000000019aa .L0 
     /tmp/cc3zLDNg.s:2845   .text.ddr_setup:00000000000019b0 .L0 
     /tmp/cc3zLDNg.s:2847   .text.ddr_setup:00000000000019b2 .L0 
     /tmp/cc3zLDNg.s:2851   .text.ddr_setup:00000000000019bc .L0 
     /tmp/cc3zLDNg.s:2855   .text.ddr_setup:00000000000019c4 .L0 
     /tmp/cc3zLDNg.s:2860   .text.ddr_setup:00000000000019d0 .L0 
     /tmp/cc3zLDNg.s:2863   .text.ddr_setup:00000000000019da .L0 
     /tmp/cc3zLDNg.s:2868   .text.ddr_setup:00000000000019e4 .L0 
     /tmp/cc3zLDNg.s:2871   .text.ddr_setup:00000000000019ea .L0 
     /tmp/cc3zLDNg.s:2874   .text.ddr_setup:00000000000019f0 .L0 
     /tmp/cc3zLDNg.s:2876   .text.ddr_setup:00000000000019f2 .L0 
     /tmp/cc3zLDNg.s:2880   .text.ddr_setup:00000000000019fc .L0 
     /tmp/cc3zLDNg.s:2885   .text.ddr_setup:0000000000001a0a .L0 
     /tmp/cc3zLDNg.s:2890   .text.ddr_setup:0000000000001a16 .L0 
     /tmp/cc3zLDNg.s:2893   .text.ddr_setup:0000000000001a20 .L0 
     /tmp/cc3zLDNg.s:2898   .text.ddr_setup:0000000000001a2a .L0 
     /tmp/cc3zLDNg.s:2901   .text.ddr_setup:0000000000001a30 .L0 
     /tmp/cc3zLDNg.s:2904   .text.ddr_setup:0000000000001a36 .L0 
     /tmp/cc3zLDNg.s:2906   .text.ddr_setup:0000000000001a38 .L0 
     /tmp/cc3zLDNg.s:2910   .text.ddr_setup:0000000000001a42 .L0 
     /tmp/cc3zLDNg.s:2915   .text.ddr_setup:0000000000001a50 .L0 
     /tmp/cc3zLDNg.s:2920   .text.ddr_setup:0000000000001a5c .L0 
     /tmp/cc3zLDNg.s:2923   .text.ddr_setup:0000000000001a66 .L0 
     /tmp/cc3zLDNg.s:2928   .text.ddr_setup:0000000000001a70 .L0 
     /tmp/cc3zLDNg.s:2931   .text.ddr_setup:0000000000001a76 .L0 
     /tmp/cc3zLDNg.s:2934   .text.ddr_setup:0000000000001a7c .L0 
     /tmp/cc3zLDNg.s:2936   .text.ddr_setup:0000000000001a7e .L0 
     /tmp/cc3zLDNg.s:2940   .text.ddr_setup:0000000000001a88 .L0 
     /tmp/cc3zLDNg.s:2945   .text.ddr_setup:0000000000001a96 .L0 
     /tmp/cc3zLDNg.s:2950   .text.ddr_setup:0000000000001aa2 .L0 
     /tmp/cc3zLDNg.s:2955   .text.ddr_setup:0000000000001ab0 .L0 
     /tmp/cc3zLDNg.s:2961   .text.ddr_setup:0000000000001abc .L0 
     /tmp/cc3zLDNg.s:2966   .text.ddr_setup:0000000000001ac6 .L0 
     /tmp/cc3zLDNg.s:2971   .text.ddr_setup:0000000000001ad4 .L0 
     /tmp/cc3zLDNg.s:2975   .text.ddr_setup:0000000000001adc .L0 
     /tmp/cc3zLDNg.s:2980   .text.ddr_setup:0000000000001ae8 .L0 
     /tmp/cc3zLDNg.s:2984   .text.ddr_setup:0000000000001aec .L0 
     /tmp/cc3zLDNg.s:2989   .text.ddr_setup:0000000000001afa .L0 
     /tmp/cc3zLDNg.s:2992   .text.ddr_setup:0000000000001afe .L0 
     /tmp/cc3zLDNg.s:2996   .text.ddr_setup:0000000000001b0c .L0 
     /tmp/cc3zLDNg.s:2999   .text.ddr_setup:0000000000001b10 .L0 
     /tmp/cc3zLDNg.s:3002   .text.ddr_setup:0000000000001b1a .L0 
     /tmp/cc3zLDNg.s:3006   .text.ddr_setup:0000000000001b22 .L0 
     /tmp/cc3zLDNg.s:3010   .text.ddr_setup:0000000000001b2e .L0 
     /tmp/cc3zLDNg.s:3975   .text.get_num_lanes:0000000000000000 get_num_lanes
     /tmp/cc3zLDNg.s:3013   .text.ddr_setup:0000000000001b32 .L0 
     /tmp/cc3zLDNg.s:3017   .text.ddr_setup:0000000000001b40 .L0 
     /tmp/cc3zLDNg.s:3020   .text.ddr_setup:0000000000001b4a .L0 
     /tmp/cc3zLDNg.s:3025   .text.ddr_setup:0000000000001b54 .L0 
     /tmp/cc3zLDNg.s:3028   .text.ddr_setup:0000000000001b5e .L0 
     /tmp/cc3zLDNg.s:3030   .text.ddr_setup:0000000000001b60 .L0 
     /tmp/cc3zLDNg.s:3035   .text.ddr_setup:0000000000001b6e .L0 
     /tmp/cc3zLDNg.s:3041   .text.ddr_setup:0000000000001b7c .L0 
     /tmp/cc3zLDNg.s:3044   .text.ddr_setup:0000000000001b86 .L0 
     /tmp/cc3zLDNg.s:3047   .text.ddr_setup:0000000000001b8c .L0 
     /tmp/cc3zLDNg.s:3049   .text.ddr_setup:0000000000001b90 .L0 
     /tmp/cc3zLDNg.s:3052   .text.ddr_setup:0000000000001b92 .L0 
     /tmp/cc3zLDNg.s:4360   .text.load_dq:0000000000000000 load_dq
     /tmp/cc3zLDNg.s:3056   .text.ddr_setup:0000000000001ba0 .L0 
     /tmp/cc3zLDNg.s:3061   .text.ddr_setup:0000000000001baa .L0 
     /tmp/cc3zLDNg.s:3069   .text.ddr_setup:0000000000001bbe .L0 
     /tmp/cc3zLDNg.s:4620   .text.write_calibration_using_mtc:0000000000000000 write_calibration_using_mtc
     /tmp/cc3zLDNg.s:3075   .text.ddr_setup:0000000000001bd2 .L0 
     /tmp/cc3zLDNg.s:3080   .text.ddr_setup:0000000000001bde .L0 
     /tmp/cc3zLDNg.s:3086   .text.ddr_setup:0000000000001bf2 .L0 
     /tmp/cc3zLDNg.s:3090   .text.ddr_setup:0000000000001bfc .L0 
     /tmp/cc3zLDNg.s:3093   .text.ddr_setup:0000000000001c06 .L0 
     /tmp/cc3zLDNg.s:3095   .text.ddr_setup:0000000000001c08 .L0 
     /tmp/cc3zLDNg.s:3103   .text.ddr_setup:0000000000001c22 .L0 
     /tmp/cc3zLDNg.s:3106   .text.ddr_setup:0000000000001c2c .L0 
     /tmp/cc3zLDNg.s:3108   .text.ddr_setup:0000000000001c2e .L0 
     /tmp/cc3zLDNg.s:3112   .text.ddr_setup:0000000000001c3a .L0 
     /tmp/cc3zLDNg.s:3115   .text.ddr_setup:0000000000001c3e .L0 
     /tmp/cc3zLDNg.s:3118   .text.ddr_setup:0000000000001c48 .L0 
     /tmp/cc3zLDNg.s:3122   .text.ddr_setup:0000000000001c50 .L0 
     /tmp/cc3zLDNg.s:3125   .text.ddr_setup:0000000000001c5c .L0 
     /tmp/cc3zLDNg.s:3129   .text.ddr_setup:0000000000001c6a .L0 
     /tmp/cc3zLDNg.s:3132   .text.ddr_setup:0000000000001c6e .L0 
     /tmp/cc3zLDNg.s:3135   .text.ddr_setup:0000000000001c7a .L0 
     /tmp/cc3zLDNg.s:3139   .text.ddr_setup:0000000000001c86 .L0 
     /tmp/cc3zLDNg.s:3142   .text.ddr_setup:0000000000001c8a .L0 
     /tmp/cc3zLDNg.s:3147   .text.ddr_setup:0000000000001ca0 .L0 
     /tmp/cc3zLDNg.s:3150   .text.ddr_setup:0000000000001caa .L0 
     /tmp/cc3zLDNg.s:3155   .text.ddr_setup:0000000000001cb4 .L0 
     /tmp/cc3zLDNg.s:3158   .text.ddr_setup:0000000000001cbe .L0 
     /tmp/cc3zLDNg.s:3165   .text.ddr_setup:0000000000001cd8 .L0 
     /tmp/cc3zLDNg.s:3168   .text.ddr_setup:0000000000001ce2 .L0 
     /tmp/cc3zLDNg.s:3172   .text.ddr_setup:0000000000001cea .L0 
     /tmp/cc3zLDNg.s:3175   .text.ddr_setup:0000000000001cf6 .L0 
     /tmp/cc3zLDNg.s:3179   .text.ddr_setup:0000000000001d04 .L0 
     /tmp/cc3zLDNg.s:3182   .text.ddr_setup:0000000000001d08 .L0 
     /tmp/cc3zLDNg.s:3185   .text.ddr_setup:0000000000001d12 .L0 
     /tmp/cc3zLDNg.s:3191   .text.ddr_setup:0000000000001d22 .L0 
     /tmp/cc3zLDNg.s:3195   .text.ddr_setup:0000000000001d2e .L0 
     /tmp/cc3zLDNg.s:3198   .text.ddr_setup:0000000000001d32 .L0 
     /tmp/cc3zLDNg.s:3202   .text.ddr_setup:0000000000001d3e .L0 
     /tmp/cc3zLDNg.s:3205   .text.ddr_setup:0000000000001d42 .L0 
     /tmp/cc3zLDNg.s:3208   .text.ddr_setup:0000000000001d4c .L0 
     /tmp/cc3zLDNg.s:3210   .text.ddr_setup:0000000000001d4e .L0 
     /tmp/cc3zLDNg.s:3214   .text.ddr_setup:0000000000001d5c .L0 
     /tmp/cc3zLDNg.s:3217   .text.ddr_setup:0000000000001d60 .L0 
     /tmp/cc3zLDNg.s:3221   .text.ddr_setup:0000000000001d6e .L0 
     /tmp/cc3zLDNg.s:3225   .text.ddr_setup:0000000000001d72 .L0 
     /tmp/cc3zLDNg.s:3227   .text.ddr_setup:0000000000001d76 .L0 
     /tmp/cc3zLDNg.s:3230   .text.ddr_setup:0000000000001d7c .L0 
     /tmp/cc3zLDNg.s:3233   .text.ddr_setup:0000000000001d86 .L0 
     /tmp/cc3zLDNg.s:3237   .text.ddr_setup:0000000000001d8e .L0 
     /tmp/cc3zLDNg.s:3242   .text.ddr_setup:0000000000001d96 .L0 
     /tmp/cc3zLDNg.s:3246   .text.ddr_setup:0000000000001d9c .L0 
     /tmp/cc3zLDNg.s:4995   .text.MTC_test:0000000000000000 MTC_test
     /tmp/cc3zLDNg.s:3256   .text.ddr_setup:0000000000001dc2 .L0 
     /tmp/cc3zLDNg.s:3259   .text.ddr_setup:0000000000001dcc .L0 
     /tmp/cc3zLDNg.s:3262   .text.ddr_setup:0000000000001dd8 .L0 
     /tmp/cc3zLDNg.s:3272   .text.ddr_setup:0000000000001dfe .L0 
     /tmp/cc3zLDNg.s:3279   .text.ddr_setup:0000000000001e18 .L0 
     /tmp/cc3zLDNg.s:3289   .text.ddr_setup:0000000000001e3e .L0 
     /tmp/cc3zLDNg.s:3296   .text.ddr_setup:0000000000001e58 .L0 
     /tmp/cc3zLDNg.s:3306   .text.ddr_setup:0000000000001e7e .L0 
     /tmp/cc3zLDNg.s:3313   .text.ddr_setup:0000000000001e98 .L0 
     /tmp/cc3zLDNg.s:3323   .text.ddr_setup:0000000000001ebe .L0 
     /tmp/cc3zLDNg.s:3330   .text.ddr_setup:0000000000001ed8 .L0 
     /tmp/cc3zLDNg.s:3340   .text.ddr_setup:0000000000001efe .L0 
     /tmp/cc3zLDNg.s:3347   .text.ddr_setup:0000000000001f18 .L0 
     /tmp/cc3zLDNg.s:3357   .text.ddr_setup:0000000000001f3e .L0 
     /tmp/cc3zLDNg.s:3364   .text.ddr_setup:0000000000001f58 .L0 
     /tmp/cc3zLDNg.s:3374   .text.ddr_setup:0000000000001f7e .L0 
     /tmp/cc3zLDNg.s:3381   .text.ddr_setup:0000000000001f98 .L0 
     /tmp/cc3zLDNg.s:3391   .text.ddr_setup:0000000000001fbe .L0 
     /tmp/cc3zLDNg.s:3398   .text.ddr_setup:0000000000001fd8 .L0 
     /tmp/cc3zLDNg.s:3408   .text.ddr_setup:0000000000001ffe .L0 
     /tmp/cc3zLDNg.s:3415   .text.ddr_setup:0000000000002018 .L0 
     /tmp/cc3zLDNg.s:3425   .text.ddr_setup:000000000000203e .L0 
     /tmp/cc3zLDNg.s:3432   .text.ddr_setup:0000000000002058 .L0 
     /tmp/cc3zLDNg.s:3442   .text.ddr_setup:000000000000207e .L0 
     /tmp/cc3zLDNg.s:3449   .text.ddr_setup:0000000000002098 .L0 
     /tmp/cc3zLDNg.s:3459   .text.ddr_setup:00000000000020be .L0 
     /tmp/cc3zLDNg.s:3466   .text.ddr_setup:00000000000020d8 .L0 
     /tmp/cc3zLDNg.s:3476   .text.ddr_setup:00000000000020fe .L0 
     /tmp/cc3zLDNg.s:3483   .text.ddr_setup:0000000000002118 .L0 
     /tmp/cc3zLDNg.s:3493   .text.ddr_setup:000000000000213e .L0 
     /tmp/cc3zLDNg.s:3500   .text.ddr_setup:0000000000002158 .L0 
     /tmp/cc3zLDNg.s:3510   .text.ddr_setup:000000000000217e .L0 
     /tmp/cc3zLDNg.s:3517   .text.ddr_setup:0000000000002198 .L0 
     /tmp/cc3zLDNg.s:3527   .text.ddr_setup:00000000000021be .L0 
     /tmp/cc3zLDNg.s:3534   .text.ddr_setup:00000000000021d8 .L0 
     /tmp/cc3zLDNg.s:3544   .text.ddr_setup:00000000000021fe .L0 
     /tmp/cc3zLDNg.s:3552   .text.ddr_setup:0000000000002218 .L0 
     /tmp/cc3zLDNg.s:3555   .text.ddr_setup:0000000000002222 .L0 
     /tmp/cc3zLDNg.s:3557   .text.ddr_setup:0000000000002224 .L0 
     /tmp/cc3zLDNg.s:3561   .text.ddr_setup:0000000000002232 .L0 
     /tmp/cc3zLDNg.s:3564   .text.ddr_setup:0000000000002234 .L0 
     /tmp/cc3zLDNg.s:3568   .text.ddr_setup:0000000000002240 .L0 
     /tmp/cc3zLDNg.s:3571   .text.ddr_setup:0000000000002242 .L0 
     /tmp/cc3zLDNg.s:3579   .text.ddr_setup:000000000000225e .L0 
     /tmp/cc3zLDNg.s:3582   .text.ddr_setup:0000000000002268 .L0 
     /tmp/cc3zLDNg.s:3585   .text.ddr_setup:0000000000002272 .L0 
     /tmp/cc3zLDNg.s:3587   .text.ddr_setup:0000000000002274 .L0 
     /tmp/cc3zLDNg.s:3591   .text.ddr_setup:0000000000002282 .L0 
     /tmp/cc3zLDNg.s:3594   .text.ddr_setup:0000000000002284 .L0 
     /tmp/cc3zLDNg.s:3598   .text.ddr_setup:0000000000002292 .L0 
     /tmp/cc3zLDNg.s:3601   .text.ddr_setup:0000000000002294 .L0 
     /tmp/cc3zLDNg.s:3604   .text.ddr_setup:000000000000229e .L0 
     /tmp/cc3zLDNg.s:3606   .text.ddr_setup:00000000000022a0 .L0 
     /tmp/cc3zLDNg.s:3610   .text.ddr_setup:00000000000022ae .L0 
     /tmp/cc3zLDNg.s:3613   .text.ddr_setup:00000000000022b0 .L0 
     /tmp/cc3zLDNg.s:3617   .text.ddr_setup:00000000000022be .L0 
     /tmp/cc3zLDNg.s:3620   .text.ddr_setup:00000000000022c0 .L0 
     /tmp/cc3zLDNg.s:3626   .text.ddr_setup:00000000000022d4 .L0 
     /tmp/cc3zLDNg.s:3629   .text.ddr_setup:00000000000022de .L0 
     /tmp/cc3zLDNg.s:3631   .text.ddr_setup:00000000000022e0 .L0 
     /tmp/cc3zLDNg.s:3635   .text.ddr_setup:00000000000022ee .L0 
     /tmp/cc3zLDNg.s:3638   .text.ddr_setup:00000000000022f0 .L0 
     /tmp/cc3zLDNg.s:3642   .text.ddr_setup:00000000000022fc .L0 
     /tmp/cc3zLDNg.s:3645   .text.ddr_setup:00000000000022fe .L0 
     /tmp/cc3zLDNg.s:3651   .text.ddr_setup:0000000000002312 .L0 
     /tmp/cc3zLDNg.s:3654   .text.ddr_setup:000000000000231c .L0 
     /tmp/cc3zLDNg.s:3660   .text.ddr_setup:0000000000002330 .L0 
     /tmp/cc3zLDNg.s:3665   .text.ddr_setup:0000000000002340 .L0 
     /tmp/cc3zLDNg.s:3668   .text.ddr_setup:000000000000234a .L0 
     /tmp/cc3zLDNg.s:3674   .text.ddr_setup:000000000000235e .L0 
     /tmp/cc3zLDNg.s:3679   .text.ddr_setup:000000000000236e .L0 
     /tmp/cc3zLDNg.s:3682   .text.ddr_setup:0000000000002378 .L0 
     /tmp/cc3zLDNg.s:3685   .text.ddr_setup:0000000000002382 .L0 
     /tmp/cc3zLDNg.s:3687   .text.ddr_setup:0000000000002384 .L0 
     /tmp/cc3zLDNg.s:3691   .text.ddr_setup:0000000000002392 .L0 
     /tmp/cc3zLDNg.s:13236  .sbss.num_rpc_166_retires.14238:0000000000000000 num_rpc_166_retires.14238
     /tmp/cc3zLDNg.s:3694   .text.ddr_setup:0000000000002394 .L0 
     /tmp/cc3zLDNg.s:3697   .text.ddr_setup:00000000000023a0 .L0 
     /tmp/cc3zLDNg.s:3701   .text.ddr_setup:00000000000023a8 .L0 
     /tmp/cc3zLDNg.s:3708   .text.ddr_setup:00000000000023c6 .L0 
     /tmp/cc3zLDNg.s:3715   .text.ddr_setup:00000000000023e0 .L0 
     /tmp/cc3zLDNg.s:3718   .text.ddr_setup:00000000000023ea .L0 
     /tmp/cc3zLDNg.s:3722   .text.ddr_setup:00000000000023f2 .L0 
     /tmp/cc3zLDNg.s:3728   .text.ddr_setup:0000000000002400 .L0 
     /tmp/cc3zLDNg.s:3731   .text.ddr_setup:000000000000240c .L0 
     /tmp/cc3zLDNg.s:3735   .text.ddr_setup:0000000000002418 .L0 
     /tmp/cc3zLDNg.s:3740   .text.ddr_setup:0000000000002424 .L0 
     /tmp/cc3zLDNg.s:3743   .text.ddr_setup:000000000000242e .L0 
     /tmp/cc3zLDNg.s:3747   .text.ddr_setup:000000000000243c .L0 
     /tmp/cc3zLDNg.s:3750   .text.ddr_setup:0000000000002446 .L0 
     /tmp/cc3zLDNg.s:3755   .text.ddr_setup:0000000000002450 .L0 
     /tmp/cc3zLDNg.s:3758   .text.ddr_setup:000000000000245a .L0 
     /tmp/cc3zLDNg.s:3763   .text.ddr_setup:0000000000002466 .L0 
     /tmp/cc3zLDNg.s:3766   .text.ddr_setup:0000000000002470 .L0 
     /tmp/cc3zLDNg.s:3770   .text.ddr_setup:0000000000002478 .L0 
     /tmp/cc3zLDNg.s:3773   .text.ddr_setup:0000000000002482 .L0 
     /tmp/cc3zLDNg.s:3778   .text.ddr_setup:000000000000248c .L0 
     /tmp/cc3zLDNg.s:3782   .text.ddr_setup:000000000000249a .L0 
     /tmp/cc3zLDNg.s:3785   .text.ddr_setup:000000000000249c .L0 
     /tmp/cc3zLDNg.s:3788   .text.ddr_setup:00000000000024a6 .L0 
     /tmp/cc3zLDNg.s:3790   .text.ddr_setup:00000000000024a8 .L0 
     /tmp/cc3zLDNg.s:3794   .text.ddr_setup:00000000000024b6 .L0 
     /tmp/cc3zLDNg.s:3797   .text.ddr_setup:00000000000024b8 .L0 
     /tmp/cc3zLDNg.s:3801   .text.ddr_setup:00000000000024c4 .L0 
     /tmp/cc3zLDNg.s:3804   .text.ddr_setup:00000000000024c6 .L0 
     /tmp/cc3zLDNg.s:3807   .text.ddr_setup:00000000000024d0 .L0 
     /tmp/cc3zLDNg.s:3809   .text.ddr_setup:00000000000024d2 .L0 
     /tmp/cc3zLDNg.s:3813   .text.ddr_setup:00000000000024e0 .L0 
     /tmp/cc3zLDNg.s:3816   .text.ddr_setup:00000000000024e2 .L0 
     /tmp/cc3zLDNg.s:3820   .text.ddr_setup:00000000000024ee .L0 
     /tmp/cc3zLDNg.s:3823   .text.ddr_setup:00000000000024f0 .L0 
     /tmp/cc3zLDNg.s:3826   .text.ddr_setup:00000000000024fa .L0 
     /tmp/cc3zLDNg.s:3828   .text.ddr_setup:00000000000024fc .L0 
     /tmp/cc3zLDNg.s:3832   .text.ddr_setup:000000000000250a .L0 
     /tmp/cc3zLDNg.s:3835   .text.ddr_setup:000000000000250c .L0 
     /tmp/cc3zLDNg.s:3839   .text.ddr_setup:0000000000002518 .L0 
     /tmp/cc3zLDNg.s:3842   .text.ddr_setup:000000000000251a .L0 
     /tmp/cc3zLDNg.s:3845   .text.ddr_setup:0000000000002524 .L0 
     /tmp/cc3zLDNg.s:3847   .text.ddr_setup:0000000000002526 .L0 
     /tmp/cc3zLDNg.s:3851   .text.ddr_setup:0000000000002534 .L0 
     /tmp/cc3zLDNg.s:3854   .text.ddr_setup:0000000000002536 .L0 
     /tmp/cc3zLDNg.s:3858   .text.ddr_setup:0000000000002542 .L0 
     /tmp/cc3zLDNg.s:3861   .text.ddr_setup:0000000000002544 .L0 
     /tmp/cc3zLDNg.s:3865   .text.ddr_setup:0000000000002552 .L0 
     /tmp/cc3zLDNg.s:3868   .text.ddr_setup:0000000000002554 .L0 
     /tmp/cc3zLDNg.s:3872   .text.ddr_setup:0000000000002562 .L0 
../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2039   .text.ddr_setup:0000000000002564 .L0 
     /tmp/cc3zLDNg.s:3885   .text.ddr_setup:0000000000002570 .L0 
     /tmp/cc3zLDNg.s:3889   .text.ddr_setup:000000000000257c .L0 
     /tmp/cc3zLDNg.s:3893   .text.ddr_setup:0000000000002588 .L0 
     /tmp/cc3zLDNg.s:3896   .text.ddr_setup:0000000000002592 .L0 
     /tmp/cc3zLDNg.s:3899   .text.ddr_setup:000000000000259c .L0 
     /tmp/cc3zLDNg.s:3901   .text.ddr_setup:000000000000259e .L0 
     /tmp/cc3zLDNg.s:3907   .text.ddr_setup:00000000000025ac .L0 
     /tmp/cc3zLDNg.s:3911   .text.ddr_setup:00000000000025b6 .L0 
     /tmp/cc3zLDNg.s:3915   .text.ddr_setup:00000000000025c2 .L0 
     /tmp/cc3zLDNg.s:3919   .text.ddr_setup:00000000000025d0 .L0 
     /tmp/cc3zLDNg.s:3922   .text.ddr_setup:00000000000025d2 .L0 
     /tmp/cc3zLDNg.s:3926   .text.ddr_setup:00000000000025d6 .L0 
     /tmp/cc3zLDNg.s:3930   .text.ddr_setup:00000000000025da .L0 
     /tmp/cc3zLDNg.s:3934   .text.ddr_setup:00000000000025de .L0 
     /tmp/cc3zLDNg.s:3938   .text.ddr_setup:00000000000025e2 .L0 
     /tmp/cc3zLDNg.s:3942   .text.ddr_setup:00000000000025e6 .L0 
     /tmp/cc3zLDNg.s:3946   .text.ddr_setup:00000000000025ea .L0 
     /tmp/cc3zLDNg.s:3950   .text.ddr_setup:00000000000025ee .L0 
     /tmp/cc3zLDNg.s:3954   .text.ddr_setup:00000000000025f2 .L0 
     /tmp/cc3zLDNg.s:3957   .text.ddr_setup:00000000000025f4 .L0 
     /tmp/cc3zLDNg.s:3960   .text.ddr_setup:00000000000025f8 .L0 
     /tmp/cc3zLDNg.s:3962   .text.ddr_setup:00000000000025fc .L0 
     /tmp/cc3zLDNg.s:3964   .text.ddr_setup:00000000000025fe .L0 
     /tmp/cc3zLDNg.s:3965   .text.ddr_setup:00000000000025fe .L0 
     /tmp/cc3zLDNg.s:3967   .text.ddr_setup:0000000000002600 .L0 
     /tmp/cc3zLDNg.s:3969   .text.ddr_setup:0000000000002602 .L0 
     /tmp/cc3zLDNg.s:3978   .text.get_num_lanes:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:3979   .text.get_num_lanes:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:3980   .text.get_num_lanes:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:3982   .text.get_num_lanes:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:3984   .text.get_num_lanes:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:3986   .text.get_num_lanes:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:3989   .text.get_num_lanes:000000000000000c .L0 
     /tmp/cc3zLDNg.s:3991   .text.get_num_lanes:0000000000000010 .L0 
     /tmp/cc3zLDNg.s:3993   .text.get_num_lanes:0000000000000014 .L0 
     /tmp/cc3zLDNg.s:3994   .text.get_num_lanes:0000000000000014 .L0 
     /tmp/cc3zLDNg.s:3996   .text.get_num_lanes:0000000000000016 .L0 
     /tmp/cc3zLDNg.s:3998   .text.get_num_lanes:0000000000000018 .L0 
     /tmp/cc3zLDNg.s:4007   .text.set_ddr_mode_reg_and_vs_bits:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4008   .text.set_ddr_mode_reg_and_vs_bits:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4009   .text.set_ddr_mode_reg_and_vs_bits:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:4012   .text.set_ddr_mode_reg_and_vs_bits:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4013   .text.set_ddr_mode_reg_and_vs_bits:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4015   .text.set_ddr_mode_reg_and_vs_bits:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:4019   .text.set_ddr_mode_reg_and_vs_bits:000000000000000e .L0 
     /tmp/cc3zLDNg.s:4022   .text.set_ddr_mode_reg_and_vs_bits:0000000000000014 .L0 
     /tmp/cc3zLDNg.s:4025   .text.set_ddr_mode_reg_and_vs_bits:000000000000001e .L0 
     /tmp/cc3zLDNg.s:4029   .text.set_ddr_mode_reg_and_vs_bits:0000000000000026 .L0 
     /tmp/cc3zLDNg.s:4032   .text.set_ddr_mode_reg_and_vs_bits:0000000000000032 .L0 
     /tmp/cc3zLDNg.s:4035   .text.set_ddr_mode_reg_and_vs_bits:000000000000003c .L0 
     /tmp/cc3zLDNg.s:4038   .text.set_ddr_mode_reg_and_vs_bits:0000000000000044 .L0 
     /tmp/cc3zLDNg.s:4040   .text.set_ddr_mode_reg_and_vs_bits:0000000000000048 .L0 
     /tmp/cc3zLDNg.s:4042   .text.set_ddr_mode_reg_and_vs_bits:000000000000004a .L0 
     /tmp/cc3zLDNg.s:4043   .text.set_ddr_mode_reg_and_vs_bits:000000000000004a .L0 
     /tmp/cc3zLDNg.s:4045   .text.set_ddr_mode_reg_and_vs_bits:000000000000004c .L0 
     /tmp/cc3zLDNg.s:4047   .text.set_ddr_mode_reg_and_vs_bits:000000000000004e .L0 
     /tmp/cc3zLDNg.s:4056   .text.set_ddr_rpc_regs:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4057   .text.set_ddr_rpc_regs:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4058   .text.set_ddr_rpc_regs:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:4061   .text.set_ddr_rpc_regs:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4062   .text.set_ddr_rpc_regs:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4064   .text.set_ddr_rpc_regs:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:4068   .text.set_ddr_rpc_regs:000000000000000e .L0 
     /tmp/cc3zLDNg.s:4093   .text.set_ddr_rpc_regs:0000000000000040 .L0 
     /tmp/cc3zLDNg.s:4096   .text.set_ddr_rpc_regs:000000000000004a .L0 
     /tmp/cc3zLDNg.s:4098   .text.set_ddr_rpc_regs:000000000000004e .L0 
     /tmp/cc3zLDNg.s:4101   .text.set_ddr_rpc_regs:0000000000000050 .L0 
     /tmp/cc3zLDNg.s:4104   .text.set_ddr_rpc_regs:000000000000005a .L0 
     /tmp/cc3zLDNg.s:4107   .text.set_ddr_rpc_regs:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:4110   .text.set_ddr_rpc_regs:000000000000006a .L0 
     /tmp/cc3zLDNg.s:4112   .text.set_ddr_rpc_regs:000000000000006e .L0 
     /tmp/cc3zLDNg.s:4115   .text.set_ddr_rpc_regs:0000000000000070 .L0 
     /tmp/cc3zLDNg.s:4118   .text.set_ddr_rpc_regs:000000000000007a .L0 
     /tmp/cc3zLDNg.s:4121   .text.set_ddr_rpc_regs:0000000000000080 .L0 
     /tmp/cc3zLDNg.s:4124   .text.set_ddr_rpc_regs:000000000000008a .L0 
     /tmp/cc3zLDNg.s:4127   .text.set_ddr_rpc_regs:0000000000000090 .L0 
     /tmp/cc3zLDNg.s:4130   .text.set_ddr_rpc_regs:000000000000009a .L0 
     /tmp/cc3zLDNg.s:4133   .text.set_ddr_rpc_regs:00000000000000a0 .L0 
     /tmp/cc3zLDNg.s:4136   .text.set_ddr_rpc_regs:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:4138   .text.set_ddr_rpc_regs:00000000000000ae .L0 
     /tmp/cc3zLDNg.s:4141   .text.set_ddr_rpc_regs:00000000000000b0 .L0 
     /tmp/cc3zLDNg.s:4144   .text.set_ddr_rpc_regs:00000000000000ba .L0 
     /tmp/cc3zLDNg.s:4147   .text.set_ddr_rpc_regs:00000000000000c0 .L0 
     /tmp/cc3zLDNg.s:4150   .text.set_ddr_rpc_regs:00000000000000ca .L0 
     /tmp/cc3zLDNg.s:4153   .text.set_ddr_rpc_regs:00000000000000d0 .L0 
     /tmp/cc3zLDNg.s:4156   .text.set_ddr_rpc_regs:00000000000000da .L0 
     /tmp/cc3zLDNg.s:4159   .text.set_ddr_rpc_regs:00000000000000e0 .L0 
     /tmp/cc3zLDNg.s:4162   .text.set_ddr_rpc_regs:00000000000000ea .L0 
     /tmp/cc3zLDNg.s:4164   .text.set_ddr_rpc_regs:00000000000000ee .L0 
     /tmp/cc3zLDNg.s:4167   .text.set_ddr_rpc_regs:00000000000000f0 .L0 
     /tmp/cc3zLDNg.s:4170   .text.set_ddr_rpc_regs:00000000000000fa .L0 
     /tmp/cc3zLDNg.s:4173   .text.set_ddr_rpc_regs:0000000000000100 .L0 
     /tmp/cc3zLDNg.s:4176   .text.set_ddr_rpc_regs:000000000000010a .L0 
     /tmp/cc3zLDNg.s:4179   .text.set_ddr_rpc_regs:0000000000000110 .L0 
     /tmp/cc3zLDNg.s:4182   .text.set_ddr_rpc_regs:000000000000011a .L0 
     /tmp/cc3zLDNg.s:4185   .text.set_ddr_rpc_regs:000000000000011e .L0 
     /tmp/cc3zLDNg.s:4188   .text.set_ddr_rpc_regs:0000000000000128 .L0 
     /tmp/cc3zLDNg.s:4191   .text.set_ddr_rpc_regs:000000000000012e .L0 
     /tmp/cc3zLDNg.s:4194   .text.set_ddr_rpc_regs:0000000000000130 .L0 
     /tmp/cc3zLDNg.s:4197   .text.set_ddr_rpc_regs:000000000000013a .L0 
     /tmp/cc3zLDNg.s:4200   .text.set_ddr_rpc_regs:0000000000000140 .L0 
     /tmp/cc3zLDNg.s:4203   .text.set_ddr_rpc_regs:000000000000014a .L0 
     /tmp/cc3zLDNg.s:4206   .text.set_ddr_rpc_regs:0000000000000150 .L0 
     /tmp/cc3zLDNg.s:4209   .text.set_ddr_rpc_regs:000000000000015a .L0 
     /tmp/cc3zLDNg.s:4211   .text.set_ddr_rpc_regs:000000000000015e .L0 
     /tmp/cc3zLDNg.s:4214   .text.set_ddr_rpc_regs:0000000000000168 .L0 
     /tmp/cc3zLDNg.s:4217   .text.set_ddr_rpc_regs:000000000000016e .L0 
     /tmp/cc3zLDNg.s:4220   .text.set_ddr_rpc_regs:0000000000000178 .L0 
     /tmp/cc3zLDNg.s:4223   .text.set_ddr_rpc_regs:000000000000017e .L0 
     /tmp/cc3zLDNg.s:4226   .text.set_ddr_rpc_regs:0000000000000188 .L0 
     /tmp/cc3zLDNg.s:4229   .text.set_ddr_rpc_regs:000000000000018e .L0 
     /tmp/cc3zLDNg.s:4232   .text.set_ddr_rpc_regs:0000000000000198 .L0 
     /tmp/cc3zLDNg.s:4235   .text.set_ddr_rpc_regs:000000000000019e .L0 
     /tmp/cc3zLDNg.s:4238   .text.set_ddr_rpc_regs:00000000000001a8 .L0 
     /tmp/cc3zLDNg.s:4241   .text.set_ddr_rpc_regs:00000000000001ae .L0 
     /tmp/cc3zLDNg.s:4244   .text.set_ddr_rpc_regs:00000000000001b8 .L0 
     /tmp/cc3zLDNg.s:4246   .text.set_ddr_rpc_regs:00000000000001bc .L0 
     /tmp/cc3zLDNg.s:4249   .text.set_ddr_rpc_regs:00000000000001c6 .L0 
     /tmp/cc3zLDNg.s:4253   .text.set_ddr_rpc_regs:00000000000001d4 .L0 
     /tmp/cc3zLDNg.s:8774   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000000 config_ddr_io_pull_up_downs_rpc_bits
     /tmp/cc3zLDNg.s:4257   .text.set_ddr_rpc_regs:00000000000001e2 .L0 
     /tmp/cc3zLDNg.s:4259   .text.set_ddr_rpc_regs:00000000000001e6 .L0 
     /tmp/cc3zLDNg.s:4261   .text.set_ddr_rpc_regs:00000000000001e8 .L0 
     /tmp/cc3zLDNg.s:4262   .text.set_ddr_rpc_regs:00000000000001e8 .L0 
     /tmp/cc3zLDNg.s:4264   .text.set_ddr_rpc_regs:00000000000001ea .L0 
     /tmp/cc3zLDNg.s:4266   .text.set_ddr_rpc_regs:00000000000001ec .L0 
     /tmp/cc3zLDNg.s:4275   .text.ddr_off_mode:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4276   .text.ddr_off_mode:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4277   .text.ddr_off_mode:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:4280   .text.ddr_off_mode:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4281   .text.ddr_off_mode:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4283   .text.ddr_off_mode:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:4285   .text.ddr_off_mode:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:4288   .text.ddr_off_mode:0000000000000012 .L0 
     /tmp/cc3zLDNg.s:4290   .text.ddr_off_mode:0000000000000016 .L0 
     /tmp/cc3zLDNg.s:4293   .text.ddr_off_mode:0000000000000020 .L0 
     /tmp/cc3zLDNg.s:4295   .text.ddr_off_mode:0000000000000024 .L0 
     /tmp/cc3zLDNg.s:4298   .text.ddr_off_mode:000000000000002e .L0 
     /tmp/cc3zLDNg.s:4301   .text.ddr_off_mode:0000000000000034 .L0 
     /tmp/cc3zLDNg.s:4304   .text.ddr_off_mode:000000000000003e .L0 
     /tmp/cc3zLDNg.s:4307   .text.ddr_off_mode:0000000000000044 .L0 
     /tmp/cc3zLDNg.s:4310   .text.ddr_off_mode:000000000000004e .L0 
     /tmp/cc3zLDNg.s:4313   .text.ddr_off_mode:0000000000000054 .L0 
     /tmp/cc3zLDNg.s:4316   .text.ddr_off_mode:000000000000005e .L0 
     /tmp/cc3zLDNg.s:4319   .text.ddr_off_mode:0000000000000064 .L0 
     /tmp/cc3zLDNg.s:4322   .text.ddr_off_mode:000000000000006e .L0 
     /tmp/cc3zLDNg.s:4325   .text.ddr_off_mode:0000000000000074 .L0 
     /tmp/cc3zLDNg.s:4328   .text.ddr_off_mode:000000000000007e .L0 
     /tmp/cc3zLDNg.s:4331   .text.ddr_off_mode:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:4334   .text.ddr_off_mode:000000000000008e .L0 
     /tmp/cc3zLDNg.s:4337   .text.ddr_off_mode:0000000000000094 .L0 
     /tmp/cc3zLDNg.s:4340   .text.ddr_off_mode:000000000000009e .L0 
     /tmp/cc3zLDNg.s:4342   .text.ddr_off_mode:00000000000000a2 .L0 
     /tmp/cc3zLDNg.s:4344   .text.ddr_off_mode:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:4346   .text.ddr_off_mode:00000000000000ac .L0 
     /tmp/cc3zLDNg.s:4347   .text.ddr_off_mode:00000000000000ae .L0 
     /tmp/cc3zLDNg.s:4349   .text.ddr_off_mode:00000000000000b0 .L0 
     /tmp/cc3zLDNg.s:4350   .text.ddr_off_mode:00000000000000b0 .L0 
     /tmp/cc3zLDNg.s:4352   .text.ddr_off_mode:00000000000000b2 .L0 
     /tmp/cc3zLDNg.s:4354   .text.ddr_off_mode:00000000000000b4 .L0 
     /tmp/cc3zLDNg.s:4363   .text.load_dq:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4364   .text.load_dq:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4365   .text.load_dq:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:4367   .text.load_dq:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:4369   .text.load_dq:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4373   .text.load_dq:000000000000000c .L0 
     /tmp/cc3zLDNg.s:4378   .text.load_dq:000000000000001a .L0 
     /tmp/cc3zLDNg.s:4381   .text.load_dq:0000000000000024 .L0 
     /tmp/cc3zLDNg.s:4387   .text.load_dq:000000000000002e .L0 
     /tmp/cc3zLDNg.s:4390   .text.load_dq:0000000000000038 .L0 
     /tmp/cc3zLDNg.s:4395   .text.load_dq:0000000000000044 .L0 
     /tmp/cc3zLDNg.s:4398   .text.load_dq:000000000000004e .L0 
     /tmp/cc3zLDNg.s:4402   .text.load_dq:0000000000000056 .L0 
     /tmp/cc3zLDNg.s:4407   .text.load_dq:000000000000005e .L0 
     /tmp/cc3zLDNg.s:4410   .text.load_dq:0000000000000068 .L0 
     /tmp/cc3zLDNg.s:4415   .text.load_dq:0000000000000072 .L0 
     /tmp/cc3zLDNg.s:4418   .text.load_dq:000000000000007c .L0 
     /tmp/cc3zLDNg.s:4423   .text.load_dq:0000000000000088 .L0 
     /tmp/cc3zLDNg.s:4428   .text.load_dq:0000000000000096 .L0 
     /tmp/cc3zLDNg.s:4433   .text.load_dq:00000000000000a4 .L0 
     /tmp/cc3zLDNg.s:4436   .text.load_dq:00000000000000ae .L0 
     /tmp/cc3zLDNg.s:4440   .text.load_dq:00000000000000ba .L0 
     /tmp/cc3zLDNg.s:4446   .text.load_dq:00000000000000c4 .L0 
     /tmp/cc3zLDNg.s:4462   .text.load_dq:00000000000000f6 .L0 
     /tmp/cc3zLDNg.s:4465   .text.load_dq:0000000000000100 .L0 
     /tmp/cc3zLDNg.s:4469   .text.load_dq:0000000000000108 .L0 
     /tmp/cc3zLDNg.s:4474   .text.load_dq:0000000000000116 .L0 
     /tmp/cc3zLDNg.s:4477   .text.load_dq:0000000000000120 .L0 
     /tmp/cc3zLDNg.s:4483   .text.load_dq:000000000000012a .L0 
     /tmp/cc3zLDNg.s:4486   .text.load_dq:0000000000000134 .L0 
     /tmp/cc3zLDNg.s:4491   .text.load_dq:0000000000000140 .L0 
     /tmp/cc3zLDNg.s:4494   .text.load_dq:000000000000014a .L0 
     /tmp/cc3zLDNg.s:4498   .text.load_dq:0000000000000152 .L0 
     /tmp/cc3zLDNg.s:4503   .text.load_dq:000000000000015a .L0 
     /tmp/cc3zLDNg.s:4506   .text.load_dq:0000000000000164 .L0 
     /tmp/cc3zLDNg.s:4511   .text.load_dq:000000000000016e .L0 
     /tmp/cc3zLDNg.s:4513   .text.load_dq:0000000000000172 .L0 
     /tmp/cc3zLDNg.s:4514   .text.load_dq:0000000000000172 .L0 
     /tmp/cc3zLDNg.s:4516   .text.load_dq:0000000000000174 .L0 
     /tmp/cc3zLDNg.s:4518   .text.load_dq:0000000000000176 .L0 
     /tmp/cc3zLDNg.s:4524   .text.set_write_calib:0000000000000000 set_write_calib
     /tmp/cc3zLDNg.s:4527   .text.set_write_calib:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4528   .text.set_write_calib:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4529   .text.set_write_calib:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:4531   .text.set_write_calib:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:4533   .text.set_write_calib:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4537   .text.set_write_calib:000000000000000c .L0 
     /tmp/cc3zLDNg.s:4539   .text.set_write_calib:0000000000000010 .L0 
     /tmp/cc3zLDNg.s:4541   .text.set_write_calib:0000000000000014 .L0 
     /tmp/cc3zLDNg.s:4544   .text.set_write_calib:0000000000000020 .L0 
     /tmp/cc3zLDNg.s:4546   .text.set_write_calib:0000000000000024 .L0 
     /tmp/cc3zLDNg.s:4549   .text.set_write_calib:0000000000000026 .L0 
     /tmp/cc3zLDNg.s:4552   .text.set_write_calib:000000000000002c .L0 
     /tmp/cc3zLDNg.s:4558   .text.set_write_calib:000000000000003e .L0 
     /tmp/cc3zLDNg.s:4561   .text.set_write_calib:0000000000000048 .L0 
     /tmp/cc3zLDNg.s:4568   .text.set_write_calib:000000000000005a .L0 
     /tmp/cc3zLDNg.s:4571   .text.set_write_calib:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:4574   .text.set_write_calib:000000000000006a .L0 
     /tmp/cc3zLDNg.s:4578   .text.set_write_calib:0000000000000074 .L0 
     /tmp/cc3zLDNg.s:4583   .text.set_write_calib:000000000000007e .L0 
     /tmp/cc3zLDNg.s:4589   .text.set_write_calib:0000000000000092 .L0 
     /tmp/cc3zLDNg.s:4592   .text.set_write_calib:000000000000009c .L0 
     /tmp/cc3zLDNg.s:4597   .text.set_write_calib:00000000000000a6 .L0 
     /tmp/cc3zLDNg.s:4600   .text.set_write_calib:00000000000000b0 .L0 
     /tmp/cc3zLDNg.s:4603   .text.set_write_calib:00000000000000ba .L0 
     /tmp/cc3zLDNg.s:4607   .text.set_write_calib:00000000000000c2 .L0 
     /tmp/cc3zLDNg.s:4609   .text.set_write_calib:00000000000000c6 .L0 
     /tmp/cc3zLDNg.s:4610   .text.set_write_calib:00000000000000c6 .L0 
     /tmp/cc3zLDNg.s:4612   .text.set_write_calib:00000000000000c8 .L0 
     /tmp/cc3zLDNg.s:4614   .text.set_write_calib:00000000000000ca .L0 
     /tmp/cc3zLDNg.s:4623   .text.write_calibration_using_mtc:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4624   .text.write_calibration_using_mtc:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4625   .text.write_calibration_using_mtc:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:4628   .text.write_calibration_using_mtc:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4629   .text.write_calibration_using_mtc:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:4631   .text.write_calibration_using_mtc:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:4635   .text.write_calibration_using_mtc:000000000000000e .L0 
     /tmp/cc3zLDNg.s:4637   .text.write_calibration_using_mtc:0000000000000012 .L0 
     /tmp/cc3zLDNg.s:4639   .text.write_calibration_using_mtc:0000000000000016 .L0 
     /tmp/cc3zLDNg.s:4642   .text.write_calibration_using_mtc:000000000000001c .L0 
     /tmp/cc3zLDNg.s:4645   .text.write_calibration_using_mtc:0000000000000028 .L0 
     /tmp/cc3zLDNg.s:4648   .text.write_calibration_using_mtc:0000000000000032 .L0 
     /tmp/cc3zLDNg.s:4653   .text.write_calibration_using_mtc:000000000000003c .L0 
     /tmp/cc3zLDNg.s:4655   .text.write_calibration_using_mtc:0000000000000040 .L0 
     /tmp/cc3zLDNg.s:4658   .text.write_calibration_using_mtc:0000000000000042 .L0 
     /tmp/cc3zLDNg.s:4661   .text.write_calibration_using_mtc:000000000000004c .L0 
     /tmp/cc3zLDNg.s:4666   .text.write_calibration_using_mtc:0000000000000058 .L0 
     /tmp/cc3zLDNg.s:4668   .text.write_calibration_using_mtc:000000000000005c .L0 
     /tmp/cc3zLDNg.s:4672   .text.write_calibration_using_mtc:000000000000005e .L0 
     /tmp/cc3zLDNg.s:4679   .text.write_calibration_using_mtc:000000000000006e .L0 
     /tmp/cc3zLDNg.s:4681   .text.write_calibration_using_mtc:0000000000000072 .L0 
     /tmp/cc3zLDNg.s:4691   .text.write_calibration_using_mtc:0000000000000092 .L0 
     /tmp/cc3zLDNg.s:4693   .text.write_calibration_using_mtc:0000000000000096 .L0 
     /tmp/cc3zLDNg.s:4695   .text.write_calibration_using_mtc:000000000000009a .L0 
     /tmp/cc3zLDNg.s:4697   .text.write_calibration_using_mtc:000000000000009e .L0 
     /tmp/cc3zLDNg.s:4707   .text.write_calibration_using_mtc:00000000000000c0 .L0 
     /tmp/cc3zLDNg.s:4712   .text.write_calibration_using_mtc:00000000000000cc .L0 
     /tmp/cc3zLDNg.s:4722   .text.write_calibration_using_mtc:00000000000000ee .L0 
     /tmp/cc3zLDNg.s:4727   .text.write_calibration_using_mtc:00000000000000fa .L0 
     /tmp/cc3zLDNg.s:4737   .text.write_calibration_using_mtc:000000000000011c .L0 
     /tmp/cc3zLDNg.s:4742   .text.write_calibration_using_mtc:0000000000000128 .L0 
     /tmp/cc3zLDNg.s:4752   .text.write_calibration_using_mtc:000000000000014a .L0 
     /tmp/cc3zLDNg.s:4757   .text.write_calibration_using_mtc:0000000000000156 .L0 
     /tmp/cc3zLDNg.s:4767   .text.write_calibration_using_mtc:0000000000000178 .L0 
     /tmp/cc3zLDNg.s:4772   .text.write_calibration_using_mtc:0000000000000184 .L0 
     /tmp/cc3zLDNg.s:4782   .text.write_calibration_using_mtc:00000000000001a6 .L0 
     /tmp/cc3zLDNg.s:4787   .text.write_calibration_using_mtc:00000000000001b2 .L0 
     /tmp/cc3zLDNg.s:4797   .text.write_calibration_using_mtc:00000000000001d4 .L0 
     /tmp/cc3zLDNg.s:4802   .text.write_calibration_using_mtc:00000000000001e0 .L0 
     /tmp/cc3zLDNg.s:4812   .text.write_calibration_using_mtc:0000000000000202 .L0 
     /tmp/cc3zLDNg.s:4817   .text.write_calibration_using_mtc:000000000000020e .L0 
     /tmp/cc3zLDNg.s:4827   .text.write_calibration_using_mtc:0000000000000230 .L0 
     /tmp/cc3zLDNg.s:4833   .text.write_calibration_using_mtc:000000000000023c .L0 
     /tmp/cc3zLDNg.s:4835   .text.write_calibration_using_mtc:0000000000000240 .L0 
     /tmp/cc3zLDNg.s:4838   .text.write_calibration_using_mtc:0000000000000242 .L0 
     /tmp/cc3zLDNg.s:4841   .text.write_calibration_using_mtc:000000000000024c .L0 
     /tmp/cc3zLDNg.s:4848   .text.write_calibration_using_mtc:000000000000025c .L0 
     /tmp/cc3zLDNg.s:4851   .text.write_calibration_using_mtc:0000000000000260 .L0 
     /tmp/cc3zLDNg.s:4853   .text.write_calibration_using_mtc:0000000000000262 .L0 
     /tmp/cc3zLDNg.s:4856   .text.write_calibration_using_mtc:0000000000000268 .L0 
     /tmp/cc3zLDNg.s:4860   .text.write_calibration_using_mtc:0000000000000270 .L0 
     /tmp/cc3zLDNg.s:4865   .text.write_calibration_using_mtc:000000000000027e .L0 
     /tmp/cc3zLDNg.s:4868   .text.write_calibration_using_mtc:0000000000000288 .L0 
     /tmp/cc3zLDNg.s:4875   .text.write_calibration_using_mtc:0000000000000298 .L0 
     /tmp/cc3zLDNg.s:4881   .text.write_calibration_using_mtc:00000000000002a8 .L0 
     /tmp/cc3zLDNg.s:4883   .text.write_calibration_using_mtc:00000000000002ac .L0 
     /tmp/cc3zLDNg.s:4886   .text.write_calibration_using_mtc:00000000000002ae .L0 
     /tmp/cc3zLDNg.s:4889   .text.write_calibration_using_mtc:00000000000002b8 .L0 
     /tmp/cc3zLDNg.s:4894   .text.write_calibration_using_mtc:00000000000002c4 .L0 
     /tmp/cc3zLDNg.s:4898   .text.write_calibration_using_mtc:00000000000002ca .L0 
     /tmp/cc3zLDNg.s:4900   .text.write_calibration_using_mtc:00000000000002cc .L0 
     /tmp/cc3zLDNg.s:4903   .text.write_calibration_using_mtc:00000000000002d2 .L0 
     /tmp/cc3zLDNg.s:4906   .text.write_calibration_using_mtc:00000000000002d4 .L0 
     /tmp/cc3zLDNg.s:4911   .text.write_calibration_using_mtc:00000000000002de .L0 
     /tmp/cc3zLDNg.s:4914   .text.write_calibration_using_mtc:00000000000002e6 .L0 
     /tmp/cc3zLDNg.s:4919   .text.write_calibration_using_mtc:00000000000002f0 .L0 
     /tmp/cc3zLDNg.s:4921   .text.write_calibration_using_mtc:00000000000002f4 .L0 
     /tmp/cc3zLDNg.s:4926   .text.write_calibration_using_mtc:00000000000002f6 .L0 
     /tmp/cc3zLDNg.s:4931   .text.write_calibration_using_mtc:0000000000000300 .L0 
     /tmp/cc3zLDNg.s:4941   .text.write_calibration_using_mtc:0000000000000316 .L0 
     /tmp/cc3zLDNg.s:4946   .text.write_calibration_using_mtc:0000000000000318 .L0 
     /tmp/cc3zLDNg.s:4948   .text.write_calibration_using_mtc:000000000000031c .L0 
     /tmp/cc3zLDNg.s:4950   .text.write_calibration_using_mtc:000000000000031e .L0 
     /tmp/cc3zLDNg.s:4957   .text.write_calibration_using_mtc:000000000000032e .L0 
     /tmp/cc3zLDNg.s:4965   .text.write_calibration_using_mtc:0000000000000342 .L0 
     /tmp/cc3zLDNg.s:4968   .text.write_calibration_using_mtc:0000000000000344 .L0 
     /tmp/cc3zLDNg.s:4970   .text.write_calibration_using_mtc:0000000000000348 .L0 
     /tmp/cc3zLDNg.s:4972   .text.write_calibration_using_mtc:000000000000034a .L0 
     /tmp/cc3zLDNg.s:4977   .text.write_calibration_using_mtc:0000000000000358 .L0 
     /tmp/cc3zLDNg.s:4980   .text.write_calibration_using_mtc:0000000000000360 .L0 
     /tmp/cc3zLDNg.s:4982   .text.write_calibration_using_mtc:0000000000000364 .L0 
     /tmp/cc3zLDNg.s:4984   .text.write_calibration_using_mtc:0000000000000366 .L0 
     /tmp/cc3zLDNg.s:4985   .text.write_calibration_using_mtc:0000000000000366 .L0 
     /tmp/cc3zLDNg.s:4987   .text.write_calibration_using_mtc:0000000000000368 .L0 
     /tmp/cc3zLDNg.s:4989   .text.write_calibration_using_mtc:000000000000036a .L0 
     /tmp/cc3zLDNg.s:4998   .text.MTC_test:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:4999   .text.MTC_test:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:5000   .text.MTC_test:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:5002   .text.MTC_test:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:5004   .text.MTC_test:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:5016   .text.MTC_test:0000000000000026 .L0 
     /tmp/cc3zLDNg.s:5019   .text.MTC_test:000000000000002c .L0 
     /tmp/cc3zLDNg.s:5022   .text.MTC_test:0000000000000030 .L0 
     /tmp/cc3zLDNg.s:5024   .text.MTC_test:0000000000000032 .L0 
     /tmp/cc3zLDNg.s:5027   .text.MTC_test:0000000000000038 .L0 
     /tmp/cc3zLDNg.s:5031   .text.MTC_test:000000000000003e .L0 
     /tmp/cc3zLDNg.s:5034   .text.MTC_test:0000000000000048 .L0 
     /tmp/cc3zLDNg.s:5038   .text.MTC_test:0000000000000050 .L0 
     /tmp/cc3zLDNg.s:5041   .text.MTC_test:000000000000005a .L0 
     /tmp/cc3zLDNg.s:5045   .text.MTC_test:0000000000000062 .L0 
     /tmp/cc3zLDNg.s:5048   .text.MTC_test:000000000000006c .L0 
     /tmp/cc3zLDNg.s:5053   .text.MTC_test:0000000000000078 .L0 
     /tmp/cc3zLDNg.s:5058   .text.MTC_test:0000000000000086 .L0 
     /tmp/cc3zLDNg.s:5061   .text.MTC_test:0000000000000090 .L0 
     /tmp/cc3zLDNg.s:5068   .text.MTC_test:000000000000009c .L0 
     /tmp/cc3zLDNg.s:5071   .text.MTC_test:00000000000000a6 .L0 
     /tmp/cc3zLDNg.s:5076   .text.MTC_test:00000000000000ae .L0 
     /tmp/cc3zLDNg.s:5081   .text.MTC_test:00000000000000bc .L0 
     /tmp/cc3zLDNg.s:5084   .text.MTC_test:00000000000000c6 .L0 
     /tmp/cc3zLDNg.s:5087   .text.MTC_test:00000000000000ce .L0 
     /tmp/cc3zLDNg.s:5091   .text.MTC_test:00000000000000d6 .L0 
     /tmp/cc3zLDNg.s:5094   .text.MTC_test:00000000000000de .L0 
     /tmp/cc3zLDNg.s:5097   .text.MTC_test:00000000000000e8 .L0 
     /tmp/cc3zLDNg.s:5099   .text.MTC_test:00000000000000ea .L0 
     /tmp/cc3zLDNg.s:5105   .text.MTC_test:00000000000000f4 .L0 
     /tmp/cc3zLDNg.s:5108   .text.MTC_test:00000000000000fe .L0 
     /tmp/cc3zLDNg.s:5112   .text.MTC_test:0000000000000106 .L0 
     /tmp/cc3zLDNg.s:5115   .text.MTC_test:0000000000000110 .L0 
     /tmp/cc3zLDNg.s:5120   .text.MTC_test:0000000000000118 .L0 
     /tmp/cc3zLDNg.s:5123   .text.MTC_test:0000000000000122 .L0 
     /tmp/cc3zLDNg.s:5129   .text.MTC_test:000000000000012e .L0 
     /tmp/cc3zLDNg.s:5132   .text.MTC_test:0000000000000138 .L0 
     /tmp/cc3zLDNg.s:5137   .text.MTC_test:0000000000000142 .L0 
     /tmp/cc3zLDNg.s:5140   .text.MTC_test:000000000000014c .L0 
     /tmp/cc3zLDNg.s:5145   .text.MTC_test:0000000000000156 .L0 
     /tmp/cc3zLDNg.s:5148   .text.MTC_test:0000000000000160 .L0 
     /tmp/cc3zLDNg.s:5153   .text.MTC_test:000000000000016a .L0 
     /tmp/cc3zLDNg.s:5156   .text.MTC_test:0000000000000174 .L0 
     /tmp/cc3zLDNg.s:5161   .text.MTC_test:000000000000017e .L0 
     /tmp/cc3zLDNg.s:5164   .text.MTC_test:0000000000000188 .L0 
     /tmp/cc3zLDNg.s:5169   .text.MTC_test:0000000000000192 .L0 
     /tmp/cc3zLDNg.s:5174   .text.MTC_test:000000000000019c .L0 
     /tmp/cc3zLDNg.s:5176   .text.MTC_test:000000000000019e .L0 
     /tmp/cc3zLDNg.s:5191   .text.MTC_test:00000000000001d0 .L0 
     /tmp/cc3zLDNg.s:5207   .text.MTC_test:0000000000000202 .L0 
     /tmp/cc3zLDNg.s:5223   .text.MTC_test:0000000000000236 .L0 
     /tmp/cc3zLDNg.s:5239   .text.MTC_test:000000000000026a .L0 
     /tmp/cc3zLDNg.s:5252   .text.MTC_test:0000000000000292 .L0 
     /tmp/cc3zLDNg.s:5257   .text.MTC_test:000000000000029c .L0 
     /tmp/cc3zLDNg.s:5259   .text.MTC_test:000000000000029e .L0 
     /tmp/cc3zLDNg.s:5275   .text.MTC_test:00000000000002d2 .L0 
     /tmp/cc3zLDNg.s:5291   .text.MTC_test:0000000000000306 .L0 
     /tmp/cc3zLDNg.s:5307   .text.MTC_test:000000000000033a .L0 
     /tmp/cc3zLDNg.s:5323   .text.MTC_test:000000000000036e .L0 
     /tmp/cc3zLDNg.s:5336   .text.MTC_test:0000000000000396 .L0 
     /tmp/cc3zLDNg.s:5341   .text.MTC_test:00000000000003a0 .L0 
     /tmp/cc3zLDNg.s:5343   .text.MTC_test:00000000000003a4 .L0 
     /tmp/cc3zLDNg.s:5359   .text.MTC_test:00000000000003d8 .L0 
     /tmp/cc3zLDNg.s:5375   .text.MTC_test:000000000000040c .L0 
     /tmp/cc3zLDNg.s:5391   .text.MTC_test:0000000000000440 .L0 
     /tmp/cc3zLDNg.s:5407   .text.MTC_test:0000000000000474 .L0 
     /tmp/cc3zLDNg.s:5423   .text.MTC_test:00000000000004a4 .L0 
     /tmp/cc3zLDNg.s:5428   .text.MTC_test:00000000000004ae .L0 
     /tmp/cc3zLDNg.s:5430   .text.MTC_test:00000000000004b2 .L0 
     /tmp/cc3zLDNg.s:5446   .text.MTC_test:00000000000004e6 .L0 
     /tmp/cc3zLDNg.s:5462   .text.MTC_test:000000000000051a .L0 
     /tmp/cc3zLDNg.s:5477   .text.MTC_test:000000000000054a .L0 
     /tmp/cc3zLDNg.s:5492   .text.MTC_test:000000000000057c .L0 
     /tmp/cc3zLDNg.s:5509   .text.MTC_test:00000000000005ae .L0 
     /tmp/cc3zLDNg.s:5514   .text.MTC_test:00000000000005b8 .L0 
     /tmp/cc3zLDNg.s:5516   .text.MTC_test:00000000000005ba .L0 
     /tmp/cc3zLDNg.s:5528   .text.MTC_test:00000000000005e2 .L0 
     /tmp/cc3zLDNg.s:5543   .text.MTC_test:0000000000000612 .L0 
     /tmp/cc3zLDNg.s:5558   .text.MTC_test:0000000000000644 .L0 
     /tmp/cc3zLDNg.s:5574   .text.MTC_test:0000000000000678 .L0 
     /tmp/cc3zLDNg.s:5591   .text.MTC_test:00000000000006aa .L0 
     /tmp/cc3zLDNg.s:5594   .text.MTC_test:00000000000006b4 .L0 
     /tmp/cc3zLDNg.s:5598   .text.MTC_test:00000000000006bc .L0 
     /tmp/cc3zLDNg.s:5601   .text.MTC_test:00000000000006c6 .L0 
     /tmp/cc3zLDNg.s:5605   .text.MTC_test:00000000000006ce .L0 
     /tmp/cc3zLDNg.s:5608   .text.MTC_test:00000000000006d8 .L0 
     /tmp/cc3zLDNg.s:5613   .text.MTC_test:00000000000006e2 .L0 
     /tmp/cc3zLDNg.s:5615   .text.MTC_test:00000000000006e6 .L0 
     /tmp/cc3zLDNg.s:5618   .text.MTC_test:00000000000006e8 .L0 
     /tmp/cc3zLDNg.s:5622   .text.MTC_test:00000000000006f2 .L0 
     /tmp/cc3zLDNg.s:5624   .text.MTC_test:00000000000006f6 .L0 
     /tmp/cc3zLDNg.s:5627   .text.MTC_test:00000000000006fe .L0 
     /tmp/cc3zLDNg.s:5631   .text.MTC_test:0000000000000702 .L0 
     /tmp/cc3zLDNg.s:5634   .text.MTC_test:000000000000070c .L0 
     /tmp/cc3zLDNg.s:5639   .text.MTC_test:0000000000000716 .L0 
     /tmp/cc3zLDNg.s:5642   .text.MTC_test:000000000000071a .L0 
     /tmp/cc3zLDNg.s:5645   .text.MTC_test:000000000000071c .L0 
     /tmp/cc3zLDNg.s:5648   .text.MTC_test:0000000000000726 .L0 
     /tmp/cc3zLDNg.s:5653   .text.MTC_test:0000000000000730 .L0 
     /tmp/cc3zLDNg.s:5658   .text.MTC_test:000000000000073a .L0 
     /tmp/cc3zLDNg.s:5660   .text.MTC_test:000000000000073e .L0 
     /tmp/cc3zLDNg.s:5661   .text.MTC_test:000000000000073e .L0 
     /tmp/cc3zLDNg.s:5663   .text.MTC_test:0000000000000740 .L0 
     /tmp/cc3zLDNg.s:5665   .text.MTC_test:0000000000000742 .L0 
     /tmp/cc3zLDNg.s:5674   .text.init_ddrc:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:5675   .text.init_ddrc:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:5676   .text.init_ddrc:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:5678   .text.init_ddrc:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:5680   .text.init_ddrc:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:5682   .text.init_ddrc:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:5685   .text.init_ddrc:0000000000000010 .L0 
     /tmp/cc3zLDNg.s:5689   .text.init_ddrc:0000000000000018 .L0 
     /tmp/cc3zLDNg.s:5692   .text.init_ddrc:0000000000000022 .L0 
     /tmp/cc3zLDNg.s:5697   .text.init_ddrc:000000000000002c .L0 
     /tmp/cc3zLDNg.s:5700   .text.init_ddrc:0000000000000036 .L0 
     /tmp/cc3zLDNg.s:5704   .text.init_ddrc:000000000000003e .L0 
     /tmp/cc3zLDNg.s:5707   .text.init_ddrc:0000000000000048 .L0 
     /tmp/cc3zLDNg.s:5712   .text.init_ddrc:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:5715   .text.init_ddrc:000000000000005c .L0 
     /tmp/cc3zLDNg.s:5720   .text.init_ddrc:0000000000000066 .L0 
     /tmp/cc3zLDNg.s:5723   .text.init_ddrc:0000000000000070 .L0 
     /tmp/cc3zLDNg.s:5729   .text.init_ddrc:000000000000007e .L0 
     /tmp/cc3zLDNg.s:5732   .text.init_ddrc:0000000000000088 .L0 
     /tmp/cc3zLDNg.s:5736   .text.init_ddrc:0000000000000090 .L0 
     /tmp/cc3zLDNg.s:5739   .text.init_ddrc:000000000000009a .L0 
     /tmp/cc3zLDNg.s:5745   .text.init_ddrc:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:5748   .text.init_ddrc:00000000000000b4 .L0 
     /tmp/cc3zLDNg.s:5754   .text.init_ddrc:00000000000000c4 .L0 
     /tmp/cc3zLDNg.s:5757   .text.init_ddrc:00000000000000ce .L0 
     /tmp/cc3zLDNg.s:5763   .text.init_ddrc:00000000000000de .L0 
     /tmp/cc3zLDNg.s:5766   .text.init_ddrc:00000000000000e8 .L0 
     /tmp/cc3zLDNg.s:5770   .text.init_ddrc:00000000000000f0 .L0 
     /tmp/cc3zLDNg.s:5773   .text.init_ddrc:00000000000000fa .L0 
     /tmp/cc3zLDNg.s:5779   .text.init_ddrc:000000000000010a .L0 
     /tmp/cc3zLDNg.s:5782   .text.init_ddrc:0000000000000114 .L0 
     /tmp/cc3zLDNg.s:5788   .text.init_ddrc:0000000000000124 .L0 
     /tmp/cc3zLDNg.s:5791   .text.init_ddrc:000000000000012e .L0 
     /tmp/cc3zLDNg.s:5795   .text.init_ddrc:0000000000000136 .L0 
     /tmp/cc3zLDNg.s:5798   .text.init_ddrc:0000000000000140 .L0 
     /tmp/cc3zLDNg.s:5803   .text.init_ddrc:000000000000014c .L0 
     /tmp/cc3zLDNg.s:5806   .text.init_ddrc:0000000000000156 .L0 
     /tmp/cc3zLDNg.s:5811   .text.init_ddrc:0000000000000162 .L0 
     /tmp/cc3zLDNg.s:5814   .text.init_ddrc:000000000000016c .L0 
     /tmp/cc3zLDNg.s:5818   .text.init_ddrc:0000000000000174 .L0 
     /tmp/cc3zLDNg.s:5821   .text.init_ddrc:000000000000017e .L0 
     /tmp/cc3zLDNg.s:5825   .text.init_ddrc:0000000000000186 .L0 
     /tmp/cc3zLDNg.s:5828   .text.init_ddrc:0000000000000190 .L0 
     /tmp/cc3zLDNg.s:5833   .text.init_ddrc:000000000000019a .L0 
     /tmp/cc3zLDNg.s:5836   .text.init_ddrc:00000000000001a4 .L0 
     /tmp/cc3zLDNg.s:5840   .text.init_ddrc:00000000000001ac .L0 
     /tmp/cc3zLDNg.s:5843   .text.init_ddrc:00000000000001b6 .L0 
     /tmp/cc3zLDNg.s:5847   .text.init_ddrc:00000000000001be .L0 
     /tmp/cc3zLDNg.s:5850   .text.init_ddrc:00000000000001c8 .L0 
     /tmp/cc3zLDNg.s:5854   .text.init_ddrc:00000000000001d0 .L0 
     /tmp/cc3zLDNg.s:5857   .text.init_ddrc:00000000000001da .L0 
     /tmp/cc3zLDNg.s:5862   .text.init_ddrc:00000000000001e4 .L0 
     /tmp/cc3zLDNg.s:5865   .text.init_ddrc:00000000000001ee .L0 
     /tmp/cc3zLDNg.s:5870   .text.init_ddrc:00000000000001f8 .L0 
     /tmp/cc3zLDNg.s:5873   .text.init_ddrc:0000000000000202 .L0 
     /tmp/cc3zLDNg.s:5878   .text.init_ddrc:000000000000020c .L0 
     /tmp/cc3zLDNg.s:5881   .text.init_ddrc:0000000000000216 .L0 
     /tmp/cc3zLDNg.s:5886   .text.init_ddrc:0000000000000220 .L0 
     /tmp/cc3zLDNg.s:5889   .text.init_ddrc:000000000000022a .L0 
     /tmp/cc3zLDNg.s:5893   .text.init_ddrc:0000000000000232 .L0 
     /tmp/cc3zLDNg.s:5896   .text.init_ddrc:000000000000023c .L0 
     /tmp/cc3zLDNg.s:5900   .text.init_ddrc:0000000000000244 .L0 
     /tmp/cc3zLDNg.s:5903   .text.init_ddrc:000000000000024e .L0 
     /tmp/cc3zLDNg.s:5907   .text.init_ddrc:0000000000000256 .L0 
     /tmp/cc3zLDNg.s:5910   .text.init_ddrc:0000000000000260 .L0 
     /tmp/cc3zLDNg.s:5914   .text.init_ddrc:0000000000000268 .L0 
     /tmp/cc3zLDNg.s:5917   .text.init_ddrc:0000000000000272 .L0 
     /tmp/cc3zLDNg.s:5921   .text.init_ddrc:000000000000027a .L0 
     /tmp/cc3zLDNg.s:5924   .text.init_ddrc:0000000000000284 .L0 
     /tmp/cc3zLDNg.s:5928   .text.init_ddrc:000000000000028c .L0 
     /tmp/cc3zLDNg.s:5931   .text.init_ddrc:0000000000000296 .L0 
     /tmp/cc3zLDNg.s:5935   .text.init_ddrc:000000000000029e .L0 
     /tmp/cc3zLDNg.s:5938   .text.init_ddrc:00000000000002a8 .L0 
     /tmp/cc3zLDNg.s:5942   .text.init_ddrc:00000000000002b0 .L0 
     /tmp/cc3zLDNg.s:5945   .text.init_ddrc:00000000000002ba .L0 
     /tmp/cc3zLDNg.s:5950   .text.init_ddrc:00000000000002c4 .L0 
     /tmp/cc3zLDNg.s:5953   .text.init_ddrc:00000000000002ce .L0 
     /tmp/cc3zLDNg.s:5957   .text.init_ddrc:00000000000002d6 .L0 
     /tmp/cc3zLDNg.s:5960   .text.init_ddrc:00000000000002e0 .L0 
     /tmp/cc3zLDNg.s:5964   .text.init_ddrc:00000000000002e8 .L0 
     /tmp/cc3zLDNg.s:5967   .text.init_ddrc:00000000000002f2 .L0 
     /tmp/cc3zLDNg.s:5971   .text.init_ddrc:00000000000002fa .L0 
     /tmp/cc3zLDNg.s:5974   .text.init_ddrc:0000000000000304 .L0 
     /tmp/cc3zLDNg.s:5978   .text.init_ddrc:000000000000030c .L0 
     /tmp/cc3zLDNg.s:5981   .text.init_ddrc:0000000000000316 .L0 
     /tmp/cc3zLDNg.s:5985   .text.init_ddrc:000000000000031e .L0 
     /tmp/cc3zLDNg.s:5988   .text.init_ddrc:0000000000000328 .L0 
     /tmp/cc3zLDNg.s:5992   .text.init_ddrc:0000000000000330 .L0 
     /tmp/cc3zLDNg.s:5995   .text.init_ddrc:000000000000033a .L0 
     /tmp/cc3zLDNg.s:5999   .text.init_ddrc:0000000000000342 .L0 
     /tmp/cc3zLDNg.s:6002   .text.init_ddrc:000000000000034c .L0 
     /tmp/cc3zLDNg.s:6006   .text.init_ddrc:0000000000000354 .L0 
     /tmp/cc3zLDNg.s:6009   .text.init_ddrc:000000000000035e .L0 
     /tmp/cc3zLDNg.s:6013   .text.init_ddrc:0000000000000366 .L0 
     /tmp/cc3zLDNg.s:6016   .text.init_ddrc:0000000000000370 .L0 
     /tmp/cc3zLDNg.s:6020   .text.init_ddrc:0000000000000378 .L0 
     /tmp/cc3zLDNg.s:6023   .text.init_ddrc:0000000000000382 .L0 
     /tmp/cc3zLDNg.s:6028   .text.init_ddrc:000000000000038c .L0 
     /tmp/cc3zLDNg.s:6031   .text.init_ddrc:0000000000000396 .L0 
     /tmp/cc3zLDNg.s:6035   .text.init_ddrc:000000000000039e .L0 
     /tmp/cc3zLDNg.s:6038   .text.init_ddrc:00000000000003a8 .L0 
     /tmp/cc3zLDNg.s:6042   .text.init_ddrc:00000000000003b0 .L0 
     /tmp/cc3zLDNg.s:6045   .text.init_ddrc:00000000000003ba .L0 
     /tmp/cc3zLDNg.s:6049   .text.init_ddrc:00000000000003c2 .L0 
     /tmp/cc3zLDNg.s:6052   .text.init_ddrc:00000000000003cc .L0 
     /tmp/cc3zLDNg.s:6056   .text.init_ddrc:00000000000003d4 .L0 
     /tmp/cc3zLDNg.s:6059   .text.init_ddrc:00000000000003de .L0 
     /tmp/cc3zLDNg.s:6063   .text.init_ddrc:00000000000003e6 .L0 
     /tmp/cc3zLDNg.s:6066   .text.init_ddrc:00000000000003f0 .L0 
     /tmp/cc3zLDNg.s:6070   .text.init_ddrc:00000000000003f8 .L0 
     /tmp/cc3zLDNg.s:6073   .text.init_ddrc:0000000000000402 .L0 
     /tmp/cc3zLDNg.s:6078   .text.init_ddrc:000000000000040c .L0 
     /tmp/cc3zLDNg.s:6081   .text.init_ddrc:0000000000000416 .L0 
     /tmp/cc3zLDNg.s:6086   .text.init_ddrc:0000000000000420 .L0 
     /tmp/cc3zLDNg.s:6089   .text.init_ddrc:000000000000042a .L0 
     /tmp/cc3zLDNg.s:6094   .text.init_ddrc:0000000000000434 .L0 
     /tmp/cc3zLDNg.s:6097   .text.init_ddrc:000000000000043e .L0 
     /tmp/cc3zLDNg.s:6102   .text.init_ddrc:0000000000000448 .L0 
     /tmp/cc3zLDNg.s:6105   .text.init_ddrc:0000000000000452 .L0 
     /tmp/cc3zLDNg.s:6110   .text.init_ddrc:000000000000045c .L0 
     /tmp/cc3zLDNg.s:6113   .text.init_ddrc:0000000000000466 .L0 
     /tmp/cc3zLDNg.s:6118   .text.init_ddrc:0000000000000470 .L0 
     /tmp/cc3zLDNg.s:6121   .text.init_ddrc:000000000000047a .L0 
     /tmp/cc3zLDNg.s:6126   .text.init_ddrc:0000000000000484 .L0 
     /tmp/cc3zLDNg.s:6129   .text.init_ddrc:000000000000048e .L0 
     /tmp/cc3zLDNg.s:6134   .text.init_ddrc:0000000000000498 .L0 
     /tmp/cc3zLDNg.s:6137   .text.init_ddrc:00000000000004a2 .L0 
     /tmp/cc3zLDNg.s:6142   .text.init_ddrc:00000000000004ac .L0 
     /tmp/cc3zLDNg.s:6145   .text.init_ddrc:00000000000004b6 .L0 
     /tmp/cc3zLDNg.s:6150   .text.init_ddrc:00000000000004c0 .L0 
     /tmp/cc3zLDNg.s:6153   .text.init_ddrc:00000000000004ca .L0 
     /tmp/cc3zLDNg.s:6158   .text.init_ddrc:00000000000004d4 .L0 
     /tmp/cc3zLDNg.s:6161   .text.init_ddrc:00000000000004de .L0 
     /tmp/cc3zLDNg.s:6166   .text.init_ddrc:00000000000004e8 .L0 
     /tmp/cc3zLDNg.s:6169   .text.init_ddrc:00000000000004f2 .L0 
     /tmp/cc3zLDNg.s:6174   .text.init_ddrc:00000000000004fe .L0 
     /tmp/cc3zLDNg.s:6177   .text.init_ddrc:0000000000000508 .L0 
     /tmp/cc3zLDNg.s:6182   .text.init_ddrc:0000000000000514 .L0 
     /tmp/cc3zLDNg.s:6185   .text.init_ddrc:000000000000051e .L0 
     /tmp/cc3zLDNg.s:6190   .text.init_ddrc:000000000000052a .L0 
     /tmp/cc3zLDNg.s:6193   .text.init_ddrc:0000000000000534 .L0 
     /tmp/cc3zLDNg.s:6197   .text.init_ddrc:000000000000053c .L0 
     /tmp/cc3zLDNg.s:6200   .text.init_ddrc:0000000000000546 .L0 
     /tmp/cc3zLDNg.s:6206   .text.init_ddrc:0000000000000556 .L0 
     /tmp/cc3zLDNg.s:6209   .text.init_ddrc:0000000000000560 .L0 
     /tmp/cc3zLDNg.s:6215   .text.init_ddrc:000000000000056e .L0 
     /tmp/cc3zLDNg.s:6218   .text.init_ddrc:0000000000000578 .L0 
     /tmp/cc3zLDNg.s:6224   .text.init_ddrc:0000000000000588 .L0 
     /tmp/cc3zLDNg.s:6227   .text.init_ddrc:0000000000000592 .L0 
     /tmp/cc3zLDNg.s:6233   .text.init_ddrc:00000000000005a0 .L0 
     /tmp/cc3zLDNg.s:6236   .text.init_ddrc:00000000000005aa .L0 
     /tmp/cc3zLDNg.s:6242   .text.init_ddrc:00000000000005ba .L0 
     /tmp/cc3zLDNg.s:6245   .text.init_ddrc:00000000000005c4 .L0 
     /tmp/cc3zLDNg.s:6251   .text.init_ddrc:00000000000005d2 .L0 
     /tmp/cc3zLDNg.s:6254   .text.init_ddrc:00000000000005dc .L0 
     /tmp/cc3zLDNg.s:6260   .text.init_ddrc:00000000000005ec .L0 
     /tmp/cc3zLDNg.s:6263   .text.init_ddrc:00000000000005f6 .L0 
     /tmp/cc3zLDNg.s:6269   .text.init_ddrc:0000000000000604 .L0 
     /tmp/cc3zLDNg.s:6272   .text.init_ddrc:000000000000060e .L0 
     /tmp/cc3zLDNg.s:6278   .text.init_ddrc:000000000000061e .L0 
     /tmp/cc3zLDNg.s:6281   .text.init_ddrc:0000000000000628 .L0 
     /tmp/cc3zLDNg.s:6287   .text.init_ddrc:0000000000000636 .L0 
     /tmp/cc3zLDNg.s:6290   .text.init_ddrc:0000000000000640 .L0 
     /tmp/cc3zLDNg.s:6296   .text.init_ddrc:0000000000000650 .L0 
     /tmp/cc3zLDNg.s:6299   .text.init_ddrc:000000000000065a .L0 
     /tmp/cc3zLDNg.s:6305   .text.init_ddrc:0000000000000668 .L0 
     /tmp/cc3zLDNg.s:6308   .text.init_ddrc:0000000000000672 .L0 
     /tmp/cc3zLDNg.s:6314   .text.init_ddrc:0000000000000682 .L0 
     /tmp/cc3zLDNg.s:6317   .text.init_ddrc:000000000000068c .L0 
     /tmp/cc3zLDNg.s:6323   .text.init_ddrc:000000000000069a .L0 
     /tmp/cc3zLDNg.s:6326   .text.init_ddrc:00000000000006a4 .L0 
     /tmp/cc3zLDNg.s:6332   .text.init_ddrc:00000000000006b4 .L0 
     /tmp/cc3zLDNg.s:6335   .text.init_ddrc:00000000000006be .L0 
     /tmp/cc3zLDNg.s:6341   .text.init_ddrc:00000000000006cc .L0 
     /tmp/cc3zLDNg.s:6344   .text.init_ddrc:00000000000006d6 .L0 
     /tmp/cc3zLDNg.s:6350   .text.init_ddrc:00000000000006e6 .L0 
     /tmp/cc3zLDNg.s:6353   .text.init_ddrc:00000000000006f0 .L0 
     /tmp/cc3zLDNg.s:6359   .text.init_ddrc:00000000000006fe .L0 
     /tmp/cc3zLDNg.s:6362   .text.init_ddrc:0000000000000708 .L0 
     /tmp/cc3zLDNg.s:6368   .text.init_ddrc:0000000000000718 .L0 
     /tmp/cc3zLDNg.s:6371   .text.init_ddrc:0000000000000722 .L0 
     /tmp/cc3zLDNg.s:6377   .text.init_ddrc:0000000000000730 .L0 
     /tmp/cc3zLDNg.s:6380   .text.init_ddrc:000000000000073a .L0 
     /tmp/cc3zLDNg.s:6386   .text.init_ddrc:000000000000074a .L0 
     /tmp/cc3zLDNg.s:6389   .text.init_ddrc:0000000000000754 .L0 
     /tmp/cc3zLDNg.s:6395   .text.init_ddrc:0000000000000762 .L0 
     /tmp/cc3zLDNg.s:6398   .text.init_ddrc:000000000000076c .L0 
     /tmp/cc3zLDNg.s:6404   .text.init_ddrc:000000000000077c .L0 
     /tmp/cc3zLDNg.s:6407   .text.init_ddrc:0000000000000786 .L0 
     /tmp/cc3zLDNg.s:6413   .text.init_ddrc:0000000000000794 .L0 
     /tmp/cc3zLDNg.s:6416   .text.init_ddrc:000000000000079e .L0 
     /tmp/cc3zLDNg.s:6422   .text.init_ddrc:00000000000007ae .L0 
     /tmp/cc3zLDNg.s:6425   .text.init_ddrc:00000000000007b8 .L0 
     /tmp/cc3zLDNg.s:6431   .text.init_ddrc:00000000000007c6 .L0 
     /tmp/cc3zLDNg.s:6434   .text.init_ddrc:00000000000007d0 .L0 
     /tmp/cc3zLDNg.s:6440   .text.init_ddrc:00000000000007e0 .L0 
     /tmp/cc3zLDNg.s:6443   .text.init_ddrc:00000000000007ea .L0 
     /tmp/cc3zLDNg.s:6449   .text.init_ddrc:00000000000007f8 .L0 
     /tmp/cc3zLDNg.s:6452   .text.init_ddrc:0000000000000802 .L0 
     /tmp/cc3zLDNg.s:6458   .text.init_ddrc:0000000000000812 .L0 
     /tmp/cc3zLDNg.s:6461   .text.init_ddrc:000000000000081c .L0 
     /tmp/cc3zLDNg.s:6467   .text.init_ddrc:000000000000082a .L0 
     /tmp/cc3zLDNg.s:6470   .text.init_ddrc:0000000000000834 .L0 
     /tmp/cc3zLDNg.s:6476   .text.init_ddrc:0000000000000844 .L0 
     /tmp/cc3zLDNg.s:6479   .text.init_ddrc:000000000000084e .L0 
     /tmp/cc3zLDNg.s:6485   .text.init_ddrc:000000000000085c .L0 
     /tmp/cc3zLDNg.s:6488   .text.init_ddrc:0000000000000866 .L0 
     /tmp/cc3zLDNg.s:6492   .text.init_ddrc:000000000000086e .L0 
     /tmp/cc3zLDNg.s:6495   .text.init_ddrc:0000000000000878 .L0 
     /tmp/cc3zLDNg.s:6500   .text.init_ddrc:0000000000000884 .L0 
     /tmp/cc3zLDNg.s:6503   .text.init_ddrc:000000000000088e .L0 
     /tmp/cc3zLDNg.s:6508   .text.init_ddrc:000000000000089a .L0 
     /tmp/cc3zLDNg.s:6511   .text.init_ddrc:00000000000008a4 .L0 
     /tmp/cc3zLDNg.s:6516   .text.init_ddrc:00000000000008b0 .L0 
     /tmp/cc3zLDNg.s:6519   .text.init_ddrc:00000000000008ba .L0 
     /tmp/cc3zLDNg.s:6524   .text.init_ddrc:00000000000008c4 .L0 
     /tmp/cc3zLDNg.s:6527   .text.init_ddrc:00000000000008ce .L0 
     /tmp/cc3zLDNg.s:6532   .text.init_ddrc:00000000000008d8 .L0 
     /tmp/cc3zLDNg.s:6535   .text.init_ddrc:00000000000008e2 .L0 
     /tmp/cc3zLDNg.s:6539   .text.init_ddrc:00000000000008ea .L0 
     /tmp/cc3zLDNg.s:6542   .text.init_ddrc:00000000000008f4 .L0 
     /tmp/cc3zLDNg.s:6547   .text.init_ddrc:00000000000008fc .L0 
     /tmp/cc3zLDNg.s:6550   .text.init_ddrc:0000000000000906 .L0 
     /tmp/cc3zLDNg.s:6554   .text.init_ddrc:000000000000090e .L0 
     /tmp/cc3zLDNg.s:6557   .text.init_ddrc:0000000000000918 .L0 
     /tmp/cc3zLDNg.s:6561   .text.init_ddrc:0000000000000920 .L0 
     /tmp/cc3zLDNg.s:6564   .text.init_ddrc:000000000000092a .L0 
     /tmp/cc3zLDNg.s:6568   .text.init_ddrc:0000000000000932 .L0 
     /tmp/cc3zLDNg.s:6571   .text.init_ddrc:000000000000093c .L0 
     /tmp/cc3zLDNg.s:6575   .text.init_ddrc:0000000000000944 .L0 
     /tmp/cc3zLDNg.s:6578   .text.init_ddrc:000000000000094e .L0 
     /tmp/cc3zLDNg.s:6582   .text.init_ddrc:0000000000000956 .L0 
     /tmp/cc3zLDNg.s:6585   .text.init_ddrc:0000000000000960 .L0 
     /tmp/cc3zLDNg.s:6589   .text.init_ddrc:0000000000000968 .L0 
     /tmp/cc3zLDNg.s:6592   .text.init_ddrc:0000000000000972 .L0 
     /tmp/cc3zLDNg.s:6596   .text.init_ddrc:000000000000097a .L0 
     /tmp/cc3zLDNg.s:6599   .text.init_ddrc:0000000000000984 .L0 
     /tmp/cc3zLDNg.s:6603   .text.init_ddrc:000000000000098c .L0 
     /tmp/cc3zLDNg.s:6606   .text.init_ddrc:0000000000000996 .L0 
     /tmp/cc3zLDNg.s:6610   .text.init_ddrc:000000000000099e .L0 
     /tmp/cc3zLDNg.s:6613   .text.init_ddrc:00000000000009a8 .L0 
     /tmp/cc3zLDNg.s:6617   .text.init_ddrc:00000000000009b0 .L0 
     /tmp/cc3zLDNg.s:6620   .text.init_ddrc:00000000000009ba .L0 
     /tmp/cc3zLDNg.s:6624   .text.init_ddrc:00000000000009c2 .L0 
     /tmp/cc3zLDNg.s:6627   .text.init_ddrc:00000000000009cc .L0 
     /tmp/cc3zLDNg.s:6631   .text.init_ddrc:00000000000009d4 .L0 
     /tmp/cc3zLDNg.s:6634   .text.init_ddrc:00000000000009de .L0 
     /tmp/cc3zLDNg.s:6639   .text.init_ddrc:00000000000009e6 .L0 
     /tmp/cc3zLDNg.s:6642   .text.init_ddrc:00000000000009f0 .L0 
     /tmp/cc3zLDNg.s:6647   .text.init_ddrc:00000000000009fa .L0 
     /tmp/cc3zLDNg.s:6650   .text.init_ddrc:0000000000000a04 .L0 
     /tmp/cc3zLDNg.s:6655   .text.init_ddrc:0000000000000a0c .L0 
     /tmp/cc3zLDNg.s:6658   .text.init_ddrc:0000000000000a16 .L0 
     /tmp/cc3zLDNg.s:6663   .text.init_ddrc:0000000000000a1e .L0 
     /tmp/cc3zLDNg.s:6666   .text.init_ddrc:0000000000000a28 .L0 
     /tmp/cc3zLDNg.s:6671   .text.init_ddrc:0000000000000a30 .L0 
     /tmp/cc3zLDNg.s:6674   .text.init_ddrc:0000000000000a3a .L0 
     /tmp/cc3zLDNg.s:6679   .text.init_ddrc:0000000000000a44 .L0 
     /tmp/cc3zLDNg.s:6682   .text.init_ddrc:0000000000000a4e .L0 
     /tmp/cc3zLDNg.s:6687   .text.init_ddrc:0000000000000a58 .L0 
     /tmp/cc3zLDNg.s:6690   .text.init_ddrc:0000000000000a62 .L0 
     /tmp/cc3zLDNg.s:6695   .text.init_ddrc:0000000000000a6c .L0 
     /tmp/cc3zLDNg.s:6698   .text.init_ddrc:0000000000000a76 .L0 
     /tmp/cc3zLDNg.s:6703   .text.init_ddrc:0000000000000a7e .L0 
     /tmp/cc3zLDNg.s:6706   .text.init_ddrc:0000000000000a88 .L0 
     /tmp/cc3zLDNg.s:6711   .text.init_ddrc:0000000000000a90 .L0 
     /tmp/cc3zLDNg.s:6714   .text.init_ddrc:0000000000000a9a .L0 
     /tmp/cc3zLDNg.s:6719   .text.init_ddrc:0000000000000aa2 .L0 
     /tmp/cc3zLDNg.s:6722   .text.init_ddrc:0000000000000aac .L0 
     /tmp/cc3zLDNg.s:6726   .text.init_ddrc:0000000000000ab4 .L0 
     /tmp/cc3zLDNg.s:6729   .text.init_ddrc:0000000000000abe .L0 
     /tmp/cc3zLDNg.s:6734   .text.init_ddrc:0000000000000ac6 .L0 
     /tmp/cc3zLDNg.s:6737   .text.init_ddrc:0000000000000ad0 .L0 
     /tmp/cc3zLDNg.s:6742   .text.init_ddrc:0000000000000ad8 .L0 
     /tmp/cc3zLDNg.s:6745   .text.init_ddrc:0000000000000ae2 .L0 
     /tmp/cc3zLDNg.s:6750   .text.init_ddrc:0000000000000aec .L0 
     /tmp/cc3zLDNg.s:6753   .text.init_ddrc:0000000000000af6 .L0 
     /tmp/cc3zLDNg.s:6758   .text.init_ddrc:0000000000000b00 .L0 
     /tmp/cc3zLDNg.s:6761   .text.init_ddrc:0000000000000b0a .L0 
     /tmp/cc3zLDNg.s:6766   .text.init_ddrc:0000000000000b14 .L0 
     /tmp/cc3zLDNg.s:6769   .text.init_ddrc:0000000000000b1e .L0 
     /tmp/cc3zLDNg.s:6774   .text.init_ddrc:0000000000000b28 .L0 
     /tmp/cc3zLDNg.s:6777   .text.init_ddrc:0000000000000b32 .L0 
     /tmp/cc3zLDNg.s:6782   .text.init_ddrc:0000000000000b3c .L0 
     /tmp/cc3zLDNg.s:6785   .text.init_ddrc:0000000000000b46 .L0 
     /tmp/cc3zLDNg.s:6790   .text.init_ddrc:0000000000000b50 .L0 
     /tmp/cc3zLDNg.s:6793   .text.init_ddrc:0000000000000b5a .L0 
     /tmp/cc3zLDNg.s:6797   .text.init_ddrc:0000000000000b62 .L0 
     /tmp/cc3zLDNg.s:6800   .text.init_ddrc:0000000000000b6c .L0 
     /tmp/cc3zLDNg.s:6805   .text.init_ddrc:0000000000000b76 .L0 
     /tmp/cc3zLDNg.s:6808   .text.init_ddrc:0000000000000b80 .L0 
     /tmp/cc3zLDNg.s:6813   .text.init_ddrc:0000000000000b8a .L0 
     /tmp/cc3zLDNg.s:6816   .text.init_ddrc:0000000000000b94 .L0 
     /tmp/cc3zLDNg.s:6821   .text.init_ddrc:0000000000000b9e .L0 
     /tmp/cc3zLDNg.s:6824   .text.init_ddrc:0000000000000ba8 .L0 
     /tmp/cc3zLDNg.s:6829   .text.init_ddrc:0000000000000bb2 .L0 
     /tmp/cc3zLDNg.s:6832   .text.init_ddrc:0000000000000bbc .L0 
     /tmp/cc3zLDNg.s:6836   .text.init_ddrc:0000000000000bc4 .L0 
     /tmp/cc3zLDNg.s:6839   .text.init_ddrc:0000000000000bce .L0 
     /tmp/cc3zLDNg.s:6844   .text.init_ddrc:0000000000000bd8 .L0 
     /tmp/cc3zLDNg.s:6847   .text.init_ddrc:0000000000000be2 .L0 
     /tmp/cc3zLDNg.s:6851   .text.init_ddrc:0000000000000bea .L0 
     /tmp/cc3zLDNg.s:6854   .text.init_ddrc:0000000000000bf4 .L0 
     /tmp/cc3zLDNg.s:6859   .text.init_ddrc:0000000000000bfe .L0 
     /tmp/cc3zLDNg.s:6862   .text.init_ddrc:0000000000000c08 .L0 
     /tmp/cc3zLDNg.s:6866   .text.init_ddrc:0000000000000c10 .L0 
     /tmp/cc3zLDNg.s:6869   .text.init_ddrc:0000000000000c1a .L0 
     /tmp/cc3zLDNg.s:6875   .text.init_ddrc:0000000000000c28 .L0 
     /tmp/cc3zLDNg.s:6878   .text.init_ddrc:0000000000000c32 .L0 
     /tmp/cc3zLDNg.s:6884   .text.init_ddrc:0000000000000c42 .L0 
     /tmp/cc3zLDNg.s:6887   .text.init_ddrc:0000000000000c4c .L0 
     /tmp/cc3zLDNg.s:6892   .text.init_ddrc:0000000000000c56 .L0 
     /tmp/cc3zLDNg.s:6895   .text.init_ddrc:0000000000000c60 .L0 
     /tmp/cc3zLDNg.s:6900   .text.init_ddrc:0000000000000c6a .L0 
     /tmp/cc3zLDNg.s:6903   .text.init_ddrc:0000000000000c74 .L0 
     /tmp/cc3zLDNg.s:6908   .text.init_ddrc:0000000000000c7e .L0 
     /tmp/cc3zLDNg.s:6911   .text.init_ddrc:0000000000000c88 .L0 
     /tmp/cc3zLDNg.s:6915   .text.init_ddrc:0000000000000c90 .L0 
     /tmp/cc3zLDNg.s:6918   .text.init_ddrc:0000000000000c9a .L0 
     /tmp/cc3zLDNg.s:6922   .text.init_ddrc:0000000000000ca2 .L0 
     /tmp/cc3zLDNg.s:6925   .text.init_ddrc:0000000000000cac .L0 
     /tmp/cc3zLDNg.s:6929   .text.init_ddrc:0000000000000cb4 .L0 
     /tmp/cc3zLDNg.s:6932   .text.init_ddrc:0000000000000cbe .L0 
     /tmp/cc3zLDNg.s:6936   .text.init_ddrc:0000000000000cc6 .L0 
     /tmp/cc3zLDNg.s:6939   .text.init_ddrc:0000000000000cd0 .L0 
     /tmp/cc3zLDNg.s:6943   .text.init_ddrc:0000000000000cd8 .L0 
     /tmp/cc3zLDNg.s:6946   .text.init_ddrc:0000000000000ce2 .L0 
     /tmp/cc3zLDNg.s:6950   .text.init_ddrc:0000000000000cea .L0 
     /tmp/cc3zLDNg.s:6953   .text.init_ddrc:0000000000000cf4 .L0 
     /tmp/cc3zLDNg.s:6957   .text.init_ddrc:0000000000000cfc .L0 
     /tmp/cc3zLDNg.s:6960   .text.init_ddrc:0000000000000d06 .L0 
     /tmp/cc3zLDNg.s:6964   .text.init_ddrc:0000000000000d0e .L0 
     /tmp/cc3zLDNg.s:6967   .text.init_ddrc:0000000000000d18 .L0 
     /tmp/cc3zLDNg.s:6971   .text.init_ddrc:0000000000000d20 .L0 
     /tmp/cc3zLDNg.s:6974   .text.init_ddrc:0000000000000d2a .L0 
     /tmp/cc3zLDNg.s:6978   .text.init_ddrc:0000000000000d32 .L0 
     /tmp/cc3zLDNg.s:6981   .text.init_ddrc:0000000000000d3c .L0 
     /tmp/cc3zLDNg.s:6985   .text.init_ddrc:0000000000000d44 .L0 
     /tmp/cc3zLDNg.s:6988   .text.init_ddrc:0000000000000d4e .L0 
     /tmp/cc3zLDNg.s:6992   .text.init_ddrc:0000000000000d56 .L0 
     /tmp/cc3zLDNg.s:6995   .text.init_ddrc:0000000000000d60 .L0 
     /tmp/cc3zLDNg.s:6999   .text.init_ddrc:0000000000000d68 .L0 
     /tmp/cc3zLDNg.s:7002   .text.init_ddrc:0000000000000d72 .L0 
     /tmp/cc3zLDNg.s:7006   .text.init_ddrc:0000000000000d7a .L0 
     /tmp/cc3zLDNg.s:7009   .text.init_ddrc:0000000000000d84 .L0 
     /tmp/cc3zLDNg.s:7013   .text.init_ddrc:0000000000000d8c .L0 
     /tmp/cc3zLDNg.s:7016   .text.init_ddrc:0000000000000d96 .L0 
     /tmp/cc3zLDNg.s:7020   .text.init_ddrc:0000000000000d9e .L0 
     /tmp/cc3zLDNg.s:7023   .text.init_ddrc:0000000000000da8 .L0 
     /tmp/cc3zLDNg.s:7027   .text.init_ddrc:0000000000000db0 .L0 
     /tmp/cc3zLDNg.s:7030   .text.init_ddrc:0000000000000dba .L0 
     /tmp/cc3zLDNg.s:7034   .text.init_ddrc:0000000000000dc2 .L0 
     /tmp/cc3zLDNg.s:7037   .text.init_ddrc:0000000000000dcc .L0 
     /tmp/cc3zLDNg.s:7041   .text.init_ddrc:0000000000000dd4 .L0 
     /tmp/cc3zLDNg.s:7044   .text.init_ddrc:0000000000000dde .L0 
     /tmp/cc3zLDNg.s:7048   .text.init_ddrc:0000000000000de6 .L0 
     /tmp/cc3zLDNg.s:7051   .text.init_ddrc:0000000000000df0 .L0 
     /tmp/cc3zLDNg.s:7055   .text.init_ddrc:0000000000000df8 .L0 
     /tmp/cc3zLDNg.s:7058   .text.init_ddrc:0000000000000e02 .L0 
     /tmp/cc3zLDNg.s:7062   .text.init_ddrc:0000000000000e0a .L0 
     /tmp/cc3zLDNg.s:7065   .text.init_ddrc:0000000000000e14 .L0 
     /tmp/cc3zLDNg.s:7070   .text.init_ddrc:0000000000000e1e .L0 
     /tmp/cc3zLDNg.s:7073   .text.init_ddrc:0000000000000e28 .L0 
     /tmp/cc3zLDNg.s:7077   .text.init_ddrc:0000000000000e30 .L0 
     /tmp/cc3zLDNg.s:7080   .text.init_ddrc:0000000000000e3a .L0 
     /tmp/cc3zLDNg.s:7085   .text.init_ddrc:0000000000000e44 .L0 
     /tmp/cc3zLDNg.s:7088   .text.init_ddrc:0000000000000e4e .L0 
     /tmp/cc3zLDNg.s:7093   .text.init_ddrc:0000000000000e58 .L0 
     /tmp/cc3zLDNg.s:7096   .text.init_ddrc:0000000000000e62 .L0 
     /tmp/cc3zLDNg.s:7101   .text.init_ddrc:0000000000000e6e .L0 
     /tmp/cc3zLDNg.s:7104   .text.init_ddrc:0000000000000e78 .L0 
     /tmp/cc3zLDNg.s:7109   .text.init_ddrc:0000000000000e82 .L0 
     /tmp/cc3zLDNg.s:7112   .text.init_ddrc:0000000000000e8c .L0 
     /tmp/cc3zLDNg.s:7116   .text.init_ddrc:0000000000000e94 .L0 
     /tmp/cc3zLDNg.s:7119   .text.init_ddrc:0000000000000e9e .L0 
     /tmp/cc3zLDNg.s:7124   .text.init_ddrc:0000000000000ea8 .L0 
     /tmp/cc3zLDNg.s:7127   .text.init_ddrc:0000000000000eb2 .L0 
     /tmp/cc3zLDNg.s:7131   .text.init_ddrc:0000000000000eba .L0 
     /tmp/cc3zLDNg.s:7134   .text.init_ddrc:0000000000000ec4 .L0 
     /tmp/cc3zLDNg.s:7138   .text.init_ddrc:0000000000000ecc .L0 
     /tmp/cc3zLDNg.s:7141   .text.init_ddrc:0000000000000ed6 .L0 
     /tmp/cc3zLDNg.s:7145   .text.init_ddrc:0000000000000ede .L0 
     /tmp/cc3zLDNg.s:7148   .text.init_ddrc:0000000000000ee8 .L0 
     /tmp/cc3zLDNg.s:7152   .text.init_ddrc:0000000000000ef0 .L0 
     /tmp/cc3zLDNg.s:7155   .text.init_ddrc:0000000000000efa .L0 
     /tmp/cc3zLDNg.s:7159   .text.init_ddrc:0000000000000f02 .L0 
     /tmp/cc3zLDNg.s:7162   .text.init_ddrc:0000000000000f0c .L0 
     /tmp/cc3zLDNg.s:7166   .text.init_ddrc:0000000000000f14 .L0 
     /tmp/cc3zLDNg.s:7169   .text.init_ddrc:0000000000000f1e .L0 
     /tmp/cc3zLDNg.s:7173   .text.init_ddrc:0000000000000f26 .L0 
     /tmp/cc3zLDNg.s:7176   .text.init_ddrc:0000000000000f30 .L0 
     /tmp/cc3zLDNg.s:7181   .text.init_ddrc:0000000000000f3a .L0 
     /tmp/cc3zLDNg.s:7184   .text.init_ddrc:0000000000000f44 .L0 
     /tmp/cc3zLDNg.s:7190   .text.init_ddrc:0000000000000f54 .L0 
     /tmp/cc3zLDNg.s:7193   .text.init_ddrc:0000000000000f5e .L0 
     /tmp/cc3zLDNg.s:7197   .text.init_ddrc:0000000000000f66 .L0 
     /tmp/cc3zLDNg.s:7200   .text.init_ddrc:0000000000000f70 .L0 
     /tmp/cc3zLDNg.s:7205   .text.init_ddrc:0000000000000f7c .L0 
     /tmp/cc3zLDNg.s:7208   .text.init_ddrc:0000000000000f86 .L0 
     /tmp/cc3zLDNg.s:7212   .text.init_ddrc:0000000000000f8e .L0 
     /tmp/cc3zLDNg.s:7215   .text.init_ddrc:0000000000000f98 .L0 
     /tmp/cc3zLDNg.s:7220   .text.init_ddrc:0000000000000fa2 .L0 
     /tmp/cc3zLDNg.s:7223   .text.init_ddrc:0000000000000fac .L0 
     /tmp/cc3zLDNg.s:7227   .text.init_ddrc:0000000000000fb4 .L0 
     /tmp/cc3zLDNg.s:7230   .text.init_ddrc:0000000000000fbe .L0 
     /tmp/cc3zLDNg.s:7234   .text.init_ddrc:0000000000000fc6 .L0 
     /tmp/cc3zLDNg.s:7237   .text.init_ddrc:0000000000000fd0 .L0 
     /tmp/cc3zLDNg.s:7241   .text.init_ddrc:0000000000000fd8 .L0 
     /tmp/cc3zLDNg.s:7244   .text.init_ddrc:0000000000000fe2 .L0 
     /tmp/cc3zLDNg.s:7248   .text.init_ddrc:0000000000000fea .L0 
     /tmp/cc3zLDNg.s:7251   .text.init_ddrc:0000000000000ff4 .L0 
     /tmp/cc3zLDNg.s:7255   .text.init_ddrc:0000000000000ffc .L0 
     /tmp/cc3zLDNg.s:7258   .text.init_ddrc:0000000000001006 .L0 
     /tmp/cc3zLDNg.s:7262   .text.init_ddrc:000000000000100e .L0 
     /tmp/cc3zLDNg.s:7265   .text.init_ddrc:0000000000001018 .L0 
     /tmp/cc3zLDNg.s:7269   .text.init_ddrc:0000000000001020 .L0 
     /tmp/cc3zLDNg.s:7272   .text.init_ddrc:000000000000102a .L0 
     /tmp/cc3zLDNg.s:7276   .text.init_ddrc:0000000000001032 .L0 
     /tmp/cc3zLDNg.s:7279   .text.init_ddrc:000000000000103c .L0 
     /tmp/cc3zLDNg.s:7283   .text.init_ddrc:0000000000001044 .L0 
     /tmp/cc3zLDNg.s:7286   .text.init_ddrc:000000000000104e .L0 
     /tmp/cc3zLDNg.s:7290   .text.init_ddrc:0000000000001056 .L0 
     /tmp/cc3zLDNg.s:7293   .text.init_ddrc:0000000000001060 .L0 
     /tmp/cc3zLDNg.s:7297   .text.init_ddrc:0000000000001068 .L0 
     /tmp/cc3zLDNg.s:7300   .text.init_ddrc:0000000000001072 .L0 
     /tmp/cc3zLDNg.s:7305   .text.init_ddrc:000000000000107e .L0 
     /tmp/cc3zLDNg.s:7308   .text.init_ddrc:0000000000001088 .L0 
     /tmp/cc3zLDNg.s:7312   .text.init_ddrc:0000000000001090 .L0 
     /tmp/cc3zLDNg.s:7315   .text.init_ddrc:000000000000109a .L0 
     /tmp/cc3zLDNg.s:7319   .text.init_ddrc:00000000000010a2 .L0 
     /tmp/cc3zLDNg.s:7322   .text.init_ddrc:00000000000010ac .L0 
     /tmp/cc3zLDNg.s:7326   .text.init_ddrc:00000000000010b4 .L0 
     /tmp/cc3zLDNg.s:7329   .text.init_ddrc:00000000000010be .L0 
     /tmp/cc3zLDNg.s:7334   .text.init_ddrc:00000000000010ca .L0 
     /tmp/cc3zLDNg.s:7337   .text.init_ddrc:00000000000010d4 .L0 
     /tmp/cc3zLDNg.s:7342   .text.init_ddrc:00000000000010de .L0 
     /tmp/cc3zLDNg.s:7345   .text.init_ddrc:00000000000010e8 .L0 
     /tmp/cc3zLDNg.s:7350   .text.init_ddrc:00000000000010f2 .L0 
     /tmp/cc3zLDNg.s:7353   .text.init_ddrc:00000000000010fc .L0 
     /tmp/cc3zLDNg.s:7357   .text.init_ddrc:0000000000001104 .L0 
     /tmp/cc3zLDNg.s:7360   .text.init_ddrc:000000000000110e .L0 
     /tmp/cc3zLDNg.s:7365   .text.init_ddrc:0000000000001118 .L0 
     /tmp/cc3zLDNg.s:7368   .text.init_ddrc:0000000000001122 .L0 
     /tmp/cc3zLDNg.s:7373   .text.init_ddrc:000000000000112c .L0 
     /tmp/cc3zLDNg.s:7376   .text.init_ddrc:0000000000001136 .L0 
     /tmp/cc3zLDNg.s:7380   .text.init_ddrc:000000000000113e .L0 
     /tmp/cc3zLDNg.s:7383   .text.init_ddrc:0000000000001148 .L0 
     /tmp/cc3zLDNg.s:7388   .text.init_ddrc:0000000000001152 .L0 
     /tmp/cc3zLDNg.s:7391   .text.init_ddrc:000000000000115c .L0 
     /tmp/cc3zLDNg.s:7395   .text.init_ddrc:0000000000001164 .L0 
     /tmp/cc3zLDNg.s:7398   .text.init_ddrc:000000000000116e .L0 
     /tmp/cc3zLDNg.s:7402   .text.init_ddrc:0000000000001176 .L0 
     /tmp/cc3zLDNg.s:7405   .text.init_ddrc:0000000000001180 .L0 
     /tmp/cc3zLDNg.s:7409   .text.init_ddrc:0000000000001188 .L0 
     /tmp/cc3zLDNg.s:7412   .text.init_ddrc:0000000000001192 .L0 
     /tmp/cc3zLDNg.s:7416   .text.init_ddrc:000000000000119a .L0 
     /tmp/cc3zLDNg.s:7419   .text.init_ddrc:00000000000011a4 .L0 
     /tmp/cc3zLDNg.s:7423   .text.init_ddrc:00000000000011ac .L0 
     /tmp/cc3zLDNg.s:7426   .text.init_ddrc:00000000000011b6 .L0 
     /tmp/cc3zLDNg.s:7430   .text.init_ddrc:00000000000011be .L0 
     /tmp/cc3zLDNg.s:7433   .text.init_ddrc:00000000000011c8 .L0 
     /tmp/cc3zLDNg.s:7437   .text.init_ddrc:00000000000011d0 .L0 
     /tmp/cc3zLDNg.s:7440   .text.init_ddrc:00000000000011da .L0 
     /tmp/cc3zLDNg.s:7445   .text.init_ddrc:00000000000011e4 .L0 
     /tmp/cc3zLDNg.s:7448   .text.init_ddrc:00000000000011ee .L0 
     /tmp/cc3zLDNg.s:7452   .text.init_ddrc:00000000000011f6 .L0 
     /tmp/cc3zLDNg.s:7455   .text.init_ddrc:0000000000001200 .L0 
     /tmp/cc3zLDNg.s:7459   .text.init_ddrc:0000000000001208 .L0 
     /tmp/cc3zLDNg.s:7462   .text.init_ddrc:0000000000001212 .L0 
     /tmp/cc3zLDNg.s:7466   .text.init_ddrc:000000000000121a .L0 
     /tmp/cc3zLDNg.s:7469   .text.init_ddrc:0000000000001224 .L0 
     /tmp/cc3zLDNg.s:7473   .text.init_ddrc:000000000000122c .L0 
     /tmp/cc3zLDNg.s:7476   .text.init_ddrc:0000000000001236 .L0 
     /tmp/cc3zLDNg.s:7480   .text.init_ddrc:000000000000123e .L0 
     /tmp/cc3zLDNg.s:7483   .text.init_ddrc:0000000000001248 .L0 
     /tmp/cc3zLDNg.s:7488   .text.init_ddrc:0000000000001252 .L0 
     /tmp/cc3zLDNg.s:7491   .text.init_ddrc:000000000000125c .L0 
     /tmp/cc3zLDNg.s:7496   .text.init_ddrc:0000000000001266 .L0 
     /tmp/cc3zLDNg.s:7499   .text.init_ddrc:0000000000001270 .L0 
     /tmp/cc3zLDNg.s:7504   .text.init_ddrc:000000000000127a .L0 
     /tmp/cc3zLDNg.s:7507   .text.init_ddrc:0000000000001284 .L0 
     /tmp/cc3zLDNg.s:7511   .text.init_ddrc:000000000000128c .L0 
     /tmp/cc3zLDNg.s:7514   .text.init_ddrc:0000000000001296 .L0 
     /tmp/cc3zLDNg.s:7518   .text.init_ddrc:000000000000129e .L0 
     /tmp/cc3zLDNg.s:7521   .text.init_ddrc:00000000000012a8 .L0 
     /tmp/cc3zLDNg.s:7525   .text.init_ddrc:00000000000012b0 .L0 
     /tmp/cc3zLDNg.s:7528   .text.init_ddrc:00000000000012ba .L0 
     /tmp/cc3zLDNg.s:7532   .text.init_ddrc:00000000000012c2 .L0 
     /tmp/cc3zLDNg.s:7535   .text.init_ddrc:00000000000012cc .L0 
     /tmp/cc3zLDNg.s:7539   .text.init_ddrc:00000000000012d4 .L0 
     /tmp/cc3zLDNg.s:7542   .text.init_ddrc:00000000000012de .L0 
     /tmp/cc3zLDNg.s:7546   .text.init_ddrc:00000000000012e6 .L0 
     /tmp/cc3zLDNg.s:7549   .text.init_ddrc:00000000000012f0 .L0 
     /tmp/cc3zLDNg.s:7553   .text.init_ddrc:00000000000012f8 .L0 
     /tmp/cc3zLDNg.s:7556   .text.init_ddrc:0000000000001302 .L0 
     /tmp/cc3zLDNg.s:7560   .text.init_ddrc:000000000000130a .L0 
     /tmp/cc3zLDNg.s:7563   .text.init_ddrc:0000000000001314 .L0 
     /tmp/cc3zLDNg.s:7567   .text.init_ddrc:000000000000131c .L0 
     /tmp/cc3zLDNg.s:7570   .text.init_ddrc:0000000000001326 .L0 
     /tmp/cc3zLDNg.s:7574   .text.init_ddrc:000000000000132e .L0 
     /tmp/cc3zLDNg.s:7577   .text.init_ddrc:0000000000001338 .L0 
     /tmp/cc3zLDNg.s:7581   .text.init_ddrc:0000000000001340 .L0 
     /tmp/cc3zLDNg.s:7584   .text.init_ddrc:000000000000134a .L0 
     /tmp/cc3zLDNg.s:7588   .text.init_ddrc:0000000000001352 .L0 
     /tmp/cc3zLDNg.s:7591   .text.init_ddrc:000000000000135c .L0 
     /tmp/cc3zLDNg.s:7595   .text.init_ddrc:0000000000001364 .L0 
     /tmp/cc3zLDNg.s:7598   .text.init_ddrc:000000000000136e .L0 
     /tmp/cc3zLDNg.s:7602   .text.init_ddrc:0000000000001376 .L0 
     /tmp/cc3zLDNg.s:7605   .text.init_ddrc:0000000000001380 .L0 
     /tmp/cc3zLDNg.s:7609   .text.init_ddrc:0000000000001388 .L0 
     /tmp/cc3zLDNg.s:7612   .text.init_ddrc:0000000000001392 .L0 
     /tmp/cc3zLDNg.s:7616   .text.init_ddrc:000000000000139a .L0 
     /tmp/cc3zLDNg.s:7619   .text.init_ddrc:00000000000013a4 .L0 
     /tmp/cc3zLDNg.s:7623   .text.init_ddrc:00000000000013ac .L0 
     /tmp/cc3zLDNg.s:7626   .text.init_ddrc:00000000000013b6 .L0 
     /tmp/cc3zLDNg.s:7630   .text.init_ddrc:00000000000013be .L0 
     /tmp/cc3zLDNg.s:7633   .text.init_ddrc:00000000000013c8 .L0 
     /tmp/cc3zLDNg.s:7637   .text.init_ddrc:00000000000013d0 .L0 
     /tmp/cc3zLDNg.s:7640   .text.init_ddrc:00000000000013da .L0 
     /tmp/cc3zLDNg.s:7644   .text.init_ddrc:00000000000013e2 .L0 
     /tmp/cc3zLDNg.s:7647   .text.init_ddrc:00000000000013ec .L0 
     /tmp/cc3zLDNg.s:7651   .text.init_ddrc:00000000000013f4 .L0 
     /tmp/cc3zLDNg.s:7654   .text.init_ddrc:00000000000013fe .L0 
     /tmp/cc3zLDNg.s:7658   .text.init_ddrc:0000000000001406 .L0 
     /tmp/cc3zLDNg.s:7661   .text.init_ddrc:0000000000001410 .L0 
     /tmp/cc3zLDNg.s:7666   .text.init_ddrc:000000000000141c .L0 
     /tmp/cc3zLDNg.s:7669   .text.init_ddrc:0000000000001426 .L0 
     /tmp/cc3zLDNg.s:7674   .text.init_ddrc:0000000000001430 .L0 
     /tmp/cc3zLDNg.s:7677   .text.init_ddrc:000000000000143a .L0 
     /tmp/cc3zLDNg.s:7681   .text.init_ddrc:0000000000001442 .L0 
     /tmp/cc3zLDNg.s:7684   .text.init_ddrc:000000000000144c .L0 
     /tmp/cc3zLDNg.s:7688   .text.init_ddrc:0000000000001454 .L0 
     /tmp/cc3zLDNg.s:7691   .text.init_ddrc:000000000000145e .L0 
     /tmp/cc3zLDNg.s:7695   .text.init_ddrc:0000000000001466 .L0 
     /tmp/cc3zLDNg.s:7698   .text.init_ddrc:0000000000001470 .L0 
     /tmp/cc3zLDNg.s:7702   .text.init_ddrc:0000000000001478 .L0 
     /tmp/cc3zLDNg.s:7705   .text.init_ddrc:0000000000001482 .L0 
     /tmp/cc3zLDNg.s:7709   .text.init_ddrc:000000000000148a .L0 
     /tmp/cc3zLDNg.s:7712   .text.init_ddrc:0000000000001494 .L0 
     /tmp/cc3zLDNg.s:7716   .text.init_ddrc:000000000000149c .L0 
     /tmp/cc3zLDNg.s:7719   .text.init_ddrc:00000000000014a6 .L0 
     /tmp/cc3zLDNg.s:7723   .text.init_ddrc:00000000000014ae .L0 
     /tmp/cc3zLDNg.s:7726   .text.init_ddrc:00000000000014b8 .L0 
     /tmp/cc3zLDNg.s:7731   .text.init_ddrc:00000000000014c2 .L0 
     /tmp/cc3zLDNg.s:7734   .text.init_ddrc:00000000000014cc .L0 
     /tmp/cc3zLDNg.s:7739   .text.init_ddrc:00000000000014d6 .L0 
     /tmp/cc3zLDNg.s:7742   .text.init_ddrc:00000000000014e0 .L0 
     /tmp/cc3zLDNg.s:7746   .text.init_ddrc:00000000000014e8 .L0 
     /tmp/cc3zLDNg.s:7749   .text.init_ddrc:00000000000014f2 .L0 
     /tmp/cc3zLDNg.s:7753   .text.init_ddrc:00000000000014fa .L0 
     /tmp/cc3zLDNg.s:7756   .text.init_ddrc:0000000000001504 .L0 
     /tmp/cc3zLDNg.s:7760   .text.init_ddrc:000000000000150c .L0 
     /tmp/cc3zLDNg.s:7763   .text.init_ddrc:0000000000001516 .L0 
     /tmp/cc3zLDNg.s:7767   .text.init_ddrc:000000000000151e .L0 
     /tmp/cc3zLDNg.s:7770   .text.init_ddrc:0000000000001528 .L0 
     /tmp/cc3zLDNg.s:7774   .text.init_ddrc:0000000000001530 .L0 
     /tmp/cc3zLDNg.s:7777   .text.init_ddrc:000000000000153a .L0 
     /tmp/cc3zLDNg.s:7781   .text.init_ddrc:0000000000001542 .L0 
     /tmp/cc3zLDNg.s:7784   .text.init_ddrc:000000000000154c .L0 
     /tmp/cc3zLDNg.s:7789   .text.init_ddrc:0000000000001556 .L0 
     /tmp/cc3zLDNg.s:7792   .text.init_ddrc:0000000000001560 .L0 
     /tmp/cc3zLDNg.s:7796   .text.init_ddrc:0000000000001568 .L0 
     /tmp/cc3zLDNg.s:7799   .text.init_ddrc:0000000000001572 .L0 
     /tmp/cc3zLDNg.s:7803   .text.init_ddrc:000000000000157a .L0 
     /tmp/cc3zLDNg.s:7806   .text.init_ddrc:0000000000001584 .L0 
     /tmp/cc3zLDNg.s:7810   .text.init_ddrc:000000000000158c .L0 
     /tmp/cc3zLDNg.s:7813   .text.init_ddrc:0000000000001596 .L0 
     /tmp/cc3zLDNg.s:7817   .text.init_ddrc:000000000000159e .L0 
     /tmp/cc3zLDNg.s:7820   .text.init_ddrc:00000000000015a8 .L0 
     /tmp/cc3zLDNg.s:7824   .text.init_ddrc:00000000000015b0 .L0 
     /tmp/cc3zLDNg.s:7827   .text.init_ddrc:00000000000015ba .L0 
     /tmp/cc3zLDNg.s:7831   .text.init_ddrc:00000000000015c2 .L0 
     /tmp/cc3zLDNg.s:7834   .text.init_ddrc:00000000000015cc .L0 
     /tmp/cc3zLDNg.s:7838   .text.init_ddrc:00000000000015d4 .L0 
     /tmp/cc3zLDNg.s:7841   .text.init_ddrc:00000000000015de .L0 
     /tmp/cc3zLDNg.s:7845   .text.init_ddrc:00000000000015e6 .L0 
     /tmp/cc3zLDNg.s:7848   .text.init_ddrc:00000000000015f0 .L0 
     /tmp/cc3zLDNg.s:7852   .text.init_ddrc:00000000000015f8 .L0 
     /tmp/cc3zLDNg.s:7855   .text.init_ddrc:0000000000001602 .L0 
     /tmp/cc3zLDNg.s:7860   .text.init_ddrc:000000000000160a .L0 
     /tmp/cc3zLDNg.s:7863   .text.init_ddrc:0000000000001614 .L0 
     /tmp/cc3zLDNg.s:7868   .text.init_ddrc:000000000000161c .L0 
     /tmp/cc3zLDNg.s:7871   .text.init_ddrc:0000000000001626 .L0 
     /tmp/cc3zLDNg.s:7875   .text.init_ddrc:000000000000162e .L0 
     /tmp/cc3zLDNg.s:7878   .text.init_ddrc:0000000000001638 .L0 
     /tmp/cc3zLDNg.s:7883   .text.init_ddrc:0000000000001640 .L0 
     /tmp/cc3zLDNg.s:7886   .text.init_ddrc:000000000000164a .L0 
     /tmp/cc3zLDNg.s:7891   .text.init_ddrc:0000000000001654 .L0 
     /tmp/cc3zLDNg.s:7894   .text.init_ddrc:000000000000165e .L0 
     /tmp/cc3zLDNg.s:7898   .text.init_ddrc:0000000000001666 .L0 
     /tmp/cc3zLDNg.s:7901   .text.init_ddrc:0000000000001670 .L0 
     /tmp/cc3zLDNg.s:7905   .text.init_ddrc:0000000000001678 .L0 
     /tmp/cc3zLDNg.s:7908   .text.init_ddrc:0000000000001682 .L0 
     /tmp/cc3zLDNg.s:7912   .text.init_ddrc:000000000000168a .L0 
     /tmp/cc3zLDNg.s:7915   .text.init_ddrc:0000000000001694 .L0 
     /tmp/cc3zLDNg.s:7919   .text.init_ddrc:000000000000169c .L0 
     /tmp/cc3zLDNg.s:7922   .text.init_ddrc:00000000000016a6 .L0 
     /tmp/cc3zLDNg.s:7927   .text.init_ddrc:00000000000016b0 .L0 
     /tmp/cc3zLDNg.s:7930   .text.init_ddrc:00000000000016ba .L0 
     /tmp/cc3zLDNg.s:7934   .text.init_ddrc:00000000000016c2 .L0 
     /tmp/cc3zLDNg.s:7937   .text.init_ddrc:00000000000016cc .L0 
     /tmp/cc3zLDNg.s:7941   .text.init_ddrc:00000000000016d4 .L0 
     /tmp/cc3zLDNg.s:7944   .text.init_ddrc:00000000000016de .L0 
     /tmp/cc3zLDNg.s:7948   .text.init_ddrc:00000000000016e6 .L0 
     /tmp/cc3zLDNg.s:7951   .text.init_ddrc:00000000000016f0 .L0 
     /tmp/cc3zLDNg.s:7955   .text.init_ddrc:00000000000016f8 .L0 
     /tmp/cc3zLDNg.s:7958   .text.init_ddrc:0000000000001702 .L0 
     /tmp/cc3zLDNg.s:7962   .text.init_ddrc:000000000000170a .L0 
     /tmp/cc3zLDNg.s:7965   .text.init_ddrc:0000000000001714 .L0 
     /tmp/cc3zLDNg.s:7969   .text.init_ddrc:000000000000171c .L0 
     /tmp/cc3zLDNg.s:7972   .text.init_ddrc:0000000000001726 .L0 
     /tmp/cc3zLDNg.s:7976   .text.init_ddrc:000000000000172e .L0 
     /tmp/cc3zLDNg.s:7979   .text.init_ddrc:0000000000001738 .L0 
     /tmp/cc3zLDNg.s:7983   .text.init_ddrc:0000000000001740 .L0 
     /tmp/cc3zLDNg.s:7986   .text.init_ddrc:000000000000174a .L0 
     /tmp/cc3zLDNg.s:7990   .text.init_ddrc:0000000000001752 .L0 
     /tmp/cc3zLDNg.s:7993   .text.init_ddrc:000000000000175c .L0 
     /tmp/cc3zLDNg.s:7997   .text.init_ddrc:0000000000001764 .L0 
     /tmp/cc3zLDNg.s:8000   .text.init_ddrc:000000000000176e .L0 
     /tmp/cc3zLDNg.s:8004   .text.init_ddrc:0000000000001776 .L0 
     /tmp/cc3zLDNg.s:8007   .text.init_ddrc:0000000000001780 .L0 
     /tmp/cc3zLDNg.s:8011   .text.init_ddrc:0000000000001788 .L0 
     /tmp/cc3zLDNg.s:8014   .text.init_ddrc:0000000000001792 .L0 
     /tmp/cc3zLDNg.s:8018   .text.init_ddrc:000000000000179a .L0 
     /tmp/cc3zLDNg.s:8021   .text.init_ddrc:00000000000017a4 .L0 
     /tmp/cc3zLDNg.s:8025   .text.init_ddrc:00000000000017ac .L0 
     /tmp/cc3zLDNg.s:8028   .text.init_ddrc:00000000000017b6 .L0 
     /tmp/cc3zLDNg.s:8032   .text.init_ddrc:00000000000017be .L0 
     /tmp/cc3zLDNg.s:8035   .text.init_ddrc:00000000000017c8 .L0 
     /tmp/cc3zLDNg.s:8039   .text.init_ddrc:00000000000017d0 .L0 
     /tmp/cc3zLDNg.s:8042   .text.init_ddrc:00000000000017da .L0 
     /tmp/cc3zLDNg.s:8046   .text.init_ddrc:00000000000017e2 .L0 
     /tmp/cc3zLDNg.s:8049   .text.init_ddrc:00000000000017ec .L0 
     /tmp/cc3zLDNg.s:8053   .text.init_ddrc:00000000000017f4 .L0 
     /tmp/cc3zLDNg.s:8056   .text.init_ddrc:00000000000017fe .L0 
     /tmp/cc3zLDNg.s:8060   .text.init_ddrc:0000000000001806 .L0 
     /tmp/cc3zLDNg.s:8063   .text.init_ddrc:0000000000001810 .L0 
     /tmp/cc3zLDNg.s:8067   .text.init_ddrc:0000000000001818 .L0 
     /tmp/cc3zLDNg.s:8070   .text.init_ddrc:0000000000001822 .L0 
     /tmp/cc3zLDNg.s:8074   .text.init_ddrc:000000000000182a .L0 
     /tmp/cc3zLDNg.s:8077   .text.init_ddrc:0000000000001834 .L0 
     /tmp/cc3zLDNg.s:8081   .text.init_ddrc:000000000000183c .L0 
     /tmp/cc3zLDNg.s:8084   .text.init_ddrc:0000000000001846 .L0 
     /tmp/cc3zLDNg.s:8088   .text.init_ddrc:000000000000184e .L0 
     /tmp/cc3zLDNg.s:8091   .text.init_ddrc:0000000000001858 .L0 
     /tmp/cc3zLDNg.s:8095   .text.init_ddrc:0000000000001860 .L0 
     /tmp/cc3zLDNg.s:8098   .text.init_ddrc:000000000000186a .L0 
     /tmp/cc3zLDNg.s:8102   .text.init_ddrc:0000000000001872 .L0 
     /tmp/cc3zLDNg.s:8105   .text.init_ddrc:000000000000187c .L0 
     /tmp/cc3zLDNg.s:8109   .text.init_ddrc:0000000000001884 .L0 
     /tmp/cc3zLDNg.s:8112   .text.init_ddrc:000000000000188e .L0 
     /tmp/cc3zLDNg.s:8116   .text.init_ddrc:0000000000001896 .L0 
     /tmp/cc3zLDNg.s:8119   .text.init_ddrc:00000000000018a0 .L0 
     /tmp/cc3zLDNg.s:8123   .text.init_ddrc:00000000000018a8 .L0 
     /tmp/cc3zLDNg.s:8126   .text.init_ddrc:00000000000018b2 .L0 
     /tmp/cc3zLDNg.s:8130   .text.init_ddrc:00000000000018ba .L0 
     /tmp/cc3zLDNg.s:8133   .text.init_ddrc:00000000000018c4 .L0 
     /tmp/cc3zLDNg.s:8138   .text.init_ddrc:00000000000018cc .L0 
     /tmp/cc3zLDNg.s:8141   .text.init_ddrc:00000000000018d6 .L0 
     /tmp/cc3zLDNg.s:8146   .text.init_ddrc:00000000000018de .L0 
     /tmp/cc3zLDNg.s:8149   .text.init_ddrc:00000000000018e8 .L0 
     /tmp/cc3zLDNg.s:8154   .text.init_ddrc:00000000000018f0 .L0 
     /tmp/cc3zLDNg.s:8157   .text.init_ddrc:00000000000018fa .L0 
     /tmp/cc3zLDNg.s:8162   .text.init_ddrc:0000000000001902 .L0 
     /tmp/cc3zLDNg.s:8165   .text.init_ddrc:000000000000190c .L0 
     /tmp/cc3zLDNg.s:8169   .text.init_ddrc:0000000000001914 .L0 
     /tmp/cc3zLDNg.s:8172   .text.init_ddrc:000000000000191e .L0 
     /tmp/cc3zLDNg.s:8176   .text.init_ddrc:0000000000001926 .L0 
     /tmp/cc3zLDNg.s:8179   .text.init_ddrc:0000000000001930 .L0 
     /tmp/cc3zLDNg.s:8183   .text.init_ddrc:0000000000001938 .L0 
     /tmp/cc3zLDNg.s:8186   .text.init_ddrc:0000000000001942 .L0 
     /tmp/cc3zLDNg.s:8190   .text.init_ddrc:000000000000194a .L0 
     /tmp/cc3zLDNg.s:8193   .text.init_ddrc:0000000000001954 .L0 
     /tmp/cc3zLDNg.s:8197   .text.init_ddrc:000000000000195c .L0 
     /tmp/cc3zLDNg.s:8200   .text.init_ddrc:0000000000001966 .L0 
     /tmp/cc3zLDNg.s:8204   .text.init_ddrc:000000000000196e .L0 
     /tmp/cc3zLDNg.s:8207   .text.init_ddrc:0000000000001978 .L0 
     /tmp/cc3zLDNg.s:8211   .text.init_ddrc:0000000000001980 .L0 
     /tmp/cc3zLDNg.s:8214   .text.init_ddrc:000000000000198a .L0 
     /tmp/cc3zLDNg.s:8218   .text.init_ddrc:0000000000001992 .L0 
     /tmp/cc3zLDNg.s:8221   .text.init_ddrc:000000000000199c .L0 
     /tmp/cc3zLDNg.s:8226   .text.init_ddrc:00000000000019a4 .L0 
     /tmp/cc3zLDNg.s:8229   .text.init_ddrc:00000000000019ae .L0 
     /tmp/cc3zLDNg.s:8233   .text.init_ddrc:00000000000019b6 .L0 
     /tmp/cc3zLDNg.s:8236   .text.init_ddrc:00000000000019c0 .L0 
     /tmp/cc3zLDNg.s:8240   .text.init_ddrc:00000000000019c8 .L0 
     /tmp/cc3zLDNg.s:8243   .text.init_ddrc:00000000000019d2 .L0 
     /tmp/cc3zLDNg.s:8247   .text.init_ddrc:00000000000019da .L0 
     /tmp/cc3zLDNg.s:8250   .text.init_ddrc:00000000000019e4 .L0 
     /tmp/cc3zLDNg.s:8254   .text.init_ddrc:00000000000019ec .L0 
     /tmp/cc3zLDNg.s:8257   .text.init_ddrc:00000000000019f6 .L0 
     /tmp/cc3zLDNg.s:8263   .text.init_ddrc:0000000000001a06 .L0 
     /tmp/cc3zLDNg.s:8266   .text.init_ddrc:0000000000001a10 .L0 
     /tmp/cc3zLDNg.s:8270   .text.init_ddrc:0000000000001a18 .L0 
     /tmp/cc3zLDNg.s:8273   .text.init_ddrc:0000000000001a22 .L0 
     /tmp/cc3zLDNg.s:8279   .text.init_ddrc:0000000000001a32 .L0 
     /tmp/cc3zLDNg.s:8282   .text.init_ddrc:0000000000001a3c .L0 
     /tmp/cc3zLDNg.s:8286   .text.init_ddrc:0000000000001a44 .L0 
     /tmp/cc3zLDNg.s:8289   .text.init_ddrc:0000000000001a4e .L0 
     /tmp/cc3zLDNg.s:8293   .text.init_ddrc:0000000000001a56 .L0 
     /tmp/cc3zLDNg.s:8296   .text.init_ddrc:0000000000001a60 .L0 
     /tmp/cc3zLDNg.s:8300   .text.init_ddrc:0000000000001a68 .L0 
     /tmp/cc3zLDNg.s:8303   .text.init_ddrc:0000000000001a72 .L0 
     /tmp/cc3zLDNg.s:8307   .text.init_ddrc:0000000000001a7a .L0 
     /tmp/cc3zLDNg.s:8310   .text.init_ddrc:0000000000001a84 .L0 
     /tmp/cc3zLDNg.s:8314   .text.init_ddrc:0000000000001a8c .L0 
     /tmp/cc3zLDNg.s:8317   .text.init_ddrc:0000000000001a96 .L0 
     /tmp/cc3zLDNg.s:8321   .text.init_ddrc:0000000000001a9e .L0 
     /tmp/cc3zLDNg.s:8324   .text.init_ddrc:0000000000001aa8 .L0 
     /tmp/cc3zLDNg.s:8328   .text.init_ddrc:0000000000001ab0 .L0 
     /tmp/cc3zLDNg.s:8331   .text.init_ddrc:0000000000001aba .L0 
     /tmp/cc3zLDNg.s:8335   .text.init_ddrc:0000000000001ac2 .L0 
     /tmp/cc3zLDNg.s:8338   .text.init_ddrc:0000000000001acc .L0 
     /tmp/cc3zLDNg.s:8344   .text.init_ddrc:0000000000001ad8 .L0 
     /tmp/cc3zLDNg.s:8347   .text.init_ddrc:0000000000001ae2 .L0 
     /tmp/cc3zLDNg.s:8352   .text.init_ddrc:0000000000001aec .L0 
     /tmp/cc3zLDNg.s:8355   .text.init_ddrc:0000000000001af6 .L0 
     /tmp/cc3zLDNg.s:8360   .text.init_ddrc:0000000000001b00 .L0 
     /tmp/cc3zLDNg.s:8363   .text.init_ddrc:0000000000001b0a .L0 
     /tmp/cc3zLDNg.s:8368   .text.init_ddrc:0000000000001b14 .L0 
     /tmp/cc3zLDNg.s:8371   .text.init_ddrc:0000000000001b1e .L0 
     /tmp/cc3zLDNg.s:8375   .text.init_ddrc:0000000000001b28 .L0 
     /tmp/cc3zLDNg.s:8378   .text.init_ddrc:0000000000001b32 .L0 
     /tmp/cc3zLDNg.s:8382   .text.init_ddrc:0000000000001b3c .L0 
     /tmp/cc3zLDNg.s:8385   .text.init_ddrc:0000000000001b46 .L0 
     /tmp/cc3zLDNg.s:8389   .text.init_ddrc:0000000000001b50 .L0 
     /tmp/cc3zLDNg.s:8392   .text.init_ddrc:0000000000001b5a .L0 
     /tmp/cc3zLDNg.s:8397   .text.init_ddrc:0000000000001b66 .L0 
     /tmp/cc3zLDNg.s:8400   .text.init_ddrc:0000000000001b70 .L0 
     /tmp/cc3zLDNg.s:8405   .text.init_ddrc:0000000000001b7c .L0 
     /tmp/cc3zLDNg.s:8408   .text.init_ddrc:0000000000001b86 .L0 
     /tmp/cc3zLDNg.s:8412   .text.init_ddrc:0000000000001b90 .L0 
     /tmp/cc3zLDNg.s:8415   .text.init_ddrc:0000000000001b9a .L0 
     /tmp/cc3zLDNg.s:8419   .text.init_ddrc:0000000000001ba4 .L0 
     /tmp/cc3zLDNg.s:8422   .text.init_ddrc:0000000000001bae .L0 
     /tmp/cc3zLDNg.s:8426   .text.init_ddrc:0000000000001bb8 .L0 
     /tmp/cc3zLDNg.s:8429   .text.init_ddrc:0000000000001bc2 .L0 
     /tmp/cc3zLDNg.s:8434   .text.init_ddrc:0000000000001bcc .L0 
     /tmp/cc3zLDNg.s:8437   .text.init_ddrc:0000000000001bd6 .L0 
     /tmp/cc3zLDNg.s:8441   .text.init_ddrc:0000000000001be0 .L0 
     /tmp/cc3zLDNg.s:8444   .text.init_ddrc:0000000000001bea .L0 
     /tmp/cc3zLDNg.s:8449   .text.init_ddrc:0000000000001bf4 .L0 
     /tmp/cc3zLDNg.s:8452   .text.init_ddrc:0000000000001bfe .L0 
     /tmp/cc3zLDNg.s:8456   .text.init_ddrc:0000000000001c08 .L0 
     /tmp/cc3zLDNg.s:8459   .text.init_ddrc:0000000000001c12 .L0 
     /tmp/cc3zLDNg.s:8463   .text.init_ddrc:0000000000001c1c .L0 
     /tmp/cc3zLDNg.s:8465   .text.init_ddrc:0000000000001c20 .L0 
     /tmp/cc3zLDNg.s:8466   .text.init_ddrc:0000000000001c20 .L0 
     /tmp/cc3zLDNg.s:8468   .text.init_ddrc:0000000000001c22 .L0 
     /tmp/cc3zLDNg.s:8470   .text.init_ddrc:0000000000001c24 .L0 
     /tmp/cc3zLDNg.s:8480   .text.setup_ddr_segments:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:8481   .text.setup_ddr_segments:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:8482   .text.setup_ddr_segments:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:8484   .text.setup_ddr_segments:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:8486   .text.setup_ddr_segments:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:8490   .text.setup_ddr_segments:000000000000000c .L0 
     /tmp/cc3zLDNg.s:8494   .text.setup_ddr_segments:0000000000000014 .L0 
     /tmp/cc3zLDNg.s:8497   .text.setup_ddr_segments:000000000000001c .L0 
     /tmp/cc3zLDNg.s:8501   .text.setup_ddr_segments:0000000000000024 .L0 
     /tmp/cc3zLDNg.s:8504   .text.setup_ddr_segments:000000000000002c .L0 
     /tmp/cc3zLDNg.s:8507   .text.setup_ddr_segments:0000000000000030 .L0 
     /tmp/cc3zLDNg.s:8510   .text.setup_ddr_segments:0000000000000038 .L0 
     /tmp/cc3zLDNg.s:8514   .text.setup_ddr_segments:0000000000000040 .L0 
     /tmp/cc3zLDNg.s:8517   .text.setup_ddr_segments:0000000000000048 .L0 
     /tmp/cc3zLDNg.s:8521   .text.setup_ddr_segments:0000000000000050 .L0 
     /tmp/cc3zLDNg.s:8524   .text.setup_ddr_segments:0000000000000058 .L0 
     /tmp/cc3zLDNg.s:8528   .text.setup_ddr_segments:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:8531   .text.setup_ddr_segments:0000000000000068 .L0 
     /tmp/cc3zLDNg.s:8537   .text.setup_ddr_segments:0000000000000072 .L0 
     /tmp/cc3zLDNg.s:8540   .text.setup_ddr_segments:000000000000007a .L0 
     /tmp/cc3zLDNg.s:8544   .text.setup_ddr_segments:0000000000000082 .L0 
     /tmp/cc3zLDNg.s:8547   .text.setup_ddr_segments:000000000000008a .L0 
     /tmp/cc3zLDNg.s:8551   .text.setup_ddr_segments:0000000000000092 .L0 
     /tmp/cc3zLDNg.s:8554   .text.setup_ddr_segments:000000000000009a .L0 
     /tmp/cc3zLDNg.s:8558   .text.setup_ddr_segments:00000000000000a2 .L0 
     /tmp/cc3zLDNg.s:8561   .text.setup_ddr_segments:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:8563   .text.setup_ddr_segments:00000000000000ae .L0 
     /tmp/cc3zLDNg.s:8566   .text.setup_ddr_segments:00000000000000b6 .L0 
     /tmp/cc3zLDNg.s:8570   .text.setup_ddr_segments:00000000000000be .L0 
     /tmp/cc3zLDNg.s:8573   .text.setup_ddr_segments:00000000000000c6 .L0 
     /tmp/cc3zLDNg.s:8576   .text.setup_ddr_segments:00000000000000ca .L0 
     /tmp/cc3zLDNg.s:8579   .text.setup_ddr_segments:00000000000000d2 .L0 
     /tmp/cc3zLDNg.s:8582   .text.setup_ddr_segments:00000000000000d6 .L0 
     /tmp/cc3zLDNg.s:8584   .text.setup_ddr_segments:00000000000000da .L0 
     /tmp/cc3zLDNg.s:8585   .text.setup_ddr_segments:00000000000000da .L0 
     /tmp/cc3zLDNg.s:8587   .text.setup_ddr_segments:00000000000000dc .L0 
     /tmp/cc3zLDNg.s:8589   .text.setup_ddr_segments:00000000000000de .L0 
     /tmp/cc3zLDNg.s:8598   .text.use_software_bclk_sclk_training:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:8599   .text.use_software_bclk_sclk_training:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:8600   .text.use_software_bclk_sclk_training:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:8602   .text.use_software_bclk_sclk_training:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:8604   .text.use_software_bclk_sclk_training:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:8608   .text.use_software_bclk_sclk_training:000000000000000c .L0 
     /tmp/cc3zLDNg.s:8610   .text.use_software_bclk_sclk_training:0000000000000010 .L0 
     /tmp/cc3zLDNg.s:8635   .text.use_software_bclk_sclk_training:0000000000000042 .L0 
     /tmp/cc3zLDNg.s:8638   .text.use_software_bclk_sclk_training:0000000000000048 .L0 
     /tmp/cc3zLDNg.s:8641   .text.use_software_bclk_sclk_training:000000000000004a .L0 
     /tmp/cc3zLDNg.s:8644   .text.use_software_bclk_sclk_training:0000000000000050 .L0 
     /tmp/cc3zLDNg.s:8647   .text.use_software_bclk_sclk_training:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:8650   .text.use_software_bclk_sclk_training:0000000000000058 .L0 
     /tmp/cc3zLDNg.s:8653   .text.use_software_bclk_sclk_training:000000000000005a .L0 
     /tmp/cc3zLDNg.s:8656   .text.use_software_bclk_sclk_training:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:8659   .text.use_software_bclk_sclk_training:0000000000000062 .L0 
     /tmp/cc3zLDNg.s:8662   .text.use_software_bclk_sclk_training:0000000000000068 .L0 
     /tmp/cc3zLDNg.s:8665   .text.use_software_bclk_sclk_training:000000000000006a .L0 
     /tmp/cc3zLDNg.s:8668   .text.use_software_bclk_sclk_training:000000000000006c .L0 
     /tmp/cc3zLDNg.s:8670   .text.use_software_bclk_sclk_training:0000000000000070 .L0 
     /tmp/cc3zLDNg.s:8672   .text.use_software_bclk_sclk_training:0000000000000074 .L0 
     /tmp/cc3zLDNg.s:8673   .text.use_software_bclk_sclk_training:0000000000000074 .L0 
     /tmp/cc3zLDNg.s:8675   .text.use_software_bclk_sclk_training:0000000000000076 .L0 
     /tmp/cc3zLDNg.s:8677   .text.use_software_bclk_sclk_training:0000000000000078 .L0 
     /tmp/cc3zLDNg.s:8686   .text.bclk_sclk_offset:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:8687   .text.bclk_sclk_offset:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:8688   .text.bclk_sclk_offset:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:8690   .text.bclk_sclk_offset:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:8692   .text.bclk_sclk_offset:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:8696   .text.bclk_sclk_offset:000000000000000c .L0 
     /tmp/cc3zLDNg.s:8698   .text.bclk_sclk_offset:0000000000000010 .L0 
     /tmp/cc3zLDNg.s:8723   .text.bclk_sclk_offset:0000000000000042 .L0 
     /tmp/cc3zLDNg.s:8726   .text.bclk_sclk_offset:0000000000000048 .L0 
     /tmp/cc3zLDNg.s:8729   .text.bclk_sclk_offset:000000000000004a .L0 
     /tmp/cc3zLDNg.s:8732   .text.bclk_sclk_offset:0000000000000050 .L0 
     /tmp/cc3zLDNg.s:8735   .text.bclk_sclk_offset:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:8738   .text.bclk_sclk_offset:0000000000000058 .L0 
     /tmp/cc3zLDNg.s:8741   .text.bclk_sclk_offset:000000000000005a .L0 
     /tmp/cc3zLDNg.s:8744   .text.bclk_sclk_offset:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:8747   .text.bclk_sclk_offset:0000000000000062 .L0 
     /tmp/cc3zLDNg.s:8750   .text.bclk_sclk_offset:0000000000000068 .L0 
     /tmp/cc3zLDNg.s:8753   .text.bclk_sclk_offset:000000000000006a .L0 
     /tmp/cc3zLDNg.s:8756   .text.bclk_sclk_offset:0000000000000070 .L0 
     /tmp/cc3zLDNg.s:8759   .text.bclk_sclk_offset:0000000000000072 .L0 
     /tmp/cc3zLDNg.s:8761   .text.bclk_sclk_offset:0000000000000076 .L0 
     /tmp/cc3zLDNg.s:8763   .text.bclk_sclk_offset:000000000000007a .L0 
     /tmp/cc3zLDNg.s:8764   .text.bclk_sclk_offset:000000000000007a .L0 
     /tmp/cc3zLDNg.s:8766   .text.bclk_sclk_offset:000000000000007c .L0 
     /tmp/cc3zLDNg.s:8768   .text.bclk_sclk_offset:000000000000007e .L0 
     /tmp/cc3zLDNg.s:8777   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:8778   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:8779   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:8781   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:8783   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:8787   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000000c .L0 
     /tmp/cc3zLDNg.s:8792   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000001a .L0 
     /tmp/cc3zLDNg.s:8795   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000024 .L0 
     /tmp/cc3zLDNg.s:8799   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000002e .L0 
     /tmp/cc3zLDNg.s:8802   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000038 .L0 
     /tmp/cc3zLDNg.s:8806   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000040 .L0 
     /tmp/cc3zLDNg.s:8809   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000004a .L0 
     /tmp/cc3zLDNg.s:8813   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:8816   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000005c .L0 
     /tmp/cc3zLDNg.s:8818   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:8821   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000006a .L0 
     /tmp/cc3zLDNg.s:8823   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000006e .L0 
     /tmp/cc3zLDNg.s:8826   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000078 .L0 
     /tmp/cc3zLDNg.s:8828   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000007c .L0 
     /tmp/cc3zLDNg.s:8831   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000086 .L0 
     /tmp/cc3zLDNg.s:8833   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000008a .L0 
     /tmp/cc3zLDNg.s:8836   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000094 .L0 
     /tmp/cc3zLDNg.s:8839   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000009c .L0 
     /tmp/cc3zLDNg.s:8842   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000a6 .L0 
     /tmp/cc3zLDNg.s:8844   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:8847   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000b4 .L0 
     /tmp/cc3zLDNg.s:8849   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000b8 .L0 
     /tmp/cc3zLDNg.s:8852   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000c2 .L0 
     /tmp/cc3zLDNg.s:8855   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000ca .L0 
     /tmp/cc3zLDNg.s:8858   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000d4 .L0 
     /tmp/cc3zLDNg.s:8860   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000d8 .L0 
     /tmp/cc3zLDNg.s:8863   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000e2 .L0 
     /tmp/cc3zLDNg.s:8865   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000e6 .L0 
     /tmp/cc3zLDNg.s:8868   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000f0 .L0 
     /tmp/cc3zLDNg.s:8870   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000f4 .L0 
     /tmp/cc3zLDNg.s:8873   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000fe .L0 
     /tmp/cc3zLDNg.s:8875   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000102 .L0 
     /tmp/cc3zLDNg.s:8878   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000010c .L0 
     /tmp/cc3zLDNg.s:8880   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000110 .L0 
     /tmp/cc3zLDNg.s:8883   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000011a .L0 
     /tmp/cc3zLDNg.s:8887   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000122 .L0 
     /tmp/cc3zLDNg.s:8890   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000012c .L0 
     /tmp/cc3zLDNg.s:8894   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000134 .L0 
     /tmp/cc3zLDNg.s:8897   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000013e .L0 
     /tmp/cc3zLDNg.s:8901   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000148 .L0 
     /tmp/cc3zLDNg.s:8904   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000152 .L0 
     /tmp/cc3zLDNg.s:8907   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000015a .L0 
     /tmp/cc3zLDNg.s:8910   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000164 .L0 
     /tmp/cc3zLDNg.s:8913   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000016c .L0 
     /tmp/cc3zLDNg.s:8916   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000176 .L0 
     /tmp/cc3zLDNg.s:8919   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000017e .L0 
     /tmp/cc3zLDNg.s:8922   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000188 .L0 
     /tmp/cc3zLDNg.s:8925   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000190 .L0 
     /tmp/cc3zLDNg.s:8928   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000019a .L0 
     /tmp/cc3zLDNg.s:8932   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000001a2 .L0 
     /tmp/cc3zLDNg.s:8934   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000001a6 .L0 
     /tmp/cc3zLDNg.s:8935   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000001a6 .L0 
     /tmp/cc3zLDNg.s:8937   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000001a8 .L0 
     /tmp/cc3zLDNg.s:8939   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000001aa .L0 
     /tmp/cc3zLDNg.s:8947   .rodata.REFCLK_OFFSETS:0000000000000000 REFCLK_OFFSETS
     /tmp/cc3zLDNg.s:9001   .text.ddr_manual_addcmd_refclk_offset:0000000000000000 ddr_manual_addcmd_refclk_offset
     /tmp/cc3zLDNg.s:9004   .text.ddr_manual_addcmd_refclk_offset:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:9005   .text.ddr_manual_addcmd_refclk_offset:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:9006   .text.ddr_manual_addcmd_refclk_offset:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:9008   .text.ddr_manual_addcmd_refclk_offset:0000000000000004 .L0 
     /tmp/cc3zLDNg.s:9010   .text.ddr_manual_addcmd_refclk_offset:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:9015   .text.ddr_manual_addcmd_refclk_offset:0000000000000010 .L0 
     /tmp/cc3zLDNg.s:9018   .text.ddr_manual_addcmd_refclk_offset:0000000000000018 .L0 
     /tmp/cc3zLDNg.s:9027   .text.ddr_manual_addcmd_refclk_offset:0000000000000034 .L0 
     /tmp/cc3zLDNg.s:9030   .text.ddr_manual_addcmd_refclk_offset:0000000000000036 .L0 
     /tmp/cc3zLDNg.s:9034   .text.ddr_manual_addcmd_refclk_offset:000000000000003a .L0 
     /tmp/cc3zLDNg.s:9037   .text.ddr_manual_addcmd_refclk_offset:000000000000003c .L0 
     /tmp/cc3zLDNg.s:9040   .text.ddr_manual_addcmd_refclk_offset:0000000000000044 .L0 
     /tmp/cc3zLDNg.s:9043   .text.ddr_manual_addcmd_refclk_offset:000000000000004c .L0 
     /tmp/cc3zLDNg.s:9050   .text.ddr_manual_addcmd_refclk_offset:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:9053   .text.ddr_manual_addcmd_refclk_offset:0000000000000066 .L0 
     /tmp/cc3zLDNg.s:9057   .text.ddr_manual_addcmd_refclk_offset:000000000000006e .L0 
     /tmp/cc3zLDNg.s:9060   .text.ddr_manual_addcmd_refclk_offset:0000000000000076 .L0 
     /tmp/cc3zLDNg.s:9064   .text.ddr_manual_addcmd_refclk_offset:0000000000000080 .L0 
     /tmp/cc3zLDNg.s:9067   .text.ddr_manual_addcmd_refclk_offset:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:9078   .text.ddr_manual_addcmd_refclk_offset:00000000000000a4 .L0 
     /tmp/cc3zLDNg.s:9081   .text.ddr_manual_addcmd_refclk_offset:00000000000000ac .L0 
     /tmp/cc3zLDNg.s:9084   .text.ddr_manual_addcmd_refclk_offset:00000000000000b2 .L0 
     /tmp/cc3zLDNg.s:9087   .text.ddr_manual_addcmd_refclk_offset:00000000000000ba .L0 
     /tmp/cc3zLDNg.s:9089   .text.ddr_manual_addcmd_refclk_offset:00000000000000be .L0 
     /tmp/cc3zLDNg.s:9091   .text.ddr_manual_addcmd_refclk_offset:00000000000000c2 .L0 
     /tmp/cc3zLDNg.s:9092   .text.ddr_manual_addcmd_refclk_offset:00000000000000c2 .L0 
     /tmp/cc3zLDNg.s:9094   .text.ddr_manual_addcmd_refclk_offset:00000000000000c4 .L0 
     /tmp/cc3zLDNg.s:9096   .text.ddr_manual_addcmd_refclk_offset:00000000000000c6 .L0 
     /tmp/cc3zLDNg.s:9102   .text.mode_register_masked_write:0000000000000000 mode_register_masked_write
     /tmp/cc3zLDNg.s:9105   .text.mode_register_masked_write:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:9106   .text.mode_register_masked_write:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:9107   .text.mode_register_masked_write:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:9110   .text.mode_register_masked_write:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:9111   .text.mode_register_masked_write:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:9113   .text.mode_register_masked_write:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:9117   .text.mode_register_masked_write:000000000000000e .L0 
     /tmp/cc3zLDNg.s:9120   .text.mode_register_masked_write:0000000000000018 .L0 
     /tmp/cc3zLDNg.s:9125   .text.mode_register_masked_write:0000000000000020 .L0 
     /tmp/cc3zLDNg.s:9128   .text.mode_register_masked_write:000000000000002a .L0 
     /tmp/cc3zLDNg.s:9134   .text.mode_register_masked_write:0000000000000038 .L0 
     /tmp/cc3zLDNg.s:9137   .text.mode_register_masked_write:0000000000000042 .L0 
     /tmp/cc3zLDNg.s:9142   .text.mode_register_masked_write:000000000000004e .L0 
     /tmp/cc3zLDNg.s:9145   .text.mode_register_masked_write:0000000000000058 .L0 
     /tmp/cc3zLDNg.s:9149   .text.mode_register_masked_write:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:9152   .text.mode_register_masked_write:000000000000006a .L0 
     /tmp/cc3zLDNg.s:9157   .text.mode_register_masked_write:0000000000000074 .L0 
     /tmp/cc3zLDNg.s:9160   .text.mode_register_masked_write:000000000000007e .L0 
     /tmp/cc3zLDNg.s:9164   .text.mode_register_masked_write:0000000000000086 .L0 
     /tmp/cc3zLDNg.s:9168   .text.mode_register_masked_write:0000000000000094 .L0 
     /tmp/cc3zLDNg.s:9171   .text.mode_register_masked_write:000000000000009e .L0 
     /tmp/cc3zLDNg.s:9176   .text.mode_register_masked_write:00000000000000a6 .L0 
     /tmp/cc3zLDNg.s:9178   .text.mode_register_masked_write:00000000000000a8 .L0 
     /tmp/cc3zLDNg.s:9182   .text.mode_register_masked_write:00000000000000ac .L0 
     /tmp/cc3zLDNg.s:9185   .text.mode_register_masked_write:00000000000000ae .L0 
     /tmp/cc3zLDNg.s:9187   .text.mode_register_masked_write:00000000000000b2 .L0 
     /tmp/cc3zLDNg.s:9189   .text.mode_register_masked_write:00000000000000b4 .L0 
     /tmp/cc3zLDNg.s:9190   .text.mode_register_masked_write:00000000000000b4 .L0 
     /tmp/cc3zLDNg.s:9192   .text.mode_register_masked_write:00000000000000b6 .L0 
     /tmp/cc3zLDNg.s:9194   .text.mode_register_masked_write:00000000000000b8 .L0 
     /tmp/cc3zLDNg.s:9200   .text.mode_register_masked_write_x5:0000000000000000 mode_register_masked_write_x5
     /tmp/cc3zLDNg.s:9203   .text.mode_register_masked_write_x5:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:9204   .text.mode_register_masked_write_x5:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:9205   .text.mode_register_masked_write_x5:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:9208   .text.mode_register_masked_write_x5:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:9209   .text.mode_register_masked_write_x5:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:9211   .text.mode_register_masked_write_x5:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:9215   .text.mode_register_masked_write_x5:000000000000000e .L0 
     /tmp/cc3zLDNg.s:9217   .text.mode_register_masked_write_x5:0000000000000012 .L0 
     /tmp/cc3zLDNg.s:9219   .text.mode_register_masked_write_x5:0000000000000016 .L0 
     /tmp/cc3zLDNg.s:9222   .text.mode_register_masked_write_x5:0000000000000018 .L0 
     /tmp/cc3zLDNg.s:9228   .text.mode_register_masked_write_x5:000000000000002a .L0 
     /tmp/cc3zLDNg.s:9233   .text.mode_register_masked_write_x5:0000000000000036 .L0 
     /tmp/cc3zLDNg.s:9238   .text.mode_register_masked_write_x5:0000000000000040 .L0 
     /tmp/cc3zLDNg.s:9243   .text.mode_register_masked_write_x5:000000000000004e .L0 
     /tmp/cc3zLDNg.s:9245   .text.mode_register_masked_write_x5:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:9247   .text.mode_register_masked_write_x5:0000000000000056 .L0 
     /tmp/cc3zLDNg.s:9249   .text.mode_register_masked_write_x5:0000000000000058 .L0 
     /tmp/cc3zLDNg.s:9250   .text.mode_register_masked_write_x5:0000000000000058 .L0 
     /tmp/cc3zLDNg.s:9252   .text.mode_register_masked_write_x5:000000000000005a .L0 
     /tmp/cc3zLDNg.s:9254   .text.mode_register_masked_write_x5:000000000000005c .L0 
     /tmp/cc3zLDNg.s:9263   .text.lpddr4_manual_training:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:9264   .text.lpddr4_manual_training:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:9265   .text.lpddr4_manual_training:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:9268   .text.lpddr4_manual_training:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:9269   .text.lpddr4_manual_training:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:9271   .text.lpddr4_manual_training:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:9280   .text.lpddr4_manual_training:000000000000001e .L0 
     /tmp/cc3zLDNg.s:9283   .text.lpddr4_manual_training:0000000000000028 .L0 
     /tmp/cc3zLDNg.s:9288   .text.lpddr4_manual_training:0000000000000030 .L0 
     /tmp/cc3zLDNg.s:9291   .text.lpddr4_manual_training:000000000000003a .L0 
     /tmp/cc3zLDNg.s:9296   .text.lpddr4_manual_training:0000000000000042 .L0 
     /tmp/cc3zLDNg.s:9300   .text.lpddr4_manual_training:0000000000000050 .L0 
     /tmp/cc3zLDNg.s:9303   .text.lpddr4_manual_training:000000000000005a .L0 
     /tmp/cc3zLDNg.s:9308   .text.lpddr4_manual_training:0000000000000062 .L0 
     /tmp/cc3zLDNg.s:9311   .text.lpddr4_manual_training:000000000000006c .L0 
     /tmp/cc3zLDNg.s:9316   .text.lpddr4_manual_training:0000000000000074 .L0 
     /tmp/cc3zLDNg.s:9320   .text.lpddr4_manual_training:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:9323   .text.lpddr4_manual_training:000000000000008e .L0 
     /tmp/cc3zLDNg.s:9327   .text.lpddr4_manual_training:0000000000000096 .L0 
     /tmp/cc3zLDNg.s:9331   .text.lpddr4_manual_training:00000000000000a6 .L0 
     /tmp/cc3zLDNg.s:9334   .text.lpddr4_manual_training:00000000000000b0 .L0 
     /tmp/cc3zLDNg.s:9338   .text.lpddr4_manual_training:00000000000000b8 .L0 
     /tmp/cc3zLDNg.s:9342   .text.lpddr4_manual_training:00000000000000c6 .L0 
     /tmp/cc3zLDNg.s:9345   .text.lpddr4_manual_training:00000000000000d0 .L0 
     /tmp/cc3zLDNg.s:9350   .text.lpddr4_manual_training:00000000000000d8 .L0 
     /tmp/cc3zLDNg.s:9353   .text.lpddr4_manual_training:00000000000000e2 .L0 
     /tmp/cc3zLDNg.s:9357   .text.lpddr4_manual_training:00000000000000ea .L0 
     /tmp/cc3zLDNg.s:9361   .text.lpddr4_manual_training:00000000000000f8 .L0 
     /tmp/cc3zLDNg.s:9365   .text.lpddr4_manual_training:0000000000000106 .L0 
     /tmp/cc3zLDNg.s:9370   .text.lpddr4_manual_training:0000000000000114 .L0 
     /tmp/cc3zLDNg.s:9376   .text.lpddr4_manual_training:0000000000000122 .L0 
     /tmp/cc3zLDNg.s:9381   .text.lpddr4_manual_training:0000000000000130 .L0 
     /tmp/cc3zLDNg.s:9386   .text.lpddr4_manual_training:000000000000013c .L0 
     /tmp/cc3zLDNg.s:9391   .text.lpddr4_manual_training:000000000000014a .L0 
     /tmp/cc3zLDNg.s:9397   .text.lpddr4_manual_training:0000000000000158 .L0 
     /tmp/cc3zLDNg.s:9402   .text.lpddr4_manual_training:0000000000000166 .L0 
     /tmp/cc3zLDNg.s:9407   .text.lpddr4_manual_training:0000000000000172 .L0 
     /tmp/cc3zLDNg.s:9410   .text.lpddr4_manual_training:000000000000017c .L0 
     /tmp/cc3zLDNg.s:9415   .text.lpddr4_manual_training:0000000000000184 .L0 
     /tmp/cc3zLDNg.s:9419   .text.lpddr4_manual_training:0000000000000192 .L0 
     /tmp/cc3zLDNg.s:9422   .text.lpddr4_manual_training:0000000000000198 .L0 
     /tmp/cc3zLDNg.s:9427   .text.lpddr4_manual_training:00000000000001a6 .L0 
     /tmp/cc3zLDNg.s:9430   .text.lpddr4_manual_training:00000000000001b0 .L0 
     /tmp/cc3zLDNg.s:9434   .text.lpddr4_manual_training:00000000000001ba .L0 
     /tmp/cc3zLDNg.s:9436   .text.lpddr4_manual_training:00000000000001bc .L0 
     /tmp/cc3zLDNg.s:9441   .text.lpddr4_manual_training:00000000000001ca .L0 
     /tmp/cc3zLDNg.s:9444   .text.lpddr4_manual_training:00000000000001d4 .L0 
     /tmp/cc3zLDNg.s:9448   .text.lpddr4_manual_training:00000000000001de .L0 
     /tmp/cc3zLDNg.s:9450   .text.lpddr4_manual_training:00000000000001e0 .L0 
     /tmp/cc3zLDNg.s:9453   .text.lpddr4_manual_training:00000000000001e2 .L0 
     /tmp/cc3zLDNg.s:9456   .text.lpddr4_manual_training:00000000000001ec .L0 
     /tmp/cc3zLDNg.s:9459   .text.lpddr4_manual_training:00000000000001f4 .L0 
     /tmp/cc3zLDNg.s:9462   .text.lpddr4_manual_training:00000000000001fe .L0 
     /tmp/cc3zLDNg.s:9466   .text.lpddr4_manual_training:0000000000000206 .L0 
     /tmp/cc3zLDNg.s:9469   .text.lpddr4_manual_training:000000000000020c .L0 
     /tmp/cc3zLDNg.s:9471   .text.lpddr4_manual_training:000000000000020e .L0 
     /tmp/cc3zLDNg.s:9475   .text.lpddr4_manual_training:000000000000021c .L0 
     /tmp/cc3zLDNg.s:9478   .text.lpddr4_manual_training:0000000000000226 .L0 
     /tmp/cc3zLDNg.s:9481   .text.lpddr4_manual_training:000000000000022e .L0 
     /tmp/cc3zLDNg.s:9484   .text.lpddr4_manual_training:0000000000000238 .L0 
     /tmp/cc3zLDNg.s:9487   .text.lpddr4_manual_training:000000000000023e .L0 
     /tmp/cc3zLDNg.s:9489   .text.lpddr4_manual_training:0000000000000242 .L0 
     /tmp/cc3zLDNg.s:9492   .text.lpddr4_manual_training:000000000000024c .L0 
     /tmp/cc3zLDNg.s:9495   .text.lpddr4_manual_training:0000000000000254 .L0 
     /tmp/cc3zLDNg.s:9498   .text.lpddr4_manual_training:000000000000025e .L0 
     /tmp/cc3zLDNg.s:9502   .text.lpddr4_manual_training:0000000000000268 .L0 
     /tmp/cc3zLDNg.s:9505   .text.lpddr4_manual_training:0000000000000272 .L0 
     /tmp/cc3zLDNg.s:9510   .text.lpddr4_manual_training:000000000000027c .L0 
     /tmp/cc3zLDNg.s:9513   .text.lpddr4_manual_training:0000000000000286 .L0 
     /tmp/cc3zLDNg.s:9518   .text.lpddr4_manual_training:0000000000000292 .L0 
     /tmp/cc3zLDNg.s:9521   .text.lpddr4_manual_training:000000000000029c .L0 
     /tmp/cc3zLDNg.s:9525   .text.lpddr4_manual_training:00000000000002a4 .L0 
     /tmp/cc3zLDNg.s:9528   .text.lpddr4_manual_training:00000000000002ae .L0 
     /tmp/cc3zLDNg.s:9533   .text.lpddr4_manual_training:00000000000002b8 .L0 
     /tmp/cc3zLDNg.s:9537   .text.lpddr4_manual_training:00000000000002c6 .L0 
     /tmp/cc3zLDNg.s:9540   .text.lpddr4_manual_training:00000000000002d0 .L0 
     /tmp/cc3zLDNg.s:9544   .text.lpddr4_manual_training:00000000000002d8 .L0 
     /tmp/cc3zLDNg.s:9548   .text.lpddr4_manual_training:00000000000002e8 .L0 
     /tmp/cc3zLDNg.s:9551   .text.lpddr4_manual_training:00000000000002f2 .L0 
     /tmp/cc3zLDNg.s:9556   .text.lpddr4_manual_training:00000000000002fa .L0 
     /tmp/cc3zLDNg.s:9559   .text.lpddr4_manual_training:0000000000000304 .L0 
     /tmp/cc3zLDNg.s:9564   .text.lpddr4_manual_training:000000000000030c .L0 
     /tmp/cc3zLDNg.s:9568   .text.lpddr4_manual_training:000000000000031a .L0 
     /tmp/cc3zLDNg.s:9571   .text.lpddr4_manual_training:0000000000000324 .L0 
     /tmp/cc3zLDNg.s:9576   .text.lpddr4_manual_training:000000000000032c .L0 
     /tmp/cc3zLDNg.s:9579   .text.lpddr4_manual_training:0000000000000336 .L0 
     /tmp/cc3zLDNg.s:9584   .text.lpddr4_manual_training:000000000000033e .L0 
     /tmp/cc3zLDNg.s:9588   .text.lpddr4_manual_training:000000000000034e .L0 
     /tmp/cc3zLDNg.s:9591   .text.lpddr4_manual_training:0000000000000358 .L0 
     /tmp/cc3zLDNg.s:9595   .text.lpddr4_manual_training:0000000000000360 .L0 
     /tmp/cc3zLDNg.s:9599   .text.lpddr4_manual_training:0000000000000370 .L0 
     /tmp/cc3zLDNg.s:9602   .text.lpddr4_manual_training:000000000000037a .L0 
     /tmp/cc3zLDNg.s:9606   .text.lpddr4_manual_training:0000000000000382 .L0 
     /tmp/cc3zLDNg.s:9610   .text.lpddr4_manual_training:0000000000000390 .L0 
     /tmp/cc3zLDNg.s:9613   .text.lpddr4_manual_training:000000000000039a .L0 
     /tmp/cc3zLDNg.s:9616   .text.lpddr4_manual_training:00000000000003a4 .L0 
     /tmp/cc3zLDNg.s:9619   .text.lpddr4_manual_training:00000000000003ae .L0 
     /tmp/cc3zLDNg.s:9622   .text.lpddr4_manual_training:00000000000003b8 .L0 
     /tmp/cc3zLDNg.s:9625   .text.lpddr4_manual_training:00000000000003c2 .L0 
     /tmp/cc3zLDNg.s:9628   .text.lpddr4_manual_training:00000000000003cc .L0 
     /tmp/cc3zLDNg.s:9631   .text.lpddr4_manual_training:00000000000003d6 .L0 
     /tmp/cc3zLDNg.s:9634   .text.lpddr4_manual_training:00000000000003e0 .L0 
     /tmp/cc3zLDNg.s:9637   .text.lpddr4_manual_training:00000000000003ea .L0 
     /tmp/cc3zLDNg.s:9640   .text.lpddr4_manual_training:00000000000003f4 .L0 
     /tmp/cc3zLDNg.s:9645   .text.lpddr4_manual_training:00000000000003fc .L0 
     /tmp/cc3zLDNg.s:9649   .text.lpddr4_manual_training:000000000000040a .L0 
     /tmp/cc3zLDNg.s:9652   .text.lpddr4_manual_training:0000000000000414 .L0 
     /tmp/cc3zLDNg.s:9657   .text.lpddr4_manual_training:0000000000000420 .L0 
     /tmp/cc3zLDNg.s:9659   .text.lpddr4_manual_training:0000000000000422 .L0 
     /tmp/cc3zLDNg.s:9662   .text.lpddr4_manual_training:000000000000042c .L0 
     /tmp/cc3zLDNg.s:9667   .text.lpddr4_manual_training:0000000000000438 .L0 
     /tmp/cc3zLDNg.s:9669   .text.lpddr4_manual_training:000000000000043a .L0 
     /tmp/cc3zLDNg.s:9672   .text.lpddr4_manual_training:000000000000043c .L0 
     /tmp/cc3zLDNg.s:9675   .text.lpddr4_manual_training:0000000000000446 .L0 
     /tmp/cc3zLDNg.s:9678   .text.lpddr4_manual_training:000000000000044e .L0 
     /tmp/cc3zLDNg.s:9681   .text.lpddr4_manual_training:0000000000000458 .L0 
     /tmp/cc3zLDNg.s:9685   .text.lpddr4_manual_training:0000000000000460 .L0 
     /tmp/cc3zLDNg.s:9688   .text.lpddr4_manual_training:0000000000000466 .L0 
     /tmp/cc3zLDNg.s:9690   .text.lpddr4_manual_training:0000000000000468 .L0 
     /tmp/cc3zLDNg.s:9694   .text.lpddr4_manual_training:0000000000000476 .L0 
     /tmp/cc3zLDNg.s:9697   .text.lpddr4_manual_training:0000000000000480 .L0 
     /tmp/cc3zLDNg.s:9700   .text.lpddr4_manual_training:0000000000000488 .L0 
     /tmp/cc3zLDNg.s:9703   .text.lpddr4_manual_training:0000000000000492 .L0 
     /tmp/cc3zLDNg.s:9706   .text.lpddr4_manual_training:0000000000000498 .L0 
     /tmp/cc3zLDNg.s:9708   .text.lpddr4_manual_training:000000000000049c .L0 
     /tmp/cc3zLDNg.s:9711   .text.lpddr4_manual_training:00000000000004a6 .L0 
     /tmp/cc3zLDNg.s:9714   .text.lpddr4_manual_training:00000000000004ae .L0 
     /tmp/cc3zLDNg.s:9717   .text.lpddr4_manual_training:00000000000004b8 .L0 
     /tmp/cc3zLDNg.s:9720   .text.lpddr4_manual_training:00000000000004be .L0 
     /tmp/cc3zLDNg.s:9722   .text.lpddr4_manual_training:00000000000004c2 .L0 
     /tmp/cc3zLDNg.s:9725   .text.lpddr4_manual_training:00000000000004cc .L0 
     /tmp/cc3zLDNg.s:9730   .text.lpddr4_manual_training:00000000000004d6 .L0 
     /tmp/cc3zLDNg.s:9733   .text.lpddr4_manual_training:00000000000004e0 .L0 
     /tmp/cc3zLDNg.s:9738   .text.lpddr4_manual_training:00000000000004ec .L0 
     /tmp/cc3zLDNg.s:9741   .text.lpddr4_manual_training:00000000000004f6 .L0 
     /tmp/cc3zLDNg.s:9745   .text.lpddr4_manual_training:00000000000004fe .L0 
     /tmp/cc3zLDNg.s:9748   .text.lpddr4_manual_training:0000000000000508 .L0 
     /tmp/cc3zLDNg.s:9753   .text.lpddr4_manual_training:0000000000000512 .L0 
     /tmp/cc3zLDNg.s:9757   .text.lpddr4_manual_training:0000000000000520 .L0 
     /tmp/cc3zLDNg.s:9760   .text.lpddr4_manual_training:000000000000052a .L0 
     /tmp/cc3zLDNg.s:9765   .text.lpddr4_manual_training:0000000000000532 .L0 
     /tmp/cc3zLDNg.s:9770   .text.lpddr4_manual_training:0000000000000542 .L0 
     /tmp/cc3zLDNg.s:9773   .text.lpddr4_manual_training:000000000000054a .L0 
     /tmp/cc3zLDNg.s:9776   .text.lpddr4_manual_training:0000000000000554 .L0 
     /tmp/cc3zLDNg.s:9781   .text.lpddr4_manual_training:0000000000000560 .L0 
     /tmp/cc3zLDNg.s:9784   .text.lpddr4_manual_training:000000000000056a .L0 
     /tmp/cc3zLDNg.s:9789   .text.lpddr4_manual_training:0000000000000572 .L0 
     /tmp/cc3zLDNg.s:9791   .text.lpddr4_manual_training:0000000000000576 .L0 
     /tmp/cc3zLDNg.s:9795   .text.lpddr4_manual_training:0000000000000578 .L0 
     /tmp/cc3zLDNg.s:9798   .text.lpddr4_manual_training:0000000000000582 .L0 
     /tmp/cc3zLDNg.s:9801   .text.lpddr4_manual_training:000000000000058a .L0 
     /tmp/cc3zLDNg.s:9804   .text.lpddr4_manual_training:0000000000000594 .L0 
     /tmp/cc3zLDNg.s:9807   .text.lpddr4_manual_training:000000000000059c .L0 
     /tmp/cc3zLDNg.s:9810   .text.lpddr4_manual_training:00000000000005a2 .L0 
     /tmp/cc3zLDNg.s:9812   .text.lpddr4_manual_training:00000000000005a6 .L0 
     /tmp/cc3zLDNg.s:9816   .text.lpddr4_manual_training:00000000000005ae .L0 
     /tmp/cc3zLDNg.s:9819   .text.lpddr4_manual_training:00000000000005b4 .L0 
     /tmp/cc3zLDNg.s:9823   .text.lpddr4_manual_training:00000000000005b6 .L0 
     /tmp/cc3zLDNg.s:9825   .text.lpddr4_manual_training:00000000000005ba .L0 
     /tmp/cc3zLDNg.s:9828   .text.lpddr4_manual_training:00000000000005c2 .L0 
     /tmp/cc3zLDNg.s:9830   .text.lpddr4_manual_training:00000000000005c6 .L0 
     /tmp/cc3zLDNg.s:9835   .text.lpddr4_manual_training:00000000000005d6 .L0 
     /tmp/cc3zLDNg.s:9839   .text.lpddr4_manual_training:00000000000005de .L0 
     /tmp/cc3zLDNg.s:9841   .text.lpddr4_manual_training:00000000000005e2 .L0 
     /tmp/cc3zLDNg.s:9843   .text.lpddr4_manual_training:00000000000005e6 .L0 
     /tmp/cc3zLDNg.s:9846   .text.lpddr4_manual_training:00000000000005f2 .L0 
     /tmp/cc3zLDNg.s:9849   .text.lpddr4_manual_training:00000000000005fc .L0 
     /tmp/cc3zLDNg.s:9852   .text.lpddr4_manual_training:0000000000000602 .L0 
     /tmp/cc3zLDNg.s:9858   .text.lpddr4_manual_training:0000000000000610 .L0 
     /tmp/cc3zLDNg.s:9862   .text.lpddr4_manual_training:000000000000061a .L0 
     /tmp/cc3zLDNg.s:9865   .text.lpddr4_manual_training:000000000000061e .L0 
     /tmp/cc3zLDNg.s:9870   .text.lpddr4_manual_training:000000000000062a .L0 
     /tmp/cc3zLDNg.s:9873   .text.lpddr4_manual_training:0000000000000634 .L0 
     /tmp/cc3zLDNg.s:9876   .text.lpddr4_manual_training:000000000000063c .L0 
     /tmp/cc3zLDNg.s:9879   .text.lpddr4_manual_training:0000000000000648 .L0 
     /tmp/cc3zLDNg.s:9881   .text.lpddr4_manual_training:000000000000064c .L0 
     /tmp/cc3zLDNg.s:9884   .text.lpddr4_manual_training:0000000000000650 .L0 
     /tmp/cc3zLDNg.s:9887   .text.lpddr4_manual_training:000000000000065c .L0 
     /tmp/cc3zLDNg.s:9891   .text.lpddr4_manual_training:0000000000000664 .L0 
     /tmp/cc3zLDNg.s:9893   .text.lpddr4_manual_training:0000000000000668 .L0 
     /tmp/cc3zLDNg.s:9896   .text.lpddr4_manual_training:000000000000066a .L0 
     /tmp/cc3zLDNg.s:9899   .text.lpddr4_manual_training:0000000000000674 .L0 
     /tmp/cc3zLDNg.s:9903   .text.lpddr4_manual_training:000000000000067c .L0 
     /tmp/cc3zLDNg.s:9906   .text.lpddr4_manual_training:0000000000000686 .L0 
     /tmp/cc3zLDNg.s:9910   .text.lpddr4_manual_training:000000000000068e .L0 
     /tmp/cc3zLDNg.s:9913   .text.lpddr4_manual_training:0000000000000698 .L0 
     /tmp/cc3zLDNg.s:9918   .text.lpddr4_manual_training:00000000000006a4 .L0 
     /tmp/cc3zLDNg.s:9921   .text.lpddr4_manual_training:00000000000006ae .L0 
     /tmp/cc3zLDNg.s:9925   .text.lpddr4_manual_training:00000000000006b6 .L0 
     /tmp/cc3zLDNg.s:9928   .text.lpddr4_manual_training:00000000000006c0 .L0 
     /tmp/cc3zLDNg.s:9933   .text.lpddr4_manual_training:00000000000006cc .L0 
     /tmp/cc3zLDNg.s:9936   .text.lpddr4_manual_training:00000000000006d6 .L0 
     /tmp/cc3zLDNg.s:9940   .text.lpddr4_manual_training:00000000000006de .L0 
     /tmp/cc3zLDNg.s:9943   .text.lpddr4_manual_training:00000000000006e8 .L0 
     /tmp/cc3zLDNg.s:9948   .text.lpddr4_manual_training:00000000000006f4 .L0 
     /tmp/cc3zLDNg.s:9951   .text.lpddr4_manual_training:00000000000006fe .L0 
     /tmp/cc3zLDNg.s:9955   .text.lpddr4_manual_training:0000000000000706 .L0 
     /tmp/cc3zLDNg.s:9958   .text.lpddr4_manual_training:000000000000070c .L0 
     /tmp/cc3zLDNg.s:9960   .text.lpddr4_manual_training:0000000000000710 .L0 
     /tmp/cc3zLDNg.s:9963   .text.lpddr4_manual_training:0000000000000718 .L0 
     /tmp/cc3zLDNg.s:9967   .text.lpddr4_manual_training:0000000000000724 .L0 
     /tmp/cc3zLDNg.s:9969   .text.lpddr4_manual_training:0000000000000728 .L0 
     /tmp/cc3zLDNg.s:9972   .text.lpddr4_manual_training:000000000000072a .L0 
     /tmp/cc3zLDNg.s:9975   .text.lpddr4_manual_training:0000000000000734 .L0 
     /tmp/cc3zLDNg.s:9979   .text.lpddr4_manual_training:000000000000073c .L0 
     /tmp/cc3zLDNg.s:9982   .text.lpddr4_manual_training:0000000000000746 .L0 
     /tmp/cc3zLDNg.s:9987   .text.lpddr4_manual_training:0000000000000752 .L0 
     /tmp/cc3zLDNg.s:9990   .text.lpddr4_manual_training:000000000000075c .L0 
     /tmp/cc3zLDNg.s:9994   .text.lpddr4_manual_training:0000000000000764 .L0 
     /tmp/cc3zLDNg.s:9997   .text.lpddr4_manual_training:0000000000000770 .L0 
     /tmp/cc3zLDNg.s:10000  .text.lpddr4_manual_training:000000000000077a .L0 
     /tmp/cc3zLDNg.s:10005  .text.lpddr4_manual_training:0000000000000784 .L0 
     /tmp/cc3zLDNg.s:10008  .text.lpddr4_manual_training:000000000000078a .L0 
     /tmp/cc3zLDNg.s:10011  .text.lpddr4_manual_training:0000000000000790 .L0 
     /tmp/cc3zLDNg.s:10015  .text.lpddr4_manual_training:0000000000000798 .L0 
     /tmp/cc3zLDNg.s:10020  .text.lpddr4_manual_training:00000000000007a6 .L0 
     /tmp/cc3zLDNg.s:10025  .text.lpddr4_manual_training:00000000000007ae .L0 
     /tmp/cc3zLDNg.s:10029  .text.lpddr4_manual_training:00000000000007b6 .L0 
     /tmp/cc3zLDNg.s:10036  .text.lpddr4_manual_training:00000000000007ca .L0 
     /tmp/cc3zLDNg.s:10038  .text.lpddr4_manual_training:00000000000007cc .L0 
     /tmp/cc3zLDNg.s:10043  .text.lpddr4_manual_training:00000000000007d6 .L0 
     /tmp/cc3zLDNg.s:10048  .text.lpddr4_manual_training:00000000000007e0 .L0 
     /tmp/cc3zLDNg.s:10053  .text.lpddr4_manual_training:00000000000007ee .L0 
     /tmp/cc3zLDNg.s:10057  .text.lpddr4_manual_training:00000000000007f6 .L0 
     /tmp/cc3zLDNg.s:10064  .text.lpddr4_manual_training:000000000000080a .L0 
     /tmp/cc3zLDNg.s:10066  .text.lpddr4_manual_training:000000000000080c .L0 
     /tmp/cc3zLDNg.s:10068  .text.lpddr4_manual_training:0000000000000810 .L0 
     /tmp/cc3zLDNg.s:10072  .text.lpddr4_manual_training:0000000000000818 .L0 
     /tmp/cc3zLDNg.s:10077  .text.lpddr4_manual_training:0000000000000822 .L0 
     /tmp/cc3zLDNg.s:10082  .text.lpddr4_manual_training:0000000000000832 .L0 
     /tmp/cc3zLDNg.s:10088  .text.lpddr4_manual_training:000000000000083e .L0 
     /tmp/cc3zLDNg.s:10092  .text.lpddr4_manual_training:0000000000000840 .L0 
     /tmp/cc3zLDNg.s:10096  .text.lpddr4_manual_training:0000000000000848 .L0 
     /tmp/cc3zLDNg.s:10102  .text.lpddr4_manual_training:0000000000000858 .L0 
     /tmp/cc3zLDNg.s:10106  .text.lpddr4_manual_training:0000000000000860 .L0 
     /tmp/cc3zLDNg.s:10112  .text.lpddr4_manual_training:0000000000000870 .L0 
     /tmp/cc3zLDNg.s:10116  .text.lpddr4_manual_training:0000000000000878 .L0 
     /tmp/cc3zLDNg.s:10121  .text.lpddr4_manual_training:0000000000000882 .L0 
     /tmp/cc3zLDNg.s:10127  .text.lpddr4_manual_training:0000000000000890 .L0 
     /tmp/cc3zLDNg.s:10132  .text.lpddr4_manual_training:00000000000008a0 .L0 
     /tmp/cc3zLDNg.s:10137  .text.lpddr4_manual_training:00000000000008ae .L0 
     /tmp/cc3zLDNg.s:10140  .text.lpddr4_manual_training:00000000000008b2 .L0 
     /tmp/cc3zLDNg.s:10145  .text.lpddr4_manual_training:00000000000008c0 .L0 
     /tmp/cc3zLDNg.s:10151  .text.lpddr4_manual_training:00000000000008d0 .L0 
     /tmp/cc3zLDNg.s:10158  .text.lpddr4_manual_training:00000000000008e2 .L0 
     /tmp/cc3zLDNg.s:10164  .text.lpddr4_manual_training:00000000000008f2 .L0 
     /tmp/cc3zLDNg.s:10169  .text.lpddr4_manual_training:0000000000000900 .L0 
     /tmp/cc3zLDNg.s:10173  .text.lpddr4_manual_training:000000000000090a .L0 
     /tmp/cc3zLDNg.s:10178  .text.lpddr4_manual_training:0000000000000914 .L0 
     /tmp/cc3zLDNg.s:10183  .text.lpddr4_manual_training:0000000000000920 .L0 
     /tmp/cc3zLDNg.s:10188  .text.lpddr4_manual_training:0000000000000930 .L0 
     /tmp/cc3zLDNg.s:10192  .text.lpddr4_manual_training:0000000000000938 .L0 
     /tmp/cc3zLDNg.s:10196  .text.lpddr4_manual_training:0000000000000940 .L0 
     /tmp/cc3zLDNg.s:10199  .text.lpddr4_manual_training:0000000000000948 .L0 
     /tmp/cc3zLDNg.s:10202  .text.lpddr4_manual_training:000000000000094a .L0 
     /tmp/cc3zLDNg.s:10206  .text.lpddr4_manual_training:0000000000000952 .L0 
     /tmp/cc3zLDNg.s:10211  .text.lpddr4_manual_training:000000000000095c .L0 
     /tmp/cc3zLDNg.s:10218  .text.lpddr4_manual_training:000000000000096a .L0 
     /tmp/cc3zLDNg.s:10223  .text.lpddr4_manual_training:0000000000000972 .L0 
     /tmp/cc3zLDNg.s:10228  .text.lpddr4_manual_training:000000000000097c .L0 
     /tmp/cc3zLDNg.s:10236  .text.lpddr4_manual_training:000000000000098c .L0 
     /tmp/cc3zLDNg.s:10241  .text.lpddr4_manual_training:000000000000098e .L0 
     /tmp/cc3zLDNg.s:10243  .text.lpddr4_manual_training:0000000000000992 .L0 
     /tmp/cc3zLDNg.s:10245  .text.lpddr4_manual_training:0000000000000996 .L0 
     /tmp/cc3zLDNg.s:10248  .text.lpddr4_manual_training:00000000000009a2 .L0 
     /tmp/cc3zLDNg.s:10253  .text.lpddr4_manual_training:00000000000009b2 .L0 
     /tmp/cc3zLDNg.s:10256  .text.lpddr4_manual_training:00000000000009b8 .L0 
     /tmp/cc3zLDNg.s:10259  .text.lpddr4_manual_training:00000000000009c2 .L0 
     /tmp/cc3zLDNg.s:10262  .text.lpddr4_manual_training:00000000000009c8 .L0 
     /tmp/cc3zLDNg.s:10268  .text.lpddr4_manual_training:00000000000009d6 .L0 
     /tmp/cc3zLDNg.s:10272  .text.lpddr4_manual_training:00000000000009e0 .L0 
     /tmp/cc3zLDNg.s:10275  .text.lpddr4_manual_training:00000000000009e4 .L0 
     /tmp/cc3zLDNg.s:10282  .text.lpddr4_manual_training:00000000000009f2 .L0 
     /tmp/cc3zLDNg.s:10285  .text.lpddr4_manual_training:00000000000009fc .L0 
     /tmp/cc3zLDNg.s:10288  .text.lpddr4_manual_training:0000000000000a02 .L0 
     /tmp/cc3zLDNg.s:10294  .text.lpddr4_manual_training:0000000000000a10 .L0 
     /tmp/cc3zLDNg.s:10298  .text.lpddr4_manual_training:0000000000000a1a .L0 
     /tmp/cc3zLDNg.s:10301  .text.lpddr4_manual_training:0000000000000a1e .L0 
     /tmp/cc3zLDNg.s:10307  .text.lpddr4_manual_training:0000000000000a2a .L0 
     /tmp/cc3zLDNg.s:10310  .text.lpddr4_manual_training:0000000000000a34 .L0 
     /tmp/cc3zLDNg.s:10313  .text.lpddr4_manual_training:0000000000000a3c .L0 
     /tmp/cc3zLDNg.s:10316  .text.lpddr4_manual_training:0000000000000a48 .L0 
     /tmp/cc3zLDNg.s:10318  .text.lpddr4_manual_training:0000000000000a4c .L0 
     /tmp/cc3zLDNg.s:10321  .text.lpddr4_manual_training:0000000000000a50 .L0 
     /tmp/cc3zLDNg.s:10327  .text.lpddr4_manual_training:0000000000000a60 .L0 
     /tmp/cc3zLDNg.s:10330  .text.lpddr4_manual_training:0000000000000a66 .L0 
     /tmp/cc3zLDNg.s:10333  .text.lpddr4_manual_training:0000000000000a6c .L0 
     /tmp/cc3zLDNg.s:10335  .text.lpddr4_manual_training:0000000000000a70 .L0 
     /tmp/cc3zLDNg.s:10340  .text.lpddr4_manual_training:0000000000000a7e .L0 
     /tmp/cc3zLDNg.s:10343  .text.lpddr4_manual_training:0000000000000a86 .L0 
     /tmp/cc3zLDNg.s:10348  .text.lpddr4_manual_training:0000000000000a94 .L0 
     /tmp/cc3zLDNg.s:10354  .text.lpddr4_manual_training:0000000000000aa2 .L0 
     /tmp/cc3zLDNg.s:10359  .text.lpddr4_manual_training:0000000000000aae .L0 
     /tmp/cc3zLDNg.s:10361  .text.lpddr4_manual_training:0000000000000ab0 .L0 
     /tmp/cc3zLDNg.s:10368  .text.lpddr4_manual_training:0000000000000ac6 .L0 
     /tmp/cc3zLDNg.s:10372  .text.lpddr4_manual_training:0000000000000ace .L0 
     /tmp/cc3zLDNg.s:10375  .text.lpddr4_manual_training:0000000000000ad4 .L0 
     /tmp/cc3zLDNg.s:10379  .text.lpddr4_manual_training:0000000000000ad6 .L0 
     /tmp/cc3zLDNg.s:10381  .text.lpddr4_manual_training:0000000000000ada .L0 
     /tmp/cc3zLDNg.s:10384  .text.lpddr4_manual_training:0000000000000ae4 .L0 
     /tmp/cc3zLDNg.s:10389  .text.lpddr4_manual_training:0000000000000af0 .L0 
     /tmp/cc3zLDNg.s:10391  .text.lpddr4_manual_training:0000000000000af4 .L0 
     /tmp/cc3zLDNg.s:10394  .text.lpddr4_manual_training:0000000000000afe .L0 
     /tmp/cc3zLDNg.s:10399  .text.lpddr4_manual_training:0000000000000b0a .L0 
     /tmp/cc3zLDNg.s:10401  .text.lpddr4_manual_training:0000000000000b0e .L0 
     /tmp/cc3zLDNg.s:10404  .text.lpddr4_manual_training:0000000000000b18 .L0 
     /tmp/cc3zLDNg.s:10409  .text.lpddr4_manual_training:0000000000000b24 .L0 
     /tmp/cc3zLDNg.s:10414  .text.lpddr4_manual_training:0000000000000b34 .L0 
     /tmp/cc3zLDNg.s:10419  .text.lpddr4_manual_training:0000000000000b44 .L0 
     /tmp/cc3zLDNg.s:10421  .text.lpddr4_manual_training:0000000000000b48 .L0 
     /tmp/cc3zLDNg.s:10423  .text.lpddr4_manual_training:0000000000000b4c .L0 
     /tmp/cc3zLDNg.s:10426  .text.lpddr4_manual_training:0000000000000b4e .L0 
     /tmp/cc3zLDNg.s:10429  .text.lpddr4_manual_training:0000000000000b58 .L0 
     /tmp/cc3zLDNg.s:10433  .text.lpddr4_manual_training:0000000000000b60 .L0 
     /tmp/cc3zLDNg.s:10436  .text.lpddr4_manual_training:0000000000000b6a .L0 
     /tmp/cc3zLDNg.s:10440  .text.lpddr4_manual_training:0000000000000b72 .L0 
     /tmp/cc3zLDNg.s:10443  .text.lpddr4_manual_training:0000000000000b7c .L0 
     /tmp/cc3zLDNg.s:10448  .text.lpddr4_manual_training:0000000000000b88 .L0 
     /tmp/cc3zLDNg.s:10451  .text.lpddr4_manual_training:0000000000000b92 .L0 
     /tmp/cc3zLDNg.s:10455  .text.lpddr4_manual_training:0000000000000b9a .L0 
     /tmp/cc3zLDNg.s:10458  .text.lpddr4_manual_training:0000000000000ba4 .L0 
     /tmp/cc3zLDNg.s:10463  .text.lpddr4_manual_training:0000000000000bb0 .L0 
     /tmp/cc3zLDNg.s:10466  .text.lpddr4_manual_training:0000000000000bba .L0 
     /tmp/cc3zLDNg.s:10470  .text.lpddr4_manual_training:0000000000000bc2 .L0 
     /tmp/cc3zLDNg.s:10473  .text.lpddr4_manual_training:0000000000000bcc .L0 
     /tmp/cc3zLDNg.s:10478  .text.lpddr4_manual_training:0000000000000bd8 .L0 
     /tmp/cc3zLDNg.s:10481  .text.lpddr4_manual_training:0000000000000be2 .L0 
     /tmp/cc3zLDNg.s:10485  .text.lpddr4_manual_training:0000000000000bea .L0 
     /tmp/cc3zLDNg.s:10489  .text.lpddr4_manual_training:0000000000000bf4 .L0 
     /tmp/cc3zLDNg.s:10492  .text.lpddr4_manual_training:0000000000000bfa .L0 
     /tmp/cc3zLDNg.s:10500  .text.lpddr4_manual_training:0000000000000c12 .L0 
     /tmp/cc3zLDNg.s:10503  .text.lpddr4_manual_training:0000000000000c1c .L0 
     /tmp/cc3zLDNg.s:10510  .text.lpddr4_manual_training:0000000000000c28 .L0 
     /tmp/cc3zLDNg.s:10518  .text.lpddr4_manual_training:0000000000000c40 .L0 
     /tmp/cc3zLDNg.s:10521  .text.lpddr4_manual_training:0000000000000c4a .L0 
     /tmp/cc3zLDNg.s:10525  .text.lpddr4_manual_training:0000000000000c52 .L0 
     /tmp/cc3zLDNg.s:10533  .text.lpddr4_manual_training:0000000000000c6a .L0 
     /tmp/cc3zLDNg.s:10536  .text.lpddr4_manual_training:0000000000000c74 .L0 
     /tmp/cc3zLDNg.s:10543  .text.lpddr4_manual_training:0000000000000c80 .L0 
     /tmp/cc3zLDNg.s:10546  .text.lpddr4_manual_training:0000000000000c86 .L0 
     /tmp/cc3zLDNg.s:10549  .text.lpddr4_manual_training:0000000000000c8c .L0 
     /tmp/cc3zLDNg.s:10551  .text.lpddr4_manual_training:0000000000000c90 .L0 
     /tmp/cc3zLDNg.s:10553  .text.lpddr4_manual_training:0000000000000c94 .L0 
     /tmp/cc3zLDNg.s:10556  .text.lpddr4_manual_training:0000000000000ca0 .L0 
     /tmp/cc3zLDNg.s:10558  .text.lpddr4_manual_training:0000000000000ca4 .L0 
     /tmp/cc3zLDNg.s:10560  .text.lpddr4_manual_training:0000000000000ca8 .L0 
     /tmp/cc3zLDNg.s:10563  .text.lpddr4_manual_training:0000000000000caa .L0 
     /tmp/cc3zLDNg.s:10566  .text.lpddr4_manual_training:0000000000000cb4 .L0 
     /tmp/cc3zLDNg.s:10570  .text.lpddr4_manual_training:0000000000000cbc .L0 
     /tmp/cc3zLDNg.s:10573  .text.lpddr4_manual_training:0000000000000cc6 .L0 
     /tmp/cc3zLDNg.s:10578  .text.lpddr4_manual_training:0000000000000cd2 .L0 
     /tmp/cc3zLDNg.s:10581  .text.lpddr4_manual_training:0000000000000cdc .L0 
     /tmp/cc3zLDNg.s:10585  .text.lpddr4_manual_training:0000000000000ce4 .L0 
     /tmp/cc3zLDNg.s:10588  .text.lpddr4_manual_training:0000000000000cf0 .L0 
     /tmp/cc3zLDNg.s:10591  .text.lpddr4_manual_training:0000000000000cfa .L0 
     /tmp/cc3zLDNg.s:10596  .text.lpddr4_manual_training:0000000000000d04 .L0 
     /tmp/cc3zLDNg.s:10599  .text.lpddr4_manual_training:0000000000000d0a .L0 
     /tmp/cc3zLDNg.s:10602  .text.lpddr4_manual_training:0000000000000d10 .L0 
     /tmp/cc3zLDNg.s:10605  .text.lpddr4_manual_training:0000000000000d1a .L0 
     /tmp/cc3zLDNg.s:10610  .text.lpddr4_manual_training:0000000000000d24 .L0 
     /tmp/cc3zLDNg.s:10613  .text.lpddr4_manual_training:0000000000000d2a .L0 
     /tmp/cc3zLDNg.s:10617  .text.lpddr4_manual_training:0000000000000d32 .L0 
     /tmp/cc3zLDNg.s:10621  .text.lpddr4_manual_training:0000000000000d3a .L0 
     /tmp/cc3zLDNg.s:10626  .text.lpddr4_manual_training:0000000000000d48 .L0 
     /tmp/cc3zLDNg.s:10630  .text.lpddr4_manual_training:0000000000000d50 .L0 
     /tmp/cc3zLDNg.s:10635  .text.lpddr4_manual_training:0000000000000d5e .L0 
     /tmp/cc3zLDNg.s:10639  .text.lpddr4_manual_training:0000000000000d66 .L0 
     /tmp/cc3zLDNg.s:10643  .text.lpddr4_manual_training:0000000000000d6c .L0 
     /tmp/cc3zLDNg.s:10647  .text.lpddr4_manual_training:0000000000000d74 .L0 
     /tmp/cc3zLDNg.s:10652  .text.lpddr4_manual_training:0000000000000d82 .L0 
     /tmp/cc3zLDNg.s:10657  .text.lpddr4_manual_training:0000000000000d90 .L0 
     /tmp/cc3zLDNg.s:10661  .text.lpddr4_manual_training:0000000000000d98 .L0 
     /tmp/cc3zLDNg.s:10666  .text.lpddr4_manual_training:0000000000000da2 .L0 
     /tmp/cc3zLDNg.s:10671  .text.lpddr4_manual_training:0000000000000db0 .L0 
     /tmp/cc3zLDNg.s:10675  .text.lpddr4_manual_training:0000000000000db8 .L0 
     /tmp/cc3zLDNg.s:10681  .text.lpddr4_manual_training:0000000000000dc8 .L0 
     /tmp/cc3zLDNg.s:10683  .text.lpddr4_manual_training:0000000000000dcc .L0 
     /tmp/cc3zLDNg.s:10687  .text.lpddr4_manual_training:0000000000000dd4 .L0 
     /tmp/cc3zLDNg.s:10691  .text.lpddr4_manual_training:0000000000000ddc .L0 
     /tmp/cc3zLDNg.s:10698  .text.lpddr4_manual_training:0000000000000df0 .L0 
     /tmp/cc3zLDNg.s:10700  .text.lpddr4_manual_training:0000000000000df2 .L0 
     /tmp/cc3zLDNg.s:10705  .text.lpddr4_manual_training:0000000000000dfc .L0 
     /tmp/cc3zLDNg.s:10710  .text.lpddr4_manual_training:0000000000000e06 .L0 
     /tmp/cc3zLDNg.s:10715  .text.lpddr4_manual_training:0000000000000e14 .L0 
     /tmp/cc3zLDNg.s:10719  .text.lpddr4_manual_training:0000000000000e1c .L0 
     /tmp/cc3zLDNg.s:10726  .text.lpddr4_manual_training:0000000000000e30 .L0 
     /tmp/cc3zLDNg.s:10728  .text.lpddr4_manual_training:0000000000000e32 .L0 
     /tmp/cc3zLDNg.s:10730  .text.lpddr4_manual_training:0000000000000e36 .L0 
     /tmp/cc3zLDNg.s:10734  .text.lpddr4_manual_training:0000000000000e3e .L0 
     /tmp/cc3zLDNg.s:10739  .text.lpddr4_manual_training:0000000000000e48 .L0 
     /tmp/cc3zLDNg.s:10752  .text.lpddr4_manual_training:0000000000000e74 .L0 
     /tmp/cc3zLDNg.s:10754  .text.lpddr4_manual_training:0000000000000e78 .L0 
     /tmp/cc3zLDNg.s:10760  .text.lpddr4_manual_training:0000000000000e88 .L0 
     /tmp/cc3zLDNg.s:10764  .text.lpddr4_manual_training:0000000000000e90 .L0 
     /tmp/cc3zLDNg.s:10768  .text.lpddr4_manual_training:0000000000000e98 .L0 
     /tmp/cc3zLDNg.s:10772  .text.lpddr4_manual_training:0000000000000ea0 .L0 
     /tmp/cc3zLDNg.s:10777  .text.lpddr4_manual_training:0000000000000eae .L0 
     /tmp/cc3zLDNg.s:10785  .text.lpddr4_manual_training:0000000000000ec2 .L0 
     /tmp/cc3zLDNg.s:10790  .text.lpddr4_manual_training:0000000000000ecc .L0 
     /tmp/cc3zLDNg.s:10795  .text.lpddr4_manual_training:0000000000000eda .L0 
     /tmp/cc3zLDNg.s:10798  .text.lpddr4_manual_training:0000000000000ee2 .L0 
     /tmp/cc3zLDNg.s:10801  .text.lpddr4_manual_training:0000000000000eea .L0 
     /tmp/cc3zLDNg.s:10804  .text.lpddr4_manual_training:0000000000000ef2 .L0 
     /tmp/cc3zLDNg.s:10807  .text.lpddr4_manual_training:0000000000000ef8 .L0 
     /tmp/cc3zLDNg.s:10810  .text.lpddr4_manual_training:0000000000000efe .L0 
     /tmp/cc3zLDNg.s:10813  .text.lpddr4_manual_training:0000000000000f04 .L0 
     /tmp/cc3zLDNg.s:10818  .text.lpddr4_manual_training:0000000000000f12 .L0 
     /tmp/cc3zLDNg.s:10824  .text.lpddr4_manual_training:0000000000000f1e .L0 
     /tmp/cc3zLDNg.s:10826  .text.lpddr4_manual_training:0000000000000f22 .L0 
     /tmp/cc3zLDNg.s:10829  .text.lpddr4_manual_training:0000000000000f24 .L0 
     /tmp/cc3zLDNg.s:10835  .text.lpddr4_manual_training:0000000000000f34 .L0 
     /tmp/cc3zLDNg.s:10839  .text.lpddr4_manual_training:0000000000000f3e .L0 
     /tmp/cc3zLDNg.s:10845  .text.lpddr4_manual_training:0000000000000f4e .L0 
     /tmp/cc3zLDNg.s:10849  .text.lpddr4_manual_training:0000000000000f5a .L0 
     /tmp/cc3zLDNg.s:10857  .text.lpddr4_manual_training:0000000000000f6c .L0 
     /tmp/cc3zLDNg.s:10865  .text.lpddr4_manual_training:0000000000000f80 .L0 
     /tmp/cc3zLDNg.s:10870  .text.lpddr4_manual_training:0000000000000f8a .L0 
     /tmp/cc3zLDNg.s:10877  .text.lpddr4_manual_training:0000000000000f98 .L0 
     /tmp/cc3zLDNg.s:10879  .text.lpddr4_manual_training:0000000000000f9c .L0 
     /tmp/cc3zLDNg.s:10882  .text.lpddr4_manual_training:0000000000000f9e .L0 
     /tmp/cc3zLDNg.s:10888  .text.lpddr4_manual_training:0000000000000fae .L0 
     /tmp/cc3zLDNg.s:10892  .text.lpddr4_manual_training:0000000000000fb8 .L0 
     /tmp/cc3zLDNg.s:10895  .text.lpddr4_manual_training:0000000000000fc0 .L0 
     /tmp/cc3zLDNg.s:10899  .text.lpddr4_manual_training:0000000000000fc8 .L0 
     /tmp/cc3zLDNg.s:10902  .text.lpddr4_manual_training:0000000000000fce .L0 
     /tmp/cc3zLDNg.s:10906  .text.lpddr4_manual_training:0000000000000fd6 .L0 
     /tmp/cc3zLDNg.s:10909  .text.lpddr4_manual_training:0000000000000fdc .L0 
     /tmp/cc3zLDNg.s:10916  .text.lpddr4_manual_training:0000000000000ff0 .L0 
     /tmp/cc3zLDNg.s:10923  .text.lpddr4_manual_training:0000000000001004 .L0 
     /tmp/cc3zLDNg.s:10931  .text.lpddr4_manual_training:0000000000001018 .L0 
     /tmp/cc3zLDNg.s:10936  .text.lpddr4_manual_training:0000000000001022 .L0 
     /tmp/cc3zLDNg.s:10942  .text.lpddr4_manual_training:0000000000001030 .L0 
     /tmp/cc3zLDNg.s:10947  .text.lpddr4_manual_training:0000000000001040 .L0 
     /tmp/cc3zLDNg.s:10952  .text.lpddr4_manual_training:000000000000104c .L0 
     /tmp/cc3zLDNg.s:10957  .text.lpddr4_manual_training:000000000000105a .L0 
     /tmp/cc3zLDNg.s:10962  .text.lpddr4_manual_training:0000000000001066 .L0 
     /tmp/cc3zLDNg.s:10967  .text.lpddr4_manual_training:0000000000001072 .L0 
     /tmp/cc3zLDNg.s:10971  .text.lpddr4_manual_training:000000000000107a .L0 
     /tmp/cc3zLDNg.s:10974  .text.lpddr4_manual_training:0000000000001082 .L0 
     /tmp/cc3zLDNg.s:10978  .text.lpddr4_manual_training:000000000000108a .L0 
     /tmp/cc3zLDNg.s:10983  .text.lpddr4_manual_training:0000000000001092 .L0 
     /tmp/cc3zLDNg.s:10988  .text.lpddr4_manual_training:000000000000109e .L0 
     /tmp/cc3zLDNg.s:10992  .text.lpddr4_manual_training:00000000000010a6 .L0 
     /tmp/cc3zLDNg.s:10997  .text.lpddr4_manual_training:00000000000010b2 .L0 
     /tmp/cc3zLDNg.s:10999  .text.lpddr4_manual_training:00000000000010b4 .L0 
     /tmp/cc3zLDNg.s:11002  .text.lpddr4_manual_training:00000000000010bc .L0 
     /tmp/cc3zLDNg.s:11006  .text.lpddr4_manual_training:00000000000010c4 .L0 
     /tmp/cc3zLDNg.s:11010  .text.lpddr4_manual_training:00000000000010ce .L0 
     /tmp/cc3zLDNg.s:11014  .text.lpddr4_manual_training:00000000000010d8 .L0 
     /tmp/cc3zLDNg.s:11018  .text.lpddr4_manual_training:00000000000010e0 .L0 
     /tmp/cc3zLDNg.s:11021  .text.lpddr4_manual_training:00000000000010e6 .L0 
     /tmp/cc3zLDNg.s:11024  .text.lpddr4_manual_training:00000000000010ec .L0 
     /tmp/cc3zLDNg.s:11032  .text.lpddr4_manual_training:0000000000001104 .L0 
     /tmp/cc3zLDNg.s:11035  .text.lpddr4_manual_training:000000000000110e .L0 
     /tmp/cc3zLDNg.s:11042  .text.lpddr4_manual_training:000000000000111a .L0 
     /tmp/cc3zLDNg.s:11050  .text.lpddr4_manual_training:0000000000001132 .L0 
     /tmp/cc3zLDNg.s:11053  .text.lpddr4_manual_training:000000000000113c .L0 
     /tmp/cc3zLDNg.s:11057  .text.lpddr4_manual_training:0000000000001144 .L0 
     /tmp/cc3zLDNg.s:11065  .text.lpddr4_manual_training:000000000000115c .L0 
     /tmp/cc3zLDNg.s:11068  .text.lpddr4_manual_training:0000000000001166 .L0 
     /tmp/cc3zLDNg.s:11075  .text.lpddr4_manual_training:0000000000001172 .L0 
     /tmp/cc3zLDNg.s:11078  .text.lpddr4_manual_training:000000000000117c .L0 
     /tmp/cc3zLDNg.s:11082  .text.lpddr4_manual_training:0000000000001184 .L0 
     /tmp/cc3zLDNg.s:11085  .text.lpddr4_manual_training:000000000000118e .L0 
     /tmp/cc3zLDNg.s:11089  .text.lpddr4_manual_training:0000000000001196 .L0 
     /tmp/cc3zLDNg.s:11092  .text.lpddr4_manual_training:00000000000011a0 .L0 
     /tmp/cc3zLDNg.s:11097  .text.lpddr4_manual_training:00000000000011ac .L0 
     /tmp/cc3zLDNg.s:11100  .text.lpddr4_manual_training:00000000000011b6 .L0 
     /tmp/cc3zLDNg.s:11104  .text.lpddr4_manual_training:00000000000011be .L0 
     /tmp/cc3zLDNg.s:11107  .text.lpddr4_manual_training:00000000000011c8 .L0 
     /tmp/cc3zLDNg.s:11112  .text.lpddr4_manual_training:00000000000011d4 .L0 
     /tmp/cc3zLDNg.s:11115  .text.lpddr4_manual_training:00000000000011de .L0 
     /tmp/cc3zLDNg.s:11119  .text.lpddr4_manual_training:00000000000011e6 .L0 
     /tmp/cc3zLDNg.s:11122  .text.lpddr4_manual_training:00000000000011f0 .L0 
     /tmp/cc3zLDNg.s:11127  .text.lpddr4_manual_training:00000000000011fc .L0 
     /tmp/cc3zLDNg.s:11130  .text.lpddr4_manual_training:0000000000001206 .L0 
     /tmp/cc3zLDNg.s:11135  .text.lpddr4_manual_training:000000000000120e .L0 
     /tmp/cc3zLDNg.s:11137  .text.lpddr4_manual_training:0000000000001212 .L0 
     /tmp/cc3zLDNg.s:11140  .text.lpddr4_manual_training:0000000000001214 .L0 
     /tmp/cc3zLDNg.s:11143  .text.lpddr4_manual_training:000000000000121e .L0 
     /tmp/cc3zLDNg.s:11147  .text.lpddr4_manual_training:0000000000001226 .L0 
     /tmp/cc3zLDNg.s:11150  .text.lpddr4_manual_training:0000000000001230 .L0 
     /tmp/cc3zLDNg.s:11155  .text.lpddr4_manual_training:000000000000123c .L0 
     /tmp/cc3zLDNg.s:11158  .text.lpddr4_manual_training:0000000000001246 .L0 
     /tmp/cc3zLDNg.s:11162  .text.lpddr4_manual_training:000000000000124e .L0 
     /tmp/cc3zLDNg.s:11167  .text.lpddr4_manual_training:0000000000001258 .L0 
     /tmp/cc3zLDNg.s:11174  .text.lpddr4_manual_training:0000000000001268 .L0 
     /tmp/cc3zLDNg.s:11177  .text.lpddr4_manual_training:0000000000001272 .L0 
     /tmp/cc3zLDNg.s:11181  .text.lpddr4_manual_training:000000000000127a .L0 
     /tmp/cc3zLDNg.s:11184  .text.lpddr4_manual_training:0000000000001284 .L0 
     /tmp/cc3zLDNg.s:11190  .text.lpddr4_manual_training:000000000000128e .L0 
     /tmp/cc3zLDNg.s:11194  .text.lpddr4_manual_training:0000000000001296 .L0 
     /tmp/cc3zLDNg.s:11196  .text.lpddr4_manual_training:0000000000001298 .L0 
     /tmp/cc3zLDNg.s:11201  .text.lpddr4_manual_training:00000000000012a8 .L0 
     /tmp/cc3zLDNg.s:11206  .text.lpddr4_manual_training:00000000000012b4 .L0 
     /tmp/cc3zLDNg.s:11211  .text.lpddr4_manual_training:00000000000012ba .L0 
     /tmp/cc3zLDNg.s:11218  .text.lpddr4_manual_training:00000000000012c6 .L0 
     /tmp/cc3zLDNg.s:11223  .text.lpddr4_manual_training:00000000000012c8 .L0 
     /tmp/cc3zLDNg.s:11226  .text.lpddr4_manual_training:00000000000012d2 .L0 
     /tmp/cc3zLDNg.s:11231  .text.lpddr4_manual_training:00000000000012dc .L0 
     /tmp/cc3zLDNg.s:11234  .text.lpddr4_manual_training:00000000000012e6 .L0 
     /tmp/cc3zLDNg.s:11238  .text.lpddr4_manual_training:00000000000012ee .L0 
     /tmp/cc3zLDNg.s:11241  .text.lpddr4_manual_training:00000000000012f8 .L0 
     /tmp/cc3zLDNg.s:11246  .text.lpddr4_manual_training:0000000000001302 .L0 
     /tmp/cc3zLDNg.s:11249  .text.lpddr4_manual_training:000000000000130c .L0 
     /tmp/cc3zLDNg.s:11254  .text.lpddr4_manual_training:0000000000001318 .L0 
     /tmp/cc3zLDNg.s:11257  .text.lpddr4_manual_training:0000000000001322 .L0 
     /tmp/cc3zLDNg.s:11261  .text.lpddr4_manual_training:000000000000132a .L0 
     /tmp/cc3zLDNg.s:11264  .text.lpddr4_manual_training:0000000000001334 .L0 
     /tmp/cc3zLDNg.s:11269  .text.lpddr4_manual_training:000000000000133e .L0 
     /tmp/cc3zLDNg.s:11272  .text.lpddr4_manual_training:000000000000134a .L0 
     /tmp/cc3zLDNg.s:11275  .text.lpddr4_manual_training:0000000000001354 .L0 
     /tmp/cc3zLDNg.s:11279  .text.lpddr4_manual_training:000000000000135c .L0 
     /tmp/cc3zLDNg.s:11283  .text.lpddr4_manual_training:000000000000136c .L0 
     /tmp/cc3zLDNg.s:11286  .text.lpddr4_manual_training:0000000000001376 .L0 
     /tmp/cc3zLDNg.s:11289  .text.lpddr4_manual_training:0000000000001380 .L0 
     /tmp/cc3zLDNg.s:11292  .text.lpddr4_manual_training:000000000000138a .L0 
     /tmp/cc3zLDNg.s:11295  .text.lpddr4_manual_training:0000000000001394 .L0 
     /tmp/cc3zLDNg.s:11298  .text.lpddr4_manual_training:000000000000139e .L0 
     /tmp/cc3zLDNg.s:11301  .text.lpddr4_manual_training:00000000000013a8 .L0 
     /tmp/cc3zLDNg.s:11304  .text.lpddr4_manual_training:00000000000013b2 .L0 
     /tmp/cc3zLDNg.s:11307  .text.lpddr4_manual_training:00000000000013bc .L0 
     /tmp/cc3zLDNg.s:11310  .text.lpddr4_manual_training:00000000000013c6 .L0 
     /tmp/cc3zLDNg.s:11313  .text.lpddr4_manual_training:00000000000013d0 .L0 
     /tmp/cc3zLDNg.s:11316  .text.lpddr4_manual_training:00000000000013da .L0 
     /tmp/cc3zLDNg.s:11321  .text.lpddr4_manual_training:00000000000013e4 .L0 
     /tmp/cc3zLDNg.s:11324  .text.lpddr4_manual_training:00000000000013ee .L0 
     /tmp/cc3zLDNg.s:11328  .text.lpddr4_manual_training:00000000000013f6 .L0 
     /tmp/cc3zLDNg.s:11330  .text.lpddr4_manual_training:00000000000013fa .L0 
     /tmp/cc3zLDNg.s:11333  .text.lpddr4_manual_training:00000000000013fc .L0 
     /tmp/cc3zLDNg.s:11336  .text.lpddr4_manual_training:0000000000001406 .L0 
     /tmp/cc3zLDNg.s:11343  .text.lpddr4_manual_training:0000000000001414 .L0 
     /tmp/cc3zLDNg.s:11346  .text.lpddr4_manual_training:000000000000141e .L0 
     /tmp/cc3zLDNg.s:11351  .text.lpddr4_manual_training:0000000000001426 .L0 
     /tmp/cc3zLDNg.s:11353  .text.lpddr4_manual_training:0000000000001428 .L0 
     /tmp/cc3zLDNg.s:11356  .text.lpddr4_manual_training:000000000000142e .L0 
     /tmp/cc3zLDNg.s:11361  .text.lpddr4_manual_training:0000000000001438 .L0 
     /tmp/cc3zLDNg.s:11364  .text.lpddr4_manual_training:0000000000001442 .L0 
     /tmp/cc3zLDNg.s:11368  .text.lpddr4_manual_training:000000000000144a .L0 
     /tmp/cc3zLDNg.s:11371  .text.lpddr4_manual_training:0000000000001454 .L0 
     /tmp/cc3zLDNg.s:11375  .text.lpddr4_manual_training:000000000000145c .L0 
     /tmp/cc3zLDNg.s:11377  .text.lpddr4_manual_training:0000000000001460 .L0 
     /tmp/cc3zLDNg.s:11379  .text.lpddr4_manual_training:0000000000001462 .L0 
     /tmp/cc3zLDNg.s:11380  .text.lpddr4_manual_training:0000000000001462 .L0 
     /tmp/cc3zLDNg.s:11382  .text.lpddr4_manual_training:0000000000001464 .L0 
     /tmp/cc3zLDNg.s:11384  .text.lpddr4_manual_training:0000000000001466 .L0 
     /tmp/cc3zLDNg.s:11393  .text.non_lpddr4_address_cmd_training:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:11394  .text.non_lpddr4_address_cmd_training:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:11395  .text.non_lpddr4_address_cmd_training:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:11398  .text.non_lpddr4_address_cmd_training:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:11399  .text.non_lpddr4_address_cmd_training:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:11401  .text.non_lpddr4_address_cmd_training:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:11409  .text.non_lpddr4_address_cmd_training:000000000000001e .L0 
     /tmp/cc3zLDNg.s:11412  .text.non_lpddr4_address_cmd_training:0000000000000024 .L0 
     /tmp/cc3zLDNg.s:11415  .text.non_lpddr4_address_cmd_training:000000000000002a .L0 
     /tmp/cc3zLDNg.s:11417  .text.non_lpddr4_address_cmd_training:000000000000002e .L0 
     /tmp/cc3zLDNg.s:11424  .text.non_lpddr4_address_cmd_training:0000000000000046 .L0 
     /tmp/cc3zLDNg.s:11427  .text.non_lpddr4_address_cmd_training:000000000000004c .L0 
     /tmp/cc3zLDNg.s:11431  .text.non_lpddr4_address_cmd_training:000000000000004e .L0 
     /tmp/cc3zLDNg.s:11433  .text.non_lpddr4_address_cmd_training:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:11436  .text.non_lpddr4_address_cmd_training:000000000000005c .L0 
     /tmp/cc3zLDNg.s:11441  .text.non_lpddr4_address_cmd_training:0000000000000068 .L0 
     /tmp/cc3zLDNg.s:11443  .text.non_lpddr4_address_cmd_training:000000000000006c .L0 
     /tmp/cc3zLDNg.s:11446  .text.non_lpddr4_address_cmd_training:0000000000000076 .L0 
     /tmp/cc3zLDNg.s:11451  .text.non_lpddr4_address_cmd_training:0000000000000082 .L0 
     /tmp/cc3zLDNg.s:11453  .text.non_lpddr4_address_cmd_training:0000000000000086 .L0 
     /tmp/cc3zLDNg.s:11456  .text.non_lpddr4_address_cmd_training:0000000000000090 .L0 
     /tmp/cc3zLDNg.s:11461  .text.non_lpddr4_address_cmd_training:000000000000009a .L0 
     /tmp/cc3zLDNg.s:11466  .text.non_lpddr4_address_cmd_training:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:11471  .text.non_lpddr4_address_cmd_training:00000000000000ba .L0 
     /tmp/cc3zLDNg.s:11473  .text.non_lpddr4_address_cmd_training:00000000000000be .L0 
     /tmp/cc3zLDNg.s:11475  .text.non_lpddr4_address_cmd_training:00000000000000c2 .L0 
     /tmp/cc3zLDNg.s:11478  .text.non_lpddr4_address_cmd_training:00000000000000c4 .L0 
     /tmp/cc3zLDNg.s:11481  .text.non_lpddr4_address_cmd_training:00000000000000ce .L0 
     /tmp/cc3zLDNg.s:11485  .text.non_lpddr4_address_cmd_training:00000000000000d6 .L0 
     /tmp/cc3zLDNg.s:11488  .text.non_lpddr4_address_cmd_training:00000000000000e0 .L0 
     /tmp/cc3zLDNg.s:11492  .text.non_lpddr4_address_cmd_training:00000000000000e8 .L0 
     /tmp/cc3zLDNg.s:11495  .text.non_lpddr4_address_cmd_training:00000000000000f2 .L0 
     /tmp/cc3zLDNg.s:11500  .text.non_lpddr4_address_cmd_training:00000000000000fe .L0 
     /tmp/cc3zLDNg.s:11503  .text.non_lpddr4_address_cmd_training:0000000000000108 .L0 
     /tmp/cc3zLDNg.s:11507  .text.non_lpddr4_address_cmd_training:0000000000000110 .L0 
     /tmp/cc3zLDNg.s:11510  .text.non_lpddr4_address_cmd_training:000000000000011a .L0 
     /tmp/cc3zLDNg.s:11515  .text.non_lpddr4_address_cmd_training:0000000000000126 .L0 
     /tmp/cc3zLDNg.s:11518  .text.non_lpddr4_address_cmd_training:0000000000000130 .L0 
     /tmp/cc3zLDNg.s:11522  .text.non_lpddr4_address_cmd_training:0000000000000138 .L0 
     /tmp/cc3zLDNg.s:11525  .text.non_lpddr4_address_cmd_training:0000000000000142 .L0 
     /tmp/cc3zLDNg.s:11530  .text.non_lpddr4_address_cmd_training:000000000000014e .L0 
     /tmp/cc3zLDNg.s:11533  .text.non_lpddr4_address_cmd_training:0000000000000158 .L0 
     /tmp/cc3zLDNg.s:11537  .text.non_lpddr4_address_cmd_training:0000000000000160 .L0 
     /tmp/cc3zLDNg.s:11543  .text.non_lpddr4_address_cmd_training:0000000000000170 .L0 
     /tmp/cc3zLDNg.s:11546  .text.non_lpddr4_address_cmd_training:0000000000000176 .L0 
     /tmp/cc3zLDNg.s:11549  .text.non_lpddr4_address_cmd_training:000000000000017c .L0 
     /tmp/cc3zLDNg.s:11558  .text.non_lpddr4_address_cmd_training:0000000000000194 .L0 
     /tmp/cc3zLDNg.s:11561  .text.non_lpddr4_address_cmd_training:000000000000019e .L0 
     /tmp/cc3zLDNg.s:11568  .text.non_lpddr4_address_cmd_training:00000000000001aa .L0 
     /tmp/cc3zLDNg.s:11571  .text.non_lpddr4_address_cmd_training:00000000000001b0 .L0 
     /tmp/cc3zLDNg.s:11580  .text.non_lpddr4_address_cmd_training:00000000000001c8 .L0 
     /tmp/cc3zLDNg.s:11583  .text.non_lpddr4_address_cmd_training:00000000000001d2 .L0 
     /tmp/cc3zLDNg.s:11587  .text.non_lpddr4_address_cmd_training:00000000000001da .L0 
     /tmp/cc3zLDNg.s:11590  .text.non_lpddr4_address_cmd_training:00000000000001e0 .L0 
     /tmp/cc3zLDNg.s:11599  .text.non_lpddr4_address_cmd_training:00000000000001f8 .L0 
     /tmp/cc3zLDNg.s:11602  .text.non_lpddr4_address_cmd_training:0000000000000202 .L0 
     /tmp/cc3zLDNg.s:11609  .text.non_lpddr4_address_cmd_training:000000000000020e .L0 
     /tmp/cc3zLDNg.s:11612  .text.non_lpddr4_address_cmd_training:0000000000000214 .L0 
     /tmp/cc3zLDNg.s:11615  .text.non_lpddr4_address_cmd_training:000000000000021a .L0 
     /tmp/cc3zLDNg.s:11617  .text.non_lpddr4_address_cmd_training:000000000000021e .L0 
     /tmp/cc3zLDNg.s:11619  .text.non_lpddr4_address_cmd_training:0000000000000222 .L0 
     /tmp/cc3zLDNg.s:11622  .text.non_lpddr4_address_cmd_training:000000000000022e .L0 
     /tmp/cc3zLDNg.s:11624  .text.non_lpddr4_address_cmd_training:0000000000000232 .L0 
     /tmp/cc3zLDNg.s:11626  .text.non_lpddr4_address_cmd_training:0000000000000236 .L0 
     /tmp/cc3zLDNg.s:11629  .text.non_lpddr4_address_cmd_training:0000000000000238 .L0 
     /tmp/cc3zLDNg.s:11632  .text.non_lpddr4_address_cmd_training:0000000000000242 .L0 
     /tmp/cc3zLDNg.s:11636  .text.non_lpddr4_address_cmd_training:000000000000024a .L0 
     /tmp/cc3zLDNg.s:11639  .text.non_lpddr4_address_cmd_training:0000000000000254 .L0 
     /tmp/cc3zLDNg.s:11644  .text.non_lpddr4_address_cmd_training:0000000000000260 .L0 
     /tmp/cc3zLDNg.s:11647  .text.non_lpddr4_address_cmd_training:000000000000026a .L0 
     /tmp/cc3zLDNg.s:11651  .text.non_lpddr4_address_cmd_training:0000000000000272 .L0 
     /tmp/cc3zLDNg.s:11654  .text.non_lpddr4_address_cmd_training:000000000000027e .L0 
     /tmp/cc3zLDNg.s:11657  .text.non_lpddr4_address_cmd_training:0000000000000288 .L0 
     /tmp/cc3zLDNg.s:11662  .text.non_lpddr4_address_cmd_training:0000000000000292 .L0 
     /tmp/cc3zLDNg.s:11665  .text.non_lpddr4_address_cmd_training:0000000000000298 .L0 
     /tmp/cc3zLDNg.s:11668  .text.non_lpddr4_address_cmd_training:000000000000029e .L0 
     /tmp/cc3zLDNg.s:11671  .text.non_lpddr4_address_cmd_training:00000000000002a8 .L0 
     /tmp/cc3zLDNg.s:11676  .text.non_lpddr4_address_cmd_training:00000000000002b2 .L0 
     /tmp/cc3zLDNg.s:11679  .text.non_lpddr4_address_cmd_training:00000000000002b8 .L0 
     /tmp/cc3zLDNg.s:11683  .text.non_lpddr4_address_cmd_training:00000000000002c0 .L0 
     /tmp/cc3zLDNg.s:11687  .text.non_lpddr4_address_cmd_training:00000000000002c8 .L0 
     /tmp/cc3zLDNg.s:11692  .text.non_lpddr4_address_cmd_training:00000000000002d6 .L0 
     /tmp/cc3zLDNg.s:11696  .text.non_lpddr4_address_cmd_training:00000000000002de .L0 
     /tmp/cc3zLDNg.s:11701  .text.non_lpddr4_address_cmd_training:00000000000002ec .L0 
     /tmp/cc3zLDNg.s:11705  .text.non_lpddr4_address_cmd_training:00000000000002f4 .L0 
     /tmp/cc3zLDNg.s:11709  .text.non_lpddr4_address_cmd_training:00000000000002fa .L0 
     /tmp/cc3zLDNg.s:11713  .text.non_lpddr4_address_cmd_training:0000000000000302 .L0 
     /tmp/cc3zLDNg.s:11718  .text.non_lpddr4_address_cmd_training:0000000000000310 .L0 
     /tmp/cc3zLDNg.s:11723  .text.non_lpddr4_address_cmd_training:000000000000031e .L0 
     /tmp/cc3zLDNg.s:11727  .text.non_lpddr4_address_cmd_training:0000000000000326 .L0 
     /tmp/cc3zLDNg.s:11732  .text.non_lpddr4_address_cmd_training:0000000000000330 .L0 
     /tmp/cc3zLDNg.s:11737  .text.non_lpddr4_address_cmd_training:000000000000033e .L0 
     /tmp/cc3zLDNg.s:11741  .text.non_lpddr4_address_cmd_training:0000000000000346 .L0 
     /tmp/cc3zLDNg.s:11747  .text.non_lpddr4_address_cmd_training:0000000000000356 .L0 
     /tmp/cc3zLDNg.s:11749  .text.non_lpddr4_address_cmd_training:000000000000035a .L0 
     /tmp/cc3zLDNg.s:11753  .text.non_lpddr4_address_cmd_training:0000000000000362 .L0 
     /tmp/cc3zLDNg.s:11757  .text.non_lpddr4_address_cmd_training:000000000000036a .L0 
     /tmp/cc3zLDNg.s:11764  .text.non_lpddr4_address_cmd_training:000000000000037e .L0 
     /tmp/cc3zLDNg.s:11766  .text.non_lpddr4_address_cmd_training:0000000000000380 .L0 
     /tmp/cc3zLDNg.s:11771  .text.non_lpddr4_address_cmd_training:000000000000038a .L0 
     /tmp/cc3zLDNg.s:11776  .text.non_lpddr4_address_cmd_training:0000000000000394 .L0 
     /tmp/cc3zLDNg.s:11781  .text.non_lpddr4_address_cmd_training:00000000000003a2 .L0 
     /tmp/cc3zLDNg.s:11785  .text.non_lpddr4_address_cmd_training:00000000000003aa .L0 
     /tmp/cc3zLDNg.s:11792  .text.non_lpddr4_address_cmd_training:00000000000003be .L0 
     /tmp/cc3zLDNg.s:11794  .text.non_lpddr4_address_cmd_training:00000000000003c0 .L0 
     /tmp/cc3zLDNg.s:11796  .text.non_lpddr4_address_cmd_training:00000000000003c4 .L0 
     /tmp/cc3zLDNg.s:11800  .text.non_lpddr4_address_cmd_training:00000000000003cc .L0 
     /tmp/cc3zLDNg.s:11805  .text.non_lpddr4_address_cmd_training:00000000000003d6 .L0 
     /tmp/cc3zLDNg.s:11818  .text.non_lpddr4_address_cmd_training:0000000000000402 .L0 
     /tmp/cc3zLDNg.s:11820  .text.non_lpddr4_address_cmd_training:0000000000000406 .L0 
     /tmp/cc3zLDNg.s:11826  .text.non_lpddr4_address_cmd_training:0000000000000416 .L0 
     /tmp/cc3zLDNg.s:11830  .text.non_lpddr4_address_cmd_training:000000000000041e .L0 
     /tmp/cc3zLDNg.s:11834  .text.non_lpddr4_address_cmd_training:0000000000000426 .L0 
     /tmp/cc3zLDNg.s:11838  .text.non_lpddr4_address_cmd_training:000000000000042e .L0 
     /tmp/cc3zLDNg.s:11843  .text.non_lpddr4_address_cmd_training:000000000000043c .L0 
     /tmp/cc3zLDNg.s:11851  .text.non_lpddr4_address_cmd_training:0000000000000450 .L0 
     /tmp/cc3zLDNg.s:11856  .text.non_lpddr4_address_cmd_training:000000000000045a .L0 
     /tmp/cc3zLDNg.s:11861  .text.non_lpddr4_address_cmd_training:0000000000000468 .L0 
     /tmp/cc3zLDNg.s:11864  .text.non_lpddr4_address_cmd_training:0000000000000470 .L0 
     /tmp/cc3zLDNg.s:11867  .text.non_lpddr4_address_cmd_training:0000000000000476 .L0 
     /tmp/cc3zLDNg.s:11872  .text.non_lpddr4_address_cmd_training:0000000000000484 .L0 
     /tmp/cc3zLDNg.s:11878  .text.non_lpddr4_address_cmd_training:0000000000000490 .L0 
     /tmp/cc3zLDNg.s:11880  .text.non_lpddr4_address_cmd_training:0000000000000494 .L0 
     /tmp/cc3zLDNg.s:11883  .text.non_lpddr4_address_cmd_training:0000000000000496 .L0 
     /tmp/cc3zLDNg.s:11889  .text.non_lpddr4_address_cmd_training:00000000000004a6 .L0 
     /tmp/cc3zLDNg.s:11893  .text.non_lpddr4_address_cmd_training:00000000000004b0 .L0 
     /tmp/cc3zLDNg.s:11899  .text.non_lpddr4_address_cmd_training:00000000000004c0 .L0 
     /tmp/cc3zLDNg.s:11903  .text.non_lpddr4_address_cmd_training:00000000000004cc .L0 
     /tmp/cc3zLDNg.s:11911  .text.non_lpddr4_address_cmd_training:00000000000004de .L0 
     /tmp/cc3zLDNg.s:11919  .text.non_lpddr4_address_cmd_training:00000000000004f2 .L0 
     /tmp/cc3zLDNg.s:11925  .text.non_lpddr4_address_cmd_training:0000000000000502 .L0 
     /tmp/cc3zLDNg.s:11929  .text.non_lpddr4_address_cmd_training:000000000000050c .L0 
     /tmp/cc3zLDNg.s:11936  .text.non_lpddr4_address_cmd_training:0000000000000520 .L0 
     /tmp/cc3zLDNg.s:11940  .text.non_lpddr4_address_cmd_training:0000000000000528 .L0 
     /tmp/cc3zLDNg.s:11945  .text.non_lpddr4_address_cmd_training:0000000000000532 .L0 
     /tmp/cc3zLDNg.s:11951  .text.non_lpddr4_address_cmd_training:0000000000000540 .L0 
     /tmp/cc3zLDNg.s:11956  .text.non_lpddr4_address_cmd_training:0000000000000550 .L0 
     /tmp/cc3zLDNg.s:11961  .text.non_lpddr4_address_cmd_training:000000000000055c .L0 
     /tmp/cc3zLDNg.s:11966  .text.non_lpddr4_address_cmd_training:000000000000056a .L0 
     /tmp/cc3zLDNg.s:11971  .text.non_lpddr4_address_cmd_training:0000000000000576 .L0 
     /tmp/cc3zLDNg.s:11975  .text.non_lpddr4_address_cmd_training:0000000000000580 .L0 
     /tmp/cc3zLDNg.s:11981  .text.non_lpddr4_address_cmd_training:000000000000058e .L0 
     /tmp/cc3zLDNg.s:11986  .text.non_lpddr4_address_cmd_training:000000000000059a .L0 
     /tmp/cc3zLDNg.s:11989  .text.non_lpddr4_address_cmd_training:00000000000005a0 .L0 
     /tmp/cc3zLDNg.s:11992  .text.non_lpddr4_address_cmd_training:00000000000005a6 .L0 
     /tmp/cc3zLDNg.s:12001  .text.non_lpddr4_address_cmd_training:00000000000005be .L0 
     /tmp/cc3zLDNg.s:12004  .text.non_lpddr4_address_cmd_training:00000000000005c8 .L0 
     /tmp/cc3zLDNg.s:12011  .text.non_lpddr4_address_cmd_training:00000000000005d4 .L0 
     /tmp/cc3zLDNg.s:12014  .text.non_lpddr4_address_cmd_training:00000000000005da .L0 
     /tmp/cc3zLDNg.s:12023  .text.non_lpddr4_address_cmd_training:00000000000005f2 .L0 
     /tmp/cc3zLDNg.s:12026  .text.non_lpddr4_address_cmd_training:00000000000005fc .L0 
     /tmp/cc3zLDNg.s:12030  .text.non_lpddr4_address_cmd_training:0000000000000604 .L0 
     /tmp/cc3zLDNg.s:12033  .text.non_lpddr4_address_cmd_training:000000000000060a .L0 
     /tmp/cc3zLDNg.s:12042  .text.non_lpddr4_address_cmd_training:0000000000000622 .L0 
     /tmp/cc3zLDNg.s:12045  .text.non_lpddr4_address_cmd_training:000000000000062c .L0 
     /tmp/cc3zLDNg.s:12052  .text.non_lpddr4_address_cmd_training:0000000000000638 .L0 
     /tmp/cc3zLDNg.s:12055  .text.non_lpddr4_address_cmd_training:0000000000000642 .L0 
     /tmp/cc3zLDNg.s:12059  .text.non_lpddr4_address_cmd_training:000000000000064a .L0 
     /tmp/cc3zLDNg.s:12062  .text.non_lpddr4_address_cmd_training:0000000000000654 .L0 
     /tmp/cc3zLDNg.s:12066  .text.non_lpddr4_address_cmd_training:000000000000065c .L0 
     /tmp/cc3zLDNg.s:12069  .text.non_lpddr4_address_cmd_training:0000000000000666 .L0 
     /tmp/cc3zLDNg.s:12074  .text.non_lpddr4_address_cmd_training:0000000000000672 .L0 
     /tmp/cc3zLDNg.s:12077  .text.non_lpddr4_address_cmd_training:000000000000067c .L0 
     /tmp/cc3zLDNg.s:12081  .text.non_lpddr4_address_cmd_training:0000000000000684 .L0 
     /tmp/cc3zLDNg.s:12084  .text.non_lpddr4_address_cmd_training:000000000000068e .L0 
     /tmp/cc3zLDNg.s:12089  .text.non_lpddr4_address_cmd_training:000000000000069a .L0 
     /tmp/cc3zLDNg.s:12092  .text.non_lpddr4_address_cmd_training:00000000000006a4 .L0 
     /tmp/cc3zLDNg.s:12096  .text.non_lpddr4_address_cmd_training:00000000000006ac .L0 
     /tmp/cc3zLDNg.s:12099  .text.non_lpddr4_address_cmd_training:00000000000006b6 .L0 
     /tmp/cc3zLDNg.s:12104  .text.non_lpddr4_address_cmd_training:00000000000006c2 .L0 
     /tmp/cc3zLDNg.s:12107  .text.non_lpddr4_address_cmd_training:00000000000006cc .L0 
     /tmp/cc3zLDNg.s:12112  .text.non_lpddr4_address_cmd_training:00000000000006d4 .L0 
     /tmp/cc3zLDNg.s:12114  .text.non_lpddr4_address_cmd_training:00000000000006d8 .L0 
     /tmp/cc3zLDNg.s:12117  .text.non_lpddr4_address_cmd_training:00000000000006da .L0 
     /tmp/cc3zLDNg.s:12120  .text.non_lpddr4_address_cmd_training:00000000000006e4 .L0 
     /tmp/cc3zLDNg.s:12124  .text.non_lpddr4_address_cmd_training:00000000000006ec .L0 
     /tmp/cc3zLDNg.s:12127  .text.non_lpddr4_address_cmd_training:00000000000006f6 .L0 
     /tmp/cc3zLDNg.s:12132  .text.non_lpddr4_address_cmd_training:0000000000000702 .L0 
     /tmp/cc3zLDNg.s:12135  .text.non_lpddr4_address_cmd_training:000000000000070c .L0 
     /tmp/cc3zLDNg.s:12139  .text.non_lpddr4_address_cmd_training:0000000000000714 .L0 
     /tmp/cc3zLDNg.s:12144  .text.non_lpddr4_address_cmd_training:000000000000071e .L0 
     /tmp/cc3zLDNg.s:12151  .text.non_lpddr4_address_cmd_training:000000000000072e .L0 
     /tmp/cc3zLDNg.s:12154  .text.non_lpddr4_address_cmd_training:0000000000000738 .L0 
     /tmp/cc3zLDNg.s:12158  .text.non_lpddr4_address_cmd_training:0000000000000740 .L0 
     /tmp/cc3zLDNg.s:12161  .text.non_lpddr4_address_cmd_training:000000000000074a .L0 
     /tmp/cc3zLDNg.s:12167  .text.non_lpddr4_address_cmd_training:0000000000000754 .L0 
     /tmp/cc3zLDNg.s:12171  .text.non_lpddr4_address_cmd_training:000000000000075c .L0 
     /tmp/cc3zLDNg.s:12173  .text.non_lpddr4_address_cmd_training:000000000000075e .L0 
     /tmp/cc3zLDNg.s:12178  .text.non_lpddr4_address_cmd_training:000000000000076e .L0 
     /tmp/cc3zLDNg.s:12183  .text.non_lpddr4_address_cmd_training:000000000000077a .L0 
     /tmp/cc3zLDNg.s:12188  .text.non_lpddr4_address_cmd_training:0000000000000780 .L0 
     /tmp/cc3zLDNg.s:12192  .text.non_lpddr4_address_cmd_training:000000000000078a .L0 
     /tmp/cc3zLDNg.s:12196  .text.non_lpddr4_address_cmd_training:000000000000078c .L0 
     /tmp/cc3zLDNg.s:12200  .text.non_lpddr4_address_cmd_training:000000000000078e .L0 
     /tmp/cc3zLDNg.s:12202  .text.non_lpddr4_address_cmd_training:0000000000000792 .L0 
     /tmp/cc3zLDNg.s:12204  .text.non_lpddr4_address_cmd_training:0000000000000794 .L0 
     /tmp/cc3zLDNg.s:12205  .text.non_lpddr4_address_cmd_training:0000000000000794 .L0 
     /tmp/cc3zLDNg.s:12207  .text.non_lpddr4_address_cmd_training:0000000000000796 .L0 
     /tmp/cc3zLDNg.s:12209  .text.non_lpddr4_address_cmd_training:0000000000000798 .L0 
     /tmp/cc3zLDNg.s:12218  .text.ddr3_address_cmd_training:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:12219  .text.ddr3_address_cmd_training:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:12220  .text.ddr3_address_cmd_training:0000000000000002 .L0 
     /tmp/cc3zLDNg.s:12223  .text.ddr3_address_cmd_training:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:12224  .text.ddr3_address_cmd_training:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:12226  .text.ddr3_address_cmd_training:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:12237  .text.ddr3_address_cmd_training:0000000000000028 .L0 
     /tmp/cc3zLDNg.s:12240  .text.ddr3_address_cmd_training:000000000000002e .L0 
     /tmp/cc3zLDNg.s:12243  .text.ddr3_address_cmd_training:0000000000000034 .L0 
     /tmp/cc3zLDNg.s:12245  .text.ddr3_address_cmd_training:0000000000000038 .L0 
     /tmp/cc3zLDNg.s:12250  .text.ddr3_address_cmd_training:0000000000000044 .L0 
     /tmp/cc3zLDNg.s:12252  .text.ddr3_address_cmd_training:0000000000000046 .L0 
     /tmp/cc3zLDNg.s:12259  .text.ddr3_address_cmd_training:000000000000005c .L0 
     /tmp/cc3zLDNg.s:12263  .text.ddr3_address_cmd_training:0000000000000064 .L0 
     /tmp/cc3zLDNg.s:12266  .text.ddr3_address_cmd_training:000000000000006a .L0 
     /tmp/cc3zLDNg.s:12270  .text.ddr3_address_cmd_training:000000000000006e .L0 
     /tmp/cc3zLDNg.s:12272  .text.ddr3_address_cmd_training:0000000000000072 .L0 
     /tmp/cc3zLDNg.s:12275  .text.ddr3_address_cmd_training:000000000000007c .L0 
     /tmp/cc3zLDNg.s:12280  .text.ddr3_address_cmd_training:0000000000000088 .L0 
     /tmp/cc3zLDNg.s:12282  .text.ddr3_address_cmd_training:000000000000008c .L0 
     /tmp/cc3zLDNg.s:12285  .text.ddr3_address_cmd_training:0000000000000096 .L0 
     /tmp/cc3zLDNg.s:12290  .text.ddr3_address_cmd_training:00000000000000a2 .L0 
     /tmp/cc3zLDNg.s:12292  .text.ddr3_address_cmd_training:00000000000000a6 .L0 
     /tmp/cc3zLDNg.s:12295  .text.ddr3_address_cmd_training:00000000000000b0 .L0 
     /tmp/cc3zLDNg.s:12300  .text.ddr3_address_cmd_training:00000000000000ba .L0 
     /tmp/cc3zLDNg.s:12305  .text.ddr3_address_cmd_training:00000000000000ca .L0 
     /tmp/cc3zLDNg.s:12310  .text.ddr3_address_cmd_training:00000000000000da .L0 
     /tmp/cc3zLDNg.s:12312  .text.ddr3_address_cmd_training:00000000000000de .L0 
     /tmp/cc3zLDNg.s:12314  .text.ddr3_address_cmd_training:00000000000000e2 .L0 
     /tmp/cc3zLDNg.s:12317  .text.ddr3_address_cmd_training:00000000000000e4 .L0 
     /tmp/cc3zLDNg.s:12320  .text.ddr3_address_cmd_training:00000000000000ee .L0 
     /tmp/cc3zLDNg.s:12324  .text.ddr3_address_cmd_training:00000000000000f6 .L0 
     /tmp/cc3zLDNg.s:12327  .text.ddr3_address_cmd_training:0000000000000100 .L0 
     /tmp/cc3zLDNg.s:12331  .text.ddr3_address_cmd_training:0000000000000108 .L0 
     /tmp/cc3zLDNg.s:12334  .text.ddr3_address_cmd_training:0000000000000112 .L0 
     /tmp/cc3zLDNg.s:12339  .text.ddr3_address_cmd_training:000000000000011e .L0 
     /tmp/cc3zLDNg.s:12342  .text.ddr3_address_cmd_training:0000000000000128 .L0 
     /tmp/cc3zLDNg.s:12346  .text.ddr3_address_cmd_training:0000000000000130 .L0 
     /tmp/cc3zLDNg.s:12349  .text.ddr3_address_cmd_training:000000000000013a .L0 
     /tmp/cc3zLDNg.s:12354  .text.ddr3_address_cmd_training:0000000000000146 .L0 
     /tmp/cc3zLDNg.s:12357  .text.ddr3_address_cmd_training:0000000000000150 .L0 
     /tmp/cc3zLDNg.s:12361  .text.ddr3_address_cmd_training:0000000000000158 .L0 
     /tmp/cc3zLDNg.s:12364  .text.ddr3_address_cmd_training:0000000000000162 .L0 
     /tmp/cc3zLDNg.s:12369  .text.ddr3_address_cmd_training:000000000000016e .L0 
     /tmp/cc3zLDNg.s:12372  .text.ddr3_address_cmd_training:0000000000000178 .L0 
     /tmp/cc3zLDNg.s:12376  .text.ddr3_address_cmd_training:0000000000000180 .L0 
     /tmp/cc3zLDNg.s:12382  .text.ddr3_address_cmd_training:0000000000000190 .L0 
     /tmp/cc3zLDNg.s:12385  .text.ddr3_address_cmd_training:0000000000000196 .L0 
     /tmp/cc3zLDNg.s:12388  .text.ddr3_address_cmd_training:000000000000019c .L0 
     /tmp/cc3zLDNg.s:12397  .text.ddr3_address_cmd_training:00000000000001b4 .L0 
     /tmp/cc3zLDNg.s:12400  .text.ddr3_address_cmd_training:00000000000001be .L0 
     /tmp/cc3zLDNg.s:12407  .text.ddr3_address_cmd_training:00000000000001ca .L0 
     /tmp/cc3zLDNg.s:12410  .text.ddr3_address_cmd_training:00000000000001d0 .L0 
     /tmp/cc3zLDNg.s:12419  .text.ddr3_address_cmd_training:00000000000001e8 .L0 
     /tmp/cc3zLDNg.s:12422  .text.ddr3_address_cmd_training:00000000000001f2 .L0 
     /tmp/cc3zLDNg.s:12426  .text.ddr3_address_cmd_training:00000000000001fa .L0 
     /tmp/cc3zLDNg.s:12429  .text.ddr3_address_cmd_training:0000000000000200 .L0 
     /tmp/cc3zLDNg.s:12438  .text.ddr3_address_cmd_training:0000000000000218 .L0 
     /tmp/cc3zLDNg.s:12441  .text.ddr3_address_cmd_training:0000000000000222 .L0 
     /tmp/cc3zLDNg.s:12448  .text.ddr3_address_cmd_training:000000000000022e .L0 
     /tmp/cc3zLDNg.s:12451  .text.ddr3_address_cmd_training:0000000000000234 .L0 
     /tmp/cc3zLDNg.s:12454  .text.ddr3_address_cmd_training:000000000000023a .L0 
     /tmp/cc3zLDNg.s:12456  .text.ddr3_address_cmd_training:000000000000023e .L0 
     /tmp/cc3zLDNg.s:12458  .text.ddr3_address_cmd_training:0000000000000242 .L0 
     /tmp/cc3zLDNg.s:12461  .text.ddr3_address_cmd_training:000000000000024e .L0 
     /tmp/cc3zLDNg.s:12463  .text.ddr3_address_cmd_training:0000000000000252 .L0 
     /tmp/cc3zLDNg.s:12465  .text.ddr3_address_cmd_training:0000000000000256 .L0 
     /tmp/cc3zLDNg.s:12468  .text.ddr3_address_cmd_training:0000000000000258 .L0 
     /tmp/cc3zLDNg.s:12471  .text.ddr3_address_cmd_training:0000000000000262 .L0 
     /tmp/cc3zLDNg.s:12475  .text.ddr3_address_cmd_training:000000000000026a .L0 
     /tmp/cc3zLDNg.s:12478  .text.ddr3_address_cmd_training:0000000000000274 .L0 
     /tmp/cc3zLDNg.s:12483  .text.ddr3_address_cmd_training:0000000000000280 .L0 
     /tmp/cc3zLDNg.s:12486  .text.ddr3_address_cmd_training:000000000000028a .L0 
     /tmp/cc3zLDNg.s:12490  .text.ddr3_address_cmd_training:0000000000000292 .L0 
     /tmp/cc3zLDNg.s:12493  .text.ddr3_address_cmd_training:000000000000029e .L0 
     /tmp/cc3zLDNg.s:12496  .text.ddr3_address_cmd_training:00000000000002a8 .L0 
     /tmp/cc3zLDNg.s:12501  .text.ddr3_address_cmd_training:00000000000002b2 .L0 
     /tmp/cc3zLDNg.s:12504  .text.ddr3_address_cmd_training:00000000000002b8 .L0 
     /tmp/cc3zLDNg.s:12507  .text.ddr3_address_cmd_training:00000000000002be .L0 
     /tmp/cc3zLDNg.s:12510  .text.ddr3_address_cmd_training:00000000000002c8 .L0 
     /tmp/cc3zLDNg.s:12515  .text.ddr3_address_cmd_training:00000000000002d2 .L0 
     /tmp/cc3zLDNg.s:12518  .text.ddr3_address_cmd_training:00000000000002d8 .L0 
     /tmp/cc3zLDNg.s:12522  .text.ddr3_address_cmd_training:00000000000002e0 .L0 
     /tmp/cc3zLDNg.s:12526  .text.ddr3_address_cmd_training:00000000000002e8 .L0 
     /tmp/cc3zLDNg.s:12531  .text.ddr3_address_cmd_training:00000000000002f6 .L0 
     /tmp/cc3zLDNg.s:12535  .text.ddr3_address_cmd_training:00000000000002fe .L0 
     /tmp/cc3zLDNg.s:12540  .text.ddr3_address_cmd_training:000000000000030c .L0 
     /tmp/cc3zLDNg.s:12544  .text.ddr3_address_cmd_training:0000000000000314 .L0 
     /tmp/cc3zLDNg.s:12548  .text.ddr3_address_cmd_training:000000000000031a .L0 
     /tmp/cc3zLDNg.s:12552  .text.ddr3_address_cmd_training:0000000000000322 .L0 
     /tmp/cc3zLDNg.s:12557  .text.ddr3_address_cmd_training:0000000000000330 .L0 
     /tmp/cc3zLDNg.s:12562  .text.ddr3_address_cmd_training:000000000000033e .L0 
     /tmp/cc3zLDNg.s:12566  .text.ddr3_address_cmd_training:0000000000000346 .L0 
     /tmp/cc3zLDNg.s:12571  .text.ddr3_address_cmd_training:0000000000000350 .L0 
     /tmp/cc3zLDNg.s:12576  .text.ddr3_address_cmd_training:000000000000035e .L0 
     /tmp/cc3zLDNg.s:12580  .text.ddr3_address_cmd_training:0000000000000366 .L0 
     /tmp/cc3zLDNg.s:12586  .text.ddr3_address_cmd_training:0000000000000376 .L0 
     /tmp/cc3zLDNg.s:12588  .text.ddr3_address_cmd_training:000000000000037a .L0 
     /tmp/cc3zLDNg.s:12592  .text.ddr3_address_cmd_training:0000000000000382 .L0 
     /tmp/cc3zLDNg.s:12596  .text.ddr3_address_cmd_training:000000000000038a .L0 
     /tmp/cc3zLDNg.s:12603  .text.ddr3_address_cmd_training:000000000000039e .L0 
     /tmp/cc3zLDNg.s:12605  .text.ddr3_address_cmd_training:00000000000003a0 .L0 
     /tmp/cc3zLDNg.s:12610  .text.ddr3_address_cmd_training:00000000000003aa .L0 
     /tmp/cc3zLDNg.s:12615  .text.ddr3_address_cmd_training:00000000000003b4 .L0 
     /tmp/cc3zLDNg.s:12620  .text.ddr3_address_cmd_training:00000000000003c2 .L0 
     /tmp/cc3zLDNg.s:12624  .text.ddr3_address_cmd_training:00000000000003ca .L0 
     /tmp/cc3zLDNg.s:12631  .text.ddr3_address_cmd_training:00000000000003de .L0 
     /tmp/cc3zLDNg.s:12633  .text.ddr3_address_cmd_training:00000000000003e0 .L0 
     /tmp/cc3zLDNg.s:12635  .text.ddr3_address_cmd_training:00000000000003e4 .L0 
     /tmp/cc3zLDNg.s:12639  .text.ddr3_address_cmd_training:00000000000003ec .L0 
     /tmp/cc3zLDNg.s:12644  .text.ddr3_address_cmd_training:00000000000003f6 .L0 
     /tmp/cc3zLDNg.s:12657  .text.ddr3_address_cmd_training:0000000000000422 .L0 
     /tmp/cc3zLDNg.s:12659  .text.ddr3_address_cmd_training:0000000000000426 .L0 
     /tmp/cc3zLDNg.s:12665  .text.ddr3_address_cmd_training:0000000000000436 .L0 
     /tmp/cc3zLDNg.s:12669  .text.ddr3_address_cmd_training:000000000000043e .L0 
     /tmp/cc3zLDNg.s:12673  .text.ddr3_address_cmd_training:0000000000000446 .L0 
     /tmp/cc3zLDNg.s:12677  .text.ddr3_address_cmd_training:000000000000044e .L0 
     /tmp/cc3zLDNg.s:12682  .text.ddr3_address_cmd_training:000000000000045c .L0 
     /tmp/cc3zLDNg.s:12690  .text.ddr3_address_cmd_training:0000000000000470 .L0 
     /tmp/cc3zLDNg.s:12695  .text.ddr3_address_cmd_training:000000000000047a .L0 
     /tmp/cc3zLDNg.s:12700  .text.ddr3_address_cmd_training:0000000000000488 .L0 
     /tmp/cc3zLDNg.s:12703  .text.ddr3_address_cmd_training:0000000000000490 .L0 
     /tmp/cc3zLDNg.s:12706  .text.ddr3_address_cmd_training:0000000000000496 .L0 
     /tmp/cc3zLDNg.s:12709  .text.ddr3_address_cmd_training:000000000000049e .L0 
     /tmp/cc3zLDNg.s:12712  .text.ddr3_address_cmd_training:00000000000004a4 .L0 
     /tmp/cc3zLDNg.s:12715  .text.ddr3_address_cmd_training:00000000000004ac .L0 
     /tmp/cc3zLDNg.s:12718  .text.ddr3_address_cmd_training:00000000000004b2 .L0 
     /tmp/cc3zLDNg.s:12723  .text.ddr3_address_cmd_training:00000000000004c0 .L0 
     /tmp/cc3zLDNg.s:12729  .text.ddr3_address_cmd_training:00000000000004cc .L0 
     /tmp/cc3zLDNg.s:12731  .text.ddr3_address_cmd_training:00000000000004d0 .L0 
     /tmp/cc3zLDNg.s:12735  .text.ddr3_address_cmd_training:00000000000004d2 .L0 
     /tmp/cc3zLDNg.s:12740  .text.ddr3_address_cmd_training:00000000000004e0 .L0 
     /tmp/cc3zLDNg.s:12746  .text.ddr3_address_cmd_training:00000000000004f0 .L0 
     /tmp/cc3zLDNg.s:12750  .text.ddr3_address_cmd_training:00000000000004fa .L0 
     /tmp/cc3zLDNg.s:12756  .text.ddr3_address_cmd_training:000000000000050a .L0 
     /tmp/cc3zLDNg.s:12760  .text.ddr3_address_cmd_training:0000000000000516 .L0 
     /tmp/cc3zLDNg.s:12768  .text.ddr3_address_cmd_training:0000000000000528 .L0 
     /tmp/cc3zLDNg.s:12777  .text.ddr3_address_cmd_training:000000000000053c .L0 
     /tmp/cc3zLDNg.s:12782  .text.ddr3_address_cmd_training:0000000000000546 .L0 
     /tmp/cc3zLDNg.s:12789  .text.ddr3_address_cmd_training:0000000000000554 .L0 
     /tmp/cc3zLDNg.s:12791  .text.ddr3_address_cmd_training:0000000000000558 .L0 
     /tmp/cc3zLDNg.s:12795  .text.ddr3_address_cmd_training:000000000000055a .L0 
     /tmp/cc3zLDNg.s:12800  .text.ddr3_address_cmd_training:0000000000000568 .L0 
     /tmp/cc3zLDNg.s:12806  .text.ddr3_address_cmd_training:0000000000000578 .L0 
     /tmp/cc3zLDNg.s:12810  .text.ddr3_address_cmd_training:0000000000000582 .L0 
     /tmp/cc3zLDNg.s:12814  .text.ddr3_address_cmd_training:000000000000058a .L0 
     /tmp/cc3zLDNg.s:12817  .text.ddr3_address_cmd_training:0000000000000590 .L0 
     /tmp/cc3zLDNg.s:12824  .text.ddr3_address_cmd_training:00000000000005a4 .L0 
     /tmp/cc3zLDNg.s:12828  .text.ddr3_address_cmd_training:00000000000005ac .L0 
     /tmp/cc3zLDNg.s:12831  .text.ddr3_address_cmd_training:00000000000005b2 .L0 
     /tmp/cc3zLDNg.s:12838  .text.ddr3_address_cmd_training:00000000000005c6 .L0 
     /tmp/cc3zLDNg.s:12841  .text.ddr3_address_cmd_training:00000000000005ce .L0 
     /tmp/cc3zLDNg.s:12850  .text.ddr3_address_cmd_training:00000000000005e2 .L0 
     /tmp/cc3zLDNg.s:12855  .text.ddr3_address_cmd_training:00000000000005ec .L0 
     /tmp/cc3zLDNg.s:12861  .text.ddr3_address_cmd_training:00000000000005fa .L0 
     /tmp/cc3zLDNg.s:12866  .text.ddr3_address_cmd_training:0000000000000606 .L0 
     /tmp/cc3zLDNg.s:12870  .text.ddr3_address_cmd_training:000000000000060e .L0 
     /tmp/cc3zLDNg.s:12873  .text.ddr3_address_cmd_training:0000000000000616 .L0 
     /tmp/cc3zLDNg.s:12878  .text.ddr3_address_cmd_training:0000000000000620 .L0 
     /tmp/cc3zLDNg.s:12883  .text.ddr3_address_cmd_training:000000000000062c .L0 
     /tmp/cc3zLDNg.s:12887  .text.ddr3_address_cmd_training:0000000000000634 .L0 
     /tmp/cc3zLDNg.s:12890  .text.ddr3_address_cmd_training:000000000000063c .L0 
     /tmp/cc3zLDNg.s:12894  .text.ddr3_address_cmd_training:0000000000000644 .L0 
     /tmp/cc3zLDNg.s:12899  .text.ddr3_address_cmd_training:0000000000000654 .L0 
     /tmp/cc3zLDNg.s:12904  .text.ddr3_address_cmd_training:0000000000000660 .L0 
     /tmp/cc3zLDNg.s:12909  .text.ddr3_address_cmd_training:000000000000066e .L0 
     /tmp/cc3zLDNg.s:12914  .text.ddr3_address_cmd_training:000000000000067a .L0 
     /tmp/cc3zLDNg.s:12918  .text.ddr3_address_cmd_training:0000000000000684 .L0 
     /tmp/cc3zLDNg.s:12922  .text.ddr3_address_cmd_training:000000000000068e .L0 
     /tmp/cc3zLDNg.s:12926  .text.ddr3_address_cmd_training:0000000000000696 .L0 
     /tmp/cc3zLDNg.s:12931  .text.ddr3_address_cmd_training:00000000000006a2 .L0 
     /tmp/cc3zLDNg.s:12934  .text.ddr3_address_cmd_training:00000000000006a8 .L0 
     /tmp/cc3zLDNg.s:12937  .text.ddr3_address_cmd_training:00000000000006ae .L0 
     /tmp/cc3zLDNg.s:12946  .text.ddr3_address_cmd_training:00000000000006c6 .L0 
     /tmp/cc3zLDNg.s:12949  .text.ddr3_address_cmd_training:00000000000006d0 .L0 
     /tmp/cc3zLDNg.s:12956  .text.ddr3_address_cmd_training:00000000000006dc .L0 
     /tmp/cc3zLDNg.s:12959  .text.ddr3_address_cmd_training:00000000000006e2 .L0 
     /tmp/cc3zLDNg.s:12968  .text.ddr3_address_cmd_training:00000000000006fa .L0 
     /tmp/cc3zLDNg.s:12971  .text.ddr3_address_cmd_training:0000000000000704 .L0 
     /tmp/cc3zLDNg.s:12975  .text.ddr3_address_cmd_training:000000000000070c .L0 
     /tmp/cc3zLDNg.s:12978  .text.ddr3_address_cmd_training:0000000000000712 .L0 
     /tmp/cc3zLDNg.s:12987  .text.ddr3_address_cmd_training:000000000000072a .L0 
     /tmp/cc3zLDNg.s:12990  .text.ddr3_address_cmd_training:0000000000000734 .L0 
     /tmp/cc3zLDNg.s:12997  .text.ddr3_address_cmd_training:0000000000000740 .L0 
     /tmp/cc3zLDNg.s:13000  .text.ddr3_address_cmd_training:000000000000074a .L0 
     /tmp/cc3zLDNg.s:13004  .text.ddr3_address_cmd_training:0000000000000752 .L0 
     /tmp/cc3zLDNg.s:13007  .text.ddr3_address_cmd_training:000000000000075c .L0 
     /tmp/cc3zLDNg.s:13011  .text.ddr3_address_cmd_training:0000000000000764 .L0 
     /tmp/cc3zLDNg.s:13014  .text.ddr3_address_cmd_training:000000000000076e .L0 
     /tmp/cc3zLDNg.s:13019  .text.ddr3_address_cmd_training:000000000000077a .L0 
     /tmp/cc3zLDNg.s:13022  .text.ddr3_address_cmd_training:0000000000000784 .L0 
     /tmp/cc3zLDNg.s:13026  .text.ddr3_address_cmd_training:000000000000078c .L0 
     /tmp/cc3zLDNg.s:13029  .text.ddr3_address_cmd_training:0000000000000796 .L0 
     /tmp/cc3zLDNg.s:13034  .text.ddr3_address_cmd_training:00000000000007a2 .L0 
     /tmp/cc3zLDNg.s:13037  .text.ddr3_address_cmd_training:00000000000007ac .L0 
     /tmp/cc3zLDNg.s:13041  .text.ddr3_address_cmd_training:00000000000007b4 .L0 
     /tmp/cc3zLDNg.s:13044  .text.ddr3_address_cmd_training:00000000000007be .L0 
     /tmp/cc3zLDNg.s:13049  .text.ddr3_address_cmd_training:00000000000007ca .L0 
     /tmp/cc3zLDNg.s:13052  .text.ddr3_address_cmd_training:00000000000007d4 .L0 
     /tmp/cc3zLDNg.s:13057  .text.ddr3_address_cmd_training:00000000000007dc .L0 
     /tmp/cc3zLDNg.s:13059  .text.ddr3_address_cmd_training:00000000000007e0 .L0 
     /tmp/cc3zLDNg.s:13062  .text.ddr3_address_cmd_training:00000000000007e2 .L0 
     /tmp/cc3zLDNg.s:13065  .text.ddr3_address_cmd_training:00000000000007ec .L0 
     /tmp/cc3zLDNg.s:13069  .text.ddr3_address_cmd_training:00000000000007f4 .L0 
     /tmp/cc3zLDNg.s:13072  .text.ddr3_address_cmd_training:00000000000007fe .L0 
     /tmp/cc3zLDNg.s:13077  .text.ddr3_address_cmd_training:000000000000080a .L0 
     /tmp/cc3zLDNg.s:13080  .text.ddr3_address_cmd_training:0000000000000814 .L0 
     /tmp/cc3zLDNg.s:13084  .text.ddr3_address_cmd_training:000000000000081c .L0 
     /tmp/cc3zLDNg.s:13089  .text.ddr3_address_cmd_training:0000000000000826 .L0 
     /tmp/cc3zLDNg.s:13096  .text.ddr3_address_cmd_training:0000000000000836 .L0 
     /tmp/cc3zLDNg.s:13099  .text.ddr3_address_cmd_training:0000000000000840 .L0 
     /tmp/cc3zLDNg.s:13103  .text.ddr3_address_cmd_training:0000000000000848 .L0 
     /tmp/cc3zLDNg.s:13106  .text.ddr3_address_cmd_training:0000000000000852 .L0 
     /tmp/cc3zLDNg.s:13112  .text.ddr3_address_cmd_training:000000000000085c .L0 
     /tmp/cc3zLDNg.s:13116  .text.ddr3_address_cmd_training:0000000000000864 .L0 
     /tmp/cc3zLDNg.s:13118  .text.ddr3_address_cmd_training:0000000000000866 .L0 
     /tmp/cc3zLDNg.s:13123  .text.ddr3_address_cmd_training:0000000000000876 .L0 
     /tmp/cc3zLDNg.s:13128  .text.ddr3_address_cmd_training:0000000000000882 .L0 
     /tmp/cc3zLDNg.s:13133  .text.ddr3_address_cmd_training:0000000000000888 .L0 
     /tmp/cc3zLDNg.s:13137  .text.ddr3_address_cmd_training:0000000000000892 .L0 
     /tmp/cc3zLDNg.s:13141  .text.ddr3_address_cmd_training:0000000000000894 .L0 
     /tmp/cc3zLDNg.s:13145  .text.ddr3_address_cmd_training:0000000000000896 .L0 
     /tmp/cc3zLDNg.s:13147  .text.ddr3_address_cmd_training:000000000000089a .L0 
     /tmp/cc3zLDNg.s:13149  .text.ddr3_address_cmd_training:000000000000089c .L0 
     /tmp/cc3zLDNg.s:13150  .text.ddr3_address_cmd_training:000000000000089c .L0 
     /tmp/cc3zLDNg.s:13152  .text.ddr3_address_cmd_training:000000000000089e .L0 
     /tmp/cc3zLDNg.s:13154  .text.ddr3_address_cmd_training:00000000000008a0 .L0 
     /tmp/cc3zLDNg.s:70     .text.delay:0000000000000040 .L0 
     /tmp/cc3zLDNg.s:156    .text.ddr_state_machine:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:3972   .text.ddr_setup:0000000000002602 .L0 
     /tmp/cc3zLDNg.s:4001   .text.get_num_lanes:0000000000000018 .L0 
     /tmp/cc3zLDNg.s:4050   .text.set_ddr_mode_reg_and_vs_bits:000000000000004e .L0 
     /tmp/cc3zLDNg.s:4269   .text.set_ddr_rpc_regs:00000000000001ec .L0 
     /tmp/cc3zLDNg.s:4357   .text.ddr_off_mode:00000000000000b4 .L0 
     /tmp/cc3zLDNg.s:4521   .text.load_dq:0000000000000176 .L0 
     /tmp/cc3zLDNg.s:4617   .text.set_write_calib:00000000000000ca .L0 
     /tmp/cc3zLDNg.s:4992   .text.write_calibration_using_mtc:000000000000036a .L0 
     /tmp/cc3zLDNg.s:5668   .text.MTC_test:0000000000000742 .L0 
     /tmp/cc3zLDNg.s:8473   .text.init_ddrc:0000000000001c24 .L0 
     /tmp/cc3zLDNg.s:8592   .text.setup_ddr_segments:00000000000000de .L0 
     /tmp/cc3zLDNg.s:8680   .text.use_software_bclk_sclk_training:0000000000000078 .L0 
     /tmp/cc3zLDNg.s:8771   .text.bclk_sclk_offset:000000000000007e .L0 
     /tmp/cc3zLDNg.s:8943   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000001aa .L0 
     /tmp/cc3zLDNg.s:9099   .text.ddr_manual_addcmd_refclk_offset:00000000000000c6 .L0 
     /tmp/cc3zLDNg.s:9197   .text.mode_register_masked_write:00000000000000b8 .L0 
     /tmp/cc3zLDNg.s:9257   .text.mode_register_masked_write_x5:000000000000005c .L0 
     /tmp/cc3zLDNg.s:11387  .text.lpddr4_manual_training:0000000000001466 .L0 
     /tmp/cc3zLDNg.s:12212  .text.non_lpddr4_address_cmd_training:0000000000000798 .L0 
     /tmp/cc3zLDNg.s:13157  .text.ddr3_address_cmd_training:00000000000008a0 .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/cc3zLDNg.s:42     .text.delay:0000000000000024 .L2
     /tmp/cc3zLDNg.s:106    .text.ddr_state_machine:0000000000000016 .L0 
     /tmp/cc3zLDNg.s:110    .text.ddr_state_machine:0000000000000022 .L0 
     /tmp/cc3zLDNg.s:118    .text.ddr_state_machine:000000000000003a .L0 
     /tmp/cc3zLDNg.s:122    .text.ddr_state_machine:0000000000000046 .L0 
     /tmp/cc3zLDNg.s:132    .text.ddr_state_machine:0000000000000062 .L0 
     /tmp/cc3zLDNg.s:141    .text.ddr_state_machine:0000000000000070 .L0 
     /tmp/cc3zLDNg.s:108    .text.ddr_state_machine:0000000000000022 .L4
     /tmp/cc3zLDNg.s:136    .text.ddr_state_machine:000000000000006e .L9
     /tmp/cc3zLDNg.s:126    .text.ddr_state_machine:0000000000000054 .L6
     /tmp/cc3zLDNg.s:139    .text.ddr_state_machine:0000000000000070 .L7
     /tmp/cc3zLDNg.s:177    .text.ddr_setup:0000000000000012 .L0 
     /tmp/cc3zLDNg.s:193    .rodata.ddr_setup:0000000000000000 .L13
     /tmp/cc3zLDNg.s:183    .text.ddr_setup:000000000000002e .L0 
     /tmp/cc3zLDNg.s:187    .text.ddr_setup:000000000000003e .L0 
     /tmp/cc3zLDNg.s:266    .text.ddr_setup:0000000000000056 .L0 
     /tmp/cc3zLDNg.s:269    .text.ddr_setup:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:274    .text.ddr_setup:0000000000000072 .L0 
     /tmp/cc3zLDNg.s:279    .text.ddr_setup:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:282    .text.ddr_setup:0000000000000090 .L0 
     /tmp/cc3zLDNg.s:286    .text.ddr_setup:000000000000009c .L0 
     /tmp/cc3zLDNg.s:290    .text.ddr_setup:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:293    .text.ddr_setup:00000000000000b6 .L0 
     /tmp/cc3zLDNg.s:298    .text.ddr_setup:00000000000000c8 .L0 
     /tmp/cc3zLDNg.s:303    .text.ddr_setup:00000000000000dc .L0 
     /tmp/cc3zLDNg.s:306    .text.ddr_setup:00000000000000ec .L0 
     /tmp/cc3zLDNg.s:309    .text.ddr_setup:00000000000000f8 .L0 
     /tmp/cc3zLDNg.s:316    .text.ddr_setup:0000000000000108 .L0 
     /tmp/cc3zLDNg.s:323    .text.ddr_setup:0000000000000118 .L0 
     /tmp/cc3zLDNg.s:330    .text.ddr_setup:0000000000000128 .L0 
     /tmp/cc3zLDNg.s:337    .text.ddr_setup:0000000000000138 .L0 
     /tmp/cc3zLDNg.s:344    .text.ddr_setup:0000000000000148 .L0 
     /tmp/cc3zLDNg.s:351    .text.ddr_setup:0000000000000158 .L0 
     /tmp/cc3zLDNg.s:358    .text.ddr_setup:0000000000000168 .L0 
     /tmp/cc3zLDNg.s:365    .text.ddr_setup:0000000000000178 .L0 
     /tmp/cc3zLDNg.s:372    .text.ddr_setup:0000000000000188 .L0 
     /tmp/cc3zLDNg.s:379    .text.ddr_setup:0000000000000198 .L0 
     /tmp/cc3zLDNg.s:386    .text.ddr_setup:00000000000001a8 .L0 
     /tmp/cc3zLDNg.s:393    .text.ddr_setup:00000000000001b8 .L0 
     /tmp/cc3zLDNg.s:400    .text.ddr_setup:00000000000001c8 .L0 
     /tmp/cc3zLDNg.s:407    .text.ddr_setup:00000000000001d8 .L0 
     /tmp/cc3zLDNg.s:415    .text.ddr_setup:00000000000001ea .L0 
     /tmp/cc3zLDNg.s:427    .text.ddr_setup:000000000000020a .L0 
     /tmp/cc3zLDNg.s:439    .text.ddr_setup:000000000000022c .L0 
     /tmp/cc3zLDNg.s:443    .text.ddr_setup:000000000000023c .L0 
     /tmp/cc3zLDNg.s:446    .text.ddr_setup:0000000000000246 .L0 
     /tmp/cc3zLDNg.s:448    .text.ddr_setup:0000000000000250 .L0 
     /tmp/cc3zLDNg.s:451    .text.ddr_setup:000000000000025a .L0 
     /tmp/cc3zLDNg.s:454    .text.ddr_setup:0000000000000266 .L0 
     /tmp/cc3zLDNg.s:459    .text.ddr_setup:0000000000000278 .L0 
     /tmp/cc3zLDNg.s:462    .text.ddr_setup:0000000000000288 .L0 
     /tmp/cc3zLDNg.s:469    .text.ddr_setup:000000000000029a .L0 
     /tmp/cc3zLDNg.s:476    .text.ddr_setup:00000000000002ac .L0 
     /tmp/cc3zLDNg.s:483    .text.ddr_setup:00000000000002be .L0 
     /tmp/cc3zLDNg.s:505    .text.ddr_setup:00000000000002f8 .L0 
     /tmp/cc3zLDNg.s:508    .text.ddr_setup:0000000000000304 .L0 
     /tmp/cc3zLDNg.s:515    .text.ddr_setup:0000000000000314 .L0 
     /tmp/cc3zLDNg.s:525    .text.ddr_setup:0000000000000336 .L0 
     /tmp/cc3zLDNg.s:530    .text.ddr_setup:0000000000000348 .L0 
     /tmp/cc3zLDNg.s:538    .text.ddr_setup:000000000000035c .L0 
     /tmp/cc3zLDNg.s:555    .text.ddr_setup:0000000000000382 .L0 
     /tmp/cc3zLDNg.s:558    .text.ddr_setup:000000000000038c .L0 
     /tmp/cc3zLDNg.s:567    .text.ddr_setup:00000000000003a0 .L0 
     /tmp/cc3zLDNg.s:574    .text.ddr_setup:00000000000003b0 .L0 
     /tmp/cc3zLDNg.s:580    .text.ddr_setup:00000000000003c0 .L0 
     /tmp/cc3zLDNg.s:586    .text.ddr_setup:00000000000003d0 .L0 
     /tmp/cc3zLDNg.s:592    .text.ddr_setup:00000000000003e0 .L0 
     /tmp/cc3zLDNg.s:603    .text.ddr_setup:00000000000003fe .L0 
     /tmp/cc3zLDNg.s:615    .text.ddr_setup:0000000000000416 .L0 
     /tmp/cc3zLDNg.s:624    .text.ddr_setup:000000000000042e .L0 
     /tmp/cc3zLDNg.s:634    .text.ddr_setup:0000000000000448 .L0 
     /tmp/cc3zLDNg.s:639    .text.ddr_setup:0000000000000456 .L0 
     /tmp/cc3zLDNg.s:651    .text.ddr_setup:0000000000000472 .L0 
     /tmp/cc3zLDNg.s:658    .text.ddr_setup:0000000000000482 .L0 
     /tmp/cc3zLDNg.s:663    .text.ddr_setup:0000000000000492 .L0 
     /tmp/cc3zLDNg.s:666    .text.ddr_setup:000000000000049c .L0 
     /tmp/cc3zLDNg.s:671    .text.ddr_setup:00000000000004ac .L0 
     /tmp/cc3zLDNg.s:712    .text.ddr_setup:0000000000000524 .L0 
     /tmp/cc3zLDNg.s:721    .text.ddr_setup:000000000000053c .L0 
     /tmp/cc3zLDNg.s:728    .text.ddr_setup:000000000000054c .L0 
     /tmp/cc3zLDNg.s:741    .text.ddr_setup:000000000000056e .L0 
     /tmp/cc3zLDNg.s:750    .text.ddr_setup:0000000000000580 .L0 
     /tmp/cc3zLDNg.s:757    .text.ddr_setup:0000000000000592 .L0 
     /tmp/cc3zLDNg.s:765    .text.ddr_setup:00000000000005a4 .L0 
     /tmp/cc3zLDNg.s:772    .text.ddr_setup:00000000000005b4 .L0 
     /tmp/cc3zLDNg.s:780    .text.ddr_setup:00000000000005c8 .L0 
     /tmp/cc3zLDNg.s:788    .text.ddr_setup:00000000000005dc .L0 
     /tmp/cc3zLDNg.s:796    .text.ddr_setup:00000000000005f2 .L0 
     /tmp/cc3zLDNg.s:804    .text.ddr_setup:0000000000000608 .L0 
     /tmp/cc3zLDNg.s:812    .text.ddr_setup:000000000000061e .L0 
     /tmp/cc3zLDNg.s:820    .text.ddr_setup:0000000000000634 .L0 
     /tmp/cc3zLDNg.s:828    .text.ddr_setup:0000000000000648 .L0 
     /tmp/cc3zLDNg.s:836    .text.ddr_setup:000000000000065e .L0 
     /tmp/cc3zLDNg.s:850    .text.ddr_setup:000000000000067a .L0 
     /tmp/cc3zLDNg.s:858    .text.ddr_setup:0000000000000690 .L0 
     /tmp/cc3zLDNg.s:877    .text.ddr_setup:00000000000006be .L0 
     /tmp/cc3zLDNg.s:885    .text.ddr_setup:00000000000006d4 .L0 
     /tmp/cc3zLDNg.s:893    .text.ddr_setup:00000000000006e8 .L0 
     /tmp/cc3zLDNg.s:901    .text.ddr_setup:00000000000006fc .L0 
     /tmp/cc3zLDNg.s:909    .text.ddr_setup:0000000000000710 .L0 
     /tmp/cc3zLDNg.s:916    .text.ddr_setup:0000000000000722 .L0 
     /tmp/cc3zLDNg.s:923    .text.ddr_setup:0000000000000734 .L0 
     /tmp/cc3zLDNg.s:931    .text.ddr_setup:0000000000000748 .L0 
     /tmp/cc3zLDNg.s:938    .text.ddr_setup:000000000000075a .L0 
     /tmp/cc3zLDNg.s:946    .text.ddr_setup:0000000000000770 .L0 
     /tmp/cc3zLDNg.s:953    .text.ddr_setup:0000000000000782 .L0 
     /tmp/cc3zLDNg.s:961    .text.ddr_setup:0000000000000796 .L0 
     /tmp/cc3zLDNg.s:969    .text.ddr_setup:00000000000007aa .L0 
     /tmp/cc3zLDNg.s:977    .text.ddr_setup:00000000000007be .L0 
     /tmp/cc3zLDNg.s:984    .text.ddr_setup:00000000000007d0 .L0 
     /tmp/cc3zLDNg.s:991    .text.ddr_setup:00000000000007e2 .L0 
     /tmp/cc3zLDNg.s:999    .text.ddr_setup:00000000000007f6 .L0 
     /tmp/cc3zLDNg.s:1007   .text.ddr_setup:000000000000080a .L0 
     /tmp/cc3zLDNg.s:1015   .text.ddr_setup:000000000000081e .L0 
     /tmp/cc3zLDNg.s:1022   .text.ddr_setup:0000000000000830 .L0 
     /tmp/cc3zLDNg.s:1029   .text.ddr_setup:0000000000000842 .L0 
     /tmp/cc3zLDNg.s:1036   .text.ddr_setup:0000000000000854 .L0 
     /tmp/cc3zLDNg.s:1044   .text.ddr_setup:000000000000086a .L0 
     /tmp/cc3zLDNg.s:1051   .text.ddr_setup:000000000000087c .L0 
     /tmp/cc3zLDNg.s:1058   .text.ddr_setup:000000000000088e .L0 
     /tmp/cc3zLDNg.s:1065   .text.ddr_setup:000000000000089e .L0 
     /tmp/cc3zLDNg.s:1068   .text.ddr_setup:00000000000008a8 .L0 
     /tmp/cc3zLDNg.s:1074   .text.ddr_setup:00000000000008ba .L0 
     /tmp/cc3zLDNg.s:1088   .text.ddr_setup:00000000000008e0 .L0 
     /tmp/cc3zLDNg.s:1104   .text.ddr_setup:0000000000000906 .L0 
     /tmp/cc3zLDNg.s:1113   .text.ddr_setup:000000000000091a .L0 
     /tmp/cc3zLDNg.s:1122   .text.ddr_setup:000000000000092c .L0 
     /tmp/cc3zLDNg.s:1130   .text.ddr_setup:000000000000093c .L0 
     /tmp/cc3zLDNg.s:1184   .text.ddr_setup:00000000000009bc .L0 
     /tmp/cc3zLDNg.s:1199   .text.ddr_setup:00000000000009e0 .L0 
     /tmp/cc3zLDNg.s:1211   .text.ddr_setup:0000000000000a00 .L0 
     /tmp/cc3zLDNg.s:1221   .text.ddr_setup:0000000000000a16 .L0 
     /tmp/cc3zLDNg.s:1285   .text.ddr_setup:0000000000000aa8 .L0 
     /tmp/cc3zLDNg.s:1321   .text.ddr_setup:0000000000000afc .L0 
     /tmp/cc3zLDNg.s:1334   .text.ddr_setup:0000000000000b20 .L0 
     /tmp/cc3zLDNg.s:1352   .text.ddr_setup:0000000000000b52 .L0 
     /tmp/cc3zLDNg.s:1375   .text.ddr_setup:0000000000000b88 .L0 
     /tmp/cc3zLDNg.s:1390   .text.ddr_setup:0000000000000bac .L0 
     /tmp/cc3zLDNg.s:1402   .text.ddr_setup:0000000000000bcc .L0 
     /tmp/cc3zLDNg.s:1412   .text.ddr_setup:0000000000000be2 .L0 
     /tmp/cc3zLDNg.s:1418   .text.ddr_setup:0000000000000bf4 .L0 
     /tmp/cc3zLDNg.s:1434   .text.ddr_setup:0000000000000c1a .L0 
     /tmp/cc3zLDNg.s:1449   .text.ddr_setup:0000000000000c34 .L0 
     /tmp/cc3zLDNg.s:1455   .text.ddr_setup:0000000000000c46 .L0 
     /tmp/cc3zLDNg.s:1500   .text.ddr_setup:0000000000000cae .L0 
     /tmp/cc3zLDNg.s:1524   .text.ddr_setup:0000000000000ce6 .L0 
     /tmp/cc3zLDNg.s:1550   .text.ddr_setup:0000000000000d26 .L0 
     /tmp/cc3zLDNg.s:1557   .text.ddr_setup:0000000000000d38 .L0 
     /tmp/cc3zLDNg.s:1564   .text.ddr_setup:0000000000000d4a .L0 
     /tmp/cc3zLDNg.s:1572   .text.ddr_setup:0000000000000d60 .L0 
     /tmp/cc3zLDNg.s:1579   .text.ddr_setup:0000000000000d72 .L0 
     /tmp/cc3zLDNg.s:1587   .text.ddr_setup:0000000000000d88 .L0 
     /tmp/cc3zLDNg.s:1594   .text.ddr_setup:0000000000000d9a .L0 
     /tmp/cc3zLDNg.s:1602   .text.ddr_setup:0000000000000db0 .L0 
     /tmp/cc3zLDNg.s:1626   .text.ddr_setup:0000000000000de6 .L0 
     /tmp/cc3zLDNg.s:1633   .text.ddr_setup:0000000000000df8 .L0 
     /tmp/cc3zLDNg.s:1641   .text.ddr_setup:0000000000000e0e .L0 
     /tmp/cc3zLDNg.s:1651   .text.ddr_setup:0000000000000e2c .L0 
     /tmp/cc3zLDNg.s:1910   .text.ddr_setup:0000000000001074 .L0 
     /tmp/cc3zLDNg.s:1936   .text.ddr_setup:00000000000010ae .L0 
     /tmp/cc3zLDNg.s:1961   .text.ddr_setup:00000000000010e6 .L0 
     /tmp/cc3zLDNg.s:1990   .text.ddr_setup:0000000000001132 .L0 
     /tmp/cc3zLDNg.s:1996   .text.ddr_setup:000000000000114c .L0 
     /tmp/cc3zLDNg.s:1997   .text.ddr_setup:0000000000001154 .L0 
     /tmp/cc3zLDNg.s:2011   .text.ddr_setup:0000000000001184 .L0 
     /tmp/cc3zLDNg.s:2020   .text.ddr_setup:000000000000119e .L0 
     /tmp/cc3zLDNg.s:2030   .text.ddr_setup:00000000000011b6 .L0 
     /tmp/cc3zLDNg.s:2051   .text.ddr_setup:00000000000011ec .L0 
     /tmp/cc3zLDNg.s:2069   .text.ddr_setup:000000000000121a .L0 
     /tmp/cc3zLDNg.s:2084   .text.ddr_setup:0000000000001244 .L0 
     /tmp/cc3zLDNg.s:2105   .text.ddr_setup:000000000000127a .L0 
     /tmp/cc3zLDNg.s:2124   .text.ddr_setup:00000000000012a8 .L0 
     /tmp/cc3zLDNg.s:2145   .text.ddr_setup:00000000000012e0 .L0 
     /tmp/cc3zLDNg.s:2151   .text.ddr_setup:00000000000012f2 .L0 
     /tmp/cc3zLDNg.s:2157   .text.ddr_setup:00000000000012fe .L0 
     /tmp/cc3zLDNg.s:2162   .text.ddr_setup:000000000000130e .L0 
     /tmp/cc3zLDNg.s:2165   .text.ddr_setup:0000000000001318 .L0 
     /tmp/cc3zLDNg.s:2170   .text.ddr_setup:0000000000001328 .L0 
     /tmp/cc3zLDNg.s:2177   .text.ddr_setup:000000000000133a .L0 
     /tmp/cc3zLDNg.s:2210   .text.ddr_setup:000000000000138e .L0 
     /tmp/cc3zLDNg.s:2216   .text.ddr_setup:000000000000139c .L0 
     /tmp/cc3zLDNg.s:2223   .text.ddr_setup:00000000000013ae .L0 
     /tmp/cc3zLDNg.s:2230   .text.ddr_setup:00000000000013c0 .L0 
     /tmp/cc3zLDNg.s:2238   .text.ddr_setup:00000000000013d2 .L0 
     /tmp/cc3zLDNg.s:2245   .text.ddr_setup:00000000000013e4 .L0 
     /tmp/cc3zLDNg.s:2253   .text.ddr_setup:00000000000013f6 .L0 
     /tmp/cc3zLDNg.s:2258   .text.ddr_setup:0000000000001404 .L0 
     /tmp/cc3zLDNg.s:2265   .text.ddr_setup:0000000000001414 .L0 
     /tmp/cc3zLDNg.s:2285   .text.ddr_setup:0000000000001440 .L0 
     /tmp/cc3zLDNg.s:2288   .text.ddr_setup:000000000000144e .L0 
     /tmp/cc3zLDNg.s:2290   .text.ddr_setup:0000000000001458 .L0 
     /tmp/cc3zLDNg.s:2295   .text.ddr_setup:000000000000146a .L0 
     /tmp/cc3zLDNg.s:2299   .text.ddr_setup:0000000000001476 .L0 
     /tmp/cc3zLDNg.s:2305   .text.ddr_setup:0000000000001484 .L0 
     /tmp/cc3zLDNg.s:2310   .text.ddr_setup:0000000000001494 .L0 
     /tmp/cc3zLDNg.s:2313   .text.ddr_setup:000000000000149e .L0 
     /tmp/cc3zLDNg.s:2318   .text.ddr_setup:00000000000014ae .L0 
     /tmp/cc3zLDNg.s:2325   .text.ddr_setup:00000000000014c0 .L0 
     /tmp/cc3zLDNg.s:2338   .text.ddr_setup:00000000000014da .L0 
     /tmp/cc3zLDNg.s:2343   .text.ddr_setup:00000000000014e8 .L0 
     /tmp/cc3zLDNg.s:2348   .text.ddr_setup:00000000000014f4 .L0 
     /tmp/cc3zLDNg.s:2353   .text.ddr_setup:0000000000001504 .L0 
     /tmp/cc3zLDNg.s:2356   .text.ddr_setup:000000000000150e .L0 
     /tmp/cc3zLDNg.s:2361   .text.ddr_setup:000000000000151e .L0 
     /tmp/cc3zLDNg.s:2368   .text.ddr_setup:0000000000001530 .L0 
     /tmp/cc3zLDNg.s:2373   .text.ddr_setup:0000000000001540 .L0 
     /tmp/cc3zLDNg.s:2377   .text.ddr_setup:000000000000154c .L0 
     /tmp/cc3zLDNg.s:2382   .text.ddr_setup:000000000000155c .L0 
     /tmp/cc3zLDNg.s:2385   .text.ddr_setup:0000000000001566 .L0 
     /tmp/cc3zLDNg.s:2390   .text.ddr_setup:0000000000001576 .L0 
     /tmp/cc3zLDNg.s:2397   .text.ddr_setup:0000000000001588 .L0 
     /tmp/cc3zLDNg.s:2410   .text.ddr_setup:00000000000015a2 .L0 
     /tmp/cc3zLDNg.s:2415   .text.ddr_setup:00000000000015b2 .L0 
     /tmp/cc3zLDNg.s:2420   .text.ddr_setup:00000000000015be .L0 
     /tmp/cc3zLDNg.s:2425   .text.ddr_setup:00000000000015ce .L0 
     /tmp/cc3zLDNg.s:2428   .text.ddr_setup:00000000000015d8 .L0 
     /tmp/cc3zLDNg.s:2433   .text.ddr_setup:00000000000015e8 .L0 
     /tmp/cc3zLDNg.s:2440   .text.ddr_setup:00000000000015fa .L0 
     /tmp/cc3zLDNg.s:2443   .text.ddr_setup:0000000000001604 .L0 
     /tmp/cc3zLDNg.s:2447   .text.ddr_setup:0000000000001612 .L0 
     /tmp/cc3zLDNg.s:2453   .text.ddr_setup:0000000000001622 .L0 
     /tmp/cc3zLDNg.s:2466   .text.ddr_setup:000000000000163c .L0 
     /tmp/cc3zLDNg.s:2471   .text.ddr_setup:000000000000164a .L0 
     /tmp/cc3zLDNg.s:2476   .text.ddr_setup:0000000000001656 .L0 
     /tmp/cc3zLDNg.s:2481   .text.ddr_setup:0000000000001666 .L0 
     /tmp/cc3zLDNg.s:2484   .text.ddr_setup:0000000000001670 .L0 
     /tmp/cc3zLDNg.s:2489   .text.ddr_setup:000000000000167e .L0 
     /tmp/cc3zLDNg.s:2496   .text.ddr_setup:0000000000001690 .L0 
     /tmp/cc3zLDNg.s:2509   .text.ddr_setup:00000000000016aa .L0 
     /tmp/cc3zLDNg.s:2514   .text.ddr_setup:00000000000016b8 .L0 
     /tmp/cc3zLDNg.s:2519   .text.ddr_setup:00000000000016c4 .L0 
     /tmp/cc3zLDNg.s:2524   .text.ddr_setup:00000000000016d4 .L0 
     /tmp/cc3zLDNg.s:2527   .text.ddr_setup:00000000000016de .L0 
     /tmp/cc3zLDNg.s:2532   .text.ddr_setup:00000000000016ec .L0 
     /tmp/cc3zLDNg.s:2539   .text.ddr_setup:00000000000016fe .L0 
     /tmp/cc3zLDNg.s:2566   .text.ddr_setup:0000000000001730 .L0 
     /tmp/cc3zLDNg.s:2578   .text.ddr_setup:0000000000001750 .L0 
     /tmp/cc3zLDNg.s:2591   .text.ddr_setup:000000000000176e .L0 
     /tmp/cc3zLDNg.s:2607   .text.ddr_setup:0000000000001792 .L0 
     /tmp/cc3zLDNg.s:2623   .text.ddr_setup:00000000000017b6 .L0 
     /tmp/cc3zLDNg.s:2639   .text.ddr_setup:00000000000017da .L0 
     /tmp/cc3zLDNg.s:2652   .text.ddr_setup:00000000000017f8 .L0 
     /tmp/cc3zLDNg.s:2668   .text.ddr_setup:000000000000181c .L0 
     /tmp/cc3zLDNg.s:2684   .text.ddr_setup:0000000000001840 .L0 
     /tmp/cc3zLDNg.s:2772   .text.ddr_setup:00000000000018fe .L0 
     /tmp/cc3zLDNg.s:2787   .text.ddr_setup:0000000000001928 .L0 
     /tmp/cc3zLDNg.s:2804   .text.ddr_setup:0000000000001950 .L0 
     /tmp/cc3zLDNg.s:2823   .text.ddr_setup:000000000000197c .L0 
     /tmp/cc3zLDNg.s:2834   .text.ddr_setup:0000000000001996 .L0 
     /tmp/cc3zLDNg.s:2860   .text.ddr_setup:00000000000019d0 .L0 
     /tmp/cc3zLDNg.s:2890   .text.ddr_setup:0000000000001a16 .L0 
     /tmp/cc3zLDNg.s:2920   .text.ddr_setup:0000000000001a5c .L0 
     /tmp/cc3zLDNg.s:2975   .text.ddr_setup:0000000000001adc .L0 
     /tmp/cc3zLDNg.s:2984   .text.ddr_setup:0000000000001aec .L0 
     /tmp/cc3zLDNg.s:2992   .text.ddr_setup:0000000000001afe .L0 
     /tmp/cc3zLDNg.s:2999   .text.ddr_setup:0000000000001b10 .L0 
     /tmp/cc3zLDNg.s:3006   .text.ddr_setup:0000000000001b22 .L0 
     /tmp/cc3zLDNg.s:3017   .text.ddr_setup:0000000000001b40 .L0 
     /tmp/cc3zLDNg.s:3025   .text.ddr_setup:0000000000001b54 .L0 
     /tmp/cc3zLDNg.s:3041   .text.ddr_setup:0000000000001b7c .L0 
     /tmp/cc3zLDNg.s:3075   .text.ddr_setup:0000000000001bd2 .L0 
     /tmp/cc3zLDNg.s:3086   .text.ddr_setup:0000000000001bf2 .L0 
     /tmp/cc3zLDNg.s:3090   .text.ddr_setup:0000000000001bfc .L0 
     /tmp/cc3zLDNg.s:3095   .text.ddr_setup:0000000000001c08 .L0 
     /tmp/cc3zLDNg.s:3099   .text.ddr_setup:0000000000001c18 .L0 
     /tmp/cc3zLDNg.s:3103   .text.ddr_setup:0000000000001c22 .L0 
     /tmp/cc3zLDNg.s:3108   .text.ddr_setup:0000000000001c2e .L0 
     /tmp/cc3zLDNg.s:3115   .text.ddr_setup:0000000000001c3e .L0 
     /tmp/cc3zLDNg.s:3122   .text.ddr_setup:0000000000001c50 .L0 
     /tmp/cc3zLDNg.s:3125   .text.ddr_setup:0000000000001c5c .L0 
     /tmp/cc3zLDNg.s:3132   .text.ddr_setup:0000000000001c6e .L0 
     /tmp/cc3zLDNg.s:3135   .text.ddr_setup:0000000000001c7a .L0 
     /tmp/cc3zLDNg.s:3144   .text.ddr_setup:0000000000001c90 .L0 
     /tmp/cc3zLDNg.s:3147   .text.ddr_setup:0000000000001ca0 .L0 
     /tmp/cc3zLDNg.s:3155   .text.ddr_setup:0000000000001cb4 .L0 
     /tmp/cc3zLDNg.s:3158   .text.ddr_setup:0000000000001cbe .L0 
     /tmp/cc3zLDNg.s:3162   .text.ddr_setup:0000000000001cce .L0 
     /tmp/cc3zLDNg.s:3165   .text.ddr_setup:0000000000001cd8 .L0 
     /tmp/cc3zLDNg.s:3172   .text.ddr_setup:0000000000001cea .L0 
     /tmp/cc3zLDNg.s:3175   .text.ddr_setup:0000000000001cf6 .L0 
     /tmp/cc3zLDNg.s:3182   .text.ddr_setup:0000000000001d08 .L0 
     /tmp/cc3zLDNg.s:3185   .text.ddr_setup:0000000000001d12 .L0 
     /tmp/cc3zLDNg.s:3191   .text.ddr_setup:0000000000001d22 .L0 
     /tmp/cc3zLDNg.s:3198   .text.ddr_setup:0000000000001d32 .L0 
     /tmp/cc3zLDNg.s:3205   .text.ddr_setup:0000000000001d42 .L0 
     /tmp/cc3zLDNg.s:3210   .text.ddr_setup:0000000000001d4e .L0 
     /tmp/cc3zLDNg.s:3217   .text.ddr_setup:0000000000001d60 .L0 
     /tmp/cc3zLDNg.s:3248   .text.ddr_setup:0000000000001da4 .L0 
     /tmp/cc3zLDNg.s:3256   .text.ddr_setup:0000000000001dc2 .L0 
     /tmp/cc3zLDNg.s:3259   .text.ddr_setup:0000000000001dcc .L0 
     /tmp/cc3zLDNg.s:3264   .text.ddr_setup:0000000000001de0 .L0 
     /tmp/cc3zLDNg.s:3272   .text.ddr_setup:0000000000001dfe .L0 
     /tmp/cc3zLDNg.s:3276   .text.ddr_setup:0000000000001e0e .L0 
     /tmp/cc3zLDNg.s:3281   .text.ddr_setup:0000000000001e20 .L0 
     /tmp/cc3zLDNg.s:3289   .text.ddr_setup:0000000000001e3e .L0 
     /tmp/cc3zLDNg.s:3293   .text.ddr_setup:0000000000001e4e .L0 
     /tmp/cc3zLDNg.s:3298   .text.ddr_setup:0000000000001e60 .L0 
     /tmp/cc3zLDNg.s:3306   .text.ddr_setup:0000000000001e7e .L0 
     /tmp/cc3zLDNg.s:3310   .text.ddr_setup:0000000000001e8e .L0 
     /tmp/cc3zLDNg.s:3315   .text.ddr_setup:0000000000001ea0 .L0 
     /tmp/cc3zLDNg.s:3323   .text.ddr_setup:0000000000001ebe .L0 
     /tmp/cc3zLDNg.s:3327   .text.ddr_setup:0000000000001ece .L0 
     /tmp/cc3zLDNg.s:3332   .text.ddr_setup:0000000000001ee0 .L0 
     /tmp/cc3zLDNg.s:3340   .text.ddr_setup:0000000000001efe .L0 
     /tmp/cc3zLDNg.s:3344   .text.ddr_setup:0000000000001f0e .L0 
     /tmp/cc3zLDNg.s:3349   .text.ddr_setup:0000000000001f20 .L0 
     /tmp/cc3zLDNg.s:3357   .text.ddr_setup:0000000000001f3e .L0 
     /tmp/cc3zLDNg.s:3361   .text.ddr_setup:0000000000001f4e .L0 
     /tmp/cc3zLDNg.s:3366   .text.ddr_setup:0000000000001f60 .L0 
     /tmp/cc3zLDNg.s:3374   .text.ddr_setup:0000000000001f7e .L0 
     /tmp/cc3zLDNg.s:3378   .text.ddr_setup:0000000000001f8e .L0 
     /tmp/cc3zLDNg.s:3383   .text.ddr_setup:0000000000001fa0 .L0 
     /tmp/cc3zLDNg.s:3391   .text.ddr_setup:0000000000001fbe .L0 
     /tmp/cc3zLDNg.s:3395   .text.ddr_setup:0000000000001fce .L0 
     /tmp/cc3zLDNg.s:3400   .text.ddr_setup:0000000000001fe0 .L0 
     /tmp/cc3zLDNg.s:3408   .text.ddr_setup:0000000000001ffe .L0 
     /tmp/cc3zLDNg.s:3412   .text.ddr_setup:000000000000200e .L0 
     /tmp/cc3zLDNg.s:3417   .text.ddr_setup:0000000000002020 .L0 
     /tmp/cc3zLDNg.s:3425   .text.ddr_setup:000000000000203e .L0 
     /tmp/cc3zLDNg.s:3429   .text.ddr_setup:000000000000204e .L0 
     /tmp/cc3zLDNg.s:3434   .text.ddr_setup:0000000000002060 .L0 
     /tmp/cc3zLDNg.s:3442   .text.ddr_setup:000000000000207e .L0 
     /tmp/cc3zLDNg.s:3446   .text.ddr_setup:000000000000208e .L0 
     /tmp/cc3zLDNg.s:3451   .text.ddr_setup:00000000000020a0 .L0 
     /tmp/cc3zLDNg.s:3459   .text.ddr_setup:00000000000020be .L0 
     /tmp/cc3zLDNg.s:3463   .text.ddr_setup:00000000000020ce .L0 
     /tmp/cc3zLDNg.s:3468   .text.ddr_setup:00000000000020e0 .L0 
     /tmp/cc3zLDNg.s:3476   .text.ddr_setup:00000000000020fe .L0 
     /tmp/cc3zLDNg.s:3480   .text.ddr_setup:000000000000210e .L0 
     /tmp/cc3zLDNg.s:3485   .text.ddr_setup:0000000000002120 .L0 
     /tmp/cc3zLDNg.s:3493   .text.ddr_setup:000000000000213e .L0 
     /tmp/cc3zLDNg.s:3497   .text.ddr_setup:000000000000214e .L0 
     /tmp/cc3zLDNg.s:3502   .text.ddr_setup:0000000000002160 .L0 
     /tmp/cc3zLDNg.s:3510   .text.ddr_setup:000000000000217e .L0 
     /tmp/cc3zLDNg.s:3514   .text.ddr_setup:000000000000218e .L0 
     /tmp/cc3zLDNg.s:3519   .text.ddr_setup:00000000000021a0 .L0 
     /tmp/cc3zLDNg.s:3527   .text.ddr_setup:00000000000021be .L0 
     /tmp/cc3zLDNg.s:3531   .text.ddr_setup:00000000000021ce .L0 
     /tmp/cc3zLDNg.s:3536   .text.ddr_setup:00000000000021e0 .L0 
     /tmp/cc3zLDNg.s:3544   .text.ddr_setup:00000000000021fe .L0 
     /tmp/cc3zLDNg.s:3548   .text.ddr_setup:000000000000220e .L0 
     /tmp/cc3zLDNg.s:3552   .text.ddr_setup:0000000000002218 .L0 
     /tmp/cc3zLDNg.s:3557   .text.ddr_setup:0000000000002224 .L0 
     /tmp/cc3zLDNg.s:3564   .text.ddr_setup:0000000000002234 .L0 
     /tmp/cc3zLDNg.s:3579   .text.ddr_setup:000000000000225e .L0 
     /tmp/cc3zLDNg.s:3582   .text.ddr_setup:0000000000002268 .L0 
     /tmp/cc3zLDNg.s:3587   .text.ddr_setup:0000000000002274 .L0 
     /tmp/cc3zLDNg.s:3594   .text.ddr_setup:0000000000002284 .L0 
     /tmp/cc3zLDNg.s:3601   .text.ddr_setup:0000000000002294 .L0 
     /tmp/cc3zLDNg.s:3606   .text.ddr_setup:00000000000022a0 .L0 
     /tmp/cc3zLDNg.s:3613   .text.ddr_setup:00000000000022b0 .L0 
     /tmp/cc3zLDNg.s:3626   .text.ddr_setup:00000000000022d4 .L0 
     /tmp/cc3zLDNg.s:3631   .text.ddr_setup:00000000000022e0 .L0 
     /tmp/cc3zLDNg.s:3638   .text.ddr_setup:00000000000022f0 .L0 
     /tmp/cc3zLDNg.s:3651   .text.ddr_setup:0000000000002312 .L0 
     /tmp/cc3zLDNg.s:3660   .text.ddr_setup:0000000000002330 .L0 
     /tmp/cc3zLDNg.s:3665   .text.ddr_setup:0000000000002340 .L0 
     /tmp/cc3zLDNg.s:3674   .text.ddr_setup:000000000000235e .L0 
     /tmp/cc3zLDNg.s:3679   .text.ddr_setup:000000000000236e .L0 
     /tmp/cc3zLDNg.s:3682   .text.ddr_setup:0000000000002378 .L0 
     /tmp/cc3zLDNg.s:3687   .text.ddr_setup:0000000000002384 .L0 
     /tmp/cc3zLDNg.s:3694   .text.ddr_setup:0000000000002394 .L0 
     /tmp/cc3zLDNg.s:3701   .text.ddr_setup:00000000000023a8 .L0 
     /tmp/cc3zLDNg.s:3705   .text.ddr_setup:00000000000023ba .L0 
     /tmp/cc3zLDNg.s:3708   .text.ddr_setup:00000000000023c6 .L0 
     /tmp/cc3zLDNg.s:3712   .text.ddr_setup:00000000000023d6 .L0 
     /tmp/cc3zLDNg.s:3715   .text.ddr_setup:00000000000023e0 .L0 
     /tmp/cc3zLDNg.s:3722   .text.ddr_setup:00000000000023f2 .L0 
     /tmp/cc3zLDNg.s:3728   .text.ddr_setup:0000000000002400 .L0 
     /tmp/cc3zLDNg.s:3731   .text.ddr_setup:000000000000240c .L0 
     /tmp/cc3zLDNg.s:3735   .text.ddr_setup:0000000000002418 .L0 
     /tmp/cc3zLDNg.s:3740   .text.ddr_setup:0000000000002424 .L0 
     /tmp/cc3zLDNg.s:3743   .text.ddr_setup:000000000000242e .L0 
     /tmp/cc3zLDNg.s:3747   .text.ddr_setup:000000000000243c .L0 
     /tmp/cc3zLDNg.s:3755   .text.ddr_setup:0000000000002450 .L0 
     /tmp/cc3zLDNg.s:3763   .text.ddr_setup:0000000000002466 .L0 
     /tmp/cc3zLDNg.s:3770   .text.ddr_setup:0000000000002478 .L0 
     /tmp/cc3zLDNg.s:3785   .text.ddr_setup:000000000000249c .L0 
     /tmp/cc3zLDNg.s:3790   .text.ddr_setup:00000000000024a8 .L0 
     /tmp/cc3zLDNg.s:3797   .text.ddr_setup:00000000000024b8 .L0 
     /tmp/cc3zLDNg.s:3804   .text.ddr_setup:00000000000024c6 .L0 
     /tmp/cc3zLDNg.s:3809   .text.ddr_setup:00000000000024d2 .L0 
     /tmp/cc3zLDNg.s:3816   .text.ddr_setup:00000000000024e2 .L0 
     /tmp/cc3zLDNg.s:3823   .text.ddr_setup:00000000000024f0 .L0 
     /tmp/cc3zLDNg.s:3828   .text.ddr_setup:00000000000024fc .L0 
     /tmp/cc3zLDNg.s:3835   .text.ddr_setup:000000000000250c .L0 
     /tmp/cc3zLDNg.s:3842   .text.ddr_setup:000000000000251a .L0 
     /tmp/cc3zLDNg.s:3847   .text.ddr_setup:0000000000002526 .L0 
     /tmp/cc3zLDNg.s:3854   .text.ddr_setup:0000000000002536 .L0 
     /tmp/cc3zLDNg.s:3861   .text.ddr_setup:0000000000002544 .L0 
     /tmp/cc3zLDNg.s:3868   .text.ddr_setup:0000000000002554 .L0 
     /tmp/cc3zLDNg.s:3885   .text.ddr_setup:0000000000002570 .L0 
     /tmp/cc3zLDNg.s:3893   .text.ddr_setup:0000000000002588 .L0 
     /tmp/cc3zLDNg.s:3896   .text.ddr_setup:0000000000002592 .L0 
     /tmp/cc3zLDNg.s:3915   .text.ddr_setup:00000000000025c2 .L0 
     /tmp/cc3zLDNg.s:3920   .text.ddr_setup:00000000000025d2 .L198
     /tmp/cc3zLDNg.s:3955   .text.ddr_setup:00000000000025f4 .L69
     /tmp/cc3zLDNg.s:503    .text.ddr_setup:00000000000002f8 .L70
     /tmp/cc3zLDNg.s:3958   .text.ddr_setup:00000000000025f8 .L71
     /tmp/cc3zLDNg.s:543    .text.ddr_setup:000000000000036c .L72
     /tmp/cc3zLDNg.s:565    .text.ddr_setup:00000000000003a0 .L73
     /tmp/cc3zLDNg.s:553    .text.ddr_setup:0000000000000382 .L74
     /tmp/cc3zLDNg.s:656    .text.ddr_setup:0000000000000482 .L75
     /tmp/cc3zLDNg.s:3924   .text.ddr_setup:00000000000025d6 .L199
     /tmp/cc3zLDNg.s:748    .text.ddr_setup:0000000000000580 .L77
     /tmp/cc3zLDNg.s:869    .text.ddr_setup:00000000000006b0 .L78
     /tmp/cc3zLDNg.s:848    .text.ddr_setup:000000000000067a .L79
     /tmp/cc3zLDNg.s:1093   .text.ddr_setup:00000000000008f0 .L80
     /tmp/cc3zLDNg.s:1111   .text.ddr_setup:000000000000091a .L82
     /tmp/cc3zLDNg.s:1120   .text.ddr_setup:000000000000092c .L83
     /tmp/cc3zLDNg.s:1312   .text.ddr_setup:0000000000000aec .L84
     /tmp/cc3zLDNg.s:1262   .text.ddr_setup:0000000000000a7c .L85
     /tmp/cc3zLDNg.s:1300   .text.ddr_setup:0000000000000ad4 .L86
     /tmp/cc3zLDNg.s:1295   .text.ddr_setup:0000000000000aca .L87
     /tmp/cc3zLDNg.s:1273   .text.ddr_setup:0000000000000a8e .L88
     /tmp/cc3zLDNg.s:1154   .text.ddr_setup:000000000000097c .L89
     /tmp/cc3zLDNg.s:1880   .text.ddr_setup:0000000000001038 .L90
     /tmp/cc3zLDNg.s:1863   .text.ddr_setup:0000000000001018 .L91
     /tmp/cc3zLDNg.s:1491   .text.ddr_setup:0000000000000c9a .L92
     /tmp/cc3zLDNg.s:1773   .text.ddr_setup:0000000000000f3e .L93
     /tmp/cc3zLDNg.s:1729   .text.ddr_setup:0000000000000ede .L94
     /tmp/cc3zLDNg.s:1677   .text.ddr_setup:0000000000000e6a .L95
     /tmp/cc3zLDNg.s:1740   .text.ddr_setup:0000000000000efa .L200
     /tmp/cc3zLDNg.s:1700   .text.ddr_setup:0000000000000e9c .L97
     /tmp/cc3zLDNg.s:1695   .text.ddr_setup:0000000000000e92 .L98
     /tmp/cc3zLDNg.s:1724   .text.ddr_setup:0000000000000ed4 .L100
     /tmp/cc3zLDNg.s:1624   .text.ddr_setup:0000000000000de6 .L101
     /tmp/cc3zLDNg.s:1743   .text.ddr_setup:0000000000000efc .L96
     /tmp/cc3zLDNg.s:1768   .text.ddr_setup:0000000000000f34 .L102
     /tmp/cc3zLDNg.s:1758   .text.ddr_setup:0000000000000f1c .L103
     /tmp/cc3zLDNg.s:1548   .text.ddr_setup:0000000000000d26 .L104
     /tmp/cc3zLDNg.s:1792   .text.ddr_setup:0000000000000f6e .L105
     /tmp/cc3zLDNg.s:1830   .text.ddr_setup:0000000000000fd0 .L106
     /tmp/cc3zLDNg.s:1810   .text.ddr_setup:0000000000000f9e .L107
     /tmp/cc3zLDNg.s:1816   .text.ddr_setup:0000000000000fae .L108
     /tmp/cc3zLDNg.s:1835   .text.ddr_setup:0000000000000fdc .L110
     /tmp/cc3zLDNg.s:1854   .text.ddr_setup:0000000000001006 .L111
     /tmp/cc3zLDNg.s:1869   .text.ddr_setup:0000000000001026 .L112
     /tmp/cc3zLDNg.s:1474   .text.ddr_setup:0000000000000c72 .L113
     /tmp/cc3zLDNg.s:1887   .text.ddr_setup:0000000000001048 .L201
     /tmp/cc3zLDNg.s:1446   .text.ddr_setup:0000000000000c34 .L116
     /tmp/cc3zLDNg.s:1891   .text.ddr_setup:000000000000104a .L115
     /tmp/cc3zLDNg.s:1934   .text.ddr_setup:00000000000010ae .L117
     /tmp/cc3zLDNg.s:1959   .text.ddr_setup:00000000000010e6 .L118
     /tmp/cc3zLDNg.s:1988   .text.ddr_setup:0000000000001132 .L119
     /tmp/cc3zLDNg.s:2000   .text.ddr_setup:0000000000001166 .L120
     /tmp/cc3zLDNg.s:2096   .text.ddr_setup:0000000000001266 .L121
     /tmp/cc3zLDNg.s:2015   .text.ddr_setup:0000000000001198 .L122
     /tmp/cc3zLDNg.s:3928   .text.ddr_setup:00000000000025da .L202
     /tmp/cc3zLDNg.s:2208   .text.ddr_setup:000000000000138e .L124
     /tmp/cc3zLDNg.s:2214   .text.ddr_setup:000000000000139c .L125
     /tmp/cc3zLDNg.s:2303   .text.ddr_setup:0000000000001484 .L126
     /tmp/cc3zLDNg.s:2293   .text.ddr_setup:000000000000146a .L197
     /tmp/cc3zLDNg.s:3932   .text.ddr_setup:00000000000025de .L203
     /tmp/cc3zLDNg.s:2346   .text.ddr_setup:00000000000014f4 .L129
     /tmp/cc3zLDNg.s:3936   .text.ddr_setup:00000000000025e2 .L204
     /tmp/cc3zLDNg.s:3940   .text.ddr_setup:00000000000025e6 .L205
     /tmp/cc3zLDNg.s:2418   .text.ddr_setup:00000000000015be .L132
     /tmp/cc3zLDNg.s:3944   .text.ddr_setup:00000000000025ea .L206
     /tmp/cc3zLDNg.s:2474   .text.ddr_setup:0000000000001656 .L134
     /tmp/cc3zLDNg.s:3948   .text.ddr_setup:00000000000025ee .L207
     /tmp/cc3zLDNg.s:2517   .text.ddr_setup:00000000000016c4 .L136
     /tmp/cc3zLDNg.s:3952   .text.ddr_setup:00000000000025f2 .L208
     /tmp/cc3zLDNg.s:2990   .text.ddr_setup:0000000000001afe .L138
     /tmp/cc3zLDNg.s:2964   .text.ddr_setup:0000000000001ac6 .L139
     /tmp/cc3zLDNg.s:2752   .text.ddr_setup:00000000000018da .L140
     /tmp/cc3zLDNg.s:2725   .text.ddr_setup:0000000000001898 .L141
     /tmp/cc3zLDNg.s:2740   .text.ddr_setup:00000000000018bc .L142
     /tmp/cc3zLDNg.s:2710   .text.ddr_setup:0000000000001876 .L143
     /tmp/cc3zLDNg.s:2769   .text.ddr_setup:00000000000018fe .L144
     /tmp/cc3zLDNg.s:2802   .text.ddr_setup:0000000000001950 .L145
     /tmp/cc3zLDNg.s:2819   .text.ddr_setup:0000000000001978 .L146
     /tmp/cc3zLDNg.s:2858   .text.ddr_setup:00000000000019d0 .L147
     /tmp/cc3zLDNg.s:2888   .text.ddr_setup:0000000000001a16 .L148
     /tmp/cc3zLDNg.s:2918   .text.ddr_setup:0000000000001a5c .L149
     /tmp/cc3zLDNg.s:2948   .text.ddr_setup:0000000000001aa2 .L150
     /tmp/cc3zLDNg.s:2958   .text.ddr_setup:0000000000001abc .L151
     /tmp/cc3zLDNg.s:2560   .text.ddr_setup:0000000000001726 .L152
     /tmp/cc3zLDNg.s:2981   .text.ddr_setup:0000000000001aec .L153
     /tmp/cc3zLDNg.s:3101   .text.ddr_setup:0000000000001c22 .L156
     /tmp/cc3zLDNg.s:3078   .text.ddr_setup:0000000000001bde .L157
     /tmp/cc3zLDNg.s:3066   .text.ddr_setup:0000000000001bbe .L158
     /tmp/cc3zLDNg.s:3059   .text.ddr_setup:0000000000001baa .L159
     /tmp/cc3zLDNg.s:3050   .text.ddr_setup:0000000000001b92 .L160
     /tmp/cc3zLDNg.s:3088   .text.ddr_setup:0000000000001bfc .L161
     /tmp/cc3zLDNg.s:3113   .text.ddr_setup:0000000000001c3e .L162
     /tmp/cc3zLDNg.s:3130   .text.ddr_setup:0000000000001c6e .L164
     /tmp/cc3zLDNg.s:3180   .text.ddr_setup:0000000000001d08 .L165
     /tmp/cc3zLDNg.s:3215   .text.ddr_setup:0000000000001d60 .L167
     /tmp/cc3zLDNg.s:3240   .text.ddr_setup:0000000000001d96 .L169
     /tmp/cc3zLDNg.s:3244   .text.ddr_setup:0000000000001d9c .L170
     /tmp/cc3zLDNg.s:3562   .text.ddr_setup:0000000000002234 .L171
     /tmp/cc3zLDNg.s:3592   .text.ddr_setup:0000000000002284 .L173
     /tmp/cc3zLDNg.s:3611   .text.ddr_setup:00000000000022b0 .L175
     /tmp/cc3zLDNg.s:3636   .text.ddr_setup:00000000000022f0 .L177
     /tmp/cc3zLDNg.s:3692   .text.ddr_setup:0000000000002394 .L179
     /tmp/cc3zLDNg.s:3726   .text.ddr_setup:0000000000002400 .L181
     /tmp/cc3zLDNg.s:3738   .text.ddr_setup:0000000000002424 .L183
     /tmp/cc3zLDNg.s:3795   .text.ddr_setup:00000000000024b8 .L184
     /tmp/cc3zLDNg.s:3814   .text.ddr_setup:00000000000024e2 .L186
     /tmp/cc3zLDNg.s:3833   .text.ddr_setup:000000000000250c .L188
     /tmp/cc3zLDNg.s:3852   .text.ddr_setup:0000000000002536 .L190
     /tmp/cc3zLDNg.s:3905   .text.ddr_setup:00000000000025ac .L192
     /tmp/cc3zLDNg.s:3909   .text.ddr_setup:00000000000025b6 .L193
     /tmp/cc3zLDNg.s:254    .text.ddr_setup:000000000000004a .L68
     /tmp/cc3zLDNg.s:405    .text.ddr_setup:00000000000001d8 .L67
     /tmp/cc3zLDNg.s:488    .text.ddr_setup:00000000000002ce .L66
     /tmp/cc3zLDNg.s:513    .text.ddr_setup:0000000000000314 .L65
     /tmp/cc3zLDNg.s:572    .text.ddr_setup:00000000000003b0 .L64
     /tmp/cc3zLDNg.s:597    .text.ddr_setup:00000000000003f0 .L63
     /tmp/cc3zLDNg.s:608    .text.ddr_setup:000000000000040e .L62
     /tmp/cc3zLDNg.s:620    .text.ddr_setup:0000000000000426 .L61
     /tmp/cc3zLDNg.s:629    .text.ddr_setup:000000000000043e .L60
     /tmp/cc3zLDNg.s:676    .text.ddr_setup:00000000000004be .L59
     /tmp/cc3zLDNg.s:644    .text.ddr_setup:0000000000000466 .L58
     /tmp/cc3zLDNg.s:717    .text.ddr_setup:0000000000000534 .L57
     /tmp/cc3zLDNg.s:726    .text.ddr_setup:000000000000054c .L56
     /tmp/cc3zLDNg.s:770    .text.ddr_setup:00000000000005b4 .L55
     /tmp/cc3zLDNg.s:1063   .text.ddr_setup:000000000000089e .L54
     /tmp/cc3zLDNg.s:1127   .text.ddr_setup:000000000000093c .L53
     /tmp/cc3zLDNg.s:1325   .text.ddr_setup:0000000000000b0c .L52
     /tmp/cc3zLDNg.s:2175   .text.ddr_setup:000000000000133a .L51
     /tmp/cc3zLDNg.s:2263   .text.ddr_setup:0000000000001414 .L50
     /tmp/cc3zLDNg.s:2323   .text.ddr_setup:00000000000014c0 .L49
     /tmp/cc3zLDNg.s:2366   .text.ddr_setup:0000000000001530 .L194
     /tmp/cc3zLDNg.s:2395   .text.ddr_setup:0000000000001588 .L195
     /tmp/cc3zLDNg.s:2438   .text.ddr_setup:00000000000015fa .L46
     /tmp/cc3zLDNg.s:2494   .text.ddr_setup:0000000000001690 .L196
     /tmp/cc3zLDNg.s:2537   .text.ddr_setup:00000000000016fe .L44
     /tmp/cc3zLDNg.s:2997   .text.ddr_setup:0000000000001b10 .L43
     /tmp/cc3zLDNg.s:3011   .text.ddr_setup:0000000000001b32 .L42
     /tmp/cc3zLDNg.s:3140   .text.ddr_setup:0000000000001c8a .L41
     /tmp/cc3zLDNg.s:3196   .text.ddr_setup:0000000000001d32 .L40
     /tmp/cc3zLDNg.s:3203   .text.ddr_setup:0000000000001d42 .L39
     /tmp/cc3zLDNg.s:3222   .text.ddr_setup:0000000000001d72 .L38
     /tmp/cc3zLDNg.s:3569   .text.ddr_setup:0000000000002242 .L37
     /tmp/cc3zLDNg.s:3599   .text.ddr_setup:0000000000002294 .L36
     /tmp/cc3zLDNg.s:3618   .text.ddr_setup:00000000000022c0 .L35
     /tmp/cc3zLDNg.s:3643   .text.ddr_setup:00000000000022fe .L34
     /tmp/cc3zLDNg.s:3783   .text.ddr_setup:000000000000249c .L33
     /tmp/cc3zLDNg.s:3802   .text.ddr_setup:00000000000024c6 .L32
     /tmp/cc3zLDNg.s:3821   .text.ddr_setup:00000000000024f0 .L31
     /tmp/cc3zLDNg.s:3840   .text.ddr_setup:000000000000251a .L30
     /tmp/cc3zLDNg.s:3859   .text.ddr_setup:0000000000002544 .L29
     /tmp/cc3zLDNg.s:3866   .text.ddr_setup:0000000000002554 .L28
     /tmp/cc3zLDNg.s:3873   .text.ddr_setup:0000000000002564 .L27
     /tmp/cc3zLDNg.s:314    .text.ddr_setup:0000000000000108 .L26
     /tmp/cc3zLDNg.s:321    .text.ddr_setup:0000000000000118 .L25
     /tmp/cc3zLDNg.s:328    .text.ddr_setup:0000000000000128 .L24
     /tmp/cc3zLDNg.s:335    .text.ddr_setup:0000000000000138 .L23
     /tmp/cc3zLDNg.s:342    .text.ddr_setup:0000000000000148 .L22
     /tmp/cc3zLDNg.s:349    .text.ddr_setup:0000000000000158 .L21
     /tmp/cc3zLDNg.s:356    .text.ddr_setup:0000000000000168 .L20
     /tmp/cc3zLDNg.s:363    .text.ddr_setup:0000000000000178 .L19
     /tmp/cc3zLDNg.s:370    .text.ddr_setup:0000000000000188 .L18
     /tmp/cc3zLDNg.s:377    .text.ddr_setup:0000000000000198 .L17
     /tmp/cc3zLDNg.s:384    .text.ddr_setup:00000000000001a8 .L16
     /tmp/cc3zLDNg.s:391    .text.ddr_setup:00000000000001b8 .L15
     /tmp/cc3zLDNg.s:398    .text.ddr_setup:00000000000001c8 .L14
     /tmp/cc3zLDNg.s:4022   .text.set_ddr_mode_reg_and_vs_bits:0000000000000014 .L0 
     /tmp/cc3zLDNg.s:4032   .text.set_ddr_mode_reg_and_vs_bits:0000000000000032 .L0 
     /tmp/cc3zLDNg.s:4084   .rodata.set_ddr_rpc_regs:0000000000000000 .L215
     /tmp/cc3zLDNg.s:4074   .text.set_ddr_rpc_regs:0000000000000024 .L0 
     /tmp/cc3zLDNg.s:4078   .text.set_ddr_rpc_regs:0000000000000034 .L0 
     /tmp/cc3zLDNg.s:4093   .text.set_ddr_rpc_regs:0000000000000040 .L0 
     /tmp/cc3zLDNg.s:4101   .text.set_ddr_rpc_regs:0000000000000050 .L0 
     /tmp/cc3zLDNg.s:4107   .text.set_ddr_rpc_regs:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:4115   .text.set_ddr_rpc_regs:0000000000000070 .L0 
     /tmp/cc3zLDNg.s:4121   .text.set_ddr_rpc_regs:0000000000000080 .L0 
     /tmp/cc3zLDNg.s:4127   .text.set_ddr_rpc_regs:0000000000000090 .L0 
     /tmp/cc3zLDNg.s:4133   .text.set_ddr_rpc_regs:00000000000000a0 .L0 
     /tmp/cc3zLDNg.s:4141   .text.set_ddr_rpc_regs:00000000000000b0 .L0 
     /tmp/cc3zLDNg.s:4147   .text.set_ddr_rpc_regs:00000000000000c0 .L0 
     /tmp/cc3zLDNg.s:4153   .text.set_ddr_rpc_regs:00000000000000d0 .L0 
     /tmp/cc3zLDNg.s:4159   .text.set_ddr_rpc_regs:00000000000000e0 .L0 
     /tmp/cc3zLDNg.s:4167   .text.set_ddr_rpc_regs:00000000000000f0 .L0 
     /tmp/cc3zLDNg.s:4173   .text.set_ddr_rpc_regs:0000000000000100 .L0 
     /tmp/cc3zLDNg.s:4179   .text.set_ddr_rpc_regs:0000000000000110 .L0 
     /tmp/cc3zLDNg.s:4185   .text.set_ddr_rpc_regs:000000000000011e .L0 
     /tmp/cc3zLDNg.s:4194   .text.set_ddr_rpc_regs:0000000000000130 .L0 
     /tmp/cc3zLDNg.s:4200   .text.set_ddr_rpc_regs:0000000000000140 .L0 
     /tmp/cc3zLDNg.s:4206   .text.set_ddr_rpc_regs:0000000000000150 .L0 
     /tmp/cc3zLDNg.s:4211   .text.set_ddr_rpc_regs:000000000000015e .L0 
     /tmp/cc3zLDNg.s:4217   .text.set_ddr_rpc_regs:000000000000016e .L0 
     /tmp/cc3zLDNg.s:4223   .text.set_ddr_rpc_regs:000000000000017e .L0 
     /tmp/cc3zLDNg.s:4229   .text.set_ddr_rpc_regs:000000000000018e .L0 
     /tmp/cc3zLDNg.s:4235   .text.set_ddr_rpc_regs:000000000000019e .L0 
     /tmp/cc3zLDNg.s:4241   .text.set_ddr_rpc_regs:00000000000001ae .L0 
     /tmp/cc3zLDNg.s:4246   .text.set_ddr_rpc_regs:00000000000001bc .L0 
     /tmp/cc3zLDNg.s:4249   .text.set_ddr_rpc_regs:00000000000001c6 .L0 
     /tmp/cc3zLDNg.s:4091   .text.set_ddr_rpc_regs:0000000000000040 .L213
     /tmp/cc3zLDNg.s:4192   .text.set_ddr_rpc_regs:0000000000000130 .L219
     /tmp/cc3zLDNg.s:4099   .text.set_ddr_rpc_regs:0000000000000050 .L221
     /tmp/cc3zLDNg.s:4113   .text.set_ddr_rpc_regs:0000000000000070 .L217
     /tmp/cc3zLDNg.s:4139   .text.set_ddr_rpc_regs:00000000000000b0 .L216
     /tmp/cc3zLDNg.s:4165   .text.set_ddr_rpc_regs:00000000000000f0 .L220
     /tmp/cc3zLDNg.s:4285   .text.ddr_off_mode:0000000000000008 .L0 
     /tmp/cc3zLDNg.s:4290   .text.ddr_off_mode:0000000000000016 .L0 
     /tmp/cc3zLDNg.s:4295   .text.ddr_off_mode:0000000000000024 .L0 
     /tmp/cc3zLDNg.s:4301   .text.ddr_off_mode:0000000000000034 .L0 
     /tmp/cc3zLDNg.s:4307   .text.ddr_off_mode:0000000000000044 .L0 
     /tmp/cc3zLDNg.s:4313   .text.ddr_off_mode:0000000000000054 .L0 
     /tmp/cc3zLDNg.s:4319   .text.ddr_off_mode:0000000000000064 .L0 
     /tmp/cc3zLDNg.s:4325   .text.ddr_off_mode:0000000000000074 .L0 
     /tmp/cc3zLDNg.s:4331   .text.ddr_off_mode:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:4337   .text.ddr_off_mode:0000000000000094 .L0 
     /tmp/cc3zLDNg.s:4378   .text.load_dq:000000000000001a .L0 
     /tmp/cc3zLDNg.s:4387   .text.load_dq:000000000000002e .L0 
     /tmp/cc3zLDNg.s:4395   .text.load_dq:0000000000000044 .L0 
     /tmp/cc3zLDNg.s:4407   .text.load_dq:000000000000005e .L0 
     /tmp/cc3zLDNg.s:4415   .text.load_dq:0000000000000072 .L0 
     /tmp/cc3zLDNg.s:4433   .text.load_dq:00000000000000a4 .L0 
     /tmp/cc3zLDNg.s:4446   .text.load_dq:00000000000000c4 .L0 
     /tmp/cc3zLDNg.s:4452   .text.load_dq:00000000000000da .L0 
     /tmp/cc3zLDNg.s:4462   .text.load_dq:00000000000000f6 .L0 
     /tmp/cc3zLDNg.s:4474   .text.load_dq:0000000000000116 .L0 
     /tmp/cc3zLDNg.s:4483   .text.load_dq:000000000000012a .L0 
     /tmp/cc3zLDNg.s:4491   .text.load_dq:0000000000000140 .L0 
     /tmp/cc3zLDNg.s:4503   .text.load_dq:000000000000015a .L0 
     /tmp/cc3zLDNg.s:4385   .text.load_dq:000000000000002e .L225
     /tmp/cc3zLDNg.s:4405   .text.load_dq:000000000000005e .L226
     /tmp/cc3zLDNg.s:4444   .text.load_dq:00000000000000c4 .L227
     /tmp/cc3zLDNg.s:4460   .text.load_dq:00000000000000f6 .L228
     /tmp/cc3zLDNg.s:4481   .text.load_dq:000000000000012a .L229
     /tmp/cc3zLDNg.s:4501   .text.load_dq:000000000000015a .L230
     /tmp/cc3zLDNg.s:4541   .text.set_write_calib:0000000000000014 .L0 
     /tmp/cc3zLDNg.s:4552   .text.set_write_calib:000000000000002c .L0 
     /tmp/cc3zLDNg.s:4558   .text.set_write_calib:000000000000003e .L0 
     /tmp/cc3zLDNg.s:4571   .text.set_write_calib:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:4589   .text.set_write_calib:0000000000000092 .L0 
     /tmp/cc3zLDNg.s:4597   .text.set_write_calib:00000000000000a6 .L0 
     /tmp/cc3zLDNg.s:4600   .text.set_write_calib:00000000000000b0 .L0 
     /tmp/cc3zLDNg.s:4581   .text.set_write_calib:000000000000007e .L232
     /tmp/cc3zLDNg.s:4547   .text.set_write_calib:0000000000000026 .L233
     /tmp/cc3zLDNg.s:4642   .text.write_calibration_using_mtc:000000000000001c .L0 
     /tmp/cc3zLDNg.s:4645   .text.write_calibration_using_mtc:0000000000000028 .L0 
     /tmp/cc3zLDNg.s:4658   .text.write_calibration_using_mtc:0000000000000042 .L0 
     /tmp/cc3zLDNg.s:4838   .text.write_calibration_using_mtc:0000000000000242 .L0 
     /tmp/cc3zLDNg.s:4860   .text.write_calibration_using_mtc:0000000000000270 .L0 
     /tmp/cc3zLDNg.s:4865   .text.write_calibration_using_mtc:000000000000027e .L0 
     /tmp/cc3zLDNg.s:4877   .text.write_calibration_using_mtc:000000000000029e .L0 
     /tmp/cc3zLDNg.s:4886   .text.write_calibration_using_mtc:00000000000002ae .L0 
     /tmp/cc3zLDNg.s:4955   .text.write_calibration_using_mtc:000000000000032e .L235
     /tmp/cc3zLDNg.s:4929   .text.write_calibration_using_mtc:0000000000000300 .L236
     /tmp/cc3zLDNg.s:4831   .text.write_calibration_using_mtc:000000000000023c .L237
     /tmp/cc3zLDNg.s:4922   .text.write_calibration_using_mtc:00000000000002f6 .L238
     /tmp/cc3zLDNg.s:4879   .text.write_calibration_using_mtc:00000000000002a8 .L239
     /tmp/cc3zLDNg.s:4909   .text.write_calibration_using_mtc:00000000000002de .L240
     /tmp/cc3zLDNg.s:4904   .text.write_calibration_using_mtc:00000000000002d4 .L241
     /tmp/cc3zLDNg.s:4917   .text.write_calibration_using_mtc:00000000000002f0 .L242
     /tmp/cc3zLDNg.s:4884   .text.write_calibration_using_mtc:00000000000002ae .L243
     /tmp/cc3zLDNg.s:4937   .text.write_calibration_using_mtc:0000000000000316 .L252
     /tmp/cc3zLDNg.s:4669   .text.write_calibration_using_mtc:000000000000005e .L246
     /tmp/cc3zLDNg.s:4942   .text.write_calibration_using_mtc:0000000000000318 .L245
     /tmp/cc3zLDNg.s:4963   .text.write_calibration_using_mtc:0000000000000342 .L253
     /tmp/cc3zLDNg.s:4656   .text.write_calibration_using_mtc:0000000000000042 .L249
     /tmp/cc3zLDNg.s:4966   .text.write_calibration_using_mtc:0000000000000344 .L248
     /tmp/cc3zLDNg.s:4975   .text.write_calibration_using_mtc:0000000000000358 .L250
     /tmp/cc3zLDNg.s:5031   .text.MTC_test:000000000000003e .L0 
     /tmp/cc3zLDNg.s:5038   .text.MTC_test:0000000000000050 .L0 
     /tmp/cc3zLDNg.s:5045   .text.MTC_test:0000000000000062 .L0 
     /tmp/cc3zLDNg.s:5058   .text.MTC_test:0000000000000086 .L0 
     /tmp/cc3zLDNg.s:5068   .text.MTC_test:000000000000009c .L0 
     /tmp/cc3zLDNg.s:5081   .text.MTC_test:00000000000000bc .L0 
     /tmp/cc3zLDNg.s:5094   .text.MTC_test:00000000000000de .L0 
     /tmp/cc3zLDNg.s:5105   .text.MTC_test:00000000000000f4 .L0 
     /tmp/cc3zLDNg.s:5112   .text.MTC_test:0000000000000106 .L0 
     /tmp/cc3zLDNg.s:5120   .text.MTC_test:0000000000000118 .L0 
     /tmp/cc3zLDNg.s:5129   .text.MTC_test:000000000000012e .L0 
     /tmp/cc3zLDNg.s:5137   .text.MTC_test:0000000000000142 .L0 
     /tmp/cc3zLDNg.s:5145   .text.MTC_test:0000000000000156 .L0 
     /tmp/cc3zLDNg.s:5153   .text.MTC_test:000000000000016a .L0 
     /tmp/cc3zLDNg.s:5161   .text.MTC_test:000000000000017e .L0 
     /tmp/cc3zLDNg.s:5176   .text.MTC_test:000000000000019e .L0 
     /tmp/cc3zLDNg.s:5182   .text.MTC_test:00000000000001b4 .L0 
     /tmp/cc3zLDNg.s:5191   .text.MTC_test:00000000000001d0 .L0 
     /tmp/cc3zLDNg.s:5197   .text.MTC_test:00000000000001e6 .L0 
     /tmp/cc3zLDNg.s:5207   .text.MTC_test:0000000000000202 .L0 
     /tmp/cc3zLDNg.s:5213   .text.MTC_test:0000000000000218 .L0 
     /tmp/cc3zLDNg.s:5223   .text.MTC_test:0000000000000236 .L0 
     /tmp/cc3zLDNg.s:5229   .text.MTC_test:000000000000024c .L0 
     /tmp/cc3zLDNg.s:5239   .text.MTC_test:000000000000026a .L0 
     /tmp/cc3zLDNg.s:5241   .text.MTC_test:0000000000000274 .L0 
     /tmp/cc3zLDNg.s:5259   .text.MTC_test:000000000000029e .L0 
     /tmp/cc3zLDNg.s:5265   .text.MTC_test:00000000000002b4 .L0 
     /tmp/cc3zLDNg.s:5275   .text.MTC_test:00000000000002d2 .L0 
     /tmp/cc3zLDNg.s:5281   .text.MTC_test:00000000000002e8 .L0 
     /tmp/cc3zLDNg.s:5291   .text.MTC_test:0000000000000306 .L0 
     /tmp/cc3zLDNg.s:5297   .text.MTC_test:000000000000031c .L0 
     /tmp/cc3zLDNg.s:5307   .text.MTC_test:000000000000033a .L0 
     /tmp/cc3zLDNg.s:5313   .text.MTC_test:0000000000000350 .L0 
     /tmp/cc3zLDNg.s:5323   .text.MTC_test:000000000000036e .L0 
     /tmp/cc3zLDNg.s:5325   .text.MTC_test:0000000000000378 .L0 
     /tmp/cc3zLDNg.s:5343   .text.MTC_test:00000000000003a4 .L0 
     /tmp/cc3zLDNg.s:5349   .text.MTC_test:00000000000003ba .L0 
     /tmp/cc3zLDNg.s:5359   .text.MTC_test:00000000000003d8 .L0 
     /tmp/cc3zLDNg.s:5365   .text.MTC_test:00000000000003ee .L0 
     /tmp/cc3zLDNg.s:5375   .text.MTC_test:000000000000040c .L0 
     /tmp/cc3zLDNg.s:5381   .text.MTC_test:0000000000000422 .L0 
     /tmp/cc3zLDNg.s:5391   .text.MTC_test:0000000000000440 .L0 
     /tmp/cc3zLDNg.s:5397   .text.MTC_test:0000000000000456 .L0 
     /tmp/cc3zLDNg.s:5407   .text.MTC_test:0000000000000474 .L0 
     /tmp/cc3zLDNg.s:5413   .text.MTC_test:000000000000048a .L0 
     /tmp/cc3zLDNg.s:5430   .text.MTC_test:00000000000004b2 .L0 
     /tmp/cc3zLDNg.s:5436   .text.MTC_test:00000000000004c8 .L0 
     /tmp/cc3zLDNg.s:5446   .text.MTC_test:00000000000004e6 .L0 
     /tmp/cc3zLDNg.s:5452   .text.MTC_test:00000000000004fc .L0 
     /tmp/cc3zLDNg.s:5462   .text.MTC_test:000000000000051a .L0 
     /tmp/cc3zLDNg.s:5468   .text.MTC_test:0000000000000530 .L0 
     /tmp/cc3zLDNg.s:5477   .text.MTC_test:000000000000054a .L0 
     /tmp/cc3zLDNg.s:5483   .text.MTC_test:0000000000000560 .L0 
     /tmp/cc3zLDNg.s:5492   .text.MTC_test:000000000000057c .L0 
     /tmp/cc3zLDNg.s:5498   .text.MTC_test:0000000000000592 .L0 
     /tmp/cc3zLDNg.s:5516   .text.MTC_test:00000000000005ba .L0 
     /tmp/cc3zLDNg.s:5518   .text.MTC_test:00000000000005c4 .L0 
     /tmp/cc3zLDNg.s:5528   .text.MTC_test:00000000000005e2 .L0 
     /tmp/cc3zLDNg.s:5534   .text.MTC_test:00000000000005f8 .L0 
     /tmp/cc3zLDNg.s:5543   .text.MTC_test:0000000000000612 .L0 
     /tmp/cc3zLDNg.s:5549   .text.MTC_test:0000000000000628 .L0 
     /tmp/cc3zLDNg.s:5558   .text.MTC_test:0000000000000644 .L0 
     /tmp/cc3zLDNg.s:5564   .text.MTC_test:000000000000065a .L0 
     /tmp/cc3zLDNg.s:5574   .text.MTC_test:0000000000000678 .L0 
     /tmp/cc3zLDNg.s:5580   .text.MTC_test:000000000000068e .L0 
     /tmp/cc3zLDNg.s:5591   .text.MTC_test:00000000000006aa .L0 
     /tmp/cc3zLDNg.s:5598   .text.MTC_test:00000000000006bc .L0 
     /tmp/cc3zLDNg.s:5605   .text.MTC_test:00000000000006ce .L0 
     /tmp/cc3zLDNg.s:5631   .text.MTC_test:0000000000000702 .L0 
     /tmp/cc3zLDNg.s:5645   .text.MTC_test:000000000000071c .L0 
     /tmp/cc3zLDNg.s:5029   .text.MTC_test:000000000000003e .L255
     /tmp/cc3zLDNg.s:5656   .text.MTC_test:000000000000073a .L256
     /tmp/cc3zLDNg.s:5066   .text.MTC_test:000000000000009c .L257
     /tmp/cc3zLDNg.s:5074   .text.MTC_test:00000000000000ae .L258
     /tmp/cc3zLDNg.s:5103   .text.MTC_test:00000000000000f4 .L259
     /tmp/cc3zLDNg.s:5118   .text.MTC_test:0000000000000118 .L260
     /tmp/cc3zLDNg.s:5250   .text.MTC_test:0000000000000292 .L261
     /tmp/cc3zLDNg.s:5334   .text.MTC_test:0000000000000396 .L262
     /tmp/cc3zLDNg.s:5421   .text.MTC_test:00000000000004a4 .L263
     /tmp/cc3zLDNg.s:5507   .text.MTC_test:00000000000005ae .L264
     /tmp/cc3zLDNg.s:5589   .text.MTC_test:00000000000006aa .L265
     /tmp/cc3zLDNg.s:5629   .text.MTC_test:0000000000000702 .L266
     /tmp/cc3zLDNg.s:5616   .text.MTC_test:00000000000006e8 .L267
     /tmp/cc3zLDNg.s:5682   .text.init_ddrc:0000000000000006 .L0 
     /tmp/cc3zLDNg.s:5689   .text.init_ddrc:0000000000000018 .L0 
     /tmp/cc3zLDNg.s:5697   .text.init_ddrc:000000000000002c .L0 
     /tmp/cc3zLDNg.s:5704   .text.init_ddrc:000000000000003e .L0 
     /tmp/cc3zLDNg.s:5712   .text.init_ddrc:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:5720   .text.init_ddrc:0000000000000066 .L0 
     /tmp/cc3zLDNg.s:5729   .text.init_ddrc:000000000000007e .L0 
     /tmp/cc3zLDNg.s:5736   .text.init_ddrc:0000000000000090 .L0 
     /tmp/cc3zLDNg.s:5745   .text.init_ddrc:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:5754   .text.init_ddrc:00000000000000c4 .L0 
     /tmp/cc3zLDNg.s:5763   .text.init_ddrc:00000000000000de .L0 
     /tmp/cc3zLDNg.s:5770   .text.init_ddrc:00000000000000f0 .L0 
     /tmp/cc3zLDNg.s:5779   .text.init_ddrc:000000000000010a .L0 
     /tmp/cc3zLDNg.s:5788   .text.init_ddrc:0000000000000124 .L0 
     /tmp/cc3zLDNg.s:5795   .text.init_ddrc:0000000000000136 .L0 
     /tmp/cc3zLDNg.s:5803   .text.init_ddrc:000000000000014c .L0 
     /tmp/cc3zLDNg.s:5811   .text.init_ddrc:0000000000000162 .L0 
     /tmp/cc3zLDNg.s:5818   .text.init_ddrc:0000000000000174 .L0 
     /tmp/cc3zLDNg.s:5825   .text.init_ddrc:0000000000000186 .L0 
     /tmp/cc3zLDNg.s:5833   .text.init_ddrc:000000000000019a .L0 
     /tmp/cc3zLDNg.s:5840   .text.init_ddrc:00000000000001ac .L0 
     /tmp/cc3zLDNg.s:5847   .text.init_ddrc:00000000000001be .L0 
     /tmp/cc3zLDNg.s:5854   .text.init_ddrc:00000000000001d0 .L0 
     /tmp/cc3zLDNg.s:5862   .text.init_ddrc:00000000000001e4 .L0 
     /tmp/cc3zLDNg.s:5870   .text.init_ddrc:00000000000001f8 .L0 
     /tmp/cc3zLDNg.s:5878   .text.init_ddrc:000000000000020c .L0 
     /tmp/cc3zLDNg.s:5886   .text.init_ddrc:0000000000000220 .L0 
     /tmp/cc3zLDNg.s:5893   .text.init_ddrc:0000000000000232 .L0 
     /tmp/cc3zLDNg.s:5900   .text.init_ddrc:0000000000000244 .L0 
     /tmp/cc3zLDNg.s:5907   .text.init_ddrc:0000000000000256 .L0 
     /tmp/cc3zLDNg.s:5914   .text.init_ddrc:0000000000000268 .L0 
     /tmp/cc3zLDNg.s:5921   .text.init_ddrc:000000000000027a .L0 
     /tmp/cc3zLDNg.s:5928   .text.init_ddrc:000000000000028c .L0 
     /tmp/cc3zLDNg.s:5935   .text.init_ddrc:000000000000029e .L0 
     /tmp/cc3zLDNg.s:5942   .text.init_ddrc:00000000000002b0 .L0 
     /tmp/cc3zLDNg.s:5950   .text.init_ddrc:00000000000002c4 .L0 
     /tmp/cc3zLDNg.s:5957   .text.init_ddrc:00000000000002d6 .L0 
     /tmp/cc3zLDNg.s:5964   .text.init_ddrc:00000000000002e8 .L0 
     /tmp/cc3zLDNg.s:5971   .text.init_ddrc:00000000000002fa .L0 
     /tmp/cc3zLDNg.s:5978   .text.init_ddrc:000000000000030c .L0 
     /tmp/cc3zLDNg.s:5985   .text.init_ddrc:000000000000031e .L0 
     /tmp/cc3zLDNg.s:5992   .text.init_ddrc:0000000000000330 .L0 
     /tmp/cc3zLDNg.s:5999   .text.init_ddrc:0000000000000342 .L0 
     /tmp/cc3zLDNg.s:6006   .text.init_ddrc:0000000000000354 .L0 
     /tmp/cc3zLDNg.s:6013   .text.init_ddrc:0000000000000366 .L0 
     /tmp/cc3zLDNg.s:6020   .text.init_ddrc:0000000000000378 .L0 
     /tmp/cc3zLDNg.s:6028   .text.init_ddrc:000000000000038c .L0 
     /tmp/cc3zLDNg.s:6035   .text.init_ddrc:000000000000039e .L0 
     /tmp/cc3zLDNg.s:6042   .text.init_ddrc:00000000000003b0 .L0 
     /tmp/cc3zLDNg.s:6049   .text.init_ddrc:00000000000003c2 .L0 
     /tmp/cc3zLDNg.s:6056   .text.init_ddrc:00000000000003d4 .L0 
     /tmp/cc3zLDNg.s:6063   .text.init_ddrc:00000000000003e6 .L0 
     /tmp/cc3zLDNg.s:6070   .text.init_ddrc:00000000000003f8 .L0 
     /tmp/cc3zLDNg.s:6078   .text.init_ddrc:000000000000040c .L0 
     /tmp/cc3zLDNg.s:6086   .text.init_ddrc:0000000000000420 .L0 
     /tmp/cc3zLDNg.s:6094   .text.init_ddrc:0000000000000434 .L0 
     /tmp/cc3zLDNg.s:6102   .text.init_ddrc:0000000000000448 .L0 
     /tmp/cc3zLDNg.s:6110   .text.init_ddrc:000000000000045c .L0 
     /tmp/cc3zLDNg.s:6118   .text.init_ddrc:0000000000000470 .L0 
     /tmp/cc3zLDNg.s:6126   .text.init_ddrc:0000000000000484 .L0 
     /tmp/cc3zLDNg.s:6134   .text.init_ddrc:0000000000000498 .L0 
     /tmp/cc3zLDNg.s:6142   .text.init_ddrc:00000000000004ac .L0 
     /tmp/cc3zLDNg.s:6150   .text.init_ddrc:00000000000004c0 .L0 
     /tmp/cc3zLDNg.s:6158   .text.init_ddrc:00000000000004d4 .L0 
     /tmp/cc3zLDNg.s:6166   .text.init_ddrc:00000000000004e8 .L0 
     /tmp/cc3zLDNg.s:6174   .text.init_ddrc:00000000000004fe .L0 
     /tmp/cc3zLDNg.s:6182   .text.init_ddrc:0000000000000514 .L0 
     /tmp/cc3zLDNg.s:6190   .text.init_ddrc:000000000000052a .L0 
     /tmp/cc3zLDNg.s:6197   .text.init_ddrc:000000000000053c .L0 
     /tmp/cc3zLDNg.s:6206   .text.init_ddrc:0000000000000556 .L0 
     /tmp/cc3zLDNg.s:6215   .text.init_ddrc:000000000000056e .L0 
     /tmp/cc3zLDNg.s:6224   .text.init_ddrc:0000000000000588 .L0 
     /tmp/cc3zLDNg.s:6233   .text.init_ddrc:00000000000005a0 .L0 
     /tmp/cc3zLDNg.s:6242   .text.init_ddrc:00000000000005ba .L0 
     /tmp/cc3zLDNg.s:6251   .text.init_ddrc:00000000000005d2 .L0 
     /tmp/cc3zLDNg.s:6260   .text.init_ddrc:00000000000005ec .L0 
     /tmp/cc3zLDNg.s:6269   .text.init_ddrc:0000000000000604 .L0 
     /tmp/cc3zLDNg.s:6278   .text.init_ddrc:000000000000061e .L0 
     /tmp/cc3zLDNg.s:6287   .text.init_ddrc:0000000000000636 .L0 
     /tmp/cc3zLDNg.s:6296   .text.init_ddrc:0000000000000650 .L0 
     /tmp/cc3zLDNg.s:6305   .text.init_ddrc:0000000000000668 .L0 
     /tmp/cc3zLDNg.s:6314   .text.init_ddrc:0000000000000682 .L0 
     /tmp/cc3zLDNg.s:6323   .text.init_ddrc:000000000000069a .L0 
     /tmp/cc3zLDNg.s:6332   .text.init_ddrc:00000000000006b4 .L0 
     /tmp/cc3zLDNg.s:6341   .text.init_ddrc:00000000000006cc .L0 
     /tmp/cc3zLDNg.s:6350   .text.init_ddrc:00000000000006e6 .L0 
     /tmp/cc3zLDNg.s:6359   .text.init_ddrc:00000000000006fe .L0 
     /tmp/cc3zLDNg.s:6368   .text.init_ddrc:0000000000000718 .L0 
     /tmp/cc3zLDNg.s:6377   .text.init_ddrc:0000000000000730 .L0 
     /tmp/cc3zLDNg.s:6386   .text.init_ddrc:000000000000074a .L0 
     /tmp/cc3zLDNg.s:6395   .text.init_ddrc:0000000000000762 .L0 
     /tmp/cc3zLDNg.s:6404   .text.init_ddrc:000000000000077c .L0 
     /tmp/cc3zLDNg.s:6413   .text.init_ddrc:0000000000000794 .L0 
     /tmp/cc3zLDNg.s:6422   .text.init_ddrc:00000000000007ae .L0 
     /tmp/cc3zLDNg.s:6431   .text.init_ddrc:00000000000007c6 .L0 
     /tmp/cc3zLDNg.s:6440   .text.init_ddrc:00000000000007e0 .L0 
     /tmp/cc3zLDNg.s:6449   .text.init_ddrc:00000000000007f8 .L0 
     /tmp/cc3zLDNg.s:6458   .text.init_ddrc:0000000000000812 .L0 
     /tmp/cc3zLDNg.s:6467   .text.init_ddrc:000000000000082a .L0 
     /tmp/cc3zLDNg.s:6476   .text.init_ddrc:0000000000000844 .L0 
     /tmp/cc3zLDNg.s:6485   .text.init_ddrc:000000000000085c .L0 
     /tmp/cc3zLDNg.s:6492   .text.init_ddrc:000000000000086e .L0 
     /tmp/cc3zLDNg.s:6500   .text.init_ddrc:0000000000000884 .L0 
     /tmp/cc3zLDNg.s:6508   .text.init_ddrc:000000000000089a .L0 
     /tmp/cc3zLDNg.s:6516   .text.init_ddrc:00000000000008b0 .L0 
     /tmp/cc3zLDNg.s:6524   .text.init_ddrc:00000000000008c4 .L0 
     /tmp/cc3zLDNg.s:6532   .text.init_ddrc:00000000000008d8 .L0 
     /tmp/cc3zLDNg.s:6539   .text.init_ddrc:00000000000008ea .L0 
     /tmp/cc3zLDNg.s:6547   .text.init_ddrc:00000000000008fc .L0 
     /tmp/cc3zLDNg.s:6554   .text.init_ddrc:000000000000090e .L0 
     /tmp/cc3zLDNg.s:6561   .text.init_ddrc:0000000000000920 .L0 
     /tmp/cc3zLDNg.s:6568   .text.init_ddrc:0000000000000932 .L0 
     /tmp/cc3zLDNg.s:6575   .text.init_ddrc:0000000000000944 .L0 
     /tmp/cc3zLDNg.s:6582   .text.init_ddrc:0000000000000956 .L0 
     /tmp/cc3zLDNg.s:6589   .text.init_ddrc:0000000000000968 .L0 
     /tmp/cc3zLDNg.s:6596   .text.init_ddrc:000000000000097a .L0 
     /tmp/cc3zLDNg.s:6603   .text.init_ddrc:000000000000098c .L0 
     /tmp/cc3zLDNg.s:6610   .text.init_ddrc:000000000000099e .L0 
     /tmp/cc3zLDNg.s:6617   .text.init_ddrc:00000000000009b0 .L0 
     /tmp/cc3zLDNg.s:6624   .text.init_ddrc:00000000000009c2 .L0 
     /tmp/cc3zLDNg.s:6631   .text.init_ddrc:00000000000009d4 .L0 
     /tmp/cc3zLDNg.s:6639   .text.init_ddrc:00000000000009e6 .L0 
     /tmp/cc3zLDNg.s:6647   .text.init_ddrc:00000000000009fa .L0 
     /tmp/cc3zLDNg.s:6655   .text.init_ddrc:0000000000000a0c .L0 
     /tmp/cc3zLDNg.s:6663   .text.init_ddrc:0000000000000a1e .L0 
     /tmp/cc3zLDNg.s:6671   .text.init_ddrc:0000000000000a30 .L0 
     /tmp/cc3zLDNg.s:6679   .text.init_ddrc:0000000000000a44 .L0 
     /tmp/cc3zLDNg.s:6687   .text.init_ddrc:0000000000000a58 .L0 
     /tmp/cc3zLDNg.s:6695   .text.init_ddrc:0000000000000a6c .L0 
     /tmp/cc3zLDNg.s:6703   .text.init_ddrc:0000000000000a7e .L0 
     /tmp/cc3zLDNg.s:6711   .text.init_ddrc:0000000000000a90 .L0 
     /tmp/cc3zLDNg.s:6719   .text.init_ddrc:0000000000000aa2 .L0 
     /tmp/cc3zLDNg.s:6726   .text.init_ddrc:0000000000000ab4 .L0 
     /tmp/cc3zLDNg.s:6734   .text.init_ddrc:0000000000000ac6 .L0 
     /tmp/cc3zLDNg.s:6742   .text.init_ddrc:0000000000000ad8 .L0 
     /tmp/cc3zLDNg.s:6750   .text.init_ddrc:0000000000000aec .L0 
     /tmp/cc3zLDNg.s:6758   .text.init_ddrc:0000000000000b00 .L0 
     /tmp/cc3zLDNg.s:6766   .text.init_ddrc:0000000000000b14 .L0 
     /tmp/cc3zLDNg.s:6774   .text.init_ddrc:0000000000000b28 .L0 
     /tmp/cc3zLDNg.s:6782   .text.init_ddrc:0000000000000b3c .L0 
     /tmp/cc3zLDNg.s:6790   .text.init_ddrc:0000000000000b50 .L0 
     /tmp/cc3zLDNg.s:6797   .text.init_ddrc:0000000000000b62 .L0 
     /tmp/cc3zLDNg.s:6805   .text.init_ddrc:0000000000000b76 .L0 
     /tmp/cc3zLDNg.s:6813   .text.init_ddrc:0000000000000b8a .L0 
     /tmp/cc3zLDNg.s:6821   .text.init_ddrc:0000000000000b9e .L0 
     /tmp/cc3zLDNg.s:6829   .text.init_ddrc:0000000000000bb2 .L0 
     /tmp/cc3zLDNg.s:6836   .text.init_ddrc:0000000000000bc4 .L0 
     /tmp/cc3zLDNg.s:6844   .text.init_ddrc:0000000000000bd8 .L0 
     /tmp/cc3zLDNg.s:6851   .text.init_ddrc:0000000000000bea .L0 
     /tmp/cc3zLDNg.s:6859   .text.init_ddrc:0000000000000bfe .L0 
     /tmp/cc3zLDNg.s:6866   .text.init_ddrc:0000000000000c10 .L0 
     /tmp/cc3zLDNg.s:6875   .text.init_ddrc:0000000000000c28 .L0 
     /tmp/cc3zLDNg.s:6884   .text.init_ddrc:0000000000000c42 .L0 
     /tmp/cc3zLDNg.s:6892   .text.init_ddrc:0000000000000c56 .L0 
     /tmp/cc3zLDNg.s:6900   .text.init_ddrc:0000000000000c6a .L0 
     /tmp/cc3zLDNg.s:6908   .text.init_ddrc:0000000000000c7e .L0 
     /tmp/cc3zLDNg.s:6915   .text.init_ddrc:0000000000000c90 .L0 
     /tmp/cc3zLDNg.s:6922   .text.init_ddrc:0000000000000ca2 .L0 
     /tmp/cc3zLDNg.s:6929   .text.init_ddrc:0000000000000cb4 .L0 
     /tmp/cc3zLDNg.s:6936   .text.init_ddrc:0000000000000cc6 .L0 
     /tmp/cc3zLDNg.s:6943   .text.init_ddrc:0000000000000cd8 .L0 
     /tmp/cc3zLDNg.s:6950   .text.init_ddrc:0000000000000cea .L0 
     /tmp/cc3zLDNg.s:6957   .text.init_ddrc:0000000000000cfc .L0 
     /tmp/cc3zLDNg.s:6964   .text.init_ddrc:0000000000000d0e .L0 
     /tmp/cc3zLDNg.s:6971   .text.init_ddrc:0000000000000d20 .L0 
     /tmp/cc3zLDNg.s:6978   .text.init_ddrc:0000000000000d32 .L0 
     /tmp/cc3zLDNg.s:6985   .text.init_ddrc:0000000000000d44 .L0 
     /tmp/cc3zLDNg.s:6992   .text.init_ddrc:0000000000000d56 .L0 
     /tmp/cc3zLDNg.s:6999   .text.init_ddrc:0000000000000d68 .L0 
     /tmp/cc3zLDNg.s:7006   .text.init_ddrc:0000000000000d7a .L0 
     /tmp/cc3zLDNg.s:7013   .text.init_ddrc:0000000000000d8c .L0 
     /tmp/cc3zLDNg.s:7020   .text.init_ddrc:0000000000000d9e .L0 
     /tmp/cc3zLDNg.s:7027   .text.init_ddrc:0000000000000db0 .L0 
     /tmp/cc3zLDNg.s:7034   .text.init_ddrc:0000000000000dc2 .L0 
     /tmp/cc3zLDNg.s:7041   .text.init_ddrc:0000000000000dd4 .L0 
     /tmp/cc3zLDNg.s:7048   .text.init_ddrc:0000000000000de6 .L0 
     /tmp/cc3zLDNg.s:7055   .text.init_ddrc:0000000000000df8 .L0 
     /tmp/cc3zLDNg.s:7062   .text.init_ddrc:0000000000000e0a .L0 
     /tmp/cc3zLDNg.s:7070   .text.init_ddrc:0000000000000e1e .L0 
     /tmp/cc3zLDNg.s:7077   .text.init_ddrc:0000000000000e30 .L0 
     /tmp/cc3zLDNg.s:7085   .text.init_ddrc:0000000000000e44 .L0 
     /tmp/cc3zLDNg.s:7093   .text.init_ddrc:0000000000000e58 .L0 
     /tmp/cc3zLDNg.s:7101   .text.init_ddrc:0000000000000e6e .L0 
     /tmp/cc3zLDNg.s:7109   .text.init_ddrc:0000000000000e82 .L0 
     /tmp/cc3zLDNg.s:7116   .text.init_ddrc:0000000000000e94 .L0 
     /tmp/cc3zLDNg.s:7124   .text.init_ddrc:0000000000000ea8 .L0 
     /tmp/cc3zLDNg.s:7131   .text.init_ddrc:0000000000000eba .L0 
     /tmp/cc3zLDNg.s:7138   .text.init_ddrc:0000000000000ecc .L0 
     /tmp/cc3zLDNg.s:7145   .text.init_ddrc:0000000000000ede .L0 
     /tmp/cc3zLDNg.s:7152   .text.init_ddrc:0000000000000ef0 .L0 
     /tmp/cc3zLDNg.s:7159   .text.init_ddrc:0000000000000f02 .L0 
     /tmp/cc3zLDNg.s:7166   .text.init_ddrc:0000000000000f14 .L0 
     /tmp/cc3zLDNg.s:7173   .text.init_ddrc:0000000000000f26 .L0 
     /tmp/cc3zLDNg.s:7181   .text.init_ddrc:0000000000000f3a .L0 
     /tmp/cc3zLDNg.s:7190   .text.init_ddrc:0000000000000f54 .L0 
     /tmp/cc3zLDNg.s:7197   .text.init_ddrc:0000000000000f66 .L0 
     /tmp/cc3zLDNg.s:7205   .text.init_ddrc:0000000000000f7c .L0 
     /tmp/cc3zLDNg.s:7212   .text.init_ddrc:0000000000000f8e .L0 
     /tmp/cc3zLDNg.s:7220   .text.init_ddrc:0000000000000fa2 .L0 
     /tmp/cc3zLDNg.s:7227   .text.init_ddrc:0000000000000fb4 .L0 
     /tmp/cc3zLDNg.s:7234   .text.init_ddrc:0000000000000fc6 .L0 
     /tmp/cc3zLDNg.s:7241   .text.init_ddrc:0000000000000fd8 .L0 
     /tmp/cc3zLDNg.s:7248   .text.init_ddrc:0000000000000fea .L0 
     /tmp/cc3zLDNg.s:7255   .text.init_ddrc:0000000000000ffc .L0 
     /tmp/cc3zLDNg.s:7262   .text.init_ddrc:000000000000100e .L0 
     /tmp/cc3zLDNg.s:7269   .text.init_ddrc:0000000000001020 .L0 
     /tmp/cc3zLDNg.s:7276   .text.init_ddrc:0000000000001032 .L0 
     /tmp/cc3zLDNg.s:7283   .text.init_ddrc:0000000000001044 .L0 
     /tmp/cc3zLDNg.s:7290   .text.init_ddrc:0000000000001056 .L0 
     /tmp/cc3zLDNg.s:7297   .text.init_ddrc:0000000000001068 .L0 
     /tmp/cc3zLDNg.s:7305   .text.init_ddrc:000000000000107e .L0 
     /tmp/cc3zLDNg.s:7312   .text.init_ddrc:0000000000001090 .L0 
     /tmp/cc3zLDNg.s:7319   .text.init_ddrc:00000000000010a2 .L0 
     /tmp/cc3zLDNg.s:7326   .text.init_ddrc:00000000000010b4 .L0 
     /tmp/cc3zLDNg.s:7334   .text.init_ddrc:00000000000010ca .L0 
     /tmp/cc3zLDNg.s:7342   .text.init_ddrc:00000000000010de .L0 
     /tmp/cc3zLDNg.s:7350   .text.init_ddrc:00000000000010f2 .L0 
     /tmp/cc3zLDNg.s:7357   .text.init_ddrc:0000000000001104 .L0 
     /tmp/cc3zLDNg.s:7365   .text.init_ddrc:0000000000001118 .L0 
     /tmp/cc3zLDNg.s:7373   .text.init_ddrc:000000000000112c .L0 
     /tmp/cc3zLDNg.s:7380   .text.init_ddrc:000000000000113e .L0 
     /tmp/cc3zLDNg.s:7388   .text.init_ddrc:0000000000001152 .L0 
     /tmp/cc3zLDNg.s:7395   .text.init_ddrc:0000000000001164 .L0 
     /tmp/cc3zLDNg.s:7402   .text.init_ddrc:0000000000001176 .L0 
     /tmp/cc3zLDNg.s:7409   .text.init_ddrc:0000000000001188 .L0 
     /tmp/cc3zLDNg.s:7416   .text.init_ddrc:000000000000119a .L0 
     /tmp/cc3zLDNg.s:7423   .text.init_ddrc:00000000000011ac .L0 
     /tmp/cc3zLDNg.s:7430   .text.init_ddrc:00000000000011be .L0 
     /tmp/cc3zLDNg.s:7437   .text.init_ddrc:00000000000011d0 .L0 
     /tmp/cc3zLDNg.s:7445   .text.init_ddrc:00000000000011e4 .L0 
     /tmp/cc3zLDNg.s:7452   .text.init_ddrc:00000000000011f6 .L0 
     /tmp/cc3zLDNg.s:7459   .text.init_ddrc:0000000000001208 .L0 
     /tmp/cc3zLDNg.s:7466   .text.init_ddrc:000000000000121a .L0 
     /tmp/cc3zLDNg.s:7473   .text.init_ddrc:000000000000122c .L0 
     /tmp/cc3zLDNg.s:7480   .text.init_ddrc:000000000000123e .L0 
     /tmp/cc3zLDNg.s:7488   .text.init_ddrc:0000000000001252 .L0 
     /tmp/cc3zLDNg.s:7496   .text.init_ddrc:0000000000001266 .L0 
     /tmp/cc3zLDNg.s:7504   .text.init_ddrc:000000000000127a .L0 
     /tmp/cc3zLDNg.s:7511   .text.init_ddrc:000000000000128c .L0 
     /tmp/cc3zLDNg.s:7518   .text.init_ddrc:000000000000129e .L0 
     /tmp/cc3zLDNg.s:7525   .text.init_ddrc:00000000000012b0 .L0 
     /tmp/cc3zLDNg.s:7532   .text.init_ddrc:00000000000012c2 .L0 
     /tmp/cc3zLDNg.s:7539   .text.init_ddrc:00000000000012d4 .L0 
     /tmp/cc3zLDNg.s:7546   .text.init_ddrc:00000000000012e6 .L0 
     /tmp/cc3zLDNg.s:7553   .text.init_ddrc:00000000000012f8 .L0 
     /tmp/cc3zLDNg.s:7560   .text.init_ddrc:000000000000130a .L0 
     /tmp/cc3zLDNg.s:7567   .text.init_ddrc:000000000000131c .L0 
     /tmp/cc3zLDNg.s:7574   .text.init_ddrc:000000000000132e .L0 
     /tmp/cc3zLDNg.s:7581   .text.init_ddrc:0000000000001340 .L0 
     /tmp/cc3zLDNg.s:7588   .text.init_ddrc:0000000000001352 .L0 
     /tmp/cc3zLDNg.s:7595   .text.init_ddrc:0000000000001364 .L0 
     /tmp/cc3zLDNg.s:7602   .text.init_ddrc:0000000000001376 .L0 
     /tmp/cc3zLDNg.s:7609   .text.init_ddrc:0000000000001388 .L0 
     /tmp/cc3zLDNg.s:7616   .text.init_ddrc:000000000000139a .L0 
     /tmp/cc3zLDNg.s:7623   .text.init_ddrc:00000000000013ac .L0 
     /tmp/cc3zLDNg.s:7630   .text.init_ddrc:00000000000013be .L0 
     /tmp/cc3zLDNg.s:7637   .text.init_ddrc:00000000000013d0 .L0 
     /tmp/cc3zLDNg.s:7644   .text.init_ddrc:00000000000013e2 .L0 
     /tmp/cc3zLDNg.s:7651   .text.init_ddrc:00000000000013f4 .L0 
     /tmp/cc3zLDNg.s:7658   .text.init_ddrc:0000000000001406 .L0 
     /tmp/cc3zLDNg.s:7666   .text.init_ddrc:000000000000141c .L0 
     /tmp/cc3zLDNg.s:7674   .text.init_ddrc:0000000000001430 .L0 
     /tmp/cc3zLDNg.s:7681   .text.init_ddrc:0000000000001442 .L0 
     /tmp/cc3zLDNg.s:7688   .text.init_ddrc:0000000000001454 .L0 
     /tmp/cc3zLDNg.s:7695   .text.init_ddrc:0000000000001466 .L0 
     /tmp/cc3zLDNg.s:7702   .text.init_ddrc:0000000000001478 .L0 
     /tmp/cc3zLDNg.s:7709   .text.init_ddrc:000000000000148a .L0 
     /tmp/cc3zLDNg.s:7716   .text.init_ddrc:000000000000149c .L0 
     /tmp/cc3zLDNg.s:7723   .text.init_ddrc:00000000000014ae .L0 
     /tmp/cc3zLDNg.s:7731   .text.init_ddrc:00000000000014c2 .L0 
     /tmp/cc3zLDNg.s:7739   .text.init_ddrc:00000000000014d6 .L0 
     /tmp/cc3zLDNg.s:7746   .text.init_ddrc:00000000000014e8 .L0 
     /tmp/cc3zLDNg.s:7753   .text.init_ddrc:00000000000014fa .L0 
     /tmp/cc3zLDNg.s:7760   .text.init_ddrc:000000000000150c .L0 
     /tmp/cc3zLDNg.s:7767   .text.init_ddrc:000000000000151e .L0 
     /tmp/cc3zLDNg.s:7774   .text.init_ddrc:0000000000001530 .L0 
     /tmp/cc3zLDNg.s:7781   .text.init_ddrc:0000000000001542 .L0 
     /tmp/cc3zLDNg.s:7789   .text.init_ddrc:0000000000001556 .L0 
     /tmp/cc3zLDNg.s:7796   .text.init_ddrc:0000000000001568 .L0 
     /tmp/cc3zLDNg.s:7803   .text.init_ddrc:000000000000157a .L0 
     /tmp/cc3zLDNg.s:7810   .text.init_ddrc:000000000000158c .L0 
     /tmp/cc3zLDNg.s:7817   .text.init_ddrc:000000000000159e .L0 
     /tmp/cc3zLDNg.s:7824   .text.init_ddrc:00000000000015b0 .L0 
     /tmp/cc3zLDNg.s:7831   .text.init_ddrc:00000000000015c2 .L0 
     /tmp/cc3zLDNg.s:7838   .text.init_ddrc:00000000000015d4 .L0 
     /tmp/cc3zLDNg.s:7845   .text.init_ddrc:00000000000015e6 .L0 
     /tmp/cc3zLDNg.s:7852   .text.init_ddrc:00000000000015f8 .L0 
     /tmp/cc3zLDNg.s:7860   .text.init_ddrc:000000000000160a .L0 
     /tmp/cc3zLDNg.s:7868   .text.init_ddrc:000000000000161c .L0 
     /tmp/cc3zLDNg.s:7875   .text.init_ddrc:000000000000162e .L0 
     /tmp/cc3zLDNg.s:7883   .text.init_ddrc:0000000000001640 .L0 
     /tmp/cc3zLDNg.s:7891   .text.init_ddrc:0000000000001654 .L0 
     /tmp/cc3zLDNg.s:7898   .text.init_ddrc:0000000000001666 .L0 
     /tmp/cc3zLDNg.s:7905   .text.init_ddrc:0000000000001678 .L0 
     /tmp/cc3zLDNg.s:7912   .text.init_ddrc:000000000000168a .L0 
     /tmp/cc3zLDNg.s:7919   .text.init_ddrc:000000000000169c .L0 
     /tmp/cc3zLDNg.s:7927   .text.init_ddrc:00000000000016b0 .L0 
     /tmp/cc3zLDNg.s:7934   .text.init_ddrc:00000000000016c2 .L0 
     /tmp/cc3zLDNg.s:7941   .text.init_ddrc:00000000000016d4 .L0 
     /tmp/cc3zLDNg.s:7948   .text.init_ddrc:00000000000016e6 .L0 
     /tmp/cc3zLDNg.s:7955   .text.init_ddrc:00000000000016f8 .L0 
     /tmp/cc3zLDNg.s:7962   .text.init_ddrc:000000000000170a .L0 
     /tmp/cc3zLDNg.s:7969   .text.init_ddrc:000000000000171c .L0 
     /tmp/cc3zLDNg.s:7976   .text.init_ddrc:000000000000172e .L0 
     /tmp/cc3zLDNg.s:7983   .text.init_ddrc:0000000000001740 .L0 
     /tmp/cc3zLDNg.s:7990   .text.init_ddrc:0000000000001752 .L0 
     /tmp/cc3zLDNg.s:7997   .text.init_ddrc:0000000000001764 .L0 
     /tmp/cc3zLDNg.s:8004   .text.init_ddrc:0000000000001776 .L0 
     /tmp/cc3zLDNg.s:8011   .text.init_ddrc:0000000000001788 .L0 
     /tmp/cc3zLDNg.s:8018   .text.init_ddrc:000000000000179a .L0 
     /tmp/cc3zLDNg.s:8025   .text.init_ddrc:00000000000017ac .L0 
     /tmp/cc3zLDNg.s:8032   .text.init_ddrc:00000000000017be .L0 
     /tmp/cc3zLDNg.s:8039   .text.init_ddrc:00000000000017d0 .L0 
     /tmp/cc3zLDNg.s:8046   .text.init_ddrc:00000000000017e2 .L0 
     /tmp/cc3zLDNg.s:8053   .text.init_ddrc:00000000000017f4 .L0 
     /tmp/cc3zLDNg.s:8060   .text.init_ddrc:0000000000001806 .L0 
     /tmp/cc3zLDNg.s:8067   .text.init_ddrc:0000000000001818 .L0 
     /tmp/cc3zLDNg.s:8074   .text.init_ddrc:000000000000182a .L0 
     /tmp/cc3zLDNg.s:8081   .text.init_ddrc:000000000000183c .L0 
     /tmp/cc3zLDNg.s:8088   .text.init_ddrc:000000000000184e .L0 
     /tmp/cc3zLDNg.s:8095   .text.init_ddrc:0000000000001860 .L0 
     /tmp/cc3zLDNg.s:8102   .text.init_ddrc:0000000000001872 .L0 
     /tmp/cc3zLDNg.s:8109   .text.init_ddrc:0000000000001884 .L0 
     /tmp/cc3zLDNg.s:8116   .text.init_ddrc:0000000000001896 .L0 
     /tmp/cc3zLDNg.s:8123   .text.init_ddrc:00000000000018a8 .L0 
     /tmp/cc3zLDNg.s:8130   .text.init_ddrc:00000000000018ba .L0 
     /tmp/cc3zLDNg.s:8138   .text.init_ddrc:00000000000018cc .L0 
     /tmp/cc3zLDNg.s:8146   .text.init_ddrc:00000000000018de .L0 
     /tmp/cc3zLDNg.s:8154   .text.init_ddrc:00000000000018f0 .L0 
     /tmp/cc3zLDNg.s:8162   .text.init_ddrc:0000000000001902 .L0 
     /tmp/cc3zLDNg.s:8169   .text.init_ddrc:0000000000001914 .L0 
     /tmp/cc3zLDNg.s:8176   .text.init_ddrc:0000000000001926 .L0 
     /tmp/cc3zLDNg.s:8183   .text.init_ddrc:0000000000001938 .L0 
     /tmp/cc3zLDNg.s:8190   .text.init_ddrc:000000000000194a .L0 
     /tmp/cc3zLDNg.s:8197   .text.init_ddrc:000000000000195c .L0 
     /tmp/cc3zLDNg.s:8204   .text.init_ddrc:000000000000196e .L0 
     /tmp/cc3zLDNg.s:8211   .text.init_ddrc:0000000000001980 .L0 
     /tmp/cc3zLDNg.s:8218   .text.init_ddrc:0000000000001992 .L0 
     /tmp/cc3zLDNg.s:8226   .text.init_ddrc:00000000000019a4 .L0 
     /tmp/cc3zLDNg.s:8233   .text.init_ddrc:00000000000019b6 .L0 
     /tmp/cc3zLDNg.s:8240   .text.init_ddrc:00000000000019c8 .L0 
     /tmp/cc3zLDNg.s:8247   .text.init_ddrc:00000000000019da .L0 
     /tmp/cc3zLDNg.s:8254   .text.init_ddrc:00000000000019ec .L0 
     /tmp/cc3zLDNg.s:8263   .text.init_ddrc:0000000000001a06 .L0 
     /tmp/cc3zLDNg.s:8270   .text.init_ddrc:0000000000001a18 .L0 
     /tmp/cc3zLDNg.s:8279   .text.init_ddrc:0000000000001a32 .L0 
     /tmp/cc3zLDNg.s:8286   .text.init_ddrc:0000000000001a44 .L0 
     /tmp/cc3zLDNg.s:8293   .text.init_ddrc:0000000000001a56 .L0 
     /tmp/cc3zLDNg.s:8300   .text.init_ddrc:0000000000001a68 .L0 
     /tmp/cc3zLDNg.s:8307   .text.init_ddrc:0000000000001a7a .L0 
     /tmp/cc3zLDNg.s:8314   .text.init_ddrc:0000000000001a8c .L0 
     /tmp/cc3zLDNg.s:8321   .text.init_ddrc:0000000000001a9e .L0 
     /tmp/cc3zLDNg.s:8328   .text.init_ddrc:0000000000001ab0 .L0 
     /tmp/cc3zLDNg.s:8335   .text.init_ddrc:0000000000001ac2 .L0 
     /tmp/cc3zLDNg.s:8344   .text.init_ddrc:0000000000001ad8 .L0 
     /tmp/cc3zLDNg.s:8352   .text.init_ddrc:0000000000001aec .L0 
     /tmp/cc3zLDNg.s:8360   .text.init_ddrc:0000000000001b00 .L0 
     /tmp/cc3zLDNg.s:8368   .text.init_ddrc:0000000000001b14 .L0 
     /tmp/cc3zLDNg.s:8375   .text.init_ddrc:0000000000001b28 .L0 
     /tmp/cc3zLDNg.s:8382   .text.init_ddrc:0000000000001b3c .L0 
     /tmp/cc3zLDNg.s:8389   .text.init_ddrc:0000000000001b50 .L0 
     /tmp/cc3zLDNg.s:8397   .text.init_ddrc:0000000000001b66 .L0 
     /tmp/cc3zLDNg.s:8405   .text.init_ddrc:0000000000001b7c .L0 
     /tmp/cc3zLDNg.s:8412   .text.init_ddrc:0000000000001b90 .L0 
     /tmp/cc3zLDNg.s:8419   .text.init_ddrc:0000000000001ba4 .L0 
     /tmp/cc3zLDNg.s:8426   .text.init_ddrc:0000000000001bb8 .L0 
     /tmp/cc3zLDNg.s:8434   .text.init_ddrc:0000000000001bcc .L0 
     /tmp/cc3zLDNg.s:8441   .text.init_ddrc:0000000000001be0 .L0 
     /tmp/cc3zLDNg.s:8449   .text.init_ddrc:0000000000001bf4 .L0 
     /tmp/cc3zLDNg.s:8456   .text.init_ddrc:0000000000001c08 .L0 
     /tmp/cc3zLDNg.s:8535   .text.setup_ddr_segments:0000000000000072 .L270
     /tmp/cc3zLDNg.s:8574   .text.setup_ddr_segments:00000000000000ca .L271
     /tmp/cc3zLDNg.s:8626   .rodata.use_software_bclk_sclk_training:0000000000000000 .L275
     /tmp/cc3zLDNg.s:8616   .text.use_software_bclk_sclk_training:0000000000000026 .L0 
     /tmp/cc3zLDNg.s:8620   .text.use_software_bclk_sclk_training:0000000000000036 .L0 
     /tmp/cc3zLDNg.s:8663   .text.use_software_bclk_sclk_training:000000000000006a .L282
     /tmp/cc3zLDNg.s:8666   .text.use_software_bclk_sclk_training:000000000000006c .L280
     /tmp/cc3zLDNg.s:8639   .text.use_software_bclk_sclk_training:000000000000004a .L279
     /tmp/cc3zLDNg.s:8633   .text.use_software_bclk_sclk_training:0000000000000042 .L278
     /tmp/cc3zLDNg.s:8645   .text.use_software_bclk_sclk_training:0000000000000052 .L277
     /tmp/cc3zLDNg.s:8651   .text.use_software_bclk_sclk_training:000000000000005a .L276
     /tmp/cc3zLDNg.s:8657   .text.use_software_bclk_sclk_training:0000000000000062 .L274
     /tmp/cc3zLDNg.s:8714   .rodata.bclk_sclk_offset:0000000000000000 .L286
     /tmp/cc3zLDNg.s:8704   .text.bclk_sclk_offset:0000000000000026 .L0 
     /tmp/cc3zLDNg.s:8708   .text.bclk_sclk_offset:0000000000000036 .L0 
     /tmp/cc3zLDNg.s:8721   .text.bclk_sclk_offset:0000000000000042 .L284
     /tmp/cc3zLDNg.s:8757   .text.bclk_sclk_offset:0000000000000072 .L291
     /tmp/cc3zLDNg.s:8733   .text.bclk_sclk_offset:0000000000000052 .L290
     /tmp/cc3zLDNg.s:8727   .text.bclk_sclk_offset:000000000000004a .L289
     /tmp/cc3zLDNg.s:8739   .text.bclk_sclk_offset:000000000000005a .L288
     /tmp/cc3zLDNg.s:8745   .text.bclk_sclk_offset:0000000000000062 .L287
     /tmp/cc3zLDNg.s:8751   .text.bclk_sclk_offset:000000000000006a .L285
     /tmp/cc3zLDNg.s:8792   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000001a .L0 
     /tmp/cc3zLDNg.s:8799   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000002e .L0 
     /tmp/cc3zLDNg.s:8806   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000040 .L0 
     /tmp/cc3zLDNg.s:8813   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:8818   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:8823   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000006e .L0 
     /tmp/cc3zLDNg.s:8828   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000007c .L0 
     /tmp/cc3zLDNg.s:8833   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000008a .L0 
     /tmp/cc3zLDNg.s:8839   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000009c .L0 
     /tmp/cc3zLDNg.s:8844   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000aa .L0 
     /tmp/cc3zLDNg.s:8849   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000b8 .L0 
     /tmp/cc3zLDNg.s:8855   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000ca .L0 
     /tmp/cc3zLDNg.s:8860   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000d8 .L0 
     /tmp/cc3zLDNg.s:8865   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000e6 .L0 
     /tmp/cc3zLDNg.s:8870   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000000f4 .L0 
     /tmp/cc3zLDNg.s:8875   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000102 .L0 
     /tmp/cc3zLDNg.s:8880   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000110 .L0 
     /tmp/cc3zLDNg.s:8887   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000122 .L0 
     /tmp/cc3zLDNg.s:8894   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000134 .L0 
     /tmp/cc3zLDNg.s:8901   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000148 .L0 
     /tmp/cc3zLDNg.s:8907   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000015a .L0 
     /tmp/cc3zLDNg.s:8913   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000016c .L0 
     /tmp/cc3zLDNg.s:8919   .text.config_ddr_io_pull_up_downs_rpc_bits:000000000000017e .L0 
     /tmp/cc3zLDNg.s:8925   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000190 .L0 
     /tmp/cc3zLDNg.s:8930   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000001a2 .L295
     /tmp/cc3zLDNg.s:9043   .text.ddr_manual_addcmd_refclk_offset:000000000000004c .L0 
     /tmp/cc3zLDNg.s:9067   .text.ddr_manual_addcmd_refclk_offset:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:9028   .text.ddr_manual_addcmd_refclk_offset:0000000000000036 .L303
     /tmp/cc3zLDNg.s:9032   .text.ddr_manual_addcmd_refclk_offset:000000000000003a .L304
     /tmp/cc3zLDNg.s:9035   .text.ddr_manual_addcmd_refclk_offset:000000000000003c .L300
     /tmp/cc3zLDNg.s:9055   .text.ddr_manual_addcmd_refclk_offset:000000000000006e .L301
     /tmp/cc3zLDNg.s:9117   .text.mode_register_masked_write:000000000000000e .L0 
     /tmp/cc3zLDNg.s:9125   .text.mode_register_masked_write:0000000000000020 .L0 
     /tmp/cc3zLDNg.s:9134   .text.mode_register_masked_write:0000000000000038 .L0 
     /tmp/cc3zLDNg.s:9142   .text.mode_register_masked_write:000000000000004e .L0 
     /tmp/cc3zLDNg.s:9149   .text.mode_register_masked_write:0000000000000060 .L0 
     /tmp/cc3zLDNg.s:9157   .text.mode_register_masked_write:0000000000000074 .L0 
     /tmp/cc3zLDNg.s:9168   .text.mode_register_masked_write:0000000000000094 .L0 
     /tmp/cc3zLDNg.s:9180   .text.mode_register_masked_write:00000000000000ac .L306
     /tmp/cc3zLDNg.s:9183   .text.mode_register_masked_write:00000000000000ae .L307
     /tmp/cc3zLDNg.s:9236   .text.mode_register_masked_write_x5:0000000000000040 .L309
     /tmp/cc3zLDNg.s:9220   .text.mode_register_masked_write_x5:0000000000000018 .L310
     /tmp/cc3zLDNg.s:9280   .text.lpddr4_manual_training:000000000000001e .L0 
     /tmp/cc3zLDNg.s:9288   .text.lpddr4_manual_training:0000000000000030 .L0 
     /tmp/cc3zLDNg.s:9300   .text.lpddr4_manual_training:0000000000000050 .L0 
     /tmp/cc3zLDNg.s:9308   .text.lpddr4_manual_training:0000000000000062 .L0 
     /tmp/cc3zLDNg.s:9320   .text.lpddr4_manual_training:0000000000000084 .L0 
     /tmp/cc3zLDNg.s:9331   .text.lpddr4_manual_training:00000000000000a6 .L0 
     /tmp/cc3zLDNg.s:9342   .text.lpddr4_manual_training:00000000000000c6 .L0 
     /tmp/cc3zLDNg.s:9350   .text.lpddr4_manual_training:00000000000000d8 .L0 
     /tmp/cc3zLDNg.s:9365   .text.lpddr4_manual_training:0000000000000106 .L0 
     /tmp/cc3zLDNg.s:9376   .text.lpddr4_manual_training:0000000000000122 .L0 
     /tmp/cc3zLDNg.s:9386   .text.lpddr4_manual_training:000000000000013c .L0 
     /tmp/cc3zLDNg.s:9397   .text.lpddr4_manual_training:0000000000000158 .L0 
     /tmp/cc3zLDNg.s:9407   .text.lpddr4_manual_training:0000000000000172 .L0 
     /tmp/cc3zLDNg.s:9427   .text.lpddr4_manual_training:00000000000001a6 .L0 
     /tmp/cc3zLDNg.s:9441   .text.lpddr4_manual_training:00000000000001ca .L0 
     /tmp/cc3zLDNg.s:9453   .text.lpddr4_manual_training:00000000000001e2 .L0 
     /tmp/cc3zLDNg.s:9459   .text.lpddr4_manual_training:00000000000001f4 .L0 
     /tmp/cc3zLDNg.s:9475   .text.lpddr4_manual_training:000000000000021c .L0 
     /tmp/cc3zLDNg.s:9481   .text.lpddr4_manual_training:000000000000022e .L0 
     /tmp/cc3zLDNg.s:9489   .text.lpddr4_manual_training:0000000000000242 .L0 
     /tmp/cc3zLDNg.s:9495   .text.lpddr4_manual_training:0000000000000254 .L0 
     /tmp/cc3zLDNg.s:9502   .text.lpddr4_manual_training:0000000000000268 .L0 
     /tmp/cc3zLDNg.s:9510   .text.lpddr4_manual_training:000000000000027c .L0 
     /tmp/cc3zLDNg.s:9518   .text.lpddr4_manual_training:0000000000000292 .L0 
     /tmp/cc3zLDNg.s:9525   .text.lpddr4_manual_training:00000000000002a4 .L0 
     /tmp/cc3zLDNg.s:9537   .text.lpddr4_manual_training:00000000000002c6 .L0 
     /tmp/cc3zLDNg.s:9548   .text.lpddr4_manual_training:00000000000002e8 .L0 
     /tmp/cc3zLDNg.s:9556   .text.lpddr4_manual_training:00000000000002fa .L0 
     /tmp/cc3zLDNg.s:9568   .text.lpddr4_manual_training:000000000000031a .L0 
     /tmp/cc3zLDNg.s:9576   .text.lpddr4_manual_training:000000000000032c .L0 
     /tmp/cc3zLDNg.s:9588   .text.lpddr4_manual_training:000000000000034e .L0 
     /tmp/cc3zLDNg.s:9599   .text.lpddr4_manual_training:0000000000000370 .L0 
     /tmp/cc3zLDNg.s:9637   .text.lpddr4_manual_training:00000000000003ea .L0 
     /tmp/cc3zLDNg.s:9649   .text.lpddr4_manual_training:000000000000040a .L0 
     /tmp/cc3zLDNg.s:9659   .text.lpddr4_manual_training:0000000000000422 .L0 
     /tmp/cc3zLDNg.s:9672   .text.lpddr4_manual_training:000000000000043c .L0 
     /tmp/cc3zLDNg.s:9678   .text.lpddr4_manual_training:000000000000044e .L0 
     /tmp/cc3zLDNg.s:9694   .text.lpddr4_manual_training:0000000000000476 .L0 
     /tmp/cc3zLDNg.s:9700   .text.lpddr4_manual_training:0000000000000488 .L0 
     /tmp/cc3zLDNg.s:9708   .text.lpddr4_manual_training:000000000000049c .L0 
     /tmp/cc3zLDNg.s:9714   .text.lpddr4_manual_training:00000000000004ae .L0 
     /tmp/cc3zLDNg.s:9722   .text.lpddr4_manual_training:00000000000004c2 .L0 
     /tmp/cc3zLDNg.s:9730   .text.lpddr4_manual_training:00000000000004d6 .L0 
     /tmp/cc3zLDNg.s:9738   .text.lpddr4_manual_training:00000000000004ec .L0 
     /tmp/cc3zLDNg.s:9745   .text.lpddr4_manual_training:00000000000004fe .L0 
     /tmp/cc3zLDNg.s:9757   .text.lpddr4_manual_training:0000000000000520 .L0 
     /tmp/cc3zLDNg.s:9773   .text.lpddr4_manual_training:000000000000054a .L0 
     /tmp/cc3zLDNg.s:9781   .text.lpddr4_manual_training:0000000000000560 .L0 
     /tmp/cc3zLDNg.s:9795   .text.lpddr4_manual_training:0000000000000578 .L0 
     /tmp/cc3zLDNg.s:9801   .text.lpddr4_manual_training:000000000000058a .L0 
     /tmp/cc3zLDNg.s:9846   .text.lpddr4_manual_training:00000000000005f2 .L0 
     /tmp/cc3zLDNg.s:9870   .text.lpddr4_manual_training:000000000000062a .L0 
     /tmp/cc3zLDNg.s:9896   .text.lpddr4_manual_training:000000000000066a .L0 
     /tmp/cc3zLDNg.s:9903   .text.lpddr4_manual_training:000000000000067c .L0 
     /tmp/cc3zLDNg.s:9910   .text.lpddr4_manual_training:000000000000068e .L0 
     /tmp/cc3zLDNg.s:9918   .text.lpddr4_manual_training:00000000000006a4 .L0 
     /tmp/cc3zLDNg.s:9925   .text.lpddr4_manual_training:00000000000006b6 .L0 
     /tmp/cc3zLDNg.s:9933   .text.lpddr4_manual_training:00000000000006cc .L0 
     /tmp/cc3zLDNg.s:9940   .text.lpddr4_manual_training:00000000000006de .L0 
     /tmp/cc3zLDNg.s:9948   .text.lpddr4_manual_training:00000000000006f4 .L0 
     /tmp/cc3zLDNg.s:9972   .text.lpddr4_manual_training:000000000000072a .L0 
     /tmp/cc3zLDNg.s:9979   .text.lpddr4_manual_training:000000000000073c .L0 
     /tmp/cc3zLDNg.s:9987   .text.lpddr4_manual_training:0000000000000752 .L0 
     /tmp/cc3zLDNg.s:9997   .text.lpddr4_manual_training:0000000000000770 .L0 
     /tmp/cc3zLDNg.s:10256  .text.lpddr4_manual_training:00000000000009b8 .L0 
     /tmp/cc3zLDNg.s:10282  .text.lpddr4_manual_training:00000000000009f2 .L0 
     /tmp/cc3zLDNg.s:10307  .text.lpddr4_manual_training:0000000000000a2a .L0 
     /tmp/cc3zLDNg.s:10335  .text.lpddr4_manual_training:0000000000000a70 .L0 
     /tmp/cc3zLDNg.s:10343  .text.lpddr4_manual_training:0000000000000a86 .L0 
     /tmp/cc3zLDNg.s:10381  .text.lpddr4_manual_training:0000000000000ada .L0 
     /tmp/cc3zLDNg.s:10391  .text.lpddr4_manual_training:0000000000000af4 .L0 
     /tmp/cc3zLDNg.s:10401  .text.lpddr4_manual_training:0000000000000b0e .L0 
     /tmp/cc3zLDNg.s:10426  .text.lpddr4_manual_training:0000000000000b4e .L0 
     /tmp/cc3zLDNg.s:10433  .text.lpddr4_manual_training:0000000000000b60 .L0 
     /tmp/cc3zLDNg.s:10440  .text.lpddr4_manual_training:0000000000000b72 .L0 
     /tmp/cc3zLDNg.s:10448  .text.lpddr4_manual_training:0000000000000b88 .L0 
     /tmp/cc3zLDNg.s:10455  .text.lpddr4_manual_training:0000000000000b9a .L0 
     /tmp/cc3zLDNg.s:10463  .text.lpddr4_manual_training:0000000000000bb0 .L0 
     /tmp/cc3zLDNg.s:10470  .text.lpddr4_manual_training:0000000000000bc2 .L0 
     /tmp/cc3zLDNg.s:10478  .text.lpddr4_manual_training:0000000000000bd8 .L0 
     /tmp/cc3zLDNg.s:10500  .text.lpddr4_manual_training:0000000000000c12 .L0 
     /tmp/cc3zLDNg.s:10518  .text.lpddr4_manual_training:0000000000000c40 .L0 
     /tmp/cc3zLDNg.s:10533  .text.lpddr4_manual_training:0000000000000c6a .L0 
     /tmp/cc3zLDNg.s:10563  .text.lpddr4_manual_training:0000000000000caa .L0 
     /tmp/cc3zLDNg.s:10570  .text.lpddr4_manual_training:0000000000000cbc .L0 
     /tmp/cc3zLDNg.s:10578  .text.lpddr4_manual_training:0000000000000cd2 .L0 
     /tmp/cc3zLDNg.s:10588  .text.lpddr4_manual_training:0000000000000cf0 .L0 
     /tmp/cc3zLDNg.s:10602  .text.lpddr4_manual_training:0000000000000d10 .L0 
     /tmp/cc3zLDNg.s:11032  .text.lpddr4_manual_training:0000000000001104 .L0 
     /tmp/cc3zLDNg.s:11050  .text.lpddr4_manual_training:0000000000001132 .L0 
     /tmp/cc3zLDNg.s:11065  .text.lpddr4_manual_training:000000000000115c .L0 
     /tmp/cc3zLDNg.s:11075  .text.lpddr4_manual_training:0000000000001172 .L0 
     /tmp/cc3zLDNg.s:11082  .text.lpddr4_manual_training:0000000000001184 .L0 
     /tmp/cc3zLDNg.s:11089  .text.lpddr4_manual_training:0000000000001196 .L0 
     /tmp/cc3zLDNg.s:11097  .text.lpddr4_manual_training:00000000000011ac .L0 
     /tmp/cc3zLDNg.s:11104  .text.lpddr4_manual_training:00000000000011be .L0 
     /tmp/cc3zLDNg.s:11112  .text.lpddr4_manual_training:00000000000011d4 .L0 
     /tmp/cc3zLDNg.s:11119  .text.lpddr4_manual_training:00000000000011e6 .L0 
     /tmp/cc3zLDNg.s:11127  .text.lpddr4_manual_training:00000000000011fc .L0 
     /tmp/cc3zLDNg.s:11140  .text.lpddr4_manual_training:0000000000001214 .L0 
     /tmp/cc3zLDNg.s:11147  .text.lpddr4_manual_training:0000000000001226 .L0 
     /tmp/cc3zLDNg.s:11155  .text.lpddr4_manual_training:000000000000123c .L0 
     /tmp/cc3zLDNg.s:11174  .text.lpddr4_manual_training:0000000000001268 .L0 
     /tmp/cc3zLDNg.s:11181  .text.lpddr4_manual_training:000000000000127a .L0 
     /tmp/cc3zLDNg.s:11223  .text.lpddr4_manual_training:00000000000012c8 .L0 
     /tmp/cc3zLDNg.s:11231  .text.lpddr4_manual_training:00000000000012dc .L0 
     /tmp/cc3zLDNg.s:11238  .text.lpddr4_manual_training:00000000000012ee .L0 
     /tmp/cc3zLDNg.s:11246  .text.lpddr4_manual_training:0000000000001302 .L0 
     /tmp/cc3zLDNg.s:11254  .text.lpddr4_manual_training:0000000000001318 .L0 
     /tmp/cc3zLDNg.s:11261  .text.lpddr4_manual_training:000000000000132a .L0 
     /tmp/cc3zLDNg.s:11272  .text.lpddr4_manual_training:000000000000134a .L0 
     /tmp/cc3zLDNg.s:11313  .text.lpddr4_manual_training:00000000000013d0 .L0 
     /tmp/cc3zLDNg.s:11321  .text.lpddr4_manual_training:00000000000013e4 .L0 
     /tmp/cc3zLDNg.s:11343  .text.lpddr4_manual_training:0000000000001414 .L0 
     /tmp/cc3zLDNg.s:11361  .text.lpddr4_manual_training:0000000000001438 .L0 
     /tmp/cc3zLDNg.s:11368  .text.lpddr4_manual_training:000000000000144a .L0 
     /tmp/cc3zLDNg.s:9451   .text.lpddr4_manual_training:00000000000001e2 .L313
     /tmp/cc3zLDNg.s:9670   .text.lpddr4_manual_training:000000000000043c .L314
     /tmp/cc3zLDNg.s:10226  .text.lpddr4_manual_training:000000000000097c .L315
     /tmp/cc3zLDNg.s:10209  .text.lpddr4_manual_training:000000000000095c .L316
     /tmp/cc3zLDNg.s:9837   .text.lpddr4_manual_training:00000000000005de .L317
     /tmp/cc3zLDNg.s:10119  .text.lpddr4_manual_training:0000000000000882 .L318
     /tmp/cc3zLDNg.s:10075  .text.lpddr4_manual_training:0000000000000822 .L319
     /tmp/cc3zLDNg.s:10023  .text.lpddr4_manual_training:00000000000007ae .L320
     /tmp/cc3zLDNg.s:10086  .text.lpddr4_manual_training:000000000000083e .L383
     /tmp/cc3zLDNg.s:10046  .text.lpddr4_manual_training:00000000000007e0 .L322
     /tmp/cc3zLDNg.s:10041  .text.lpddr4_manual_training:00000000000007d6 .L323
     /tmp/cc3zLDNg.s:10070  .text.lpddr4_manual_training:0000000000000818 .L325
     /tmp/cc3zLDNg.s:9970   .text.lpddr4_manual_training:000000000000072a .L326
     /tmp/cc3zLDNg.s:10089  .text.lpddr4_manual_training:0000000000000840 .L321
     /tmp/cc3zLDNg.s:10114  .text.lpddr4_manual_training:0000000000000878 .L327
     /tmp/cc3zLDNg.s:10104  .text.lpddr4_manual_training:0000000000000860 .L328
     /tmp/cc3zLDNg.s:9894   .text.lpddr4_manual_training:000000000000066a .L329
     /tmp/cc3zLDNg.s:10138  .text.lpddr4_manual_training:00000000000008b2 .L330
     /tmp/cc3zLDNg.s:10176  .text.lpddr4_manual_training:0000000000000914 .L331
     /tmp/cc3zLDNg.s:10156  .text.lpddr4_manual_training:00000000000008e2 .L332
     /tmp/cc3zLDNg.s:10162  .text.lpddr4_manual_training:00000000000008f2 .L333
     /tmp/cc3zLDNg.s:10181  .text.lpddr4_manual_training:0000000000000920 .L335
     /tmp/cc3zLDNg.s:10200  .text.lpddr4_manual_training:000000000000094a .L336
     /tmp/cc3zLDNg.s:10215  .text.lpddr4_manual_training:000000000000096a .L337
     /tmp/cc3zLDNg.s:9820   .text.lpddr4_manual_training:00000000000005b6 .L338
     /tmp/cc3zLDNg.s:10233  .text.lpddr4_manual_training:000000000000098c .L384
     /tmp/cc3zLDNg.s:9792   .text.lpddr4_manual_training:0000000000000578 .L341
     /tmp/cc3zLDNg.s:10237  .text.lpddr4_manual_training:000000000000098e .L340
     /tmp/cc3zLDNg.s:10280  .text.lpddr4_manual_training:00000000000009f2 .L342
     /tmp/cc3zLDNg.s:10305  .text.lpddr4_manual_training:0000000000000a2a .L343
     /tmp/cc3zLDNg.s:10370  .text.lpddr4_manual_training:0000000000000ace .L344
     /tmp/cc3zLDNg.s:11208  .text.lpddr4_manual_training:00000000000012ba .L345
     /tmp/cc3zLDNg.s:10788  .text.lpddr4_manual_training:0000000000000ecc .L346
     /tmp/cc3zLDNg.s:10737  .text.lpddr4_manual_training:0000000000000e48 .L347
     /tmp/cc3zLDNg.s:10641  .text.lpddr4_manual_training:0000000000000d6c .L348
     /tmp/cc3zLDNg.s:10664  .text.lpddr4_manual_training:0000000000000da2 .L349
     /tmp/cc3zLDNg.s:10659  .text.lpddr4_manual_training:0000000000000d98 .L350
     /tmp/cc3zLDNg.s:10685  .text.lpddr4_manual_training:0000000000000dd4 .L351
     /tmp/cc3zLDNg.s:10708  .text.lpddr4_manual_training:0000000000000e06 .L352
     /tmp/cc3zLDNg.s:10703  .text.lpddr4_manual_training:0000000000000dfc .L353
     /tmp/cc3zLDNg.s:10732  .text.lpddr4_manual_training:0000000000000e3e .L382
     /tmp/cc3zLDNg.s:10561  .text.lpddr4_manual_training:0000000000000caa .L356
     /tmp/cc3zLDNg.s:10762  .text.lpddr4_manual_training:0000000000000e90 .L357
     /tmp/cc3zLDNg.s:10783  .text.lpddr4_manual_training:0000000000000ec2 .L358
     /tmp/cc3zLDNg.s:10424  .text.lpddr4_manual_training:0000000000000b4e .L359
     /tmp/cc3zLDNg.s:10821  .text.lpddr4_manual_training:0000000000000f1e .L360
     /tmp/cc3zLDNg.s:10868  .text.lpddr4_manual_training:0000000000000f8a .L361
     /tmp/cc3zLDNg.s:10855  .text.lpddr4_manual_training:0000000000000f6c .L362
     /tmp/cc3zLDNg.s:10863  .text.lpddr4_manual_training:0000000000000f80 .L363
     /tmp/cc3zLDNg.s:10827  .text.lpddr4_manual_training:0000000000000f24 .L364
     /tmp/cc3zLDNg.s:10934  .text.lpddr4_manual_training:0000000000001022 .L365
     /tmp/cc3zLDNg.s:10929  .text.lpddr4_manual_training:0000000000001018 .L366
     /tmp/cc3zLDNg.s:10880  .text.lpddr4_manual_training:0000000000000f9e .L367
     /tmp/cc3zLDNg.s:10950  .text.lpddr4_manual_training:000000000000104c .L368
     /tmp/cc3zLDNg.s:10960  .text.lpddr4_manual_training:0000000000001066 .L369
     /tmp/cc3zLDNg.s:10981  .text.lpddr4_manual_training:0000000000001092 .L370
     /tmp/cc3zLDNg.s:11004  .text.lpddr4_manual_training:00000000000010c4 .L371
     /tmp/cc3zLDNg.s:11188  .text.lpddr4_manual_training:000000000000128e .L372
     /tmp/cc3zLDNg.s:11165  .text.lpddr4_manual_training:0000000000001258 .L373
     /tmp/cc3zLDNg.s:11138  .text.lpddr4_manual_training:0000000000001214 .L374
     /tmp/cc3zLDNg.s:11215  .text.lpddr4_manual_training:00000000000012c6 .L385
     /tmp/cc3zLDNg.s:10376  .text.lpddr4_manual_training:0000000000000ad6 .L378
     /tmp/cc3zLDNg.s:11219  .text.lpddr4_manual_training:00000000000012c8 .L377
     /tmp/cc3zLDNg.s:11341  .text.lpddr4_manual_training:0000000000001414 .L379
     /tmp/cc3zLDNg.s:11359  .text.lpddr4_manual_training:0000000000001438 .L380
     /tmp/cc3zLDNg.s:11331  .text.lpddr4_manual_training:00000000000013fc .L381
     /tmp/cc3zLDNg.s:11433  .text.non_lpddr4_address_cmd_training:0000000000000052 .L0 
     /tmp/cc3zLDNg.s:11443  .text.non_lpddr4_address_cmd_training:000000000000006c .L0 
     /tmp/cc3zLDNg.s:11453  .text.non_lpddr4_address_cmd_training:0000000000000086 .L0 
     /tmp/cc3zLDNg.s:11478  .text.non_lpddr4_address_cmd_training:00000000000000c4 .L0 
     /tmp/cc3zLDNg.s:11485  .text.non_lpddr4_address_cmd_training:00000000000000d6 .L0 
     /tmp/cc3zLDNg.s:11492  .text.non_lpddr4_address_cmd_training:00000000000000e8 .L0 
     /tmp/cc3zLDNg.s:11500  .text.non_lpddr4_address_cmd_training:00000000000000fe .L0 
     /tmp/cc3zLDNg.s:11507  .text.non_lpddr4_address_cmd_training:0000000000000110 .L0 
     /tmp/cc3zLDNg.s:11515  .text.non_lpddr4_address_cmd_training:0000000000000126 .L0 
     /tmp/cc3zLDNg.s:11522  .text.non_lpddr4_address_cmd_training:0000000000000138 .L0 
     /tmp/cc3zLDNg.s:11530  .text.non_lpddr4_address_cmd_training:000000000000014e .L0 
     /tmp/cc3zLDNg.s:11558  .text.non_lpddr4_address_cmd_training:0000000000000194 .L0 
     /tmp/cc3zLDNg.s:11580  .text.non_lpddr4_address_cmd_training:00000000000001c8 .L0 
     /tmp/cc3zLDNg.s:11599  .text.non_lpddr4_address_cmd_training:00000000000001f8 .L0 
     /tmp/cc3zLDNg.s:11629  .text.non_lpddr4_address_cmd_training:0000000000000238 .L0 
     /tmp/cc3zLDNg.s:11636  .text.non_lpddr4_address_cmd_training:000000000000024a .L0 
     /tmp/cc3zLDNg.s:11644  .text.non_lpddr4_address_cmd_training:0000000000000260 .L0 
     /tmp/cc3zLDNg.s:11654  .text.non_lpddr4_address_cmd_training:000000000000027e .L0 
     /tmp/cc3zLDNg.s:11668  .text.non_lpddr4_address_cmd_training:000000000000029e .L0 
     /tmp/cc3zLDNg.s:12001  .text.non_lpddr4_address_cmd_training:00000000000005be .L0 
     /tmp/cc3zLDNg.s:12023  .text.non_lpddr4_address_cmd_training:00000000000005f2 .L0 
     /tmp/cc3zLDNg.s:12042  .text.non_lpddr4_address_cmd_training:0000000000000622 .L0 
     /tmp/cc3zLDNg.s:12052  .text.non_lpddr4_address_cmd_training:0000000000000638 .L0 
     /tmp/cc3zLDNg.s:12059  .text.non_lpddr4_address_cmd_training:000000000000064a .L0 
     /tmp/cc3zLDNg.s:12066  .text.non_lpddr4_address_cmd_training:000000000000065c .L0 
     /tmp/cc3zLDNg.s:12074  .text.non_lpddr4_address_cmd_training:0000000000000672 .L0 
     /tmp/cc3zLDNg.s:12081  .text.non_lpddr4_address_cmd_training:0000000000000684 .L0 
     /tmp/cc3zLDNg.s:12089  .text.non_lpddr4_address_cmd_training:000000000000069a .L0 
     /tmp/cc3zLDNg.s:12096  .text.non_lpddr4_address_cmd_training:00000000000006ac .L0 
     /tmp/cc3zLDNg.s:12104  .text.non_lpddr4_address_cmd_training:00000000000006c2 .L0 
     /tmp/cc3zLDNg.s:12117  .text.non_lpddr4_address_cmd_training:00000000000006da .L0 
     /tmp/cc3zLDNg.s:12124  .text.non_lpddr4_address_cmd_training:00000000000006ec .L0 
     /tmp/cc3zLDNg.s:12132  .text.non_lpddr4_address_cmd_training:0000000000000702 .L0 
     /tmp/cc3zLDNg.s:12151  .text.non_lpddr4_address_cmd_training:000000000000072e .L0 
     /tmp/cc3zLDNg.s:12158  .text.non_lpddr4_address_cmd_training:0000000000000740 .L0 
     /tmp/cc3zLDNg.s:12185  .text.non_lpddr4_address_cmd_training:0000000000000780 .L387
     /tmp/cc3zLDNg.s:11854  .text.non_lpddr4_address_cmd_training:000000000000045a .L388
     /tmp/cc3zLDNg.s:11803  .text.non_lpddr4_address_cmd_training:00000000000003d6 .L389
     /tmp/cc3zLDNg.s:11707  .text.non_lpddr4_address_cmd_training:00000000000002fa .L390
     /tmp/cc3zLDNg.s:11730  .text.non_lpddr4_address_cmd_training:0000000000000330 .L391
     /tmp/cc3zLDNg.s:11725  .text.non_lpddr4_address_cmd_training:0000000000000326 .L392
     /tmp/cc3zLDNg.s:11751  .text.non_lpddr4_address_cmd_training:0000000000000362 .L393
     /tmp/cc3zLDNg.s:11774  .text.non_lpddr4_address_cmd_training:0000000000000394 .L394
     /tmp/cc3zLDNg.s:11769  .text.non_lpddr4_address_cmd_training:000000000000038a .L395
     /tmp/cc3zLDNg.s:11798  .text.non_lpddr4_address_cmd_training:00000000000003cc .L417
     /tmp/cc3zLDNg.s:11627  .text.non_lpddr4_address_cmd_training:0000000000000238 .L398
     /tmp/cc3zLDNg.s:11828  .text.non_lpddr4_address_cmd_training:000000000000041e .L399
     /tmp/cc3zLDNg.s:11849  .text.non_lpddr4_address_cmd_training:0000000000000450 .L400
     /tmp/cc3zLDNg.s:11476  .text.non_lpddr4_address_cmd_training:00000000000000c4 .L401
     /tmp/cc3zLDNg.s:11875  .text.non_lpddr4_address_cmd_training:0000000000000490 .L402
     /tmp/cc3zLDNg.s:11943  .text.non_lpddr4_address_cmd_training:0000000000000532 .L403
     /tmp/cc3zLDNg.s:11909  .text.non_lpddr4_address_cmd_training:00000000000004de .L404
     /tmp/cc3zLDNg.s:11917  .text.non_lpddr4_address_cmd_training:00000000000004f2 .L405
     /tmp/cc3zLDNg.s:11938  .text.non_lpddr4_address_cmd_training:0000000000000528 .L406
     /tmp/cc3zLDNg.s:11881  .text.non_lpddr4_address_cmd_training:0000000000000496 .L407
     /tmp/cc3zLDNg.s:11959  .text.non_lpddr4_address_cmd_training:000000000000055c .L408
     /tmp/cc3zLDNg.s:11969  .text.non_lpddr4_address_cmd_training:0000000000000576 .L409
     /tmp/cc3zLDNg.s:12165  .text.non_lpddr4_address_cmd_training:0000000000000754 .L410
     /tmp/cc3zLDNg.s:12142  .text.non_lpddr4_address_cmd_training:000000000000071e .L411
     /tmp/cc3zLDNg.s:12115  .text.non_lpddr4_address_cmd_training:00000000000006da .L412
     /tmp/cc3zLDNg.s:12193  .text.non_lpddr4_address_cmd_training:000000000000078c .L418
     /tmp/cc3zLDNg.s:11428  .text.non_lpddr4_address_cmd_training:000000000000004e .L416
     /tmp/cc3zLDNg.s:12197  .text.non_lpddr4_address_cmd_training:000000000000078e .L415
     /tmp/cc3zLDNg.s:12272  .text.ddr3_address_cmd_training:0000000000000072 .L0 
     /tmp/cc3zLDNg.s:12282  .text.ddr3_address_cmd_training:000000000000008c .L0 
     /tmp/cc3zLDNg.s:12292  .text.ddr3_address_cmd_training:00000000000000a6 .L0 
     /tmp/cc3zLDNg.s:12317  .text.ddr3_address_cmd_training:00000000000000e4 .L0 
     /tmp/cc3zLDNg.s:12324  .text.ddr3_address_cmd_training:00000000000000f6 .L0 
     /tmp/cc3zLDNg.s:12331  .text.ddr3_address_cmd_training:0000000000000108 .L0 
     /tmp/cc3zLDNg.s:12339  .text.ddr3_address_cmd_training:000000000000011e .L0 
     /tmp/cc3zLDNg.s:12346  .text.ddr3_address_cmd_training:0000000000000130 .L0 
     /tmp/cc3zLDNg.s:12354  .text.ddr3_address_cmd_training:0000000000000146 .L0 
     /tmp/cc3zLDNg.s:12361  .text.ddr3_address_cmd_training:0000000000000158 .L0 
     /tmp/cc3zLDNg.s:12369  .text.ddr3_address_cmd_training:000000000000016e .L0 
     /tmp/cc3zLDNg.s:12397  .text.ddr3_address_cmd_training:00000000000001b4 .L0 
     /tmp/cc3zLDNg.s:12419  .text.ddr3_address_cmd_training:00000000000001e8 .L0 
     /tmp/cc3zLDNg.s:12438  .text.ddr3_address_cmd_training:0000000000000218 .L0 
     /tmp/cc3zLDNg.s:12468  .text.ddr3_address_cmd_training:0000000000000258 .L0 
     /tmp/cc3zLDNg.s:12475  .text.ddr3_address_cmd_training:000000000000026a .L0 
     /tmp/cc3zLDNg.s:12483  .text.ddr3_address_cmd_training:0000000000000280 .L0 
     /tmp/cc3zLDNg.s:12493  .text.ddr3_address_cmd_training:000000000000029e .L0 
     /tmp/cc3zLDNg.s:12507  .text.ddr3_address_cmd_training:00000000000002be .L0 
     /tmp/cc3zLDNg.s:12946  .text.ddr3_address_cmd_training:00000000000006c6 .L0 
     /tmp/cc3zLDNg.s:12968  .text.ddr3_address_cmd_training:00000000000006fa .L0 
     /tmp/cc3zLDNg.s:12987  .text.ddr3_address_cmd_training:000000000000072a .L0 
     /tmp/cc3zLDNg.s:12997  .text.ddr3_address_cmd_training:0000000000000740 .L0 
     /tmp/cc3zLDNg.s:13004  .text.ddr3_address_cmd_training:0000000000000752 .L0 
     /tmp/cc3zLDNg.s:13011  .text.ddr3_address_cmd_training:0000000000000764 .L0 
     /tmp/cc3zLDNg.s:13019  .text.ddr3_address_cmd_training:000000000000077a .L0 
     /tmp/cc3zLDNg.s:13026  .text.ddr3_address_cmd_training:000000000000078c .L0 
     /tmp/cc3zLDNg.s:13034  .text.ddr3_address_cmd_training:00000000000007a2 .L0 
     /tmp/cc3zLDNg.s:13041  .text.ddr3_address_cmd_training:00000000000007b4 .L0 
     /tmp/cc3zLDNg.s:13049  .text.ddr3_address_cmd_training:00000000000007ca .L0 
     /tmp/cc3zLDNg.s:13062  .text.ddr3_address_cmd_training:00000000000007e2 .L0 
     /tmp/cc3zLDNg.s:13069  .text.ddr3_address_cmd_training:00000000000007f4 .L0 
     /tmp/cc3zLDNg.s:13077  .text.ddr3_address_cmd_training:000000000000080a .L0 
     /tmp/cc3zLDNg.s:13096  .text.ddr3_address_cmd_training:0000000000000836 .L0 
     /tmp/cc3zLDNg.s:13103  .text.ddr3_address_cmd_training:0000000000000848 .L0 
     /tmp/cc3zLDNg.s:12261  .text.ddr3_address_cmd_training:0000000000000064 .L420
     /tmp/cc3zLDNg.s:13130  .text.ddr3_address_cmd_training:0000000000000888 .L421
     /tmp/cc3zLDNg.s:12693  .text.ddr3_address_cmd_training:000000000000047a .L422
     /tmp/cc3zLDNg.s:12642  .text.ddr3_address_cmd_training:00000000000003f6 .L423
     /tmp/cc3zLDNg.s:12546  .text.ddr3_address_cmd_training:000000000000031a .L424
     /tmp/cc3zLDNg.s:12569  .text.ddr3_address_cmd_training:0000000000000350 .L425
     /tmp/cc3zLDNg.s:12564  .text.ddr3_address_cmd_training:0000000000000346 .L426
     /tmp/cc3zLDNg.s:12590  .text.ddr3_address_cmd_training:0000000000000382 .L427
     /tmp/cc3zLDNg.s:12613  .text.ddr3_address_cmd_training:00000000000003b4 .L428
     /tmp/cc3zLDNg.s:12608  .text.ddr3_address_cmd_training:00000000000003aa .L429
     /tmp/cc3zLDNg.s:12637  .text.ddr3_address_cmd_training:00000000000003ec .L455
     /tmp/cc3zLDNg.s:12466  .text.ddr3_address_cmd_training:0000000000000258 .L432
     /tmp/cc3zLDNg.s:12667  .text.ddr3_address_cmd_training:000000000000043e .L433
     /tmp/cc3zLDNg.s:12688  .text.ddr3_address_cmd_training:0000000000000470 .L434
     /tmp/cc3zLDNg.s:12315  .text.ddr3_address_cmd_training:00000000000000e4 .L435
     /tmp/cc3zLDNg.s:12726  .text.ddr3_address_cmd_training:00000000000004cc .L436
     /tmp/cc3zLDNg.s:12780  .text.ddr3_address_cmd_training:0000000000000546 .L437
     /tmp/cc3zLDNg.s:12766  .text.ddr3_address_cmd_training:0000000000000528 .L438
     /tmp/cc3zLDNg.s:12774  .text.ddr3_address_cmd_training:000000000000053c .L439
     /tmp/cc3zLDNg.s:12732  .text.ddr3_address_cmd_training:00000000000004d2 .L440
     /tmp/cc3zLDNg.s:12853  .text.ddr3_address_cmd_training:00000000000005ec .L441
     /tmp/cc3zLDNg.s:12847  .text.ddr3_address_cmd_training:00000000000005e2 .L442
     /tmp/cc3zLDNg.s:12792  .text.ddr3_address_cmd_training:000000000000055a .L443
     /tmp/cc3zLDNg.s:12876  .text.ddr3_address_cmd_training:0000000000000620 .L444
     /tmp/cc3zLDNg.s:12892  .text.ddr3_address_cmd_training:0000000000000644 .L445
     /tmp/cc3zLDNg.s:12902  .text.ddr3_address_cmd_training:0000000000000660 .L446
     /tmp/cc3zLDNg.s:12912  .text.ddr3_address_cmd_training:000000000000067a .L447
     /tmp/cc3zLDNg.s:13110  .text.ddr3_address_cmd_training:000000000000085c .L448
     /tmp/cc3zLDNg.s:13087  .text.ddr3_address_cmd_training:0000000000000826 .L449
     /tmp/cc3zLDNg.s:13060  .text.ddr3_address_cmd_training:00000000000007e2 .L450
     /tmp/cc3zLDNg.s:13138  .text.ddr3_address_cmd_training:0000000000000894 .L456
     /tmp/cc3zLDNg.s:12267  .text.ddr3_address_cmd_training:000000000000006e .L454
     /tmp/cc3zLDNg.s:13142  .text.ddr3_address_cmd_training:0000000000000896 .L453
     /tmp/cc3zLDNg.s:84961  .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/cc3zLDNg.s:115131  .debug_str:0000000000025751 .LASF10092
     /tmp/cc3zLDNg.s:106599  .debug_str:0000000000003183 .LASF10093
     /tmp/cc3zLDNg.s:125945  .debug_str:0000000000051491 .LASF10094
     /tmp/cc3zLDNg.s:86167  .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/cc3zLDNg.s:105871  .debug_line:0000000000000000 .Ldebug_line0
     /tmp/cc3zLDNg.s:86263  .debug_macro:0000000000000000 .Ldebug_macro0
     /tmp/cc3zLDNg.s:124325  .debug_str:000000000004a8fb .LASF6066
     /tmp/cc3zLDNg.s:112211  .debug_str:0000000000019702 .LASF6067
     /tmp/cc3zLDNg.s:125895  .debug_str:00000000000510a0 .LASF6068
     /tmp/cc3zLDNg.s:118593  .debug_str:000000000003313e .LASF6069
     /tmp/cc3zLDNg.s:117607  .debug_str:000000000002f1e7 .LASF6072
     /tmp/cc3zLDNg.s:106647  .debug_str:0000000000003472 .LASF6070
     /tmp/cc3zLDNg.s:123861  .debug_str:0000000000048a5c .LASF6071
     /tmp/cc3zLDNg.s:107027  .debug_str:0000000000004e8d .LASF6073
     /tmp/cc3zLDNg.s:110849  .debug_str:000000000001411d .LASF6074
     /tmp/cc3zLDNg.s:121987  .debug_str:0000000000040c15 .LASF6075
     /tmp/cc3zLDNg.s:117859  .debug_str:00000000000302d1 .LASF6076
     /tmp/cc3zLDNg.s:116761  .debug_str:000000000002bd26 .LASF6077
     /tmp/cc3zLDNg.s:114841  .debug_str:0000000000024534 .LASF6078
     /tmp/cc3zLDNg.s:107255  .debug_str:0000000000005c88 .LASF6079
     /tmp/cc3zLDNg.s:110297  .debug_str:0000000000011c79 .LASF6080
     /tmp/cc3zLDNg.s:106565  .debug_str:0000000000002f5a .LASF6081
     /tmp/cc3zLDNg.s:107221  .debug_str:0000000000005ac0 .LASF6082
     /tmp/cc3zLDNg.s:106067  .debug_str:0000000000000cd7 .LASF6083
     /tmp/cc3zLDNg.s:119561  .debug_str:000000000003740d .LASF6084
     /tmp/cc3zLDNg.s:120105  .debug_str:000000000003965d .LASF6085
     /tmp/cc3zLDNg.s:125235  .debug_str:000000000004e509 .LASF6086
     /tmp/cc3zLDNg.s:119139  .debug_str:0000000000035626 .LASF6087
     /tmp/cc3zLDNg.s:117449  .debug_str:000000000002e72a .LASF6088
     /tmp/cc3zLDNg.s:107213  .debug_str:0000000000005a36 .LASF6089
     /tmp/cc3zLDNg.s:111955  .debug_str:00000000000187d1 .LASF6090
     /tmp/cc3zLDNg.s:112125  .debug_str:0000000000019160 .LASF6095
     /tmp/cc3zLDNg.s:124669  .debug_str:000000000004bed7 .LASF6091
     /tmp/cc3zLDNg.s:105993  .debug_str:00000000000007f3 .LASF6092
     /tmp/cc3zLDNg.s:121297  .debug_str:000000000003dedf .LASF6093
     /tmp/cc3zLDNg.s:108027  .debug_str:0000000000009041 .LASF6094
     /tmp/cc3zLDNg.s:118111  .debug_str:0000000000031349 .LASF6096
     /tmp/cc3zLDNg.s:109203  .debug_str:000000000000dfff .LASF6097
     /tmp/cc3zLDNg.s:117007  .debug_str:000000000002cc0b .LASF6098
     /tmp/cc3zLDNg.s:124443  .debug_str:000000000004b0dc .LASF6099
     /tmp/cc3zLDNg.s:118621  .debug_str:000000000003334a .LASF6100
     /tmp/cc3zLDNg.s:114809  .debug_str:000000000002430f .LASF6101
     /tmp/cc3zLDNg.s:110375  .debug_str:00000000000121b5 .LASF6102
     /tmp/cc3zLDNg.s:114283  .debug_str:000000000002200f .LASF6103
     /tmp/cc3zLDNg.s:125085  .debug_str:000000000004db48 .LASF6104
     /tmp/cc3zLDNg.s:106991  .debug_str:0000000000004bda .LASF6105
     /tmp/cc3zLDNg.s:121795  .debug_str:0000000000040079 .LASF6106
     /tmp/cc3zLDNg.s:106501  .debug_str:0000000000002ad0 .LASF6107
     /tmp/cc3zLDNg.s:109735  .debug_str:000000000000fc52 .LASF6108
     /tmp/cc3zLDNg.s:121227  .debug_str:000000000003dab6 .LASF6109
     /tmp/cc3zLDNg.s:117129  .debug_str:000000000002d454 .LASF6110
     /tmp/cc3zLDNg.s:108079  .debug_str:000000000000936d .LASF6111
     /tmp/cc3zLDNg.s:112217  .debug_str:0000000000019739 .LASF6112
     /tmp/cc3zLDNg.s:115929  .debug_str:000000000002873c .LASF6113
     /tmp/cc3zLDNg.s:117099  .debug_str:000000000002d279 .LASF6114
     /tmp/cc3zLDNg.s:112743  .debug_str:000000000001b9a3 .LASF6115
     /tmp/cc3zLDNg.s:115783  .debug_str:0000000000027e0b .LASF6116
     /tmp/cc3zLDNg.s:122793  .debug_str:00000000000445e1 .LASF6117
     /tmp/cc3zLDNg.s:119331  .debug_str:0000000000036333 .LASF6118
     /tmp/cc3zLDNg.s:121317  .debug_str:000000000003e034 .LASF6119
     /tmp/cc3zLDNg.s:115487  .debug_str:0000000000026b0f .LASF6120
     /tmp/cc3zLDNg.s:106911  .debug_str:000000000000466d .LASF6121
     /tmp/cc3zLDNg.s:110089  .debug_str:0000000000011011 .LASF6122
     /tmp/cc3zLDNg.s:109543  .debug_str:000000000000f164 .LASF6123
     /tmp/cc3zLDNg.s:115153  .debug_str:000000000002594e .LASF6124
     /tmp/cc3zLDNg.s:115007  .debug_str:0000000000024ff2 .LASF6125
     /tmp/cc3zLDNg.s:119617  .debug_str:00000000000377d8 .LASF6126
     /tmp/cc3zLDNg.s:124535  .debug_str:000000000004b6fb .LASF6127
     /tmp/cc3zLDNg.s:112215  .debug_str:0000000000019734 .LASF6128
     /tmp/cc3zLDNg.s:119073  .debug_str:0000000000035250 .LASF6129
     /tmp/cc3zLDNg.s:120723  .debug_str:000000000003b88f .LASF6130
     /tmp/cc3zLDNg.s:110401  .debug_str:0000000000012321 .LASF6131
     /tmp/cc3zLDNg.s:113601  .debug_str:000000000001f0b8 .LASF6132
     /tmp/cc3zLDNg.s:112943  .debug_str:000000000001c56a .LASF6133
     /tmp/cc3zLDNg.s:119859  .debug_str:0000000000038727 .LASF6134
     /tmp/cc3zLDNg.s:123857  .debug_str:0000000000048a38 .LASF6135
     /tmp/cc3zLDNg.s:125041  .debug_str:000000000004d81f .LASF6136
     /tmp/cc3zLDNg.s:116953  .debug_str:000000000002c9a6 .LASF6137
     /tmp/cc3zLDNg.s:122955  .debug_str:00000000000450a8 .LASF6138
     /tmp/cc3zLDNg.s:116171  .debug_str:000000000002975d .LASF6139
     /tmp/cc3zLDNg.s:121965  .debug_str:0000000000040aad .LASF6140
     /tmp/cc3zLDNg.s:107165  .debug_str:0000000000005715 .LASF6141
     /tmp/cc3zLDNg.s:118035  .debug_str:0000000000030e67 .LASF6142
     /tmp/cc3zLDNg.s:119031  .debug_str:0000000000034f76 .LASF6143
     /tmp/cc3zLDNg.s:122783  .debug_str:0000000000044561 .LASF6144
     /tmp/cc3zLDNg.s:114243  .debug_str:0000000000021d69 .LASF6145
     /tmp/cc3zLDNg.s:121379  .debug_str:000000000003e435 .LASF6146
     /tmp/cc3zLDNg.s:111463  .debug_str:00000000000166db .LASF6147
     /tmp/cc3zLDNg.s:124937  .debug_str:000000000004d1ae .LASF6148
     /tmp/cc3zLDNg.s:118625  .debug_str:000000000003337f .LASF6149
     /tmp/cc3zLDNg.s:109907  .debug_str:0000000000010693 .LASF6150
     /tmp/cc3zLDNg.s:118475  .debug_str:0000000000032a8c .LASF6151
     /tmp/cc3zLDNg.s:115959  .debug_str:000000000002895e .LASF6152
     /tmp/cc3zLDNg.s:111043  .debug_str:0000000000014d62 .LASF6153
     /tmp/cc3zLDNg.s:117207  .debug_str:000000000002d8d6 .LASF6154
     /tmp/cc3zLDNg.s:123353  .debug_str:00000000000469c0 .LASF6155
     /tmp/cc3zLDNg.s:118417  .debug_str:00000000000325ff .LASF6156
     /tmp/cc3zLDNg.s:121295  .debug_str:000000000003ded7 .LASF6157
     /tmp/cc3zLDNg.s:114631  .debug_str:000000000002374e .LASF842
     /tmp/cc3zLDNg.s:112065  .debug_str:0000000000018ef9 .LASF6158
     /tmp/cc3zLDNg.s:124353  .debug_str:000000000004aacb .LASF6159
     /tmp/cc3zLDNg.s:120377  .debug_str:000000000003a530 .LASF6160
     /tmp/cc3zLDNg.s:121635  .debug_str:000000000003f5dc .LASF6161
     /tmp/cc3zLDNg.s:124465  .debug_str:000000000004b207 .LASF6162
     /tmp/cc3zLDNg.s:118603  .debug_str:00000000000331e9 .LASF6163
     /tmp/cc3zLDNg.s:124199  .debug_str:000000000004a0e8 .LASF6164
     /tmp/cc3zLDNg.s:107485  .debug_str:0000000000006b94 .LASF6165
     /tmp/cc3zLDNg.s:125571  .debug_str:000000000004fc7d .LASF6166
     /tmp/cc3zLDNg.s:110761  .debug_str:0000000000013bd7 .LASF6167
     /tmp/cc3zLDNg.s:124397  .debug_str:000000000004adba .LASF6168
     /tmp/cc3zLDNg.s:111787  .debug_str:0000000000017bcf .LASF6169
     /tmp/cc3zLDNg.s:123697  .debug_str:0000000000047fad .LASF6170
     /tmp/cc3zLDNg.s:105887  .debug_str:0000000000000111 .LASF6171
     /tmp/cc3zLDNg.s:107577  .debug_str:00000000000072d3 .LASF6172
     /tmp/cc3zLDNg.s:112721  .debug_str:000000000001b843 .LASF6173
     /tmp/cc3zLDNg.s:108597  .debug_str:000000000000b7e5 .LASF6174
     /tmp/cc3zLDNg.s:110489  .debug_str:00000000000128fc .LASF6175
     /tmp/cc3zLDNg.s:125141  .debug_str:000000000004deb3 .LASF6176
     /tmp/cc3zLDNg.s:121383  .debug_str:000000000003e460 .LASF6177
     /tmp/cc3zLDNg.s:118209  .debug_str:0000000000031a0a .LASF6178
     /tmp/cc3zLDNg.s:112895  .debug_str:000000000001c22d .LASF6179
     /tmp/cc3zLDNg.s:108529  .debug_str:000000000000b26e .LASF6180
     /tmp/cc3zLDNg.s:117167  .debug_str:000000000002d666 .LASF6181
     /tmp/cc3zLDNg.s:124967  .debug_str:000000000004d3ac .LASF6182
     /tmp/cc3zLDNg.s:110995  .debug_str:0000000000014a3f .LASF6183
     /tmp/cc3zLDNg.s:112553  .debug_str:000000000001add1 .LASF6184
     /tmp/cc3zLDNg.s:121115  .debug_str:000000000003d2ec .LASF10095
     /tmp/cc3zLDNg.s:125967  .debug_str:00000000000515ed .LASF6185
     /tmp/cc3zLDNg.s:125155  .debug_str:000000000004dfa9 .LASF6186
     /tmp/cc3zLDNg.s:109867  .debug_str:0000000000010504 .LASF6187
     /tmp/cc3zLDNg.s:119199  .debug_str:0000000000035969 .LASF6188
     /tmp/cc3zLDNg.s:124825  .debug_str:000000000004c968 .LASF6189
     /tmp/cc3zLDNg.s:117159  .debug_str:000000000002d5e4 .LASF6190
     /tmp/cc3zLDNg.s:110197  .debug_str:00000000000116da .LASF6191
     /tmp/cc3zLDNg.s:121631  .debug_str:000000000003f5c1 .LASF6192
     /tmp/cc3zLDNg.s:123585  .debug_str:00000000000478c5 .LASF6193
     /tmp/cc3zLDNg.s:119857  .debug_str:000000000003871e .LASF6194
     /tmp/cc3zLDNg.s:113919  .debug_str:00000000000206ff .LASF6195
     /tmp/cc3zLDNg.s:120849  .debug_str:000000000003c109 .LASF6196
     /tmp/cc3zLDNg.s:120851  .debug_str:000000000003c10f .LASF6197
     /tmp/cc3zLDNg.s:111873  .debug_str:0000000000018234 .LASF6198
     /tmp/cc3zLDNg.s:125263  .debug_str:000000000004e6bf .LASF6199
     /tmp/cc3zLDNg.s:118387  .debug_str:000000000003244f .LASF6200
     /tmp/cc3zLDNg.s:113001  .debug_str:000000000001c909 .LASF6201
     /tmp/cc3zLDNg.s:118223  .debug_str:0000000000031ab8 .LASF6202
     /tmp/cc3zLDNg.s:123063  .debug_str:00000000000457bd .LASF6203
     /tmp/cc3zLDNg.s:123283  .debug_str:00000000000465cf .LASF6204
     /tmp/cc3zLDNg.s:107949  .debug_str:0000000000008af2 .LASF6205
     /tmp/cc3zLDNg.s:106897  .debug_str:00000000000045df .LASF6206
     /tmp/cc3zLDNg.s:119639  .debug_str:0000000000037948 .LASF6207
     /tmp/cc3zLDNg.s:119641  .debug_str:0000000000037959 .LASF6208
     /tmp/cc3zLDNg.s:119643  .debug_str:000000000003796a .LASF6209
     /tmp/cc3zLDNg.s:119645  .debug_str:000000000003797b .LASF6210
     /tmp/cc3zLDNg.s:119647  .debug_str:000000000003798c .LASF6211
     /tmp/cc3zLDNg.s:125825  .debug_str:0000000000050d14 .LASF6212
     /tmp/cc3zLDNg.s:125827  .debug_str:0000000000050d24 .LASF6213
     /tmp/cc3zLDNg.s:125829  .debug_str:0000000000050d34 .LASF6214
     /tmp/cc3zLDNg.s:113643  .debug_str:000000000001f3d1 .LASF6215
     /tmp/cc3zLDNg.s:120103  .debug_str:000000000003964e .LASF6216
     /tmp/cc3zLDNg.s:113415  .debug_str:000000000001e396 .LASF6217
     /tmp/cc3zLDNg.s:119649  .debug_str:000000000003799d .LASF6218
     /tmp/cc3zLDNg.s:114453  .debug_str:0000000000022b85 .LASF6219
     /tmp/cc3zLDNg.s:124581  .debug_str:000000000004b96e .LASF6220
     /tmp/cc3zLDNg.s:114465  .debug_str:0000000000022be5 .LASF6221
     /tmp/cc3zLDNg.s:112501  .debug_str:000000000001aa9e .LASF6222
     /tmp/cc3zLDNg.s:112503  .debug_str:000000000001aab0 .LASF6223
     /tmp/cc3zLDNg.s:121545  .debug_str:000000000003eef1 .LASF6224
     /tmp/cc3zLDNg.s:121549  .debug_str:000000000003ef24 .LASF6225
     /tmp/cc3zLDNg.s:112509  .debug_str:000000000001aada .LASF6226
     /tmp/cc3zLDNg.s:112511  .debug_str:000000000001aaec .LASF6227
     /tmp/cc3zLDNg.s:115741  .debug_str:0000000000027bc5 .LASF6228
     /tmp/cc3zLDNg.s:122241  .debug_str:0000000000041ba1 .LASF6229
     /tmp/cc3zLDNg.s:123513  .debug_str:0000000000047422 .LASF6230
     /tmp/cc3zLDNg.s:120019  .debug_str:00000000000390a8 .LASF6231
     /tmp/cc3zLDNg.s:106423  .debug_str:00000000000025e2 .LASF6232
     /tmp/cc3zLDNg.s:106871  .debug_str:000000000000441b .LASF6233
     /tmp/cc3zLDNg.s:107285  .debug_str:0000000000005e71 .LASF6234
     /tmp/cc3zLDNg.s:124023  .debug_str:00000000000494dd .LASF6235
     /tmp/cc3zLDNg.s:106821  .debug_str:000000000000406a .LASF6236
     /tmp/cc3zLDNg.s:119481  .debug_str:0000000000036dfc .LASF6237
     /tmp/cc3zLDNg.s:106425  .debug_str:00000000000025ec .LASF6238
     /tmp/cc3zLDNg.s:109299  .debug_str:000000000000e528 .LASF6239
     /tmp/cc3zLDNg.s:116013  .debug_str:0000000000028cd2 .LASF6240
     /tmp/cc3zLDNg.s:107839  .debug_str:0000000000008350 .LASF6241
     /tmp/cc3zLDNg.s:106127  .debug_str:00000000000010dd .LASF6242
     /tmp/cc3zLDNg.s:111967  .debug_str:00000000000188b8 .LASF6243
     /tmp/cc3zLDNg.s:117157  .debug_str:000000000002d5d2 .LASF6244
     /tmp/cc3zLDNg.s:114763  .debug_str:0000000000023f8a .LASF6245
     /tmp/cc3zLDNg.s:110127  .debug_str:00000000000112a2 .LASF6246
     /tmp/cc3zLDNg.s:112515  .debug_str:000000000001ab21 .LASF6247
     /tmp/cc3zLDNg.s:112517  .debug_str:000000000001ab33 .LASF6248
     /tmp/cc3zLDNg.s:112579  .debug_str:000000000001af77 .LASF6249
     /tmp/cc3zLDNg.s:112581  .debug_str:000000000001af89 .LASF6250
     /tmp/cc3zLDNg.s:112583  .debug_str:000000000001af9b .LASF6251
     /tmp/cc3zLDNg.s:112585  .debug_str:000000000001afad .LASF6252
     /tmp/cc3zLDNg.s:112587  .debug_str:000000000001afbf .LASF6253
     /tmp/cc3zLDNg.s:112589  .debug_str:000000000001afd1 .LASF6254
     /tmp/cc3zLDNg.s:112591  .debug_str:000000000001afe3 .LASF6255
     /tmp/cc3zLDNg.s:109095  .debug_str:000000000000d97a .LASF6256
     /tmp/cc3zLDNg.s:118135  .debug_str:00000000000314a6 .LASF6257
     /tmp/cc3zLDNg.s:122549  .debug_str:00000000000432d2 .LASF6258
     /tmp/cc3zLDNg.s:109507  .debug_str:000000000000f03e .LASF6259
     /tmp/cc3zLDNg.s:112145  .debug_str:00000000000192ac .LASF6260
     /tmp/cc3zLDNg.s:124761  .debug_str:000000000004c544 .LASF6261
     /tmp/cc3zLDNg.s:111381  .debug_str:0000000000016269 .LASF6262
     /tmp/cc3zLDNg.s:119411  .debug_str:0000000000036908 .LASF6263
     /tmp/cc3zLDNg.s:106307  .debug_str:0000000000001e6f .LASF6264
     /tmp/cc3zLDNg.s:106309  .debug_str:0000000000001e7d .LASF6265
     /tmp/cc3zLDNg.s:112429  .debug_str:000000000001a627 .LASF6266
     /tmp/cc3zLDNg.s:115267  .debug_str:0000000000026004 .LASF6267
     /tmp/cc3zLDNg.s:115269  .debug_str:0000000000026012 .LASF6268
     /tmp/cc3zLDNg.s:107143  .debug_str:000000000000556e .LASF6269
     /tmp/cc3zLDNg.s:112593  .debug_str:000000000001aff5 .LASF6270
     /tmp/cc3zLDNg.s:112595  .debug_str:000000000001b007 .LASF6271
     /tmp/cc3zLDNg.s:112597  .debug_str:000000000001b019 .LASF6272
     /tmp/cc3zLDNg.s:112675  .debug_str:000000000001b5b3 .LASF6273
     /tmp/cc3zLDNg.s:112677  .debug_str:000000000001b5c5 .LASF6274
     /tmp/cc3zLDNg.s:112679  .debug_str:000000000001b5d7 .LASF6275
     /tmp/cc3zLDNg.s:108277  .debug_str:000000000000a15c .LASF6276
     /tmp/cc3zLDNg.s:112857  .debug_str:000000000001c045 .LASF6277
     /tmp/cc3zLDNg.s:113547  .debug_str:000000000001ed1f .LASF6278
     /tmp/cc3zLDNg.s:121753  .debug_str:000000000003fd9f .LASF6279
     /tmp/cc3zLDNg.s:112883  .debug_str:000000000001c15c .LASF6280
     /tmp/cc3zLDNg.s:115997  .debug_str:0000000000028bc6 .LASF6281
     /tmp/cc3zLDNg.s:116447  .debug_str:000000000002a97d .LASF6282
     /tmp/cc3zLDNg.s:121667  .debug_str:000000000003f7f3 .LASF6283
     /tmp/cc3zLDNg.s:112681  .debug_str:000000000001b5e9 .LASF6284
     /tmp/cc3zLDNg.s:112683  .debug_str:000000000001b5fb .LASF6285
     /tmp/cc3zLDNg.s:109373  .debug_str:000000000000e91d .LASF6286
     /tmp/cc3zLDNg.s:114149  .debug_str:000000000002177c .LASF6287
     /tmp/cc3zLDNg.s:124129  .debug_str:0000000000049c20 .LASF6288
     /tmp/cc3zLDNg.s:118599  .debug_str:0000000000033197 .LASF6289
     /tmp/cc3zLDNg.s:112685  .debug_str:000000000001b60d .LASF6290
     /tmp/cc3zLDNg.s:112687  .debug_str:000000000001b61f .LASF6291
     /tmp/cc3zLDNg.s:112689  .debug_str:000000000001b631 .LASF6292
     /tmp/cc3zLDNg.s:112691  .debug_str:000000000001b643 .LASF6293
     /tmp/cc3zLDNg.s:112693  .debug_str:000000000001b655 .LASF6294
     /tmp/cc3zLDNg.s:112771  .debug_str:000000000001bb4f .LASF6295
     /tmp/cc3zLDNg.s:112773  .debug_str:000000000001bb61 .LASF6296
     /tmp/cc3zLDNg.s:121999  .debug_str:0000000000040cb7 .LASF6297
     /tmp/cc3zLDNg.s:122003  .debug_str:0000000000040cee .LASF6298
     /tmp/cc3zLDNg.s:112779  .debug_str:000000000001bb89 .LASF6299
     /tmp/cc3zLDNg.s:112781  .debug_str:000000000001bb9b .LASF6300
     /tmp/cc3zLDNg.s:112783  .debug_str:000000000001bbad .LASF6301
     /tmp/cc3zLDNg.s:112785  .debug_str:000000000001bbbf .LASF6302
     /tmp/cc3zLDNg.s:112787  .debug_str:000000000001bbd1 .LASF6303
     /tmp/cc3zLDNg.s:111031  .debug_str:0000000000014ca2 .LASF6304
     /tmp/cc3zLDNg.s:112863  .debug_str:000000000001c097 .LASF6305
     /tmp/cc3zLDNg.s:120727  .debug_str:000000000003b8a7 .LASF6306
     /tmp/cc3zLDNg.s:112867  .debug_str:000000000001c0c2 .LASF6307
     /tmp/cc3zLDNg.s:111257  .debug_str:00000000000159fb .LASF6308
     /tmp/cc3zLDNg.s:112871  .debug_str:000000000001c0f0 .LASF6309
     /tmp/cc3zLDNg.s:112873  .debug_str:000000000001c102 .LASF6310
     /tmp/cc3zLDNg.s:112875  .debug_str:000000000001c114 .LASF6311
     /tmp/cc3zLDNg.s:112877  .debug_str:000000000001c126 .LASF6312
     /tmp/cc3zLDNg.s:112879  .debug_str:000000000001c138 .LASF6313
     /tmp/cc3zLDNg.s:112881  .debug_str:000000000001c14a .LASF6314
     /tmp/cc3zLDNg.s:112963  .debug_str:000000000001c6c8 .LASF6315
     /tmp/cc3zLDNg.s:112965  .debug_str:000000000001c6da .LASF6316
     /tmp/cc3zLDNg.s:112967  .debug_str:000000000001c6ec .LASF6317
     /tmp/cc3zLDNg.s:122331  .debug_str:0000000000042206 .LASF6318
     /tmp/cc3zLDNg.s:112971  .debug_str:000000000001c711 .LASF6319
     /tmp/cc3zLDNg.s:122339  .debug_str:0000000000042292 .LASF6320
     /tmp/cc3zLDNg.s:112975  .debug_str:000000000001c73e .LASF6321
     /tmp/cc3zLDNg.s:122343  .debug_str:00000000000422d5 .LASF6322
     /tmp/cc3zLDNg.s:112979  .debug_str:000000000001c75a .LASF6323
     /tmp/cc3zLDNg.s:118675  .debug_str:000000000003379a .LASF6324
     /tmp/cc3zLDNg.s:125865  .debug_str:0000000000050eee .LASF6325
     /tmp/cc3zLDNg.s:112977  .debug_str:000000000001c750 .LASF6326
     /tmp/cc3zLDNg.s:120321  .debug_str:000000000003a2d8 .LASF6327
     /tmp/cc3zLDNg.s:107225  .debug_str:0000000000005ad7 .LASF6328
     /tmp/cc3zLDNg.s:114627  .debug_str:0000000000023723 .LASF6329
     /tmp/cc3zLDNg.s:121867  .debug_str:000000000004041c .LASF6330
     /tmp/cc3zLDNg.s:112981  .debug_str:000000000001c76c .LASF6331
     /tmp/cc3zLDNg.s:113061  .debug_str:000000000001ccf1 .LASF6332
     /tmp/cc3zLDNg.s:113063  .debug_str:000000000001cd03 .LASF6333
     /tmp/cc3zLDNg.s:113065  .debug_str:000000000001cd15 .LASF6334
     /tmp/cc3zLDNg.s:113067  .debug_str:000000000001cd27 .LASF6335
     /tmp/cc3zLDNg.s:113847  .debug_str:000000000002028b .LASF6336
     /tmp/cc3zLDNg.s:124823  .debug_str:000000000004c94e .LASF6337
     /tmp/cc3zLDNg.s:106397  .debug_str:000000000000240f .LASF6338
     /tmp/cc3zLDNg.s:108113  .debug_str:000000000000960c .LASF6339
     /tmp/cc3zLDNg.s:110135  .debug_str:0000000000011307 .LASF6340
     /tmp/cc3zLDNg.s:111985  .debug_str:0000000000018979 .LASF6341
     /tmp/cc3zLDNg.s:116775  .debug_str:000000000002be4f .LASF6342
     /tmp/cc3zLDNg.s:115033  .debug_str:00000000000251ed .LASF6343
     /tmp/cc3zLDNg.s:111799  .debug_str:0000000000017c96 .LASF6344
     /tmp/cc3zLDNg.s:109035  .debug_str:000000000000d5ef .LASF6345
     /tmp/cc3zLDNg.s:107597  .debug_str:00000000000073ff .LASF6346
     /tmp/cc3zLDNg.s:113685  .debug_str:000000000001f675 .LASF6347
     /tmp/cc3zLDNg.s:114773  .debug_str:0000000000023ff0 .LASF6348
     /tmp/cc3zLDNg.s:116643  .debug_str:000000000002b66e .LASF6349
     /tmp/cc3zLDNg.s:124953  .debug_str:000000000004d2b2 .LASF6350
     /tmp/cc3zLDNg.s:116921  .debug_str:000000000002c783 .LASF6351
     /tmp/cc3zLDNg.s:108663  .debug_str:000000000000bc87 .LASF6352
     /tmp/cc3zLDNg.s:121087  .debug_str:000000000003d0b5 .LASF6353
     /tmp/cc3zLDNg.s:113051  .debug_str:000000000001cc23 .LASF6354
     /tmp/cc3zLDNg.s:122387  .debug_str:0000000000042743 .LASF6355
     /tmp/cc3zLDNg.s:110697  .debug_str:000000000001379e .LASF6356
     /tmp/cc3zLDNg.s:113069  .debug_str:000000000001cd39 .LASF6357
     /tmp/cc3zLDNg.s:113071  .debug_str:000000000001cd4b .LASF6358
     /tmp/cc3zLDNg.s:113073  .debug_str:000000000001cd5d .LASF6359
     /tmp/cc3zLDNg.s:113075  .debug_str:000000000001cd6f .LASF6360
     /tmp/cc3zLDNg.s:111781  .debug_str:0000000000017b69 .LASF6361
     /tmp/cc3zLDNg.s:113079  .debug_str:000000000001ce1f .LASF6362
     /tmp/cc3zLDNg.s:113149  .debug_str:000000000001d2ed .LASF6363
     /tmp/cc3zLDNg.s:113151  .debug_str:000000000001d2ff .LASF6364
     /tmp/cc3zLDNg.s:111999  .debug_str:0000000000018a86 .LASF6365
     /tmp/cc3zLDNg.s:106665  .debug_str:0000000000003529 .LASF6366
     /tmp/cc3zLDNg.s:110083  .debug_str:0000000000010fb4 .LASF6367
     /tmp/cc3zLDNg.s:108441  .debug_str:000000000000acbb .LASF6368
     /tmp/cc3zLDNg.s:115347  .debug_str:0000000000026484 .LASF6369
     /tmp/cc3zLDNg.s:122617  .debug_str:0000000000043a12 .LASF6370
     /tmp/cc3zLDNg.s:109567  .debug_str:000000000000f2b3 .LASF6371
     /tmp/cc3zLDNg.s:117093  .debug_str:000000000002d211 .LASF6372
     /tmp/cc3zLDNg.s:124255  .debug_str:000000000004a432 .LASF6373
     /tmp/cc3zLDNg.s:113155  .debug_str:000000000001d32d .LASF6374
     /tmp/cc3zLDNg.s:113157  .debug_str:000000000001d33f .LASF6375
     /tmp/cc3zLDNg.s:111675  .debug_str:00000000000174a9 .LASF6376
     /tmp/cc3zLDNg.s:110543  .debug_str:0000000000012c55 .LASF6377
     /tmp/cc3zLDNg.s:111661  .debug_str:00000000000173fa .LASF6378
     /tmp/cc3zLDNg.s:108077  .debug_str:000000000000935e .LASF6379
     /tmp/cc3zLDNg.s:113617  .debug_str:000000000001f1a9 .LASF6380
     /tmp/cc3zLDNg.s:120267  .debug_str:0000000000039f4f .LASF6381
     /tmp/cc3zLDNg.s:112137  .debug_str:0000000000019227 .LASF6382
     /tmp/cc3zLDNg.s:124613  .debug_str:000000000004bb8d .LASF6383
     /tmp/cc3zLDNg.s:110667  .debug_str:00000000000134f2 .LASF6384
     /tmp/cc3zLDNg.s:109983  .debug_str:0000000000010a27 .LASF6385
     /tmp/cc3zLDNg.s:116857  .debug_str:000000000002c2cc .LASF6386
     /tmp/cc3zLDNg.s:113953  .debug_str:00000000000209ba .LASF6387
     /tmp/cc3zLDNg.s:114557  .debug_str:000000000002322a .LASF6388
     /tmp/cc3zLDNg.s:108047  .debug_str:0000000000009176 .LASF6389
     /tmp/cc3zLDNg.s:106759  .debug_str:0000000000003c04 .LASF6390
     /tmp/cc3zLDNg.s:118465  .debug_str:00000000000329c1 .LASF6391
     /tmp/cc3zLDNg.s:122293  .debug_str:0000000000041ef7 .LASF6392
     /tmp/cc3zLDNg.s:106799  .debug_str:0000000000003eab .LASF6393
     /tmp/cc3zLDNg.s:125337  .debug_str:000000000004ec42 .LASF6394
     /tmp/cc3zLDNg.s:121819  .debug_str:0000000000040216 .LASF6395
     /tmp/cc3zLDNg.s:117873  .debug_str:00000000000303aa .LASF6396
     /tmp/cc3zLDNg.s:105981  .debug_str:0000000000000736 .LASF6397
     /tmp/cc3zLDNg.s:118695  .debug_str:00000000000338b4 .LASF6398
     /tmp/cc3zLDNg.s:123491  .debug_str:00000000000472ee .LASF6399
     /tmp/cc3zLDNg.s:112095  .debug_str:0000000000019070 .LASF6400
     /tmp/cc3zLDNg.s:118749  .debug_str:0000000000033c78 .LASF6401
     /tmp/cc3zLDNg.s:118685  .debug_str:000000000003383a .LASF6402
     /tmp/cc3zLDNg.s:114345  .debug_str:000000000002240f .LASF6403
     /tmp/cc3zLDNg.s:118467  .debug_str:00000000000329d8 .LASF6404
     /tmp/cc3zLDNg.s:119209  .debug_str:0000000000035a38 .LASF6405
     /tmp/cc3zLDNg.s:119441  .debug_str:0000000000036b96 .LASF6406
     /tmp/cc3zLDNg.s:118713  .debug_str:00000000000339ef .LASF6407
     /tmp/cc3zLDNg.s:125165  .debug_str:000000000004e044 .LASF6408
     /tmp/cc3zLDNg.s:108351  .debug_str:000000000000a609 .LASF6409
     /tmp/cc3zLDNg.s:111531  .debug_str:0000000000016af0 .LASF6410
     /tmp/cc3zLDNg.s:114321  .debug_str:000000000002229d .LASF6411
     /tmp/cc3zLDNg.s:106957  .debug_str:0000000000004988 .LASF6412
     /tmp/cc3zLDNg.s:117575  .debug_str:000000000002ef9a .LASF6413
     /tmp/cc3zLDNg.s:119483  .debug_str:0000000000036e04 .LASF6414
     /tmp/cc3zLDNg.s:117177  .debug_str:000000000002d714 .LASF6415
     /tmp/cc3zLDNg.s:117891  .debug_str:000000000003055e .LASF6416
     /tmp/cc3zLDNg.s:118631  .debug_str:00000000000333dc .LASF6417
     /tmp/cc3zLDNg.s:117603  .debug_str:000000000002f18d .LASF6418
     /tmp/cc3zLDNg.s:124019  .debug_str:000000000004948d .LASF6419
     /tmp/cc3zLDNg.s:107799  .debug_str:000000000000809b .LASF6420
     /tmp/cc3zLDNg.s:110351  .debug_str:0000000000011ff6 .LASF6421
     /tmp/cc3zLDNg.s:113153  .debug_str:000000000001d311 .LASF6422
     /tmp/cc3zLDNg.s:106023  .debug_str:00000000000009e5 .LASF6423
     /tmp/cc3zLDNg.s:120993  .debug_str:000000000003cb3c .LASF6424
     /tmp/cc3zLDNg.s:122411  .debug_str:00000000000428be .LASF6425
     /tmp/cc3zLDNg.s:124311  .debug_str:000000000004a7e7 .LASF6426
     /tmp/cc3zLDNg.s:116471  .debug_str:000000000002aaff .LASF6427
     /tmp/cc3zLDNg.s:118735  .debug_str:0000000000033ba3 .LASF6428
     /tmp/cc3zLDNg.s:110451  .debug_str:00000000000126c9 .LASF6429
     /tmp/cc3zLDNg.s:108371  .debug_str:000000000000a7b7 .LASF6430
     /tmp/cc3zLDNg.s:111311  .debug_str:0000000000015d13 .LASF6431
     /tmp/cc3zLDNg.s:106215  .debug_str:00000000000016b1 .LASF6432
     /tmp/cc3zLDNg.s:120213  .debug_str:0000000000039cd0 .LASF6433
     /tmp/cc3zLDNg.s:117915  .debug_str:00000000000306cf .LASF6434
     /tmp/cc3zLDNg.s:110741  .debug_str:0000000000013aa7 .LASF6435
     /tmp/cc3zLDNg.s:124637  .debug_str:000000000004bd5e .LASF6436
     /tmp/cc3zLDNg.s:106139  .debug_str:0000000000001183 .LASF6437
     /tmp/cc3zLDNg.s:114717  .debug_str:0000000000023c51 .LASF6438
     /tmp/cc3zLDNg.s:111925  .debug_str:00000000000185d2 .LASF6439
     /tmp/cc3zLDNg.s:123713  .debug_str:0000000000048072 .LASF6440
     /tmp/cc3zLDNg.s:113363  .debug_str:000000000001e04c .LASF6441
     /tmp/cc3zLDNg.s:117605  .debug_str:000000000002f1b4 .LASF6442
     /tmp/cc3zLDNg.s:125563  .debug_str:000000000004fc1f .LASF6443
     /tmp/cc3zLDNg.s:123279  .debug_str:0000000000046593 .LASF6444
     /tmp/cc3zLDNg.s:110309  .debug_str:0000000000011d30 .LASF6445
     /tmp/cc3zLDNg.s:122107  .debug_str:000000000004137e .LASF6446
     /tmp/cc3zLDNg.s:111731  .debug_str:00000000000177e5 .LASF6447
     /tmp/cc3zLDNg.s:107055  .debug_str:0000000000004feb .LASF6448
     /tmp/cc3zLDNg.s:106055  .debug_str:0000000000000bf3 .LASF6449
     /tmp/cc3zLDNg.s:112907  .debug_str:000000000001c2c7 .LASF6450
     /tmp/cc3zLDNg.s:124051  .debug_str:00000000000496a8 .LASF6451
     /tmp/cc3zLDNg.s:125665  .debug_str:00000000000502de .LASF6452
     /tmp/cc3zLDNg.s:120261  .debug_str:0000000000039ed3 .LASF6453
     /tmp/cc3zLDNg.s:109069  .debug_str:000000000000d819 .LASF6454
     /tmp/cc3zLDNg.s:109263  .debug_str:000000000000e28d .LASF6455
     /tmp/cc3zLDNg.s:125455  .debug_str:000000000004f37d .LASF6456
     /tmp/cc3zLDNg.s:122983  .debug_str:000000000004528f .LASF6457
     /tmp/cc3zLDNg.s:107929  .debug_str:000000000000898a .LASF6458
     /tmp/cc3zLDNg.s:106625  .debug_str:0000000000003329 .LASF6459
     /tmp/cc3zLDNg.s:108427  .debug_str:000000000000abd8 .LASF6460
     /tmp/cc3zLDNg.s:111649  .debug_str:0000000000017329 .LASF6461
     /tmp/cc3zLDNg.s:121249  .debug_str:000000000003dbfd .LASF6462
     /tmp/cc3zLDNg.s:108019  .debug_str:0000000000008f91 .LASF6463
     /tmp/cc3zLDNg.s:107199  .debug_str:000000000000592c .LASF6464
     /tmp/cc3zLDNg.s:120089  .debug_str:0000000000039568 .LASF6465
     /tmp/cc3zLDNg.s:120025  .debug_str:0000000000039115 .LASF6466
     /tmp/cc3zLDNg.s:120501  .debug_str:000000000003abab .LASF6467
     /tmp/cc3zLDNg.s:106917  .debug_str:00000000000046ad .LASF6468
     /tmp/cc3zLDNg.s:116157  .debug_str:000000000002965f .LASF6469
     /tmp/cc3zLDNg.s:124971  .debug_str:000000000004d3cc .LASF6470
     /tmp/cc3zLDNg.s:116747  .debug_str:000000000002bc3d .LASF6471
     /tmp/cc3zLDNg.s:111483  .debug_str:0000000000016820 .LASF6472
     /tmp/cc3zLDNg.s:109583  .debug_str:000000000000f3bd .LASF6473
     /tmp/cc3zLDNg.s:107237  .debug_str:0000000000005ba2 .LASF6474
     /tmp/cc3zLDNg.s:122457  .debug_str:0000000000042cf7 .LASF6475
     /tmp/cc3zLDNg.s:121253  .debug_str:000000000003dc5e .LASF6476
     /tmp/cc3zLDNg.s:120123  .debug_str:0000000000039792 .LASF6477
     /tmp/cc3zLDNg.s:109319  .debug_str:000000000000e5f3 .LASF6478
     /tmp/cc3zLDNg.s:114255  .debug_str:0000000000021e14 .LASF6479
     /tmp/cc3zLDNg.s:106391  .debug_str:00000000000023d0 .LASF6480
     /tmp/cc3zLDNg.s:122893  .debug_str:0000000000044c24 .LASF6481
     /tmp/cc3zLDNg.s:112051  .debug_str:0000000000018e05 .LASF6482
     /tmp/cc3zLDNg.s:118849  .debug_str:000000000003430f .LASF6483
     /tmp/cc3zLDNg.s:108207  .debug_str:0000000000009cac .LASF6484
     /tmp/cc3zLDNg.s:116059  .debug_str:0000000000028f9d .LASF6485
     /tmp/cc3zLDNg.s:110101  .debug_str:00000000000110d3 .LASF6486
     /tmp/cc3zLDNg.s:121333  .debug_str:000000000003e12a .LASF6487
     /tmp/cc3zLDNg.s:125477  .debug_str:000000000004f55f .LASF6488
     /tmp/cc3zLDNg.s:126045  .debug_str:0000000000051b8f .LASF6489
     /tmp/cc3zLDNg.s:119193  .debug_str:0000000000035945 .LASF6490
     /tmp/cc3zLDNg.s:115223  .debug_str:0000000000025d73 .LASF6491
     /tmp/cc3zLDNg.s:119195  .debug_str:0000000000035951 .LASF6492
     /tmp/cc3zLDNg.s:120647  .debug_str:000000000003b3ee .LASF6493
     /tmp/cc3zLDNg.s:116885  .debug_str:000000000002c554 .LASF6494
     /tmp/cc3zLDNg.s:113723  .debug_str:000000000001f8b8 .LASF6495
     /tmp/cc3zLDNg.s:113837  .debug_str:00000000000201a1 .LASF6496
     /tmp/cc3zLDNg.s:118363  .debug_str:00000000000322e3 .LASF6497
     /tmp/cc3zLDNg.s:108153  .debug_str:000000000000987a .LASF6498
     /tmp/cc3zLDNg.s:113615  .debug_str:000000000001f1a1 .LASF6499
     /tmp/cc3zLDNg.s:108337  .debug_str:000000000000a5b0 .LASF6500
     /tmp/cc3zLDNg.s:113475  .debug_str:000000000001e801 .LASF6501
     /tmp/cc3zLDNg.s:108121  .debug_str:0000000000009673 .LASF6502
     /tmp/cc3zLDNg.s:116749  .debug_str:000000000002bc59 .LASF6503
     /tmp/cc3zLDNg.s:113301  .debug_str:000000000001dc60 .LASF6504
     /tmp/cc3zLDNg.s:124265  .debug_str:000000000004a4dd .LASF6505
     /tmp/cc3zLDNg.s:107489  .debug_str:0000000000006bcf .LASF6506
     /tmp/cc3zLDNg.s:119775  .debug_str:000000000003819b .LASF6507
     /tmp/cc3zLDNg.s:125035  .debug_str:000000000004d7de .LASF6508
     /tmp/cc3zLDNg.s:125365  .debug_str:000000000004ede6 .LASF6509
     /tmp/cc3zLDNg.s:106895  .debug_str:00000000000045ca .LASF6510
     /tmp/cc3zLDNg.s:125381  .debug_str:000000000004ee93 .LASF6511
     /tmp/cc3zLDNg.s:108783  .debug_str:000000000000c4e7 .LASF6512
     /tmp/cc3zLDNg.s:114817  .debug_str:000000000002439e .LASF6513
     /tmp/cc3zLDNg.s:109309  .debug_str:000000000000e5bc .LASF6514
     /tmp/cc3zLDNg.s:114941  .debug_str:0000000000024b63 .LASF6515
     /tmp/cc3zLDNg.s:117411  .debug_str:000000000002e4d8 .LASF6516
     /tmp/cc3zLDNg.s:125707  .debug_str:0000000000050546 .LASF6517
     /tmp/cc3zLDNg.s:114879  .debug_str:000000000002477c .LASF6518
     /tmp/cc3zLDNg.s:115891  .debug_str:0000000000028470 .LASF6519
     /tmp/cc3zLDNg.s:112247  .debug_str:0000000000019953 .LASF6520
     /tmp/cc3zLDNg.s:112249  .debug_str:0000000000019962 .LASF6521
     /tmp/cc3zLDNg.s:112451  .debug_str:000000000001a77c .LASF6522
     /tmp/cc3zLDNg.s:111501  .debug_str:000000000001690b .LASF6523
     /tmp/cc3zLDNg.s:119067  .debug_str:00000000000351d9 .LASF6524
     /tmp/cc3zLDNg.s:113693  .debug_str:000000000001f70d .LASF6525
     /tmp/cc3zLDNg.s:109659  .debug_str:000000000000f799 .LASF6526
     /tmp/cc3zLDNg.s:109661  .debug_str:000000000000f7a8 .LASF6527
     /tmp/cc3zLDNg.s:111863  .debug_str:0000000000018181 .LASF6528
     /tmp/cc3zLDNg.s:115305  .debug_str:00000000000261d9 .LASF6529
     /tmp/cc3zLDNg.s:122703  .debug_str:000000000004407e .LASF6530
     /tmp/cc3zLDNg.s:122083  .debug_str:0000000000041227 .LASF6531
     /tmp/cc3zLDNg.s:113695  .debug_str:000000000001f717 .LASF6532
     /tmp/cc3zLDNg.s:107939  .debug_str:0000000000008a68 .LASF6533
     /tmp/cc3zLDNg.s:115419  .debug_str:00000000000267bc .LASF6534
     /tmp/cc3zLDNg.s:124215  .debug_str:000000000004a1a3 .LASF6535
     /tmp/cc3zLDNg.s:112793  .debug_str:000000000001bc2c .LASF6536
     /tmp/cc3zLDNg.s:115071  .debug_str:0000000000025445 .LASF6537
     /tmp/cc3zLDNg.s:123005  .debug_str:00000000000453c5 .LASF6538
     /tmp/cc3zLDNg.s:117735  .debug_str:000000000002fa69 .LASF6539
     /tmp/cc3zLDNg.s:123915  .debug_str:0000000000048d8a .LASF6540
     /tmp/cc3zLDNg.s:106847  .debug_str:0000000000004220 .LASF6541
     /tmp/cc3zLDNg.s:110011  .debug_str:0000000000010c52 .LASF6542
     /tmp/cc3zLDNg.s:120725  .debug_str:000000000003b89a .LASF6543
     /tmp/cc3zLDNg.s:123751  .debug_str:0000000000048320 .LASF6544
     /tmp/cc3zLDNg.s:114975  .debug_str:0000000000024dc0 .LASF6545
     /tmp/cc3zLDNg.s:122245  .debug_str:0000000000041bdd .LASF6546
     /tmp/cc3zLDNg.s:123221  .debug_str:0000000000046137 .LASF6547
     /tmp/cc3zLDNg.s:113261  .debug_str:000000000001d9d2 .LASF6548
     /tmp/cc3zLDNg.s:125755  .debug_str:000000000005080d .LASF6549
     /tmp/cc3zLDNg.s:114363  .debug_str:00000000000225c1 .LASF6550
     /tmp/cc3zLDNg.s:117273  .debug_str:000000000002dd3a .LASF6551
     /tmp/cc3zLDNg.s:108503  .debug_str:000000000000b0ea .LASF6552
     /tmp/cc3zLDNg.s:107395  .debug_str:000000000000653b .LASF6553
     /tmp/cc3zLDNg.s:107263  .debug_str:0000000000005ceb .LASF6554
     /tmp/cc3zLDNg.s:109059  .debug_str:000000000000d79c .LASF6555
     /tmp/cc3zLDNg.s:123227  .debug_str:00000000000461b2 .LASF6556
     /tmp/cc3zLDNg.s:118829  .debug_str:00000000000341ee .LASF6557
     /tmp/cc3zLDNg.s:122915  .debug_str:0000000000044da1 .LASF6558
     /tmp/cc3zLDNg.s:124633  .debug_str:000000000004bd1c .LASF6559
     /tmp/cc3zLDNg.s:117279  .debug_str:000000000002dd88 .LASF6560
     /tmp/cc3zLDNg.s:123891  .debug_str:0000000000048bda .LASF6561
     /tmp/cc3zLDNg.s:125353  .debug_str:000000000004ed3c .LASF6562
     /tmp/cc3zLDNg.s:119893  .debug_str:00000000000388f2 .LASF6563
     /tmp/cc3zLDNg.s:116513  .debug_str:000000000002add7 .LASF6564
     /tmp/cc3zLDNg.s:116525  .debug_str:000000000002ae9f .LASF6565
     /tmp/cc3zLDNg.s:109137  .debug_str:000000000000dc22 .LASF6566
     /tmp/cc3zLDNg.s:123423  .debug_str:0000000000046dd3 .LASF6567
     /tmp/cc3zLDNg.s:123191  .debug_str:0000000000045fb6 .LASF6568
     /tmp/cc3zLDNg.s:123425  .debug_str:0000000000046ddd .LASF6569
     /tmp/cc3zLDNg.s:124859  .debug_str:000000000004cc76 .LASF6570
     /tmp/cc3zLDNg.s:124867  .debug_str:000000000004ccaf .LASF6571
     /tmp/cc3zLDNg.s:122629  .debug_str:0000000000043aea .LASF6572
     /tmp/cc3zLDNg.s:121557  .debug_str:000000000003efba .LASF6573
     /tmp/cc3zLDNg.s:108865  .debug_str:000000000000c9db .LASF6574
     /tmp/cc3zLDNg.s:118327  .debug_str:0000000000032090 .LASF6575
     /tmp/cc3zLDNg.s:109311  .debug_str:000000000000e5cb .LASF6576
     /tmp/cc3zLDNg.s:109313  .debug_str:000000000000e5d5 .LASF6577
     /tmp/cc3zLDNg.s:114437  .debug_str:0000000000022ab6 .LASF6578
     /tmp/cc3zLDNg.s:108861  .debug_str:000000000000c971 .LASF6579
     /tmp/cc3zLDNg.s:125845  .debug_str:0000000000050e17 .LASF6580
     /tmp/cc3zLDNg.s:110763  .debug_str:0000000000013bee .LASF6581
     /tmp/cc3zLDNg.s:109315  .debug_str:000000000000e5df .LASF6582
     /tmp/cc3zLDNg.s:106531  .debug_str:0000000000002cc5 .LASF6583
     /tmp/cc3zLDNg.s:109317  .debug_str:000000000000e5e9 .LASF6584
     /tmp/cc3zLDNg.s:111403  .debug_str:00000000000163e5 .LASF6585
     /tmp/cc3zLDNg.s:119789  .debug_str:0000000000038279 .LASF6586
     /tmp/cc3zLDNg.s:109401  .debug_str:000000000000eb08 .LASF6587
     /tmp/cc3zLDNg.s:113921  .debug_str:000000000002070b .LASF6588
     /tmp/cc3zLDNg.s:109403  .debug_str:000000000000eb12 .LASF6589
     /tmp/cc3zLDNg.s:118297  .debug_str:0000000000031f1d .LASF6590
     /tmp/cc3zLDNg.s:109677  .debug_str:000000000000f972 .LASF6591
     /tmp/cc3zLDNg.s:120471  .debug_str:000000000003aa17 .LASF6592
     /tmp/cc3zLDNg.s:108323  .debug_str:000000000000a4f1 .LASF6593
     /tmp/cc3zLDNg.s:123593  .debug_str:0000000000047946 .LASF6594
     /tmp/cc3zLDNg.s:121211  .debug_str:000000000003d99d .LASF6595
     /tmp/cc3zLDNg.s:109407  .debug_str:000000000000eb35 .LASF6596
     /tmp/cc3zLDNg.s:108949  .debug_str:000000000000d033 .LASF6597
     /tmp/cc3zLDNg.s:117327  .debug_str:000000000002e029 .LASF6598
     /tmp/cc3zLDNg.s:109409  .debug_str:000000000000eb3f .LASF6599
     /tmp/cc3zLDNg.s:108089  .debug_str:0000000000009453 .LASF6600
     /tmp/cc3zLDNg.s:122149  .debug_str:000000000004161d .LASF6601
     /tmp/cc3zLDNg.s:110479  .debug_str:0000000000012888 .LASF6602
     /tmp/cc3zLDNg.s:124857  .debug_str:000000000004cc4b .LASF6603
     /tmp/cc3zLDNg.s:118259  .debug_str:0000000000031cee .LASF6604
     /tmp/cc3zLDNg.s:107859  .debug_str:00000000000084c0 .LASF6605
     /tmp/cc3zLDNg.s:109411  .debug_str:000000000000eb49 .LASF6606
     /tmp/cc3zLDNg.s:124749  .debug_str:000000000004c4cf .LASF6607
     /tmp/cc3zLDNg.s:109413  .debug_str:000000000000eb53 .LASF6608
     /tmp/cc3zLDNg.s:118821  .debug_str:000000000003416b .LASF6609
     /tmp/cc3zLDNg.s:106789  .debug_str:0000000000003e07 .LASF6610
     /tmp/cc3zLDNg.s:109415  .debug_str:000000000000eb5d .LASF6611
     /tmp/cc3zLDNg.s:116229  .debug_str:0000000000029b2d .LASF6612
     /tmp/cc3zLDNg.s:112427  .debug_str:000000000001a5fe .LASF6613
     /tmp/cc3zLDNg.s:107495  .debug_str:0000000000006c3b .LASF6614
     /tmp/cc3zLDNg.s:111391  .debug_str:0000000000016350 .LASF6615
     /tmp/cc3zLDNg.s:123133  .debug_str:0000000000045bf5 .LASF6616
     /tmp/cc3zLDNg.s:109417  .debug_str:000000000000eb67 .LASF6617
     /tmp/cc3zLDNg.s:116485  .debug_str:000000000002ac0a .LASF6618
     /tmp/cc3zLDNg.s:111243  .debug_str:0000000000015940 .LASF6619
     /tmp/cc3zLDNg.s:123559  .debug_str:000000000004770b .LASF6620
     /tmp/cc3zLDNg.s:111535  .debug_str:0000000000016b5c .LASF6621
     /tmp/cc3zLDNg.s:112753  .debug_str:000000000001ba60 .LASF6622
     /tmp/cc3zLDNg.s:124533  .debug_str:000000000004b6d4 .LASF6623
     /tmp/cc3zLDNg.s:106079  .debug_str:0000000000000da2 .LASF6624
     /tmp/cc3zLDNg.s:116025  .debug_str:0000000000028d94 .LASF6625
     /tmp/cc3zLDNg.s:122497  .debug_str:0000000000042fb6 .LASF6626
     /tmp/cc3zLDNg.s:116159  .debug_str:00000000000296a2 .LASF6627
     /tmp/cc3zLDNg.s:109601  .debug_str:000000000000f4db .LASF6628
     /tmp/cc3zLDNg.s:123549  .debug_str:0000000000047649 .LASF6629
     /tmp/cc3zLDNg.s:123835  .debug_str:0000000000048889 .LASF6630
     /tmp/cc3zLDNg.s:109483  .debug_str:000000000000ef2b .LASF6631
     /tmp/cc3zLDNg.s:108559  .debug_str:000000000000b530 .LASF6632
     /tmp/cc3zLDNg.s:107883  .debug_str:0000000000008627 .LASF6633
     /tmp/cc3zLDNg.s:110665  .debug_str:00000000000134eb .LASF6634
     /tmp/cc3zLDNg.s:110523  .debug_str:0000000000012b14 .LASF6635
     /tmp/cc3zLDNg.s:123233  .debug_str:000000000004622d .LASF6636
     /tmp/cc3zLDNg.s:121791  .debug_str:000000000004001e .LASF6637
     /tmp/cc3zLDNg.s:116269  .debug_str:0000000000029e78 .LASF6638
     /tmp/cc3zLDNg.s:108621  .debug_str:000000000000b983 .LASF6639
     /tmp/cc3zLDNg.s:122531  .debug_str:00000000000431cd .LASF6640
     /tmp/cc3zLDNg.s:113983  .debug_str:0000000000020c45 .LASF6641
     /tmp/cc3zLDNg.s:109211  .debug_str:000000000000e04f .LASF6642
     /tmp/cc3zLDNg.s:125589  .debug_str:000000000004fd75 .LASF6643
     /tmp/cc3zLDNg.s:110759  .debug_str:0000000000013bad .LASF6644
     /tmp/cc3zLDNg.s:109763  .debug_str:000000000000fe89 .LASF6645
     /tmp/cc3zLDNg.s:121917  .debug_str:00000000000407c1 .LASF6646
     /tmp/cc3zLDNg.s:109213  .debug_str:000000000000e059 .LASF6647
     /tmp/cc3zLDNg.s:113283  .debug_str:000000000001db3c .LASF6648
     /tmp/cc3zLDNg.s:117191  .debug_str:000000000002d7d6 .LASF6649
     /tmp/cc3zLDNg.s:116027  .debug_str:0000000000028dae .LASF6650
     /tmp/cc3zLDNg.s:118317  .debug_str:000000000003200b .LASF6651
     /tmp/cc3zLDNg.s:105973  .debug_str:00000000000006cd .LASF6652
     /tmp/cc3zLDNg.s:106663  .debug_str:0000000000003521 .LASF6653
     /tmp/cc3zLDNg.s:124785  .debug_str:000000000004c711 .LASF6654
     /tmp/cc3zLDNg.s:109361  .debug_str:000000000000e888 .LASF6655
     /tmp/cc3zLDNg.s:109215  .debug_str:000000000000e063 .LASF6656
     /tmp/cc3zLDNg.s:109217  .debug_str:000000000000e06d .LASF6657
     /tmp/cc3zLDNg.s:112847  .debug_str:000000000001bf84 .LASF6658
     /tmp/cc3zLDNg.s:123341  .debug_str:000000000004691c .LASF6659
     /tmp/cc3zLDNg.s:116977  .debug_str:000000000002ca64 .LASF6660
     /tmp/cc3zLDNg.s:118755  .debug_str:0000000000033d2a .LASF6661
     /tmp/cc3zLDNg.s:115963  .debug_str:0000000000028999 .LASF6662
     /tmp/cc3zLDNg.s:108333  .debug_str:000000000000a594 .LASF6663
     /tmp/cc3zLDNg.s:123543  .debug_str:00000000000475f2 .LASF6664
     /tmp/cc3zLDNg.s:113177  .debug_str:000000000001d4b3 .LASF6665
     /tmp/cc3zLDNg.s:109341  .debug_str:000000000000e767 .LASF6666
     /tmp/cc3zLDNg.s:120299  .debug_str:000000000003a152 .LASF6667
     /tmp/cc3zLDNg.s:116697  .debug_str:000000000002b912 .LASF6668
     /tmp/cc3zLDNg.s:108759  .debug_str:000000000000c378 .LASF6669
     /tmp/cc3zLDNg.s:109565  .debug_str:000000000000f28a .LASF6670
     /tmp/cc3zLDNg.s:120485  .debug_str:000000000003aac7 .LASF6671
     /tmp/cc3zLDNg.s:114287  .debug_str:0000000000022025 .LASF6672
     /tmp/cc3zLDNg.s:114375  .debug_str:00000000000226b4 .LASF6673
     /tmp/cc3zLDNg.s:113631  .debug_str:000000000001f2be .LASF6674
     /tmp/cc3zLDNg.s:107965  .debug_str:0000000000008bf1 .LASF6675
     /tmp/cc3zLDNg.s:121167  .debug_str:000000000003d666 .LASF6676
     /tmp/cc3zLDNg.s:113189  .debug_str:000000000001d559 .LASF6677
     /tmp/cc3zLDNg.s:108313  .debug_str:000000000000a40e .LASF6678
     /tmp/cc3zLDNg.s:123181  .debug_str:0000000000045f3c .LASF6679
     /tmp/cc3zLDNg.s:107189  .debug_str:00000000000058b6 .LASF6680
     /tmp/cc3zLDNg.s:120527  .debug_str:000000000003ac72 .LASF6681
     /tmp/cc3zLDNg.s:113745  .debug_str:000000000001fa33 .LASF6682
     /tmp/cc3zLDNg.s:107357  .debug_str:00000000000062ae .LASF6683
     /tmp/cc3zLDNg.s:119461  .debug_str:0000000000036ccf .LASF6684
     /tmp/cc3zLDNg.s:117329  .debug_str:000000000002e034 .LASF6685
     /tmp/cc3zLDNg.s:113971  .debug_str:0000000000020b56 .LASF6686
     /tmp/cc3zLDNg.s:105889  .debug_str:0000000000000116 .LASF6687
     /tmp/cc3zLDNg.s:111225  .debug_str:00000000000157c6 .LASF6688
     /tmp/cc3zLDNg.s:114863  .debug_str:000000000002467e .LASF6689
     /tmp/cc3zLDNg.s:107867  .debug_str:0000000000008520 .LASF6690
     /tmp/cc3zLDNg.s:123769  .debug_str:00000000000483da .LASF6691
     /tmp/cc3zLDNg.s:107153  .debug_str:0000000000005624 .LASF6692
     /tmp/cc3zLDNg.s:122759  .debug_str:000000000004445d .LASF6693
     /tmp/cc3zLDNg.s:115803  .debug_str:0000000000027f44 .LASF6694
     /tmp/cc3zLDNg.s:121807  .debug_str:000000000004013a .LASF6695
     /tmp/cc3zLDNg.s:113873  .debug_str:0000000000020413 .LASF6696
     /tmp/cc3zLDNg.s:108535  .debug_str:000000000000b310 .LASF6697
     /tmp/cc3zLDNg.s:118557  .debug_str:0000000000032ef0 .LASF6698
     /tmp/cc3zLDNg.s:111567  .debug_str:0000000000016d03 .LASF6699
     /tmp/cc3zLDNg.s:125745  .debug_str:0000000000050795 .LASF6700
     /tmp/cc3zLDNg.s:120171  .debug_str:0000000000039a02 .LASF6701
     /tmp/cc3zLDNg.s:106429  .debug_str:0000000000002606 .LASF6702
     /tmp/cc3zLDNg.s:116913  .debug_str:000000000002c6e4 .LASF6703
     /tmp/cc3zLDNg.s:119757  .debug_str:00000000000380cd .LASF6704
     /tmp/cc3zLDNg.s:107223  .debug_str:0000000000005ac9 .LASF6705
     /tmp/cc3zLDNg.s:116945  .debug_str:000000000002c8f8 .LASF6706
     /tmp/cc3zLDNg.s:119773  .debug_str:000000000003818c .LASF6707
     /tmp/cc3zLDNg.s:107245  .debug_str:0000000000005bfb .LASF6708
     /tmp/cc3zLDNg.s:116191  .debug_str:00000000000298b0 .LASF6709
     /tmp/cc3zLDNg.s:118043  .debug_str:0000000000030f06 .LASF6710
     /tmp/cc3zLDNg.s:109491  .debug_str:000000000000ef6f .LASF6711
     /tmp/cc3zLDNg.s:108789  .debug_str:000000000000c525 .LASF6712
     /tmp/cc3zLDNg.s:108825  .debug_str:000000000000c758 .LASF6713
     /tmp/cc3zLDNg.s:116941  .debug_str:000000000002c8b1 .LASF6714
     /tmp/cc3zLDNg.s:114681  .debug_str:0000000000023a4c .LASF6715
     /tmp/cc3zLDNg.s:118747  .debug_str:0000000000033c64 .LASF6716
     /tmp/cc3zLDNg.s:112275  .debug_str:0000000000019ae1 .LASF6717
     /tmp/cc3zLDNg.s:125295  .debug_str:000000000004e940 .LASF6718
     /tmp/cc3zLDNg.s:123539  .debug_str:00000000000475a2 .LASF6719
     /tmp/cc3zLDNg.s:124121  .debug_str:0000000000049b8c .LASF6720
     /tmp/cc3zLDNg.s:112285  .debug_str:0000000000019c07 .LASF6721
     /tmp/cc3zLDNg.s:118027  .debug_str:0000000000030e08 .LASF6722
     /tmp/cc3zLDNg.s:108513  .debug_str:000000000000b1b8 .LASF6723
     /tmp/cc3zLDNg.s:117397  .debug_str:000000000002e421 .LASF6724
     /tmp/cc3zLDNg.s:111083  .debug_str:0000000000015014 .LASF6725
     /tmp/cc3zLDNg.s:111143  .debug_str:00000000000152c5 .LASF6726
     /tmp/cc3zLDNg.s:121531  .debug_str:000000000003ee2a .LASF6727
     /tmp/cc3zLDNg.s:116751  .debug_str:000000000002bc69 .LASF6728
     /tmp/cc3zLDNg.s:116541  .debug_str:000000000002afac .LASF6729
     /tmp/cc3zLDNg.s:121163  .debug_str:000000000003d63e .LASF6730
     /tmp/cc3zLDNg.s:115265  .debug_str:0000000000025fef .LASF6731
     /tmp/cc3zLDNg.s:109149  .debug_str:000000000000dce7 .LASF6732
     /tmp/cc3zLDNg.s:114521  .debug_str:0000000000023072 .LASF6733
     /tmp/cc3zLDNg.s:113863  .debug_str:0000000000020366 .LASF6734
     /tmp/cc3zLDNg.s:120627  .debug_str:000000000003b2c1 .LASF6735
     /tmp/cc3zLDNg.s:120625  .debug_str:000000000003b2b1 .LASF6736
     /tmp/cc3zLDNg.s:118787  .debug_str:0000000000033f3f .LASF6737
     /tmp/cc3zLDNg.s:108655  .debug_str:000000000000bc12 .LASF6738
     /tmp/cc3zLDNg.s:123709  .debug_str:000000000004804b .LASF6739
     /tmp/cc3zLDNg.s:108421  .debug_str:000000000000ab8b .LASF6740
     /tmp/cc3zLDNg.s:114337  .debug_str:0000000000022399 .LASF6741
     /tmp/cc3zLDNg.s:112227  .debug_str:00000000000197cf .LASF6742
     /tmp/cc3zLDNg.s:114523  .debug_str:000000000002307b .LASF6743
     /tmp/cc3zLDNg.s:119811  .debug_str:00000000000383bb .LASF6744
     /tmp/cc3zLDNg.s:123921  .debug_str:0000000000048e09 .LASF6745
     /tmp/cc3zLDNg.s:117895  .debug_str:00000000000305a5 .LASF6746
     /tmp/cc3zLDNg.s:122011  .debug_str:0000000000040d30 .LASF6747
     /tmp/cc3zLDNg.s:115935  .debug_str:0000000000028780 .LASF6748
     /tmp/cc3zLDNg.s:125819  .debug_str:0000000000050cbf .LASF6749
     /tmp/cc3zLDNg.s:114525  .debug_str:0000000000023084 .LASF6750
     /tmp/cc3zLDNg.s:121277  .debug_str:000000000003ddfc .LASF6751
     /tmp/cc3zLDNg.s:122013  .debug_str:0000000000040d3e .LASF6752
     /tmp/cc3zLDNg.s:107453  .debug_str:0000000000006968 .LASF6753
     /tmp/cc3zLDNg.s:124381  .debug_str:000000000004acbf .LASF6754
     /tmp/cc3zLDNg.s:121079  .debug_str:000000000003d041 .LASF6755
     /tmp/cc3zLDNg.s:116097  .debug_str:00000000000291fa .LASF6756
     /tmp/cc3zLDNg.s:116083  .debug_str:00000000000290f9 .LASF6757
     /tmp/cc3zLDNg.s:124069  .debug_str:000000000004983c .LASF6758
     /tmp/cc3zLDNg.s:115205  .debug_str:0000000000025c40 .LASF6759
     /tmp/cc3zLDNg.s:109219  .debug_str:000000000000e077 .LASF6760
     /tmp/cc3zLDNg.s:114527  .debug_str:000000000002308d .LASF6761
     /tmp/cc3zLDNg.s:114839  .debug_str:0000000000024511 .LASF6762
     /tmp/cc3zLDNg.s:114875  .debug_str:000000000002474f .LASF6763
     /tmp/cc3zLDNg.s:108857  .debug_str:000000000000c955 .LASF6764
     /tmp/cc3zLDNg.s:118149  .debug_str:0000000000031569 .LASF6765
     /tmp/cc3zLDNg.s:118129  .debug_str:0000000000031483 .LASF6766
     /tmp/cc3zLDNg.s:106481  .debug_str:00000000000029a7 .LASF6767
     /tmp/cc3zLDNg.s:107465  .debug_str:0000000000006a4f .LASF6768
     /tmp/cc3zLDNg.s:106751  .debug_str:0000000000003b81 .LASF6769
     /tmp/cc3zLDNg.s:109937  .debug_str:0000000000010841 .LASF6770
     /tmp/cc3zLDNg.s:107345  .debug_str:00000000000061cc .LASF6771
     /tmp/cc3zLDNg.s:116795  .debug_str:000000000002bfd5 .LASF6772
     /tmp/cc3zLDNg.s:122501  .debug_str:0000000000043008 .LASF6773
     /tmp/cc3zLDNg.s:109221  .debug_str:000000000000e081 .LASF6774
     /tmp/cc3zLDNg.s:114529  .debug_str:0000000000023096 .LASF6775
     /tmp/cc3zLDNg.s:108289  .debug_str:000000000000a246 .LASF6776
     /tmp/cc3zLDNg.s:122805  .debug_str:000000000004466c .LASF6777
     /tmp/cc3zLDNg.s:122781  .debug_str:0000000000044553 .LASF6778
     /tmp/cc3zLDNg.s:124675  .debug_str:000000000004bf4b .LASF6779
     /tmp/cc3zLDNg.s:123169  .debug_str:0000000000045e7a .LASF6780
     /tmp/cc3zLDNg.s:109223  .debug_str:000000000000e08b .LASF6781
     /tmp/cc3zLDNg.s:114531  .debug_str:000000000002309f .LASF6782
     /tmp/cc3zLDNg.s:122227  .debug_str:0000000000041b12 .LASF6783
     /tmp/cc3zLDNg.s:107671  .debug_str:000000000000790c .LASF6784
     /tmp/cc3zLDNg.s:126079  .debug_str:0000000000051d91 .LASF6785
     /tmp/cc3zLDNg.s:109225  .debug_str:000000000000e095 .LASF6786
     /tmp/cc3zLDNg.s:114533  .debug_str:00000000000230a8 .LASF6787
     /tmp/cc3zLDNg.s:115889  .debug_str:000000000002844d .LASF6788
     /tmp/cc3zLDNg.s:107045  .debug_str:0000000000004f8e .LASF6789
     /tmp/cc3zLDNg.s:118793  .debug_str:0000000000033f94 .LASF6790
     /tmp/cc3zLDNg.s:115525  .debug_str:0000000000026d9f .LASF6791
     /tmp/cc3zLDNg.s:123257  .debug_str:00000000000463eb .LASF6792
     /tmp/cc3zLDNg.s:108473  .debug_str:000000000000ae90 .LASF6793
     /tmp/cc3zLDNg.s:112377  .debug_str:000000000001a2cd .LASF6794
     /tmp/cc3zLDNg.s:110877  .debug_str:0000000000014308 .LASF6795
     /tmp/cc3zLDNg.s:106657  .debug_str:00000000000034d7 .LASF6796
     /tmp/cc3zLDNg.s:118491  .debug_str:0000000000032b4e .LASF6797
     /tmp/cc3zLDNg.s:121483  .debug_str:000000000003eb0c .LASF6798
     /tmp/cc3zLDNg.s:107531  .debug_str:0000000000006f95 .LASF6799
     /tmp/cc3zLDNg.s:106921  .debug_str:0000000000004707 .LASF6800
     /tmp/cc3zLDNg.s:119263  .debug_str:0000000000035f10 .LASF6801
     /tmp/cc3zLDNg.s:125025  .debug_str:000000000004d74f .LASF6802
     /tmp/cc3zLDNg.s:114087  .debug_str:0000000000021436 .LASF6803
     /tmp/cc3zLDNg.s:109953  .debug_str:0000000000010961 .LASF6804
     /tmp/cc3zLDNg.s:113173  .debug_str:000000000001d466 .LASF6805
     /tmp/cc3zLDNg.s:116249  .debug_str:0000000000029d0d .LASF6806
     /tmp/cc3zLDNg.s:110269  .debug_str:0000000000011a92 .LASF6807
     /tmp/cc3zLDNg.s:116519  .debug_str:000000000002ae53 .LASF6808
     /tmp/cc3zLDNg.s:114639  .debug_str:00000000000237a5 .LASF6809
     /tmp/cc3zLDNg.s:106001  .debug_str:0000000000000878 .LASF6810
     /tmp/cc3zLDNg.s:125247  .debug_str:000000000004e5a1 .LASF6811
     /tmp/cc3zLDNg.s:113483  .debug_str:000000000001e881 .LASF6812
     /tmp/cc3zLDNg.s:122625  .debug_str:0000000000043abc .LASF6813
     /tmp/cc3zLDNg.s:124913  .debug_str:000000000004cffe .LASF6814
     /tmp/cc3zLDNg.s:107709  .debug_str:0000000000007b2b .LASF6815
     /tmp/cc3zLDNg.s:120831  .debug_str:000000000003bffc .LASF6816
     /tmp/cc3zLDNg.s:115811  .debug_str:0000000000027fc6 .LASF6817
     /tmp/cc3zLDNg.s:123337  .debug_str:00000000000468fa .LASF6818
     /tmp/cc3zLDNg.s:116477  .debug_str:000000000002ab53 .LASF6819
     /tmp/cc3zLDNg.s:122909  .debug_str:0000000000044d6d .LASF6820
     /tmp/cc3zLDNg.s:121663  .debug_str:000000000003f7bc .LASF6821
     /tmp/cc3zLDNg.s:112937  .debug_str:000000000001c532 .LASF6822
     /tmp/cc3zLDNg.s:115813  .debug_str:0000000000027fcf .LASF6823
     /tmp/cc3zLDNg.s:124205  .debug_str:000000000004a132 .LASF6824
     /tmp/cc3zLDNg.s:112529  .debug_str:000000000001abdd .LASF6825
     /tmp/cc3zLDNg.s:119661  .debug_str:0000000000037a48 .LASF6826
     /tmp/cc3zLDNg.s:114711  .debug_str:0000000000023c11 .LASF6827
     /tmp/cc3zLDNg.s:120165  .debug_str:0000000000039976 .LASF6828
     /tmp/cc3zLDNg.s:113671  .debug_str:000000000001f563 .LASF6829
     /tmp/cc3zLDNg.s:118633  .debug_str:000000000003341c .LASF6830
     /tmp/cc3zLDNg.s:115815  .debug_str:0000000000027fd8 .LASF6831
     /tmp/cc3zLDNg.s:114127  .debug_str:0000000000021678 .LASF6832
     /tmp/cc3zLDNg.s:109331  .debug_str:000000000000e6ab .LASF6833
     /tmp/cc3zLDNg.s:125057  .debug_str:000000000004d965 .LASF6834
     /tmp/cc3zLDNg.s:117809  .debug_str:000000000002ff7b .LASF6835
     /tmp/cc3zLDNg.s:115817  .debug_str:0000000000027fe1 .LASF6836
     /tmp/cc3zLDNg.s:106595  .debug_str:000000000000314e .LASF6837
     /tmp/cc3zLDNg.s:108679  .debug_str:000000000000bda8 .LASF6838
     /tmp/cc3zLDNg.s:116533  .debug_str:000000000002af3c .LASF6839
     /tmp/cc3zLDNg.s:112423  .debug_str:000000000001a5db .LASF6840
     /tmp/cc3zLDNg.s:120717  .debug_str:000000000003b852 .LASF6841
     /tmp/cc3zLDNg.s:121013  .debug_str:000000000003cc7b .LASF6842
     /tmp/cc3zLDNg.s:111041  .debug_str:0000000000014d58 .LASF6843
     /tmp/cc3zLDNg.s:113793  .debug_str:000000000001fe5a .LASF6844
     /tmp/cc3zLDNg.s:116593  .debug_str:000000000002b35b .LASF6845
     /tmp/cc3zLDNg.s:115821  .debug_str:0000000000028004 .LASF6846
     /tmp/cc3zLDNg.s:107605  .debug_str:000000000000749b .LASF6847
     /tmp/cc3zLDNg.s:125695  .debug_str:0000000000050458 .LASF6848
     /tmp/cc3zLDNg.s:117617  .debug_str:000000000002f27d .LASF6849
     /tmp/cc3zLDNg.s:118281  .debug_str:0000000000031e3d .LASF6850
     /tmp/cc3zLDNg.s:119761  .debug_str:000000000003810b .LASF6851
     /tmp/cc3zLDNg.s:114209  .debug_str:0000000000021b04 .LASF6852
     /tmp/cc3zLDNg.s:113801  .debug_str:000000000001ff01 .LASF6853
     /tmp/cc3zLDNg.s:111537  .debug_str:0000000000016b66 .LASF6854
     /tmp/cc3zLDNg.s:122749  .debug_str:00000000000443c3 .LASF6855
     /tmp/cc3zLDNg.s:108085  .debug_str:00000000000093ae .LASF6856
     /tmp/cc3zLDNg.s:119785  .debug_str:000000000003822b .LASF6857
     /tmp/cc3zLDNg.s:121861  .debug_str:00000000000403e6 .LASF6858
     /tmp/cc3zLDNg.s:122697  .debug_str:0000000000044047 .LASF6859
     /tmp/cc3zLDNg.s:114177  .debug_str:00000000000218fd .LASF6860
     /tmp/cc3zLDNg.s:124931  .debug_str:000000000004d15e .LASF6861
     /tmp/cc3zLDNg.s:115987  .debug_str:0000000000028b22 .LASF6862
     /tmp/cc3zLDNg.s:109007  .debug_str:000000000000d3d0 .LASF6863
     /tmp/cc3zLDNg.s:117401  .debug_str:000000000002e43e .LASF6864
     /tmp/cc3zLDNg.s:108515  .debug_str:000000000000b1e5 .LASF6865
     /tmp/cc3zLDNg.s:124203  .debug_str:000000000004a10f .LASF6866
     /tmp/cc3zLDNg.s:109117  .debug_str:000000000000dacf .LASF6867
     /tmp/cc3zLDNg.s:118919  .debug_str:00000000000347fe .LASF6868
     /tmp/cc3zLDNg.s:119333  .debug_str:0000000000036340 .LASF6869
     /tmp/cc3zLDNg.s:115713  .debug_str:0000000000027962 .LASF6870
     /tmp/cc3zLDNg.s:115361  .debug_str:0000000000026550 .LASF6871
     /tmp/cc3zLDNg.s:117405  .debug_str:000000000002e482 .LASF6872
     /tmp/cc3zLDNg.s:106101  .debug_str:0000000000000f0e .LASF6873
     /tmp/cc3zLDNg.s:108101  .debug_str:0000000000009542 .LASF6874
     /tmp/cc3zLDNg.s:122327  .debug_str:00000000000421cc .LASF6875
     /tmp/cc3zLDNg.s:121413  .debug_str:000000000003e670 .LASF6876
     /tmp/cc3zLDNg.s:121827  .debug_str:00000000000402b3 .LASF6877
     /tmp/cc3zLDNg.s:123527  .debug_str:00000000000474cd .LASF6878
     /tmp/cc3zLDNg.s:122481  .debug_str:0000000000042ea9 .LASF6879
     /tmp/cc3zLDNg.s:124871  .debug_str:000000000004cce9 .LASF6880
     /tmp/cc3zLDNg.s:118429  .debug_str:000000000003270c .LASF6881
     /tmp/cc3zLDNg.s:121123  .debug_str:000000000003d360 .LASF6882
     /tmp/cc3zLDNg.s:107683  .debug_str:00000000000079c4 .LASF6883
     /tmp/cc3zLDNg.s:113433  .debug_str:000000000001e4e8 .LASF6884
     /tmp/cc3zLDNg.s:108107  .debug_str:000000000000958a .LASF6885
     /tmp/cc3zLDNg.s:112319  .debug_str:0000000000019ed3 .LASF6886
     /tmp/cc3zLDNg.s:106051  .debug_str:0000000000000bc4 .LASF6887
     /tmp/cc3zLDNg.s:122577  .debug_str:0000000000043717 .LASF6888
     /tmp/cc3zLDNg.s:113977  .debug_str:0000000000020bd7 .LASF6889
     /tmp/cc3zLDNg.s:123497  .debug_str:0000000000047358 .LASF6890
     /tmp/cc3zLDNg.s:125807  .debug_str:0000000000050bf0 .LASF6891
     /tmp/cc3zLDNg.s:117111  .debug_str:000000000002d32b .LASF6892
     /tmp/cc3zLDNg.s:121473  .debug_str:000000000003ea19 .LASF6893
     /tmp/cc3zLDNg.s:108933  .debug_str:000000000000cf15 .LASF6894
     /tmp/cc3zLDNg.s:120139  .debug_str:00000000000398e8 .LASF6895
     /tmp/cc3zLDNg.s:113405  .debug_str:000000000001e2e5 .LASF6896
     /tmp/cc3zLDNg.s:117137  .debug_str:000000000002d4bf .LASF6897
     /tmp/cc3zLDNg.s:123139  .debug_str:0000000000045c4f .LASF6898
     /tmp/cc3zLDNg.s:108247  .debug_str:0000000000009feb .LASF6899
     /tmp/cc3zLDNg.s:117139  .debug_str:000000000002d4cf .LASF6900
     /tmp/cc3zLDNg.s:105979  .debug_str:000000000000072d .LASF6901
     /tmp/cc3zLDNg.s:123641  .debug_str:0000000000047c67 .LASF6902
     /tmp/cc3zLDNg.s:113195  .debug_str:000000000001d5c1 .LASF6903
     /tmp/cc3zLDNg.s:110039  .debug_str:0000000000010dfa .LASF6904
     /tmp/cc3zLDNg.s:124109  .debug_str:0000000000049acc .LASF6905
     /tmp/cc3zLDNg.s:118451  .debug_str:00000000000328ef .LASF6906
     /tmp/cc3zLDNg.s:113269  .debug_str:000000000001da50 .LASF6907
     /tmp/cc3zLDNg.s:119253  .debug_str:0000000000035dfb .LASF6908
     /tmp/cc3zLDNg.s:113103  .debug_str:000000000001cf5b .LASF6909
     /tmp/cc3zLDNg.s:112575  .debug_str:000000000001af49 .LASF6910
     /tmp/cc3zLDNg.s:116043  .debug_str:0000000000028ee1 .LASF6911
     /tmp/cc3zLDNg.s:120223  .debug_str:0000000000039d58 .LASF6912
     /tmp/cc3zLDNg.s:115551  .debug_str:0000000000026f21 .LASF6913
     /tmp/cc3zLDNg.s:108413  .debug_str:000000000000ab01 .LASF6914
     /tmp/cc3zLDNg.s:119017  .debug_str:0000000000034eca .LASF6915
     /tmp/cc3zLDNg.s:112025  .debug_str:0000000000018c70 .LASF6916
     /tmp/cc3zLDNg.s:125637  .debug_str:00000000000500e0 .LASF6917
     /tmp/cc3zLDNg.s:119019  .debug_str:0000000000034ed6 .LASF6918
     /tmp/cc3zLDNg.s:121841  .debug_str:0000000000040374 .LASF6919
     /tmp/cc3zLDNg.s:119349  .debug_str:0000000000036453 .LASF6920
     /tmp/cc3zLDNg.s:119021  .debug_str:0000000000034ee2 .LASF6921
     /tmp/cc3zLDNg.s:121843  .debug_str:000000000004037a .LASF6922
     /tmp/cc3zLDNg.s:114969  .debug_str:0000000000024d5c .LASF6923
     /tmp/cc3zLDNg.s:116961  .debug_str:000000000002c9d6 .LASF6924
     /tmp/cc3zLDNg.s:113425  .debug_str:000000000001e449 .LASF6925
     /tmp/cc3zLDNg.s:121575  .debug_str:000000000003f164 .LASF6926
     /tmp/cc3zLDNg.s:116963  .debug_str:000000000002c9e0 .LASF6927
     /tmp/cc3zLDNg.s:121847  .debug_str:000000000004038c .LASF6928
     /tmp/cc3zLDNg.s:107821  .debug_str:0000000000008211 .LASF6929
     /tmp/cc3zLDNg.s:124293  .debug_str:000000000004a68a .LASF6930
     /tmp/cc3zLDNg.s:121849  .debug_str:0000000000040392 .LASF6931
     /tmp/cc3zLDNg.s:113913  .debug_str:0000000000020687 .LASF6932
     /tmp/cc3zLDNg.s:116967  .debug_str:000000000002c9ff .LASF6933
     /tmp/cc3zLDNg.s:112043  .debug_str:0000000000018d78 .LASF6934
     /tmp/cc3zLDNg.s:121171  .debug_str:000000000003d6c2 .LASF6935
     /tmp/cc3zLDNg.s:125405  .debug_str:000000000004efcf .LASF6936
     /tmp/cc3zLDNg.s:121853  .debug_str:00000000000403a5 .LASF6937
     /tmp/cc3zLDNg.s:121325  .debug_str:000000000003e084 .LASF6938
     /tmp/cc3zLDNg.s:122155  .debug_str:0000000000041670 .LASF6939
     /tmp/cc3zLDNg.s:121855  .debug_str:00000000000403ab .LASF6940
     /tmp/cc3zLDNg.s:113351  .debug_str:000000000001df4d .LASF6941
     /tmp/cc3zLDNg.s:106459  .debug_str:000000000000283d .LASF6942
     /tmp/cc3zLDNg.s:112101  .debug_str:00000000000190d3 .LASF6943
     /tmp/cc3zLDNg.s:110327  .debug_str:0000000000011e72 .LASF6944
     /tmp/cc3zLDNg.s:106461  .debug_str:0000000000002848 .LASF6945
     /tmp/cc3zLDNg.s:112103  .debug_str:00000000000190da .LASF6946
     /tmp/cc3zLDNg.s:124201  .debug_str:000000000004a0ee .LASF6947
     /tmp/cc3zLDNg.s:121645  .debug_str:000000000003f689 .LASF6948
     /tmp/cc3zLDNg.s:111093  .debug_str:00000000000150a6 .LASF6949
     /tmp/cc3zLDNg.s:123143  .debug_str:0000000000045c6c .LASF6950
     /tmp/cc3zLDNg.s:121647  .debug_str:000000000003f692 .LASF6951
     /tmp/cc3zLDNg.s:112107  .debug_str:00000000000190e8 .LASF6952
     /tmp/cc3zLDNg.s:111369  .debug_str:0000000000016124 .LASF6953
     /tmp/cc3zLDNg.s:121649  .debug_str:000000000003f69b .LASF6954
     /tmp/cc3zLDNg.s:112109  .debug_str:00000000000190ef .LASF6955
     /tmp/cc3zLDNg.s:125187  .debug_str:000000000004e199 .LASF6956
     /tmp/cc3zLDNg.s:121651  .debug_str:000000000003f6a4 .LASF6957
     /tmp/cc3zLDNg.s:111103  .debug_str:0000000000015123 .LASF6958
     /tmp/cc3zLDNg.s:118899  .debug_str:0000000000034661 .LASF6959
     /tmp/cc3zLDNg.s:121425  .debug_str:000000000003e744 .LASF6960
     /tmp/cc3zLDNg.s:111107  .debug_str:0000000000015153 .LASF6961
     /tmp/cc3zLDNg.s:112385  .debug_str:000000000001a32d .LASF6962
     /tmp/cc3zLDNg.s:122277  .debug_str:0000000000041df3 .LASF6963
     /tmp/cc3zLDNg.s:119901  .debug_str:0000000000038959 .LASF6964
     /tmp/cc3zLDNg.s:108193  .debug_str:0000000000009b77 .LASF6965
     /tmp/cc3zLDNg.s:112013  .debug_str:0000000000018b83 .LASF6966
     /tmp/cc3zLDNg.s:119903  .debug_str:000000000003895f .LASF6967
     /tmp/cc3zLDNg.s:122113  .debug_str:00000000000413df .LASF6968
     /tmp/cc3zLDNg.s:109499  .debug_str:000000000000f00c .LASF6969
     /tmp/cc3zLDNg.s:119905  .debug_str:0000000000038965 .LASF6970
     /tmp/cc3zLDNg.s:115769  .debug_str:0000000000027d30 .LASF6971
     /tmp/cc3zLDNg.s:118991  .debug_str:0000000000034cb3 .LASF6972
     /tmp/cc3zLDNg.s:119965  .debug_str:0000000000038e10 .LASF6973
     /tmp/cc3zLDNg.s:119867  .debug_str:0000000000038796 .LASF6974
     /tmp/cc3zLDNg.s:106347  .debug_str:00000000000020d2 .LASF6975
     /tmp/cc3zLDNg.s:119967  .debug_str:0000000000038e16 .LASF6976
     /tmp/cc3zLDNg.s:122137  .debug_str:0000000000041563 .LASF6977
     /tmp/cc3zLDNg.s:122545  .debug_str:00000000000432b0 .LASF6978
     /tmp/cc3zLDNg.s:119969  .debug_str:0000000000038e1c .LASF6979
     /tmp/cc3zLDNg.s:115789  .debug_str:0000000000027e8c .LASF6980
     /tmp/cc3zLDNg.s:114175  .debug_str:00000000000218ef .LASF6981
     /tmp/cc3zLDNg.s:119971  .debug_str:0000000000038e22 .LASF6982
     /tmp/cc3zLDNg.s:109201  .debug_str:000000000000dfdf .LASF6983
     /tmp/cc3zLDNg.s:114179  .debug_str:0000000000021920 .LASF6984
     /tmp/cc3zLDNg.s:119973  .debug_str:0000000000038e28 .LASF6985
     /tmp/cc3zLDNg.s:123163  .debug_str:0000000000045e08 .LASF6986
     /tmp/cc3zLDNg.s:117555  .debug_str:000000000002ee70 .LASF6987
     /tmp/cc3zLDNg.s:119975  .debug_str:0000000000038e2e .LASF6988
     /tmp/cc3zLDNg.s:116877  .debug_str:000000000002c4c6 .LASF6989
     /tmp/cc3zLDNg.s:125383  .debug_str:000000000004ee9c .LASF6990
     /tmp/cc3zLDNg.s:119977  .debug_str:0000000000038e34 .LASF6991
     /tmp/cc3zLDNg.s:110303  .debug_str:0000000000011cda .LASF6992
     /tmp/cc3zLDNg.s:118483  .debug_str:0000000000032b0f .LASF6993
     /tmp/cc3zLDNg.s:119979  .debug_str:0000000000038e3a .LASF6994
     /tmp/cc3zLDNg.s:125519  .debug_str:000000000004f8fa .LASF6995
     /tmp/cc3zLDNg.s:118951  .debug_str:0000000000034a6b .LASF6996
     /tmp/cc3zLDNg.s:116831  .debug_str:000000000002c19b .LASF6997
     /tmp/cc3zLDNg.s:117887  .debug_str:0000000000030524 .LASF6998
     /tmp/cc3zLDNg.s:111757  .debug_str:00000000000179f3 .LASF6999
     /tmp/cc3zLDNg.s:119983  .debug_str:0000000000038e61 .LASF7000
     /tmp/cc3zLDNg.s:111345  .debug_str:0000000000015f5e .LASF7001
     /tmp/cc3zLDNg.s:118915  .debug_str:00000000000347c7 .LASF7002
     /tmp/cc3zLDNg.s:120063  .debug_str:0000000000039462 .LASF7003
     /tmp/cc3zLDNg.s:124197  .debug_str:000000000004a0c8 .LASF7004
     /tmp/cc3zLDNg.s:119777  .debug_str:00000000000381aa .LASF7005
     /tmp/cc3zLDNg.s:120065  .debug_str:0000000000039468 .LASF7006
     /tmp/cc3zLDNg.s:117909  .debug_str:0000000000030654 .LASF7007
     /tmp/cc3zLDNg.s:106761  .debug_str:0000000000003c40 .LASF7008
     /tmp/cc3zLDNg.s:120067  .debug_str:000000000003946e .LASF7009
     /tmp/cc3zLDNg.s:111365  .debug_str:00000000000160c3 .LASF7010
     /tmp/cc3zLDNg.s:110079  .debug_str:0000000000010fa0 .LASF7011
     /tmp/cc3zLDNg.s:120069  .debug_str:0000000000039474 .LASF7012
     /tmp/cc3zLDNg.s:125183  .debug_str:000000000004e163 .LASF7013
     /tmp/cc3zLDNg.s:110081  .debug_str:0000000000010faa .LASF7014
     /tmp/cc3zLDNg.s:120071  .debug_str:000000000003947a .LASF7015
     /tmp/cc3zLDNg.s:106783  .debug_str:0000000000003d94 .LASF7016
     /tmp/cc3zLDNg.s:116145  .debug_str:000000000002959f .LASF7017
     /tmp/cc3zLDNg.s:116995  .debug_str:000000000002cb75 .LASF7018
     /tmp/cc3zLDNg.s:109167  .debug_str:000000000000ddf6 .LASF7019
     /tmp/cc3zLDNg.s:125581  .debug_str:000000000004fcef .LASF7020
     /tmp/cc3zLDNg.s:120075  .debug_str:000000000003948f .LASF7021
     /tmp/cc3zLDNg.s:105985  .debug_str:000000000000077c .LASF7022
     /tmp/cc3zLDNg.s:125585  .debug_str:000000000004fd28 .LASF7023
     /tmp/cc3zLDNg.s:120077  .debug_str:0000000000039495 .LASF7024
     /tmp/cc3zLDNg.s:119881  .debug_str:0000000000038861 .LASF7025
     /tmp/cc3zLDNg.s:109855  .debug_str:000000000001045a .LASF7026
     /tmp/cc3zLDNg.s:120079  .debug_str:000000000003949b .LASF7027
     /tmp/cc3zLDNg.s:113463  .debug_str:000000000001e71b .LASF7028
     /tmp/cc3zLDNg.s:126009  .debug_str:00000000000518ee .LASF7029
     /tmp/cc3zLDNg.s:120081  .debug_str:00000000000394a1 .LASF7030
     /tmp/cc3zLDNg.s:106949  .debug_str:00000000000048f8 .LASF7031
     /tmp/cc3zLDNg.s:118925  .debug_str:0000000000034880 .LASF7032
     /tmp/cc3zLDNg.s:120143  .debug_str:000000000003990b .LASF7033
     /tmp/cc3zLDNg.s:119911  .debug_str:00000000000389a9 .LASF7034
     /tmp/cc3zLDNg.s:115869  .debug_str:0000000000028339 .LASF7035
     /tmp/cc3zLDNg.s:120145  .debug_str:0000000000039911 .LASF7036
     /tmp/cc3zLDNg.s:113485  .debug_str:000000000001e891 .LASF7037
     /tmp/cc3zLDNg.s:106809  .debug_str:0000000000003f76 .LASF7038
     /tmp/cc3zLDNg.s:120147  .debug_str:0000000000039917 .LASF7039
     /tmp/cc3zLDNg.s:106965  .debug_str:0000000000004a60 .LASF7040
     /tmp/cc3zLDNg.s:111397  .debug_str:0000000000016395 .LASF7041
     /tmp/cc3zLDNg.s:120149  .debug_str:000000000003991d .LASF7042
     /tmp/cc3zLDNg.s:120971  .debug_str:000000000003c916 .LASF7043
     /tmp/cc3zLDNg.s:111399  .debug_str:00000000000163a1 .LASF7044
     /tmp/cc3zLDNg.s:117149  .debug_str:000000000002d55e .LASF7045
     /tmp/cc3zLDNg.s:114509  .debug_str:0000000000022fd6 .LASF7046
     /tmp/cc3zLDNg.s:111643  .debug_str:00000000000172b1 .LASF7047
     /tmp/cc3zLDNg.s:120153  .debug_str:000000000003993e .LASF7048
     /tmp/cc3zLDNg.s:107945  .debug_str:0000000000008ac1 .LASF7049
     /tmp/cc3zLDNg.s:106609  .debug_str:0000000000003223 .LASF7050
     /tmp/cc3zLDNg.s:120155  .debug_str:0000000000039944 .LASF7051
     /tmp/cc3zLDNg.s:121863  .debug_str:00000000000403f1 .LASF7052
     /tmp/cc3zLDNg.s:106613  .debug_str:000000000000326f .LASF7053
     /tmp/cc3zLDNg.s:120157  .debug_str:000000000003994a .LASF7054
     /tmp/cc3zLDNg.s:115509  .debug_str:0000000000026c4c .LASF7055
     /tmp/cc3zLDNg.s:115623  .debug_str:0000000000027351 .LASF7056
     /tmp/cc3zLDNg.s:120159  .debug_str:0000000000039950 .LASF7057
     /tmp/cc3zLDNg.s:108937  .debug_str:000000000000cf56 .LASF7058
     /tmp/cc3zLDNg.s:110115  .debug_str:00000000000111bc .LASF7059
     /tmp/cc3zLDNg.s:120161  .debug_str:0000000000039956 .LASF7060
     /tmp/cc3zLDNg.s:122883  .debug_str:0000000000044b6b .LASF7061
     /tmp/cc3zLDNg.s:125657  .debug_str:000000000005026d .LASF7062
     /tmp/cc3zLDNg.s:120229  .debug_str:0000000000039dbb .LASF7063
     /tmp/cc3zLDNg.s:115531  .debug_str:0000000000026e24 .LASF7064
     /tmp/cc3zLDNg.s:114669  .debug_str:0000000000023988 .LASF7065
     /tmp/cc3zLDNg.s:117323  .debug_str:000000000002dff7 .LASF7066
     /tmp/cc3zLDNg.s:108957  .debug_str:000000000000d0ba .LASF7067
     /tmp/cc3zLDNg.s:120939  .debug_str:000000000003c6e9 .LASF7068
     /tmp/cc3zLDNg.s:120233  .debug_str:0000000000039dcc .LASF7069
     /tmp/cc3zLDNg.s:122907  .debug_str:0000000000044d4d .LASF7070
     /tmp/cc3zLDNg.s:110729  .debug_str:00000000000139df .LASF7071
     /tmp/cc3zLDNg.s:120235  .debug_str:0000000000039dd2 .LASF7072
     /tmp/cc3zLDNg.s:116591  .debug_str:000000000002b33b .LASF7073
     /tmp/cc3zLDNg.s:111491  .debug_str:00000000000168b6 .LASF7074
     /tmp/cc3zLDNg.s:120237  .debug_str:0000000000039dd8 .LASF7075
     /tmp/cc3zLDNg.s:110013  .debug_str:0000000000010c5f .LASF7076
     /tmp/cc3zLDNg.s:111495  .debug_str:00000000000168d3 .LASF7077
     /tmp/cc3zLDNg.s:120239  .debug_str:0000000000039dde .LASF7078
     /tmp/cc3zLDNg.s:123905  .debug_str:0000000000048ca4 .LASF7079
     /tmp/cc3zLDNg.s:121865  .debug_str:0000000000040411 .LASF7080
     /tmp/cc3zLDNg.s:120241  .debug_str:0000000000039de4 .LASF7081
     /tmp/cc3zLDNg.s:117649  .debug_str:000000000002f44e .LASF7082
     /tmp/cc3zLDNg.s:106063  .debug_str:0000000000000c8e .LASF7083
     /tmp/cc3zLDNg.s:120243  .debug_str:0000000000039dea .LASF7084
     /tmp/cc3zLDNg.s:111079  .debug_str:0000000000014fbd .LASF7085
     /tmp/cc3zLDNg.s:106691  .debug_str:00000000000036df .LASF7086
     /tmp/cc3zLDNg.s:120245  .debug_str:0000000000039df0 .LASF7087
     /tmp/cc3zLDNg.s:124891  .debug_str:000000000004ce71 .LASF7088
     /tmp/cc3zLDNg.s:118823  .debug_str:0000000000034174 .LASF7089
     /tmp/cc3zLDNg.s:117341  .debug_str:000000000002e119 .LASF7090
     /tmp/cc3zLDNg.s:118619  .debug_str:000000000003332a .LASF7091
     /tmp/cc3zLDNg.s:116983  .debug_str:000000000002cac7 .LASF7092
     /tmp/cc3zLDNg.s:120341  .debug_str:000000000003a3d1 .LASF7093
     /tmp/cc3zLDNg.s:111273  .debug_str:0000000000015ae6 .LASF7094
     /tmp/cc3zLDNg.s:116985  .debug_str:000000000002cad5 .LASF7095
     /tmp/cc3zLDNg.s:120343  .debug_str:000000000003a3d7 .LASF7096
     /tmp/cc3zLDNg.s:125099  .debug_str:000000000004dc32 .LASF7097
     /tmp/cc3zLDNg.s:110201  .debug_str:00000000000116f1 .LASF7098
     /tmp/cc3zLDNg.s:120345  .debug_str:000000000003a3dd .LASF7099
     /tmp/cc3zLDNg.s:118817  .debug_str:0000000000034140 .LASF7100
     /tmp/cc3zLDNg.s:112033  .debug_str:0000000000018cf2 .LASF7101
     /tmp/cc3zLDNg.s:120347  .debug_str:000000000003a3e3 .LASF7102
     /tmp/cc3zLDNg.s:112287  .debug_str:0000000000019c17 .LASF7103
     /tmp/cc3zLDNg.s:112037  .debug_str:0000000000018d3a .LASF7104
     /tmp/cc3zLDNg.s:120349  .debug_str:000000000003a3e9 .LASF7105
     /tmp/cc3zLDNg.s:105899  .debug_str:00000000000001d7 .LASF7106
     /tmp/cc3zLDNg.s:111565  .debug_str:0000000000016cef .LASF7107
     /tmp/cc3zLDNg.s:120351  .debug_str:000000000003a3ef .LASF7108
     /tmp/cc3zLDNg.s:121193  .debug_str:000000000003d867 .LASF7109
     /tmp/cc3zLDNg.s:109843  .debug_str:00000000000103bc .LASF7110
     /tmp/cc3zLDNg.s:120353  .debug_str:000000000003a3f5 .LASF7111
     /tmp/cc3zLDNg.s:113389  .debug_str:000000000001e1af .LASF7112
     /tmp/cc3zLDNg.s:118055  .debug_str:0000000000030ff5 .LASF7113
     /tmp/cc3zLDNg.s:120355  .debug_str:000000000003a3fb .LASF7114
     /tmp/cc3zLDNg.s:106863  .debug_str:0000000000004341 .LASF7115
     /tmp/cc3zLDNg.s:123821  .debug_str:00000000000487aa .LASF7116
     /tmp/cc3zLDNg.s:120357  .debug_str:000000000003a401 .LASF7117
     /tmp/cc3zLDNg.s:120879  .debug_str:000000000003c2e3 .LASF7118
     /tmp/cc3zLDNg.s:125369  .debug_str:000000000004edfd .LASF7119
     /tmp/cc3zLDNg.s:120359  .debug_str:000000000003a407 .LASF7120
     /tmp/cc3zLDNg.s:114413  .debug_str:000000000002296e .LASF7121
     /tmp/cc3zLDNg.s:125371  .debug_str:000000000004ee0f .LASF7122
     /tmp/cc3zLDNg.s:120417  .debug_str:000000000003a797 .LASF7123
     /tmp/cc3zLDNg.s:106889  .debug_str:000000000000456d .LASF7124
     /tmp/cc3zLDNg.s:116803  .debug_str:000000000002c02f .LASF7125
     /tmp/cc3zLDNg.s:120419  .debug_str:000000000003a79d .LASF7126
     /tmp/cc3zLDNg.s:120899  .debug_str:000000000003c416 .LASF7127
     /tmp/cc3zLDNg.s:121397  .debug_str:000000000003e587 .LASF7128
     /tmp/cc3zLDNg.s:120421  .debug_str:000000000003a7a3 .LASF7129
     /tmp/cc3zLDNg.s:114431  .debug_str:0000000000022a75 .LASF7130
     /tmp/cc3zLDNg.s:121401  .debug_str:000000000003e5ad .LASF7131
     /tmp/cc3zLDNg.s:120423  .debug_str:000000000003a7a9 .LASF7132
     /tmp/cc3zLDNg.s:107865  .debug_str:0000000000008500 .LASF7133
     /tmp/cc3zLDNg.s:119301  .debug_str:000000000003614f .LASF7134
     /tmp/cc3zLDNg.s:120425  .debug_str:000000000003a7af .LASF7135
     /tmp/cc3zLDNg.s:121781  .debug_str:000000000003ff7d .LASF7136
     /tmp/cc3zLDNg.s:112757  .debug_str:000000000001ba86 .LASF7137
     /tmp/cc3zLDNg.s:120427  .debug_str:000000000003a7b5 .LASF7138
     /tmp/cc3zLDNg.s:115413  .debug_str:000000000002676b .LASF7139
     /tmp/cc3zLDNg.s:112761  .debug_str:000000000001bab3 .LASF7140
     /tmp/cc3zLDNg.s:120429  .debug_str:000000000003a7bb .LASF7141
     /tmp/cc3zLDNg.s:108849  .debug_str:000000000000c901 .LASF7142
     /tmp/cc3zLDNg.s:112741  .debug_str:000000000001b994 .LASF7143
     /tmp/cc3zLDNg.s:120431  .debug_str:000000000003a7c1 .LASF7144
     /tmp/cc3zLDNg.s:122791  .debug_str:00000000000445c1 .LASF7145
     /tmp/cc3zLDNg.s:106433  .debug_str:000000000000263d .LASF7146
     /tmp/cc3zLDNg.s:120433  .debug_str:000000000003a7c7 .LASF7147
     /tmp/cc3zLDNg.s:116473  .debug_str:000000000002ab18 .LASF7148
     /tmp/cc3zLDNg.s:106435  .debug_str:000000000000264a .LASF7149
     /tmp/cc3zLDNg.s:120435  .debug_str:000000000003a7cd .LASF7150
     /tmp/cc3zLDNg.s:124269  .debug_str:000000000004a515 .LASF7151
     /tmp/cc3zLDNg.s:122131  .debug_str:00000000000414e5 .LASF7152
     /tmp/cc3zLDNg.s:120505  .debug_str:000000000003ac1d .LASF7153
     /tmp/cc3zLDNg.s:122825  .debug_str:000000000004479c .LASF7154
     /tmp/cc3zLDNg.s:125873  .debug_str:0000000000050f53 .LASF7155
     /tmp/cc3zLDNg.s:120507  .debug_str:000000000003ac23 .LASF7156
     /tmp/cc3zLDNg.s:116499  .debug_str:000000000002ace1 .LASF7157
     /tmp/cc3zLDNg.s:121909  .debug_str:000000000004070b .LASF7158
     /tmp/cc3zLDNg.s:120509  .debug_str:000000000003ac29 .LASF7159
     /tmp/cc3zLDNg.s:109931  .debug_str:00000000000107f6 .LASF7160
     /tmp/cc3zLDNg.s:107269  .debug_str:0000000000005d46 .LASF7161
     /tmp/cc3zLDNg.s:120511  .debug_str:000000000003ac2f .LASF7162
     /tmp/cc3zLDNg.s:123829  .debug_str:000000000004880c .LASF7163
     /tmp/cc3zLDNg.s:120385  .debug_str:000000000003a5a9 .LASF7164
     /tmp/cc3zLDNg.s:120513  .debug_str:000000000003ac35 .LASF7165
     /tmp/cc3zLDNg.s:117567  .debug_str:000000000002ef2c .LASF7166
     /tmp/cc3zLDNg.s:120389  .debug_str:000000000003a5ed .LASF7167
     /tmp/cc3zLDNg.s:120515  .debug_str:000000000003ac3b .LASF7168
     /tmp/cc3zLDNg.s:110983  .debug_str:000000000001498d .LASF7169
     /tmp/cc3zLDNg.s:115795  .debug_str:0000000000027eed .LASF7170
     /tmp/cc3zLDNg.s:120517  .debug_str:000000000003ac41 .LASF7171
     /tmp/cc3zLDNg.s:124803  .debug_str:000000000004c800 .LASF7172
     /tmp/cc3zLDNg.s:111751  .debug_str:00000000000179c6 .LASF7173
     /tmp/cc3zLDNg.s:120519  .debug_str:000000000003ac47 .LASF7174
     /tmp/cc3zLDNg.s:118525  .debug_str:0000000000032d37 .LASF7175
     /tmp/cc3zLDNg.s:111755  .debug_str:00000000000179e7 .LASF7176
     /tmp/cc3zLDNg.s:120521  .debug_str:000000000003ac4d .LASF7177
     /tmp/cc3zLDNg.s:112009  .debug_str:0000000000018b48 .LASF7178
     /tmp/cc3zLDNg.s:115845  .debug_str:0000000000028130 .LASF7179
     /tmp/cc3zLDNg.s:120523  .debug_str:000000000003ac53 .LASF7180
     /tmp/cc3zLDNg.s:125853  .debug_str:0000000000050e5b .LASF7181
     /tmp/cc3zLDNg.s:116173  .debug_str:000000000002976a .LASF7182
     /tmp/cc3zLDNg.s:120589  .debug_str:000000000003b102 .LASF7183
     /tmp/cc3zLDNg.s:118547  .debug_str:0000000000032e3d .LASF7184
     /tmp/cc3zLDNg.s:119367  .debug_str:0000000000036616 .LASF7185
     /tmp/cc3zLDNg.s:120591  .debug_str:000000000003b108 .LASF7186
     /tmp/cc3zLDNg.s:112027  .debug_str:0000000000018c76 .LASF7187
     /tmp/cc3zLDNg.s:118617  .debug_str:000000000003331c .LASF7188
     /tmp/cc3zLDNg.s:117973  .debug_str:0000000000030ac0 .LASF7189
     /tmp/cc3zLDNg.s:112491  .debug_str:000000000001a9e4 .LASF7190
     /tmp/cc3zLDNg.s:122031  .debug_str:0000000000040e9f .LASF7191
     /tmp/cc3zLDNg.s:120595  .debug_str:000000000003b12b .LASF7192
     /tmp/cc3zLDNg.s:119547  .debug_str:0000000000037335 .LASF7193
     /tmp/cc3zLDNg.s:106679  .debug_str:00000000000035f7 .LASF7194
     /tmp/cc3zLDNg.s:117979  .debug_str:0000000000030b19 .LASF7195
     /tmp/cc3zLDNg.s:113127  .debug_str:000000000001d0f1 .LASF7196
     /tmp/cc3zLDNg.s:112665  .debug_str:000000000001b52b .LASF7197
     /tmp/cc3zLDNg.s:120599  .debug_str:000000000003b14f .LASF7198
     /tmp/cc3zLDNg.s:106639  .debug_str:0000000000003411 .LASF7199
     /tmp/cc3zLDNg.s:110789  .debug_str:0000000000013d6b .LASF7200
     /tmp/cc3zLDNg.s:120601  .debug_str:000000000003b155 .LASF7201
     /tmp/cc3zLDNg.s:118757  .debug_str:0000000000033d3d .LASF7202
     /tmp/cc3zLDNg.s:121505  .debug_str:000000000003ec64 .LASF7203
     /tmp/cc3zLDNg.s:120603  .debug_str:000000000003b15b .LASF7204
     /tmp/cc3zLDNg.s:114157  .debug_str:00000000000217f1 .LASF7205
     /tmp/cc3zLDNg.s:106593  .debug_str:0000000000003143 .LASF7206
     /tmp/cc3zLDNg.s:120605  .debug_str:000000000003b161 .LASF7207
     /tmp/cc3zLDNg.s:107609  .debug_str:00000000000074be .LASF7208
     /tmp/cc3zLDNg.s:115041  .debug_str:00000000000252a0 .LASF7209
     /tmp/cc3zLDNg.s:120607  .debug_str:000000000003b167 .LASF7210
     /tmp/cc3zLDNg.s:121535  .debug_str:000000000003ee63 .LASF7211
     /tmp/cc3zLDNg.s:120287  .debug_str:000000000003a0ad .LASF7212
     /tmp/cc3zLDNg.s:109439  .debug_str:000000000000eca3 .LASF7213
     /tmp/cc3zLDNg.s:107571  .debug_str:000000000000725b .LASF7214
     /tmp/cc3zLDNg.s:120291  .debug_str:000000000003a0f4 .LASF7215
     /tmp/cc3zLDNg.s:110767  .debug_str:0000000000013c0f .LASF7216
     /tmp/cc3zLDNg.s:121501  .debug_str:000000000003ec15 .LASF7217
     /tmp/cc3zLDNg.s:112499  .debug_str:000000000001aa91 .LASF7218
     /tmp/cc3zLDNg.s:110771  .debug_str:0000000000013c35 .LASF7219
     /tmp/cc3zLDNg.s:112807  .debug_str:000000000001bd2b .LASF7220
     /tmp/cc3zLDNg.s:115451  .debug_str:0000000000026a22 .LASF7221
     /tmp/cc3zLDNg.s:109445  .debug_str:000000000000ecf8 .LASF7222
     /tmp/cc3zLDNg.s:108539  .debug_str:000000000000b365 .LASF7223
     /tmp/cc3zLDNg.s:115453  .debug_str:0000000000026a31 .LASF7224
     /tmp/cc3zLDNg.s:109447  .debug_str:000000000000ecff .LASF7225
     /tmp/cc3zLDNg.s:111497  .debug_str:00000000000168e0 .LASF7226
     /tmp/cc3zLDNg.s:114435  .debug_str:0000000000022aa6 .LASF7227
     /tmp/cc3zLDNg.s:109449  .debug_str:000000000000ed06 .LASF7228
     /tmp/cc3zLDNg.s:116129  .debug_str:0000000000029447 .LASF7229
     /tmp/cc3zLDNg.s:112075  .debug_str:0000000000018f91 .LASF7230
     /tmp/cc3zLDNg.s:109451  .debug_str:000000000000ed0d .LASF7231
     /tmp/cc3zLDNg.s:109555  .debug_str:000000000000f1c3 .LASF7232
     /tmp/cc3zLDNg.s:107421  .debug_str:000000000000672b .LASF7233
     /tmp/cc3zLDNg.s:109453  .debug_str:000000000000ed14 .LASF7234
     /tmp/cc3zLDNg.s:123511  .debug_str:0000000000047401 .LASF7235
     /tmp/cc3zLDNg.s:115685  .debug_str:00000000000277d5 .LASF7236
     /tmp/cc3zLDNg.s:109455  .debug_str:000000000000ed1b .LASF7237
     /tmp/cc3zLDNg.s:117203  .debug_str:000000000002d87b .LASF7238
     /tmp/cc3zLDNg.s:115689  .debug_str:00000000000277f8 .LASF7239
     /tmp/cc3zLDNg.s:109457  .debug_str:000000000000ed22 .LASF7240
     /tmp/cc3zLDNg.s:110643  .debug_str:000000000001336a .LASF7241
     /tmp/cc3zLDNg.s:122865  .debug_str:0000000000044a0e .LASF7242
     /tmp/cc3zLDNg.s:109519  .debug_str:000000000000f0b9 .LASF7243
     /tmp/cc3zLDNg.s:123533  .debug_str:0000000000047559 .LASF7244
     /tmp/cc3zLDNg.s:110809  .debug_str:0000000000013ea6 .LASF7245
     /tmp/cc3zLDNg.s:109521  .debug_str:000000000000f0c0 .LASF7246
     /tmp/cc3zLDNg.s:117227  .debug_str:000000000002d9e5 .LASF7247
     /tmp/cc3zLDNg.s:110811  .debug_str:0000000000013eb7 .LASF7248
     /tmp/cc3zLDNg.s:109523  .debug_str:000000000000f0c7 .LASF7249
     /tmp/cc3zLDNg.s:110663  .debug_str:00000000000134ca .LASF7250
     /tmp/cc3zLDNg.s:106953  .debug_str:0000000000004939 .LASF7251
     /tmp/cc3zLDNg.s:109525  .debug_str:000000000000f0ce .LASF7252
     /tmp/cc3zLDNg.s:124497  .debug_str:000000000004b3dc .LASF7253
     /tmp/cc3zLDNg.s:115541  .debug_str:0000000000026ecf .LASF7254
     /tmp/cc3zLDNg.s:109527  .debug_str:000000000000f0d5 .LASF7255
     /tmp/cc3zLDNg.s:118213  .debug_str:0000000000031a2d .LASF7256
     /tmp/cc3zLDNg.s:118419  .debug_str:0000000000032608 .LASF7257
     /tmp/cc3zLDNg.s:109529  .debug_str:000000000000f0dc .LASF7258
     /tmp/cc3zLDNg.s:111683  .debug_str:000000000001755c .LASF7259
     /tmp/cc3zLDNg.s:108267  .debug_str:000000000000a0f6 .LASF7260
     /tmp/cc3zLDNg.s:109531  .debug_str:000000000000f0e3 .LASF7261
     /tmp/cc3zLDNg.s:125527  .debug_str:000000000004f9aa .LASF7262
     /tmp/cc3zLDNg.s:105957  .debug_str:00000000000005d8 .LASF7263
     /tmp/cc3zLDNg.s:109533  .debug_str:000000000000f0ea .LASF7264
     /tmp/cc3zLDNg.s:119241  .debug_str:0000000000035cbb .LASF7265
     /tmp/cc3zLDNg.s:107773  .debug_str:0000000000007f20 .LASF7266
     /tmp/cc3zLDNg.s:109535  .debug_str:000000000000f0f1 .LASF7267
     /tmp/cc3zLDNg.s:112735  .debug_str:000000000001b93a .LASF7268
     /tmp/cc3zLDNg.s:118463  .debug_str:00000000000329b0 .LASF7269
     /tmp/cc3zLDNg.s:109537  .debug_str:000000000000f0f8 .LASF7270
     /tmp/cc3zLDNg.s:106277  .debug_str:0000000000001bee .LASF7271
     /tmp/cc3zLDNg.s:115519  .debug_str:0000000000026d4c .LASF7272
     /tmp/cc3zLDNg.s:109619  .debug_str:000000000000f620 .LASF7273
     /tmp/cc3zLDNg.s:124987  .debug_str:000000000004d4aa .LASF7274
     /tmp/cc3zLDNg.s:118567  .debug_str:0000000000032f7d .LASF7275
     /tmp/cc3zLDNg.s:109621  .debug_str:000000000000f627 .LASF7276
     /tmp/cc3zLDNg.s:112759  .debug_str:000000000001ba92 .LASF7277
     /tmp/cc3zLDNg.s:111109  .debug_str:000000000001515a .LASF7278
     /tmp/cc3zLDNg.s:109623  .debug_str:000000000000f62e .LASF7279
     /tmp/cc3zLDNg.s:106299  .debug_str:0000000000001da3 .LASF7280
     /tmp/cc3zLDNg.s:113749  .debug_str:000000000001fa8a .LASF7281
     /tmp/cc3zLDNg.s:109625  .debug_str:000000000000f635 .LASF7282
     /tmp/cc3zLDNg.s:124561  .debug_str:000000000004b861 .LASF7283
     /tmp/cc3zLDNg.s:113751  .debug_str:000000000001fa99 .LASF7284
     /tmp/cc3zLDNg.s:109627  .debug_str:000000000000f63c .LASF7285
     /tmp/cc3zLDNg.s:113819  .debug_str:0000000000020049 .LASF7286
     /tmp/cc3zLDNg.s:106879  .debug_str:00000000000044cb .LASF7287
     /tmp/cc3zLDNg.s:109629  .debug_str:000000000000f643 .LASF7288
     /tmp/cc3zLDNg.s:107299  .debug_str:0000000000005eea .LASF7289
     /tmp/cc3zLDNg.s:122845  .debug_str:0000000000044907 .LASF7290
     /tmp/cc3zLDNg.s:109631  .debug_str:000000000000f64a .LASF7291
     /tmp/cc3zLDNg.s:121237  .debug_str:000000000003db34 .LASF7292
     /tmp/cc3zLDNg.s:106311  .debug_str:0000000000001e8b .LASF7293
     /tmp/cc3zLDNg.s:111127  .debug_str:0000000000015229 .LASF7294
     /tmp/cc3zLDNg.s:106221  .debug_str:000000000000173c .LASF7295
     /tmp/cc3zLDNg.s:125965  .debug_str:00000000000515e4 .LASF7296
     /tmp/cc3zLDNg.s:109635  .debug_str:000000000000f656 .LASF7297
     /tmp/cc3zLDNg.s:125847  .debug_str:0000000000050e22 .LASF7298
     /tmp/cc3zLDNg.s:121787  .debug_str:000000000003ffed .LASF7299
     /tmp/cc3zLDNg.s:109637  .debug_str:000000000000f65d .LASF7300
     /tmp/cc3zLDNg.s:122179  .debug_str:00000000000417d8 .LASF7301
     /tmp/cc3zLDNg.s:113379  .debug_str:000000000001e139 .LASF7302
     /tmp/cc3zLDNg.s:111267  .debug_str:0000000000015abd .LASF7303
     /tmp/cc3zLDNg.s:121983  .debug_str:0000000000040bdb .LASF7304
     /tmp/cc3zLDNg.s:113559  .debug_str:000000000001edc8 .LASF7305
     /tmp/cc3zLDNg.s:109699  .debug_str:000000000000fadb .LASF7306
     /tmp/cc3zLDNg.s:108235  .debug_str:0000000000009efd .LASF7307
     /tmp/cc3zLDNg.s:122543  .debug_str:00000000000432a2 .LASF7308
     /tmp/cc3zLDNg.s:109701  .debug_str:000000000000fae2 .LASF7309
     /tmp/cc3zLDNg.s:122205  .debug_str:00000000000419a6 .LASF7310
     /tmp/cc3zLDNg.s:110827  .debug_str:0000000000013fbb .LASF7311
     /tmp/cc3zLDNg.s:109703  .debug_str:000000000000fae9 .LASF7312
     /tmp/cc3zLDNg.s:115875  .debug_str:0000000000028384 .LASF7313
     /tmp/cc3zLDNg.s:119347  .debug_str:000000000003644a .LASF7314
     /tmp/cc3zLDNg.s:109705  .debug_str:000000000000faf0 .LASF7315
     /tmp/cc3zLDNg.s:109271  .debug_str:000000000000e342 .LASF7316
     /tmp/cc3zLDNg.s:107507  .debug_str:0000000000006d61 .LASF7317
     /tmp/cc3zLDNg.s:109707  .debug_str:000000000000faf7 .LASF7318
     /tmp/cc3zLDNg.s:123219  .debug_str:0000000000046116 .LASF7319
     /tmp/cc3zLDNg.s:111249  .debug_str:0000000000015988 .LASF7320
     /tmp/cc3zLDNg.s:109709  .debug_str:000000000000fafe .LASF7321
     /tmp/cc3zLDNg.s:116943  .debug_str:000000000002c8d7 .LASF7322
     /tmp/cc3zLDNg.s:119897  .debug_str:0000000000038935 .LASF7323
     /tmp/cc3zLDNg.s:109711  .debug_str:000000000000fb05 .LASF7324
     /tmp/cc3zLDNg.s:107443  .debug_str:0000000000006866 .LASF7325
     /tmp/cc3zLDNg.s:120295  .debug_str:000000000003a12c .LASF7326
     /tmp/cc3zLDNg.s:109713  .debug_str:000000000000fb0c .LASF7327
     /tmp/cc3zLDNg.s:124239  .debug_str:000000000004a34a .LASF7328
     /tmp/cc3zLDNg.s:118033  .debug_str:0000000000030e5b .LASF7329
     /tmp/cc3zLDNg.s:111295  .debug_str:0000000000015c53 .LASF7330
     /tmp/cc3zLDNg.s:120811  .debug_str:000000000003be45 .LASF7331
     /tmp/cc3zLDNg.s:114197  .debug_str:0000000000021a24 .LASF7332
     /tmp/cc3zLDNg.s:109793  .debug_str:00000000000100ff .LASF7333
     /tmp/cc3zLDNg.s:119075  .debug_str:000000000003525b .LASF7334
     /tmp/cc3zLDNg.s:119097  .debug_str:0000000000035377 .LASF7335
     /tmp/cc3zLDNg.s:111439  .debug_str:00000000000165ba .LASF7336
     /tmp/cc3zLDNg.s:124261  .debug_str:000000000004a48e .LASF7337
     /tmp/cc3zLDNg.s:107267  .debug_str:0000000000005d3b .LASF7338
     /tmp/cc3zLDNg.s:109797  .debug_str:0000000000010116 .LASF7339
     /tmp/cc3zLDNg.s:117981  .debug_str:0000000000030b1f .LASF7340
     /tmp/cc3zLDNg.s:111509  .debug_str:00000000000169af .LASF7341
     /tmp/cc3zLDNg.s:109799  .debug_str:000000000001011d .LASF7342
     /tmp/cc3zLDNg.s:111421  .debug_str:00000000000164b7 .LASF7343
     /tmp/cc3zLDNg.s:111485  .debug_str:0000000000016862 .LASF7344
     /tmp/cc3zLDNg.s:109801  .debug_str:0000000000010124 .LASF7345
     /tmp/cc3zLDNg.s:125255  .debug_str:000000000004e629 .LASF7346
     /tmp/cc3zLDNg.s:110385  .debug_str:0000000000012228 .LASF7347
     /tmp/cc3zLDNg.s:109803  .debug_str:000000000001012b .LASF7348
     /tmp/cc3zLDNg.s:118973  .debug_str:0000000000034b8e .LASF7349
     /tmp/cc3zLDNg.s:113239  .debug_str:000000000001d8ef .LASF7350
     /tmp/cc3zLDNg.s:111451  .debug_str:0000000000016682 .LASF7351
     /tmp/cc3zLDNg.s:118197  .debug_str:0000000000031914 .LASF7352
     /tmp/cc3zLDNg.s:117295  .debug_str:000000000002de60 .LASF7353
     /tmp/cc3zLDNg.s:111453  .debug_str:0000000000016689 .LASF7354
     /tmp/cc3zLDNg.s:106039  .debug_str:0000000000000b02 .LASF7355
     /tmp/cc3zLDNg.s:119155  .debug_str:0000000000035747 .LASF7356
     /tmp/cc3zLDNg.s:111455  .debug_str:0000000000016690 .LASF7357
     /tmp/cc3zLDNg.s:119939  .debug_str:0000000000038c0e .LASF7358
     /tmp/cc3zLDNg.s:107259  .debug_str:0000000000005cce .LASF7359
     /tmp/cc3zLDNg.s:111457  .debug_str:0000000000016697 .LASF7360
     /tmp/cc3zLDNg.s:113521  .debug_str:000000000001eb20 .LASF7361
     /tmp/cc3zLDNg.s:122473  .debug_str:0000000000042e15 .LASF7362
     /tmp/cc3zLDNg.s:109887  .debug_str:000000000001064a .LASF7363
     /tmp/cc3zLDNg.s:106057  .debug_str:0000000000000c13 .LASF7364
     /tmp/cc3zLDNg.s:112351  .debug_str:000000000001a109 .LASF7365
     /tmp/cc3zLDNg.s:109889  .debug_str:0000000000010651 .LASF7366
     /tmp/cc3zLDNg.s:122541  .debug_str:0000000000043281 .LASF7367
     /tmp/cc3zLDNg.s:123873  .debug_str:0000000000048ac2 .LASF7368
     /tmp/cc3zLDNg.s:111601  .debug_str:0000000000016fda .LASF7369
     /tmp/cc3zLDNg.s:113543  .debug_str:000000000001ece6 .LASF7370
     /tmp/cc3zLDNg.s:108405  .debug_str:000000000000aa5e .LASF7371
     /tmp/cc3zLDNg.s:109893  .debug_str:0000000000010662 .LASF7372
     /tmp/cc3zLDNg.s:123917  .debug_str:0000000000048db8 .LASF7373
     /tmp/cc3zLDNg.s:117593  .debug_str:000000000002f0d4 .LASF7374
     /tmp/cc3zLDNg.s:109895  .debug_str:0000000000010669 .LASF7375
     /tmp/cc3zLDNg.s:121023  .debug_str:000000000003ccc5 .LASF7376
     /tmp/cc3zLDNg.s:110321  .debug_str:0000000000011e10 .LASF7377
     /tmp/cc3zLDNg.s:109897  .debug_str:0000000000010670 .LASF7378
     /tmp/cc3zLDNg.s:114577  .debug_str:0000000000023382 .LASF7379
     /tmp/cc3zLDNg.s:124817  .debug_str:000000000004c8e0 .LASF7380
     /tmp/cc3zLDNg.s:109899  .debug_str:0000000000010677 .LASF7381
     /tmp/cc3zLDNg.s:108003  .debug_str:0000000000008e2a .LASF7382
     /tmp/cc3zLDNg.s:112565  .debug_str:000000000001aea9 .LASF7383
     /tmp/cc3zLDNg.s:109901  .debug_str:000000000001067e .LASF7384
     /tmp/cc3zLDNg.s:121929  .debug_str:000000000004088b .LASF7385
     /tmp/cc3zLDNg.s:125675  .debug_str:0000000000050370 .LASF7386
     /tmp/cc3zLDNg.s:109903  .debug_str:0000000000010685 .LASF7387
     /tmp/cc3zLDNg.s:115583  .debug_str:00000000000270ef .LASF7388
     /tmp/cc3zLDNg.s:106329  .debug_str:0000000000001fb6 .LASF7389
     /tmp/cc3zLDNg.s:109905  .debug_str:000000000001068c .LASF7390
     /tmp/cc3zLDNg.s:109001  .debug_str:000000000000d36a .LASF7391
     /tmp/cc3zLDNg.s:107711  .debug_str:0000000000007b3b .LASF7392
     /tmp/cc3zLDNg.s:109963  .debug_str:00000000000109c7 .LASF7393
     /tmp/cc3zLDNg.s:122123  .debug_str:0000000000041483 .LASF7394
     /tmp/cc3zLDNg.s:117187  .debug_str:000000000002d7a1 .LASF7395
     /tmp/cc3zLDNg.s:109965  .debug_str:00000000000109ce .LASF7396
     /tmp/cc3zLDNg.s:115775  .debug_str:0000000000027d86 .LASF7397
     /tmp/cc3zLDNg.s:121003  .debug_str:000000000003cbcf .LASF7398
     /tmp/cc3zLDNg.s:109967  .debug_str:00000000000109d5 .LASF7399
     /tmp/cc3zLDNg.s:109185  .debug_str:000000000000df13 .LASF7400
     /tmp/cc3zLDNg.s:122069  .debug_str:0000000000041150 .LASF7401
     /tmp/cc3zLDNg.s:113595  .debug_str:000000000001f04e .LASF7402
     /tmp/cc3zLDNg.s:123145  .debug_str:0000000000045c8d .LASF7403
     /tmp/cc3zLDNg.s:121823  .debug_str:0000000000040287 .LASF7404
     /tmp/cc3zLDNg.s:109971  .debug_str:00000000000109fd .LASF7405
     /tmp/cc3zLDNg.s:116859  .debug_str:000000000002c2e5 .LASF7406
     /tmp/cc3zLDNg.s:111609  .debug_str:0000000000017016 .LASF7407
     /tmp/cc3zLDNg.s:109973  .debug_str:0000000000010a04 .LASF7408
     /tmp/cc3zLDNg.s:106095  .debug_str:0000000000000e9b .LASF7409
     /tmp/cc3zLDNg.s:120895  .debug_str:000000000003c3ed .LASF7410
     /tmp/cc3zLDNg.s:109975  .debug_str:0000000000010a0b .LASF7411
     /tmp/cc3zLDNg.s:112727  .debug_str:000000000001b888 .LASF7412
     /tmp/cc3zLDNg.s:118763  .debug_str:0000000000033de2 .LASF7413
     /tmp/cc3zLDNg.s:109977  .debug_str:0000000000010a12 .LASF7414
     /tmp/cc3zLDNg.s:117869  .debug_str:000000000003037c .LASF7415
     /tmp/cc3zLDNg.s:117861  .debug_str:00000000000302e4 .LASF7416
     /tmp/cc3zLDNg.s:109979  .debug_str:0000000000010a19 .LASF7417
     /tmp/cc3zLDNg.s:125903  .debug_str:000000000005115b .LASF7418
     /tmp/cc3zLDNg.s:113249  .debug_str:000000000001d94a .LASF7419
     /tmp/cc3zLDNg.s:109981  .debug_str:0000000000010a20 .LASF7420
     /tmp/cc3zLDNg.s:125143  .debug_str:000000000004dec1 .LASF7421
     /tmp/cc3zLDNg.s:106239  .debug_str:0000000000001957 .LASF7422
     /tmp/cc3zLDNg.s:110047  .debug_str:0000000000010e5d .LASF7423
     /tmp/cc3zLDNg.s:117897  .debug_str:00000000000305af .LASF7424
     /tmp/cc3zLDNg.s:108269  .debug_str:000000000000a102 .LASF7425
     /tmp/cc3zLDNg.s:111927  .debug_str:0000000000018606 .LASF7426
     /tmp/cc3zLDNg.s:111355  .debug_str:000000000001601b .LASF7427
     /tmp/cc3zLDNg.s:108273  .debug_str:000000000000a124 .LASF7428
     /tmp/cc3zLDNg.s:110051  .debug_str:0000000000010e85 .LASF7429
     /tmp/cc3zLDNg.s:125171  .debug_str:000000000004e0df .LASF7430
     /tmp/cc3zLDNg.s:120465  .debug_str:000000000003a9b6 .LASF7431
     /tmp/cc3zLDNg.s:110053  .debug_str:0000000000010e8c .LASF7432
     /tmp/cc3zLDNg.s:110049  .debug_str:0000000000010e64 .LASF7433
     /tmp/cc3zLDNg.s:120439  .debug_str:000000000003a7f6 .LASF7434
     /tmp/cc3zLDNg.s:110055  .debug_str:0000000000010e93 .LASF7435
     /tmp/cc3zLDNg.s:112359  .debug_str:000000000001a173 .LASF7436
     /tmp/cc3zLDNg.s:120443  .debug_str:000000000003a840 .LASF7437
     /tmp/cc3zLDNg.s:110057  .debug_str:0000000000010e9a .LASF7438
     /tmp/cc3zLDNg.s:105967  .debug_str:0000000000000669 .LASF7439
     /tmp/cc3zLDNg.s:120777  .debug_str:000000000003bbd9 .LASF7440
     /tmp/cc3zLDNg.s:110059  .debug_str:0000000000010ea1 .LASF7441
     /tmp/cc3zLDNg.s:119865  .debug_str:0000000000038775 .LASF7442
     /tmp/cc3zLDNg.s:115595  .debug_str:000000000002717b .LASF7443
     /tmp/cc3zLDNg.s:110061  .debug_str:0000000000010ea8 .LASF7444
     /tmp/cc3zLDNg.s:113451  .debug_str:000000000001e64a .LASF7445
     /tmp/cc3zLDNg.s:115599  .debug_str:00000000000271ca .LASF7446
     /tmp/cc3zLDNg.s:110063  .debug_str:0000000000010eaf .LASF7447
     /tmp/cc3zLDNg.s:106931  .debug_str:00000000000047bd .LASF7448
     /tmp/cc3zLDNg.s:121809  .debug_str:0000000000040164 .LASF7449
     /tmp/cc3zLDNg.s:110065  .debug_str:0000000000010eb6 .LASF7450
     /tmp/cc3zLDNg.s:120933  .debug_str:000000000003c67c .LASF7451
     /tmp/cc3zLDNg.s:113017  .debug_str:000000000001ca19 .LASF7452
     /tmp/cc3zLDNg.s:110133  .debug_str:0000000000011300 .LASF7453
     /tmp/cc3zLDNg.s:113465  .debug_str:000000000001e73b .LASF7454
     /tmp/cc3zLDNg.s:113021  .debug_str:000000000001ca44 .LASF7455
     /tmp/cc3zLDNg.s:112097  .debug_str:000000000001908b .LASF7456
     /tmp/cc3zLDNg.s:106951  .debug_str:0000000000004918 .LASF7457
     /tmp/cc3zLDNg.s:120953  .debug_str:000000000003c7b6 .LASF7458
     /tmp/cc3zLDNg.s:110137  .debug_str:0000000000011321 .LASF7459
     /tmp/cc3zLDNg.s:120957  .debug_str:000000000003c7f1 .LASF7460
     /tmp/cc3zLDNg.s:108061  .debug_str:0000000000009291 .LASF7461
     /tmp/cc3zLDNg.s:112105  .debug_str:00000000000190e1 .LASF7462
     /tmp/cc3zLDNg.s:114489  .debug_str:0000000000022dc0 .LASF7463
     /tmp/cc3zLDNg.s:108065  .debug_str:00000000000092bc .LASF7464
     /tmp/cc3zLDNg.s:110141  .debug_str:000000000001133b .LASF7465
     /tmp/cc3zLDNg.s:107931  .debug_str:00000000000089cf .LASF7466
     /tmp/cc3zLDNg.s:111441  .debug_str:00000000000165c1 .LASF7467
     /tmp/cc3zLDNg.s:110143  .debug_str:0000000000011342 .LASF7468
     /tmp/cc3zLDNg.s:121839  .debug_str:0000000000040353 .LASF7469
     /tmp/cc3zLDNg.s:113995  .debug_str:0000000000020d32 .LASF7470
     /tmp/cc3zLDNg.s:110145  .debug_str:0000000000011349 .LASF7471
     /tmp/cc3zLDNg.s:115491  .debug_str:0000000000026b25 .LASF7472
     /tmp/cc3zLDNg.s:113997  .debug_str:0000000000020d40 .LASF7473
     /tmp/cc3zLDNg.s:110147  .debug_str:0000000000011350 .LASF7474
     /tmp/cc3zLDNg.s:108915  .debug_str:000000000000cd89 .LASF7475
     /tmp/cc3zLDNg.s:117777  .debug_str:000000000002fd72 .LASF7476
     /tmp/cc3zLDNg.s:112121  .debug_str:0000000000019141 .LASF7477
     /tmp/cc3zLDNg.s:122869  .debug_str:0000000000044a49 .LASF7478
     /tmp/cc3zLDNg.s:109027  .debug_str:000000000000d574 .LASF7479
     /tmp/cc3zLDNg.s:110151  .debug_str:0000000000011381 .LASF7480
     /tmp/cc3zLDNg.s:116545  .debug_str:000000000002afe7 .LASF7481
     /tmp/cc3zLDNg.s:109031  .debug_str:000000000000d5b7 .LASF7482
     /tmp/cc3zLDNg.s:110231  .debug_str:00000000000118eb .LASF7483
     /tmp/cc3zLDNg.s:108945  .debug_str:000000000000cfec .LASF7484
     /tmp/cc3zLDNg.s:112645  .debug_str:000000000001b3cd .LASF7485
     /tmp/cc3zLDNg.s:110233  .debug_str:00000000000118f2 .LASF7486
     /tmp/cc3zLDNg.s:122891  .debug_str:0000000000044c03 .LASF7487
     /tmp/cc3zLDNg.s:124245  .debug_str:000000000004a38a .LASF7488
     /tmp/cc3zLDNg.s:110235  .debug_str:00000000000118f9 .LASF7489
     /tmp/cc3zLDNg.s:116573  .debug_str:000000000002b1c6 .LASF7490
     /tmp/cc3zLDNg.s:110437  .debug_str:00000000000125c9 .LASF7491
     /tmp/cc3zLDNg.s:114377  .debug_str:00000000000226c4 .LASF7492
     /tmp/cc3zLDNg.s:124305  .debug_str:000000000004a762 .LASF7493
     /tmp/cc3zLDNg.s:111671  .debug_str:0000000000017468 .LASF7494
     /tmp/cc3zLDNg.s:110239  .debug_str:000000000001192a .LASF7495
     /tmp/cc3zLDNg.s:123893  .debug_str:0000000000048be1 .LASF7496
     /tmp/cc3zLDNg.s:124043  .debug_str:000000000004964a .LASF7497
     /tmp/cc3zLDNg.s:110241  .debug_str:0000000000011931 .LASF7498
     /tmp/cc3zLDNg.s:117635  .debug_str:000000000002f3ad .LASF7499
     /tmp/cc3zLDNg.s:124047  .debug_str:0000000000049686 .LASF7500
     /tmp/cc3zLDNg.s:110243  .debug_str:0000000000011938 .LASF7501
     /tmp/cc3zLDNg.s:111059  .debug_str:0000000000014e74 .LASF7502
     /tmp/cc3zLDNg.s:122233  .debug_str:0000000000041b52 .LASF7503
     /tmp/cc3zLDNg.s:110245  .debug_str:000000000001193f .LASF7504
     /tmp/cc3zLDNg.s:110173  .debug_str:00000000000114cf .LASF7505
     /tmp/cc3zLDNg.s:109017  .debug_str:000000000000d49c .LASF7506
     /tmp/cc3zLDNg.s:110247  .debug_str:0000000000011946 .LASF7507
     /tmp/cc3zLDNg.s:118597  .debug_str:0000000000033176 .LASF7508
     /tmp/cc3zLDNg.s:120327  .debug_str:000000000003a2ff .LASF7509
     /tmp/cc3zLDNg.s:110249  .debug_str:000000000001194d .LASF7510
     /tmp/cc3zLDNg.s:112069  .debug_str:0000000000018f16 .LASF7511
     /tmp/cc3zLDNg.s:120095  .debug_str:00000000000395e4 .LASF7512
     /tmp/cc3zLDNg.s:115097  .debug_str:00000000000255e5 .LASF7513
     /tmp/cc3zLDNg.s:120339  .debug_str:000000000003a3b0 .LASF7514
     /tmp/cc3zLDNg.s:120099  .debug_str:000000000003961b .LASF7515
     /tmp/cc3zLDNg.s:115099  .debug_str:00000000000255ec .LASF7516
     /tmp/cc3zLDNg.s:113893  .debug_str:0000000000020541 .LASF7517
     /tmp/cc3zLDNg.s:120373  .debug_str:000000000003a4fb .LASF7518
     /tmp/cc3zLDNg.s:115101  .debug_str:00000000000255f3 .LASF7519
     /tmp/cc3zLDNg.s:107373  .debug_str:00000000000063ec .LASF7520
     /tmp/cc3zLDNg.s:115249  .debug_str:0000000000025ef6 .LASF7521
     /tmp/cc3zLDNg.s:115103  .debug_str:00000000000255fa .LASF7522
     /tmp/cc3zLDNg.s:121309  .debug_str:000000000003dfc8 .LASF7523
     /tmp/cc3zLDNg.s:115253  .debug_str:0000000000025f15 .LASF7524
     /tmp/cc3zLDNg.s:115105  .debug_str:0000000000025601 .LASF7525
     /tmp/cc3zLDNg.s:114877  .debug_str:000000000002475b .LASF7526
     /tmp/cc3zLDNg.s:111553  .debug_str:0000000000016c8c .LASF7527
     /tmp/cc3zLDNg.s:115107  .debug_str:0000000000025608 .LASF7528
     /tmp/cc3zLDNg.s:125923  .debug_str:00000000000512e0 .LASF7529
     /tmp/cc3zLDNg.s:112559  .debug_str:000000000001ae35 .LASF7530
     /tmp/cc3zLDNg.s:115109  .debug_str:000000000002560f .LASF7531
     /tmp/cc3zLDNg.s:125287  .debug_str:000000000004e8a5 .LASF7532
     /tmp/cc3zLDNg.s:120337  .debug_str:000000000003a3a0 .LASF7533
     /tmp/cc3zLDNg.s:115111  .debug_str:0000000000025616 .LASF7534
     /tmp/cc3zLDNg.s:115921  .debug_str:00000000000286b8 .LASF7535
     /tmp/cc3zLDNg.s:124155  .debug_str:0000000000049dc2 .LASF7536
     /tmp/cc3zLDNg.s:115113  .debug_str:000000000002561d .LASF7537
     /tmp/cc3zLDNg.s:109325  .debug_str:000000000000e648 .LASF7538
     /tmp/cc3zLDNg.s:121445  .debug_str:000000000003e888 .LASF7539
     /tmp/cc3zLDNg.s:115115  .debug_str:0000000000025624 .LASF7540
     /tmp/cc3zLDNg.s:123277  .debug_str:0000000000046572 .LASF7541
     /tmp/cc3zLDNg.s:107811  .debug_str:0000000000008176 .LASF7542
     /tmp/cc3zLDNg.s:115175  .debug_str:0000000000025b31 .LASF7543
     /tmp/cc3zLDNg.s:115945  .debug_str:000000000002882e .LASF7544
     /tmp/cc3zLDNg.s:107813  .debug_str:0000000000008185 .LASF7545
     /tmp/cc3zLDNg.s:115177  .debug_str:0000000000025b38 .LASF7546
     /tmp/cc3zLDNg.s:109355  .debug_str:000000000000e83d .LASF7547
     /tmp/cc3zLDNg.s:108073  .debug_str:0000000000009327 .LASF7548
     /tmp/cc3zLDNg.s:115179  .debug_str:0000000000025b3f .LASF7549
     /tmp/cc3zLDNg.s:123303  .debug_str:00000000000466c7 .LASF7550
     /tmp/cc3zLDNg.s:123357  .debug_str:00000000000469ed .LASF7551
     /tmp/cc3zLDNg.s:115181  .debug_str:0000000000025b46 .LASF7552
     /tmp/cc3zLDNg.s:117023  .debug_str:000000000002cd65 .LASF7553
     /tmp/cc3zLDNg.s:123361  .debug_str:0000000000046a06 .LASF7554
     /tmp/cc3zLDNg.s:115183  .debug_str:0000000000025b4d .LASF7555
     /tmp/cc3zLDNg.s:110455  .debug_str:0000000000012721 .LASF7556
     /tmp/cc3zLDNg.s:112289  .debug_str:0000000000019c37 .LASF7557
     /tmp/cc3zLDNg.s:115185  .debug_str:0000000000025b54 .LASF7558
     /tmp/cc3zLDNg.s:124303  .debug_str:000000000004a741 .LASF7559
     /tmp/cc3zLDNg.s:108335  .debug_str:000000000000a5a5 .LASF7560
     /tmp/cc3zLDNg.s:115187  .debug_str:0000000000025b5b .LASF7561
     /tmp/cc3zLDNg.s:118023  .debug_str:0000000000030daf .LASF7562
     /tmp/cc3zLDNg.s:108339  .debug_str:000000000000a5b9 .LASF7563
     /tmp/cc3zLDNg.s:115189  .debug_str:0000000000025b62 .LASF7564
     /tmp/cc3zLDNg.s:111471  .debug_str:000000000001674a .LASF7565
     /tmp/cc3zLDNg.s:121803  .debug_str:0000000000040115 .LASF7566
     /tmp/cc3zLDNg.s:115191  .debug_str:0000000000025b69 .LASF7567
     /tmp/cc3zLDNg.s:125311  .debug_str:000000000004ea53 .LASF7568
     /tmp/cc3zLDNg.s:119925  .debug_str:0000000000038b04 .LASF7569
     /tmp/cc3zLDNg.s:115193  .debug_str:0000000000025b70 .LASF7570
     /tmp/cc3zLDNg.s:119027  .debug_str:0000000000034f2f .LASF7571
     /tmp/cc3zLDNg.s:115171  .debug_str:0000000000025af1 .LASF7572
     /tmp/cc3zLDNg.s:115277  .debug_str:00000000000260dd .LASF7573
     /tmp/cc3zLDNg.s:108379  .debug_str:000000000000a872 .LASF7574
     /tmp/cc3zLDNg.s:123887  .debug_str:0000000000048bc4 .LASF7575
     /tmp/cc3zLDNg.s:115279  .debug_str:00000000000260e4 .LASF7576
     /tmp/cc3zLDNg.s:115093  .debug_str:0000000000025599 .LASF7577
     /tmp/cc3zLDNg.s:123889  .debug_str:0000000000048bcf .LASF7578
     /tmp/cc3zLDNg.s:122223  .debug_str:0000000000041ae3 .LASF7579
     /tmp/cc3zLDNg.s:119053  .debug_str:00000000000350db .LASF7580
     /tmp/cc3zLDNg.s:124225  .debug_str:000000000004a279 .LASF7581
     /tmp/cc3zLDNg.s:115283  .debug_str:0000000000026120 .LASF7582
     /tmp/cc3zLDNg.s:112531  .debug_str:000000000001ac01 .LASF7583
     /tmp/cc3zLDNg.s:107261  .debug_str:0000000000005cdd .LASF7584
     /tmp/cc3zLDNg.s:115285  .debug_str:0000000000026127 .LASF7585
     /tmp/cc3zLDNg.s:106105  .debug_str:0000000000000f4c .LASF7586
     /tmp/cc3zLDNg.s:117741  .debug_str:000000000002faaf .LASF7587
     /tmp/cc3zLDNg.s:115287  .debug_str:000000000002612e .LASF7588
     /tmp/cc3zLDNg.s:120021  .debug_str:00000000000390b2 .LASF7589
     /tmp/cc3zLDNg.s:107879  .debug_str:00000000000085fe .LASF7590
     /tmp/cc3zLDNg.s:115289  .debug_str:0000000000026135 .LASF7591
     /tmp/cc3zLDNg.s:113585  .debug_str:000000000001efc6 .LASF7592
     /tmp/cc3zLDNg.s:118939  .debug_str:00000000000349b6 .LASF7593
     /tmp/cc3zLDNg.s:115291  .debug_str:000000000002613c .LASF7594
     /tmp/cc3zLDNg.s:107081  .debug_str:00000000000051b7 .LASF7595
     /tmp/cc3zLDNg.s:117625  .debug_str:000000000002f329 .LASF7596
     /tmp/cc3zLDNg.s:115293  .debug_str:0000000000026143 .LASF7597
     /tmp/cc3zLDNg.s:121055  .debug_str:000000000003ce9e .LASF7598
     /tmp/cc3zLDNg.s:117673  .debug_str:000000000002f60b .LASF7599
     /tmp/cc3zLDNg.s:115295  .debug_str:000000000002614a .LASF7600
     /tmp/cc3zLDNg.s:114617  .debug_str:0000000000023647 .LASF7601
     /tmp/cc3zLDNg.s:124653  .debug_str:000000000004be2c .LASF7602
     /tmp/cc3zLDNg.s:115373  .debug_str:00000000000265e6 .LASF7603
     /tmp/cc3zLDNg.s:117343  .debug_str:000000000002e11f .LASF7604
     /tmp/cc3zLDNg.s:124657  .debug_str:000000000004be5d .LASF7605
     /tmp/cc3zLDNg.s:115375  .debug_str:00000000000265ed .LASF7606
     /tmp/cc3zLDNg.s:121077  .debug_str:000000000003d020 .LASF7607
     /tmp/cc3zLDNg.s:121209  .debug_str:000000000003d994 .LASF7608
     /tmp/cc3zLDNg.s:115377  .debug_str:00000000000265f4 .LASF7609
     /tmp/cc3zLDNg.s:114629  .debug_str:000000000002372d .LASF7610
     /tmp/cc3zLDNg.s:119961  .debug_str:0000000000038de8 .LASF7611
     /tmp/cc3zLDNg.s:115379  .debug_str:00000000000265fb .LASF7612
     /tmp/cc3zLDNg.s:108057  .debug_str:0000000000009251 .LASF7613
     /tmp/cc3zLDNg.s:124861  .debug_str:000000000004cc80 .LASF7614
     /tmp/cc3zLDNg.s:115381  .debug_str:0000000000026602 .LASF7615
     /tmp/cc3zLDNg.s:121993  .debug_str:0000000000040c53 .LASF7616
     /tmp/cc3zLDNg.s:117251  .debug_str:000000000002db9e .LASF7617
     /tmp/cc3zLDNg.s:115383  .debug_str:0000000000026609 .LASF7618
     /tmp/cc3zLDNg.s:115643  .debug_str:0000000000027470 .LASF7619
     /tmp/cc3zLDNg.s:117253  .debug_str:000000000002dbaa .LASF7620
     /tmp/cc3zLDNg.s:115385  .debug_str:0000000000026610 .LASF7621
     /tmp/cc3zLDNg.s:109067  .debug_str:000000000000d7f8 .LASF7622
     /tmp/cc3zLDNg.s:117255  .debug_str:000000000002dbb6 .LASF7623
     /tmp/cc3zLDNg.s:115387  .debug_str:0000000000026617 .LASF7624
     /tmp/cc3zLDNg.s:123031  .debug_str:000000000004554a .LASF7625
     /tmp/cc3zLDNg.s:111709  .debug_str:00000000000176f7 .LASF7626
     /tmp/cc3zLDNg.s:115389  .debug_str:000000000002661e .LASF7627
     /tmp/cc3zLDNg.s:116731  .debug_str:000000000002bb4a .LASF7628
     /tmp/cc3zLDNg.s:107627  .debug_str:00000000000075d1 .LASF7629
     /tmp/cc3zLDNg.s:115391  .debug_str:0000000000026625 .LASF7630
     /tmp/cc3zLDNg.s:110123  .debug_str:000000000001124c .LASF7631
     /tmp/cc3zLDNg.s:111715  .debug_str:000000000001774e .LASF7632
     /tmp/cc3zLDNg.s:115463  .debug_str:0000000000026aaa .LASF7633
     /tmp/cc3zLDNg.s:123059  .debug_str:0000000000045764 .LASF7634
     /tmp/cc3zLDNg.s:115833  .debug_str:0000000000028090 .LASF7635
     /tmp/cc3zLDNg.s:115465  .debug_str:0000000000026ab1 .LASF7636
     /tmp/cc3zLDNg.s:116757  .debug_str:000000000002bcc3 .LASF7637
     /tmp/cc3zLDNg.s:119287  .debug_str:000000000003608c .LASF7638
     /tmp/cc3zLDNg.s:115467  .debug_str:0000000000026ab8 .LASF7639
     /tmp/cc3zLDNg.s:110155  .debug_str:0000000000011398 .LASF7640
     /tmp/cc3zLDNg.s:109243  .debug_str:000000000000e1a4 .LASF7641
     /tmp/cc3zLDNg.s:115469  .debug_str:0000000000026abf .LASF7642
     /tmp/cc3zLDNg.s:124039  .debug_str:0000000000049613 .LASF7643
     /tmp/cc3zLDNg.s:109245  .debug_str:000000000000e1b0 .LASF7644
     /tmp/cc3zLDNg.s:115471  .debug_str:0000000000026ac6 .LASF7645
     /tmp/cc3zLDNg.s:108491  .debug_str:000000000000b026 .LASF7646
     /tmp/cc3zLDNg.s:109247  .debug_str:000000000000e1bc .LASF7647
     /tmp/cc3zLDNg.s:115473  .debug_str:0000000000026acd .LASF7648
     /tmp/cc3zLDNg.s:119271  .debug_str:0000000000035fa9 .LASF7649
     /tmp/cc3zLDNg.s:125831  .debug_str:0000000000050d44 .LASF7650
     /tmp/cc3zLDNg.s:115475  .debug_str:0000000000026ad4 .LASF7651
     /tmp/cc3zLDNg.s:125037  .debug_str:000000000004d7e9 .LASF7652
     /tmp/cc3zLDNg.s:125833  .debug_str:0000000000050d4e .LASF7653
     /tmp/cc3zLDNg.s:115477  .debug_str:0000000000026adb .LASF7654
     /tmp/cc3zLDNg.s:108051  .debug_str:00000000000091cc .LASF7655
     /tmp/cc3zLDNg.s:125835  .debug_str:0000000000050d58 .LASF7656
     /tmp/cc3zLDNg.s:115479  .debug_str:0000000000026ae2 .LASF7657
     /tmp/cc3zLDNg.s:112221  .debug_str:0000000000019760 .LASF7658
     /tmp/cc3zLDNg.s:125837  .debug_str:0000000000050d62 .LASF7659
     /tmp/cc3zLDNg.s:115481  .debug_str:0000000000026ae9 .LASF7660
     /tmp/cc3zLDNg.s:126063  .debug_str:0000000000051c9d .LASF7661
     /tmp/cc3zLDNg.s:110577  .debug_str:0000000000012ef3 .LASF7662
     /tmp/cc3zLDNg.s:115559  .debug_str:0000000000026fa1 .LASF7663
     /tmp/cc3zLDNg.s:119707  .debug_str:0000000000037d57 .LASF7664
     /tmp/cc3zLDNg.s:119041  .debug_str:000000000003504a .LASF7665
     /tmp/cc3zLDNg.s:109501  .debug_str:000000000000f01a .LASF7666
     /tmp/cc3zLDNg.s:118087  .debug_str:00000000000311d2 .LASF7667
     /tmp/cc3zLDNg.s:119043  .debug_str:0000000000035056 .LASF7668
     /tmp/cc3zLDNg.s:109505  .debug_str:000000000000f036 .LASF7669
     /tmp/cc3zLDNg.s:111545  .debug_str:0000000000016bf3 .LASF7670
     /tmp/cc3zLDNg.s:124667  .debug_str:000000000004becb .LASF7671
     /tmp/cc3zLDNg.s:110951  .debug_str:0000000000014776 .LASF7672
     /tmp/cc3zLDNg.s:108981  .debug_str:000000000000d229 .LASF7673
     /tmp/cc3zLDNg.s:122089  .debug_str:000000000004126e .LASF7674
     /tmp/cc3zLDNg.s:111729  .debug_str:00000000000177db .LASF7675
     /tmp/cc3zLDNg.s:114823  .debug_str:00000000000243da .LASF7676
     /tmp/cc3zLDNg.s:121225  .debug_str:000000000003daaa .LASF7677
     /tmp/cc3zLDNg.s:120679  .debug_str:000000000003b592 .LASF7678
     /tmp/cc3zLDNg.s:106075  .debug_str:0000000000000d49 .LASF7679
     /tmp/cc3zLDNg.s:109487  .debug_str:000000000000ef52 .LASF7680
     /tmp/cc3zLDNg.s:123057  .debug_str:000000000004573e .LASF7681
     /tmp/cc3zLDNg.s:122235  .debug_str:0000000000041b64 .LASF7682
     /tmp/cc3zLDNg.s:109441  .debug_str:000000000000ecaa .LASF7683
     /tmp/cc3zLDNg.s:113681  .debug_str:000000000001f61a .LASF7684
     /tmp/cc3zLDNg.s:122105  .debug_str:0000000000041370 .LASF7685
     /tmp/cc3zLDNg.s:107727  .debug_str:0000000000007bf9 .LASF7686
     /tmp/cc3zLDNg.s:110525  .debug_str:0000000000012b1b .LASF7687
     /tmp/cc3zLDNg.s:122231  .debug_str:0000000000041b46 .LASF7688
     /tmp/cc3zLDNg.s:119403  .debug_str:0000000000036896 .LASF7689
     /tmp/cc3zLDNg.s:121019  .debug_str:000000000003cca7 .LASF7690
     /tmp/cc3zLDNg.s:123301  .debug_str:00000000000466b9 .LASF7691
     /tmp/cc3zLDNg.s:115753  .debug_str:0000000000027c5f .LASF7692
     /tmp/cc3zLDNg.s:113221  .debug_str:000000000001d7a7 .LASF7693
     /tmp/cc3zLDNg.s:116813  .debug_str:000000000002c0bb .LASF7694
     /tmp/cc3zLDNg.s:118703  .debug_str:0000000000033947 .LASF7695
     /tmp/cc3zLDNg.s:120919  .debug_str:000000000003c5b6 .LASF7696
     /tmp/cc3zLDNg.s:109427  .debug_str:000000000000ebd3 .LASF7697
     /tmp/cc3zLDNg.s:124165  .debug_str:0000000000049e5e .LASF7698
     /tmp/cc3zLDNg.s:123459  .debug_str:00000000000470c6 .LASF7699
     /tmp/cc3zLDNg.s:114059  .debug_str:00000000000211ad .LASF7700
     /tmp/cc3zLDNg.s:112453  .debug_str:000000000001a78a .LASF7701
     /tmp/cc3zLDNg.s:106983  .debug_str:0000000000004b7c .LASF7702
     /tmp/cc3zLDNg.s:108951  .debug_str:000000000000d03e .LASF7703
     /tmp/cc3zLDNg.s:114251  .debug_str:0000000000021ddb .LASF7704
     /tmp/cc3zLDNg.s:122957  .debug_str:00000000000450b7 .LASF7705
     /tmp/cc3zLDNg.s:106803  .debug_str:0000000000003efe .LASF7706
     /tmp/cc3zLDNg.s:122425  .debug_str:0000000000042a3e .LASF7707
     /tmp/cc3zLDNg.s:112739  .debug_str:000000000001b989 .LASF7708
     /tmp/cc3zLDNg.s:121963  .debug_str:0000000000040a88 .LASF7709
     /tmp/cc3zLDNg.s:106443  .debug_str:00000000000026e5 .LASF7710
     /tmp/cc3zLDNg.s:121573  .debug_str:000000000003f157 .LASF7711
     /tmp/cc3zLDNg.s:110181  .debug_str:000000000001157d .LASF7712
     /tmp/cc3zLDNg.s:119289  .debug_str:0000000000036094 .LASF7713
     /tmp/cc3zLDNg.s:124395  .debug_str:000000000004adb1 .LASF7714
     /tmp/cc3zLDNg.s:120437  .debug_str:000000000003a7d3 .LASF7715
     /tmp/cc3zLDNg.s:107111  .debug_str:000000000000537f .LASF7716
     /tmp/cc3zLDNg.s:122403  .debug_str:0000000000042847 .LASF7717
     /tmp/cc3zLDNg.s:105911  .debug_str:00000000000002be .LASF7718
     /tmp/cc3zLDNg.s:116815  .debug_str:000000000002c0e3 .LASF7719
     /tmp/cc3zLDNg.s:116503  .debug_str:000000000002ad14 .LASF7720
     /tmp/cc3zLDNg.s:110457  .debug_str:0000000000012742 .LASF7721
     /tmp/cc3zLDNg.s:116049  .debug_str:0000000000028f24 .LASF7722
     /tmp/cc3zLDNg.s:107289  .debug_str:0000000000005e92 .LASF7723
     /tmp/cc3zLDNg.s:122689  .debug_str:0000000000043f5e .LASF7724
     /tmp/cc3zLDNg.s:122639  .debug_str:0000000000043b66 .LASF7725
     /tmp/cc3zLDNg.s:108667  .debug_str:000000000000bcbd .LASF7726
     /tmp/cc3zLDNg.s:124481  .debug_str:000000000004b2c7 .LASF7727
     /tmp/cc3zLDNg.s:125189  .debug_str:000000000004e1ba .LASF7728
     /tmp/cc3zLDNg.s:122553  .debug_str:00000000000432f9 .LASF7729
     /tmp/cc3zLDNg.s:107211  .debug_str:0000000000005a29 .LASF7730
     /tmp/cc3zLDNg.s:111293  .debug_str:0000000000015c2c .LASF7731
     /tmp/cc3zLDNg.s:107997  .debug_str:0000000000008ddd .LASF7732
     /tmp/cc3zLDNg.s:118311  .debug_str:0000000000031fd7 .LASF7733
     /tmp/cc3zLDNg.s:119315  .debug_str:0000000000036214 .LASF7734
     /tmp/cc3zLDNg.s:117057  .debug_str:000000000002cfc6 .LASF7735
     /tmp/cc3zLDNg.s:125861  .debug_str:0000000000050ed7 .LASF7736
     /tmp/cc3zLDNg.s:114619  .debug_str:0000000000023668 .LASF7737
     /tmp/cc3zLDNg.s:123523  .debug_str:000000000004749c .LASF7738
     /tmp/cc3zLDNg.s:120539  .debug_str:000000000003ad5f .LASF7739
     /tmp/cc3zLDNg.s:114605  .debug_str:0000000000023542 .LASF7740
     /tmp/cc3zLDNg.s:112165  .debug_str:00000000000193e0 .LASF7741
     /tmp/cc3zLDNg.s:121191  .debug_str:000000000003d85a .LASF7742
     /tmp/cc3zLDNg.s:109551  .debug_str:000000000000f18c .LASF7743
     /tmp/cc3zLDNg.s:118689  .debug_str:000000000003385f .LASF7744
     /tmp/cc3zLDNg.s:120541  .debug_str:000000000003ad66 .LASF7745
     /tmp/cc3zLDNg.s:108029  .debug_str:0000000000009046 .LASF7746
     /tmp/cc3zLDNg.s:121353  .debug_str:000000000003e2ba .LASF7747
     /tmp/cc3zLDNg.s:118577  .debug_str:0000000000033066 .LASF7748
     /tmp/cc3zLDNg.s:119731  .debug_str:0000000000037ee5 .LASF7749
     /tmp/cc3zLDNg.s:117647  .debug_str:000000000002f43a .LASF7750
     /tmp/cc3zLDNg.s:123657  .debug_str:0000000000047d51 .LASF7751
     /tmp/cc3zLDNg.s:118163  .debug_str:0000000000031666 .LASF7752
     /tmp/cc3zLDNg.s:106737  .debug_str:0000000000003a36 .LASF7753
     /tmp/cc3zLDNg.s:123659  .debug_str:0000000000047d5f .LASF7754
     /tmp/cc3zLDNg.s:111623  .debug_str:00000000000170fc .LASF7755
     /tmp/cc3zLDNg.s:115861  .debug_str:0000000000028275 .LASF7756
     /tmp/cc3zLDNg.s:123661  .debug_str:0000000000047d6d .LASF7757
     /tmp/cc3zLDNg.s:125471  .debug_str:000000000004f4bb .LASF7758
     /tmp/cc3zLDNg.s:114867  .debug_str:00000000000246d1 .LASF7759
     /tmp/cc3zLDNg.s:121129  .debug_str:000000000003d3d0 .LASF7760
     /tmp/cc3zLDNg.s:119177  .debug_str:000000000003584d .LASF7761
     /tmp/cc3zLDNg.s:108215  .debug_str:0000000000009d70 .LASF7762
     /tmp/cc3zLDNg.s:123665  .debug_str:0000000000047dbd .LASF7763
     /tmp/cc3zLDNg.s:112667  .debug_str:000000000001b539 .LASF7764
     /tmp/cc3zLDNg.s:116509  .debug_str:000000000002ad8f .LASF7765
     /tmp/cc3zLDNg.s:123667  .debug_str:0000000000047dcb .LASF7766
     /tmp/cc3zLDNg.s:115965  .debug_str:00000000000289c6 .LASF7767
     /tmp/cc3zLDNg.s:122785  .debug_str:000000000004456d .LASF7768
     /tmp/cc3zLDNg.s:117827  .debug_str:0000000000030055 .LASF7769
     /tmp/cc3zLDNg.s:122789  .debug_str:00000000000445af .LASF7770
     /tmp/cc3zLDNg.s:117831  .debug_str:0000000000030093 .LASF7771
     /tmp/cc3zLDNg.s:121063  .debug_str:000000000003cf1b .LASF7772
     /tmp/cc3zLDNg.s:123947  .debug_str:0000000000048ff3 .LASF7773
     /tmp/cc3zLDNg.s:117833  .debug_str:00000000000300a5 .LASF7774
     /tmp/cc3zLDNg.s:122795  .debug_str:00000000000445e7 .LASF7775
     /tmp/cc3zLDNg.s:122797  .debug_str:00000000000445f9 .LASF7776
     /tmp/cc3zLDNg.s:122799  .debug_str:000000000004460b .LASF7777
     /tmp/cc3zLDNg.s:121065  .debug_str:000000000003cf2a .LASF7778
     /tmp/cc3zLDNg.s:117681  .debug_str:000000000002f67c .LASF7779
     /tmp/cc3zLDNg.s:119987  .debug_str:0000000000038e6f .LASF7780
     /tmp/cc3zLDNg.s:124099  .debug_str:0000000000049a5b .LASF7781
     /tmp/cc3zLDNg.s:115657  .debug_str:00000000000275af .LASF7782
     /tmp/cc3zLDNg.s:119721  .debug_str:0000000000037e3c .LASF7783
     /tmp/cc3zLDNg.s:121103  .debug_str:000000000003d1e7 .LASF7784
     /tmp/cc3zLDNg.s:123621  .debug_str:0000000000047af6 .LASF7785
     /tmp/cc3zLDNg.s:122073  .debug_str:000000000004118f .LASF7786
     /tmp/cc3zLDNg.s:125881  .debug_str:0000000000050ff2 .LASF7787
     /tmp/cc3zLDNg.s:111539  .debug_str:0000000000016b7c .LASF7788
     /tmp/cc3zLDNg.s:123627  .debug_str:0000000000047b50 .LASF7789
     /tmp/cc3zLDNg.s:106193  .debug_str:00000000000014fc .LASF7790
     /tmp/cc3zLDNg.s:124719  .debug_str:000000000004c243 .LASF7791
     /tmp/cc3zLDNg.s:121633  .debug_str:000000000003f5c9 .LASF7792
     /tmp/cc3zLDNg.s:105933  .debug_str:000000000000040d .LASF7793
     /tmp/cc3zLDNg.s:110939  .debug_str:00000000000146ad .LASF7794
     /tmp/cc3zLDNg.s:107591  .debug_str:000000000000739c .LASF7795
     /tmp/cc3zLDNg.s:107423  .debug_str:000000000000673e .LASF7796
     /tmp/cc3zLDNg.s:117299  .debug_str:000000000002de7e .LASF7797
     /tmp/cc3zLDNg.s:117301  .debug_str:000000000002de96 .LASF7798
     /tmp/cc3zLDNg.s:117303  .debug_str:000000000002deae .LASF7799
     /tmp/cc3zLDNg.s:117305  .debug_str:000000000002dec6 .LASF7800
     /tmp/cc3zLDNg.s:123151  .debug_str:0000000000045d2a .LASF7801
     /tmp/cc3zLDNg.s:108167  .debug_str:000000000000996f .LASF7802
     /tmp/cc3zLDNg.s:117307  .debug_str:000000000002dede .LASF7803
     /tmp/cc3zLDNg.s:109805  .debug_str:0000000000010132 .LASF7804
     /tmp/cc3zLDNg.s:109807  .debug_str:0000000000010150 .LASF7805
     /tmp/cc3zLDNg.s:109809  .debug_str:000000000001016e .LASF7806
     /tmp/cc3zLDNg.s:109811  .debug_str:000000000001018c .LASF7807
     /tmp/cc3zLDNg.s:109813  .debug_str:00000000000101aa .LASF7808
     /tmp/cc3zLDNg.s:113903  .debug_str:00000000000205fa .LASF7809
     /tmp/cc3zLDNg.s:109473  .debug_str:000000000000ee99 .LASF7810
     /tmp/cc3zLDNg.s:113907  .debug_str:0000000000020630 .LASF7811
     /tmp/cc3zLDNg.s:113909  .debug_str:000000000002064d .LASF7812
     /tmp/cc3zLDNg.s:113911  .debug_str:000000000002066a .LASF7813
     /tmp/cc3zLDNg.s:125947  .debug_str:00000000000514d0 .LASF7814
     /tmp/cc3zLDNg.s:125949  .debug_str:00000000000514ea .LASF7815
     /tmp/cc3zLDNg.s:125951  .debug_str:0000000000051504 .LASF7816
     /tmp/cc3zLDNg.s:125953  .debug_str:000000000005151e .LASF7817
     /tmp/cc3zLDNg.s:125955  .debug_str:0000000000051538 .LASF7818
     /tmp/cc3zLDNg.s:120163  .debug_str:000000000003995c .LASF7819
     /tmp/cc3zLDNg.s:122495  .debug_str:0000000000042f9f .LASF7820
     /tmp/cc3zLDNg.s:123153  .debug_str:0000000000045d42 .LASF7821
     /tmp/cc3zLDNg.s:122109  .debug_str:000000000004139b .LASF7822
     /tmp/cc3zLDNg.s:119505  .debug_str:0000000000037018 .LASF7823
     /tmp/cc3zLDNg.s:107675  .debug_str:000000000000794b .LASF7824
     /tmp/cc3zLDNg.s:107677  .debug_str:0000000000007968 .LASF7825
     /tmp/cc3zLDNg.s:119515  .debug_str:000000000003710b .LASF7826
     /tmp/cc3zLDNg.s:106503  .debug_str:0000000000002ad8 .LASF7827
     /tmp/cc3zLDNg.s:117163  .debug_str:000000000002d609 .LASF7828
     /tmp/cc3zLDNg.s:107681  .debug_str:00000000000079a7 .LASF7829
     /tmp/cc3zLDNg.s:117527  .debug_str:000000000002ec81 .LASF7830
     /tmp/cc3zLDNg.s:117529  .debug_str:000000000002eca4 .LASF7831
     /tmp/cc3zLDNg.s:117531  .debug_str:000000000002ecc7 .LASF7832
     /tmp/cc3zLDNg.s:117533  .debug_str:000000000002ecea .LASF7833
     /tmp/cc3zLDNg.s:117535  .debug_str:000000000002ed0d .LASF7834
     /tmp/cc3zLDNg.s:114181  .debug_str:000000000002192e .LASF7835
     /tmp/cc3zLDNg.s:114183  .debug_str:0000000000021950 .LASF7836
     /tmp/cc3zLDNg.s:115337  .debug_str:00000000000263ab .LASF7837
     /tmp/cc3zLDNg.s:114187  .debug_str:0000000000021983 .LASF7838
     /tmp/cc3zLDNg.s:114189  .debug_str:00000000000219a5 .LASF7839
     /tmp/cc3zLDNg.s:120407  .debug_str:000000000003a6e6 .LASF7840
     /tmp/cc3zLDNg.s:117081  .debug_str:000000000002d179 .LASF7841
     /tmp/cc3zLDNg.s:117083  .debug_str:000000000002d198 .LASF7842
     /tmp/cc3zLDNg.s:120415  .debug_str:000000000003a778 .LASF7843
     /tmp/cc3zLDNg.s:117087  .debug_str:000000000002d1c5 .LASF7844
     /tmp/cc3zLDNg.s:117213  .debug_str:000000000002d904 .LASF7845
     /tmp/cc3zLDNg.s:122681  .debug_str:0000000000043eae .LASF7846
     /tmp/cc3zLDNg.s:106505  .debug_str:0000000000002af5 .LASF7847
     /tmp/cc3zLDNg.s:114163  .debug_str:000000000002183f .LASF7848
     /tmp/cc3zLDNg.s:119077  .debug_str:000000000003527c .LASF7849
     /tmp/cc3zLDNg.s:119079  .debug_str:0000000000035294 .LASF7850
     /tmp/cc3zLDNg.s:119081  .debug_str:00000000000352ac .LASF7851
     /tmp/cc3zLDNg.s:119083  .debug_str:00000000000352c4 .LASF7852
     /tmp/cc3zLDNg.s:113339  .debug_str:000000000001deb4 .LASF7853
     /tmp/cc3zLDNg.s:112795  .debug_str:000000000001bc3b .LASF7854
     /tmp/cc3zLDNg.s:119085  .debug_str:00000000000352dc .LASF7855
     /tmp/cc3zLDNg.s:111655  .debug_str:00000000000173a0 .LASF7856
     /tmp/cc3zLDNg.s:111657  .debug_str:00000000000173be .LASF7857
     /tmp/cc3zLDNg.s:111659  .debug_str:00000000000173dc .LASF7858
     /tmp/cc3zLDNg.s:117377  .debug_str:000000000002e2f3 .LASF7859
     /tmp/cc3zLDNg.s:111663  .debug_str:000000000001740c .LASF7860
     /tmp/cc3zLDNg.s:115691  .debug_str:0000000000027809 .LASF7861
     /tmp/cc3zLDNg.s:115693  .debug_str:0000000000027826 .LASF7862
     /tmp/cc3zLDNg.s:115695  .debug_str:0000000000027843 .LASF7863
     /tmp/cc3zLDNg.s:115697  .debug_str:0000000000027860 .LASF7864
     /tmp/cc3zLDNg.s:115699  .debug_str:000000000002787d .LASF7865
     /tmp/cc3zLDNg.s:107477  .debug_str:0000000000006b2c .LASF7866
     /tmp/cc3zLDNg.s:107479  .debug_str:0000000000006b46 .LASF7867
     /tmp/cc3zLDNg.s:107481  .debug_str:0000000000006b60 .LASF7868
     /tmp/cc3zLDNg.s:107483  .debug_str:0000000000006b7a .LASF7869
     /tmp/cc3zLDNg.s:125459  .debug_str:000000000004f3e0 .LASF7870
     /tmp/cc3zLDNg.s:111023  .debug_str:0000000000014c53 .LASF7871
     /tmp/cc3zLDNg.s:119323  .debug_str:00000000000362be .LASF7872
     /tmp/cc3zLDNg.s:113343  .debug_str:000000000001dee8 .LASF7873
     /tmp/cc3zLDNg.s:106333  .debug_str:0000000000001ff0 .LASF7874
     /tmp/cc3zLDNg.s:110271  .debug_str:0000000000011a9c .LASF7875
     /tmp/cc3zLDNg.s:110273  .debug_str:0000000000011ab3 .LASF7876
     /tmp/cc3zLDNg.s:110275  .debug_str:0000000000011aca .LASF7877
     /tmp/cc3zLDNg.s:125523  .debug_str:000000000004f950 .LASF7878
     /tmp/cc3zLDNg.s:111113  .debug_str:0000000000015177 .LASF7879
     /tmp/cc3zLDNg.s:106925  .debug_str:000000000000475a .LASF7880
     /tmp/cc3zLDNg.s:110279  .debug_str:0000000000011af2 .LASF7881
     /tmp/cc3zLDNg.s:122057  .debug_str:000000000004109c .LASF7882
     /tmp/cc3zLDNg.s:122059  .debug_str:00000000000410b9 .LASF7883
     /tmp/cc3zLDNg.s:122061  .debug_str:00000000000410d6 .LASF7884
     /tmp/cc3zLDNg.s:122063  .debug_str:00000000000410f3 .LASF7885
     /tmp/cc3zLDNg.s:122065  .debug_str:0000000000041110 .LASF7886
     /tmp/cc3zLDNg.s:111153  .debug_str:000000000001537d .LASF7887
     /tmp/cc3zLDNg.s:111155  .debug_str:0000000000015399 .LASF7888
     /tmp/cc3zLDNg.s:111157  .debug_str:00000000000153b5 .LASF7889
     /tmp/cc3zLDNg.s:111159  .debug_str:00000000000153d1 .LASF7890
     /tmp/cc3zLDNg.s:111161  .debug_str:00000000000153ed .LASF7891
     /tmp/cc3zLDNg.s:117515  .debug_str:000000000002ebca .LASF7892
     /tmp/cc3zLDNg.s:117517  .debug_str:000000000002ebe3 .LASF7893
     /tmp/cc3zLDNg.s:117519  .debug_str:000000000002ebfc .LASF7894
     /tmp/cc3zLDNg.s:117521  .debug_str:000000000002ec15 .LASF7895
     /tmp/cc3zLDNg.s:117523  .debug_str:000000000002ec2e .LASF7896
     /tmp/cc3zLDNg.s:118853  .debug_str:000000000003434d .LASF7897
     /tmp/cc3zLDNg.s:120903  .debug_str:000000000003c45f .LASF7898
     /tmp/cc3zLDNg.s:111115  .debug_str:000000000001518e .LASF7899
     /tmp/cc3zLDNg.s:112293  .debug_str:0000000000019c76 .LASF7900
     /tmp/cc3zLDNg.s:111189  .debug_str:0000000000015564 .LASF7901
     /tmp/cc3zLDNg.s:111191  .debug_str:0000000000015587 .LASF7902
     /tmp/cc3zLDNg.s:111193  .debug_str:00000000000155aa .LASF7903
     /tmp/cc3zLDNg.s:111195  .debug_str:00000000000155cd .LASF7904
     /tmp/cc3zLDNg.s:111197  .debug_str:00000000000155f0 .LASF7905
     /tmp/cc3zLDNg.s:125803  .debug_str:0000000000050bc3 .LASF7906
     /tmp/cc3zLDNg.s:122823  .debug_str:0000000000044766 .LASF7907
     /tmp/cc3zLDNg.s:124399  .debug_str:000000000004adc1 .LASF7908
     /tmp/cc3zLDNg.s:122809  .debug_str:000000000004468c .LASF7909
     /tmp/cc3zLDNg.s:122811  .debug_str:00000000000446b0 .LASF7910
     /tmp/cc3zLDNg.s:123525  .debug_str:00000000000474a9 .LASF7911
     /tmp/cc3zLDNg.s:122815  .debug_str:00000000000446e0 .LASF7912
     /tmp/cc3zLDNg.s:122817  .debug_str:0000000000044704 .LASF7913
     /tmp/cc3zLDNg.s:117999  .debug_str:0000000000030c35 .LASF7914
     /tmp/cc3zLDNg.s:125705  .debug_str:0000000000050518 .LASF7915
     /tmp/cc3zLDNg.s:114067  .debug_str:0000000000021276 .LASF7916
     /tmp/cc3zLDNg.s:109101  .debug_str:000000000000d9e0 .LASF7917
     /tmp/cc3zLDNg.s:117409  .debug_str:000000000002e4bf .LASF7918
     /tmp/cc3zLDNg.s:125121  .debug_str:000000000004dd8d .LASF7919
     /tmp/cc3zLDNg.s:117803  .debug_str:000000000002ff3a .LASF7920
     /tmp/cc3zLDNg.s:114077  .debug_str:0000000000021385 .LASF7921
     /tmp/cc3zLDNg.s:107647  .debug_str:00000000000076d2 .LASF7922
     /tmp/cc3zLDNg.s:118489  .debug_str:0000000000032b47 .LASF7923
     /tmp/cc3zLDNg.s:109717  .debug_str:000000000000fb2a .LASF7924
     /tmp/cc3zLDNg.s:108467  .debug_str:000000000000ae63 .LASF7925
     /tmp/cc3zLDNg.s:113307  .debug_str:000000000001dc87 .LASF7926
     /tmp/cc3zLDNg.s:108295  .debug_str:000000000000a2cd .LASF7927
     /tmp/cc3zLDNg.s:107741  .debug_str:0000000000007d4a .LASF7928
     /tmp/cc3zLDNg.s:116523  .debug_str:000000000002ae93 .LASF7929
     /tmp/cc3zLDNg.s:109013  .debug_str:000000000000d439 .LASF7930
     /tmp/cc3zLDNg.s:116163  .debug_str:00000000000296c1 .LASF7931
     /tmp/cc3zLDNg.s:114075  .debug_str:000000000002136f .LASF7932
     /tmp/cc3zLDNg.s:111647  .debug_str:0000000000017311 .LASF7933
     /tmp/cc3zLDNg.s:126027  .debug_str:0000000000051a32 .LASF7934
     /tmp/cc3zLDNg.s:109329  .debug_str:000000000000e677 .LASF7935
     /tmp/cc3zLDNg.s:125347  .debug_str:000000000004ecdf .LASF7936
     /tmp/cc3zLDNg.s:125349  .debug_str:000000000004ecfe .LASF7937
     /tmp/cc3zLDNg.s:125351  .debug_str:000000000004ed1d .LASF7938
     /tmp/cc3zLDNg.s:119181  .debug_str:000000000003588c .LASF7939
     /tmp/cc3zLDNg.s:113223  .debug_str:000000000001d7b5 .LASF7940
     /tmp/cc3zLDNg.s:111987  .debug_str:0000000000018993 .LASF7941
     /tmp/cc3zLDNg.s:125355  .debug_str:000000000004ed4a .LASF7942
     /tmp/cc3zLDNg.s:121451  .debug_str:000000000003e8cb .LASF7943
     /tmp/cc3zLDNg.s:120001  .debug_str:0000000000038f7c .LASF7944
     /tmp/cc3zLDNg.s:115823  .debug_str:000000000002800d .LASF7945
     /tmp/cc3zLDNg.s:115825  .debug_str:000000000002802a .LASF7946
     /tmp/cc3zLDNg.s:115827  .debug_str:0000000000028047 .LASF7947
     /tmp/cc3zLDNg.s:118591  .debug_str:0000000000033121 .LASF7948
     /tmp/cc3zLDNg.s:115831  .debug_str:0000000000028073 .LASF7949
     /tmp/cc3zLDNg.s:106731  .debug_str:00000000000039c3 .LASF7950
     /tmp/cc3zLDNg.s:125251  .debug_str:000000000004e5da .LASF7951
     /tmp/cc3zLDNg.s:119565  .debug_str:000000000003742c .LASF7952
     /tmp/cc3zLDNg.s:117433  .debug_str:000000000002e636 .LASF7953
     /tmp/cc3zLDNg.s:119291  .debug_str:00000000000360a1 .LASF7954
     /tmp/cc3zLDNg.s:105949  .debug_str:000000000000056d .LASF7955
     /tmp/cc3zLDNg.s:120963  .debug_str:000000000003c86c .LASF7956
     /tmp/cc3zLDNg.s:119407  .debug_str:00000000000368d0 .LASF7957
     /tmp/cc3zLDNg.s:119409  .debug_str:00000000000368ec .LASF7958
     /tmp/cc3zLDNg.s:109861  .debug_str:000000000001049c .LASF7959
     /tmp/cc3zLDNg.s:119413  .debug_str:0000000000036916 .LASF7960
     /tmp/cc3zLDNg.s:126015  .debug_str:0000000000051946 .LASF7961
     /tmp/cc3zLDNg.s:116433  .debug_str:000000000002a8ab .LASF7962
     /tmp/cc3zLDNg.s:119415  .debug_str:0000000000036932 .LASF7963
     /tmp/cc3zLDNg.s:117055  .debug_str:000000000002cfaf .LASF7964
     /tmp/cc3zLDNg.s:124289  .debug_str:000000000004a643 .LASF7965
     /tmp/cc3zLDNg.s:107985  .debug_str:0000000000008d4b .LASF7966
     /tmp/cc3zLDNg.s:121119  .debug_str:000000000003d32d .LASF7967
     /tmp/cc3zLDNg.s:125089  .debug_str:000000000004db7b .LASF7968
     /tmp/cc3zLDNg.s:116441  .debug_str:000000000002a91d .LASF7969
     /tmp/cc3zLDNg.s:122079  .debug_str:00000000000411e0 .LASF7970
     /tmp/cc3zLDNg.s:121991  .debug_str:0000000000040c30 .LASF7971
     /tmp/cc3zLDNg.s:114023  .debug_str:0000000000020f1a .LASF7972
     /tmp/cc3zLDNg.s:116161  .debug_str:00000000000296b3 .LASF7973
     /tmp/cc3zLDNg.s:111281  .debug_str:0000000000015b87 .LASF7974
     /tmp/cc3zLDNg.s:116637  .debug_str:000000000002b5f5 .LASF7975
     /tmp/cc3zLDNg.s:125979  .debug_str:00000000000516db .LASF7976
     /tmp/cc3zLDNg.s:111851  .debug_str:00000000000180cc .LASF7977
     /tmp/cc3zLDNg.s:118903  .debug_str:0000000000034690 .LASF7978
     /tmp/cc3zLDNg.s:123579  .debug_str:000000000004785d .LASF7979
     /tmp/cc3zLDNg.s:107253  .debug_str:0000000000005c7a .LASF7980
     /tmp/cc3zLDNg.s:119501  .debug_str:0000000000036fd8 .LASF7981
     /tmp/cc3zLDNg.s:108693  .debug_str:000000000000beb0 .LASF7982
     /tmp/cc3zLDNg.s:120185  .debug_str:0000000000039b0d .LASF7983
     /tmp/cc3zLDNg.s:118733  .debug_str:0000000000033b7a .LASF7984
     /tmp/cc3zLDNg.s:115677  .debug_str:0000000000027736 .LASF7985
     /tmp/cc3zLDNg.s:107643  .debug_str:0000000000007689 .LASF7986
     /tmp/cc3zLDNg.s:110853  .debug_str:000000000001414f .LASF7987
     /tmp/cc3zLDNg.s:107713  .debug_str:0000000000007b49 .LASF7988
     /tmp/cc3zLDNg.s:112267  .debug_str:0000000000019a6a .LASF7989
     /tmp/cc3zLDNg.s:125231  .debug_str:000000000004e4bd .LASF7990
     /tmp/cc3zLDNg.s:121047  .debug_str:000000000003ce3e .LASF7991
     /tmp/cc3zLDNg.s:115569  .debug_str:000000000002702c .LASF7992
     /tmp/cc3zLDNg.s:110657  .debug_str:0000000000013450 .LASF7993
     /tmp/cc3zLDNg.s:111785  .debug_str:0000000000017ba4 .LASF7994
     /tmp/cc3zLDNg.s:114897  .debug_str:000000000002489e .LASF7995
     /tmp/cc3zLDNg.s:110223  .debug_str:000000000001186e .LASF7996
     /tmp/cc3zLDNg.s:123065  .debug_str:00000000000457cc .LASF7997
     /tmp/cc3zLDNg.s:118291  .debug_str:0000000000031ecc .LASF7998
     /tmp/cc3zLDNg.s:113733  .debug_str:000000000001f957 .LASF7999
     /tmp/cc3zLDNg.s:106205  .debug_str:00000000000015db .LASF8000
     /tmp/cc3zLDNg.s:121053  .debug_str:000000000003ce93 .LASF8001
     /tmp/cc3zLDNg.s:113557  .debug_str:000000000001edbd .LASF8002
     /tmp/cc3zLDNg.s:108851  .debug_str:000000000000c921 .LASF8003
     /tmp/cc3zLDNg.s:118737  .debug_str:0000000000033bdf .LASF8004
     /tmp/cc3zLDNg.s:119765  .debug_str:000000000003813a .LASF8005
     /tmp/cc3zLDNg.s:114611  .debug_str:00000000000235c9 .LASF8006
     /tmp/cc3zLDNg.s:117349  .debug_str:000000000002e169 .LASF8007
     /tmp/cc3zLDNg.s:111407  .debug_str:0000000000016401 .LASF8008
     /tmp/cc3zLDNg.s:116217  .debug_str:0000000000029a4b .LASF8009
     /tmp/cc3zLDNg.s:108257  .debug_str:000000000000a081 .LASF8010
     /tmp/cc3zLDNg.s:109789  .debug_str:00000000000100a5 .LASF8011
     /tmp/cc3zLDNg.s:114275  .debug_str:0000000000021f3f .LASF8012
     /tmp/cc3zLDNg.s:109785  .debug_str:000000000001007b .LASF8013
     /tmp/cc3zLDNg.s:114273  .debug_str:0000000000021f26 .LASF8014
     /tmp/cc3zLDNg.s:112623  .debug_str:000000000001b21d .LASF8015
     /tmp/cc3zLDNg.s:113853  .debug_str:00000000000202c8 .LASF8016
     /tmp/cc3zLDNg.s:124599  .debug_str:000000000004ba63 .LASF8017
     /tmp/cc3zLDNg.s:112369  .debug_str:000000000001a22e .LASF8018
     /tmp/cc3zLDNg.s:110861  .debug_str:00000000000141de .LASF8019
     /tmp/cc3zLDNg.s:109183  .debug_str:000000000000defd .LASF8020
     /tmp/cc3zLDNg.s:110629  .debug_str:000000000001325a .LASF8021
     /tmp/cc3zLDNg.s:113217  .debug_str:000000000001d768 .LASF8022
     /tmp/cc3zLDNg.s:122193  .debug_str:00000000000418cc .LASF8023
     /tmp/cc3zLDNg.s:122199  .debug_str:000000000004193e .LASF8024
     /tmp/cc3zLDNg.s:117473  .debug_str:000000000002e89b .LASF8025
     /tmp/cc3zLDNg.s:109305  .debug_str:000000000000e56f .LASF8026
     /tmp/cc3zLDNg.s:111585  .debug_str:0000000000016e7f .LASF8027
     /tmp/cc3zLDNg.s:112671  .debug_str:000000000001b589 .LASF8028
     /tmp/cc3zLDNg.s:124739  .debug_str:000000000004c3bd .LASF8029
     /tmp/cc3zLDNg.s:113811  .debug_str:000000000001ffca .LASF8030
     /tmp/cc3zLDNg.s:115355  .debug_str:0000000000026519 .LASF8031
     /tmp/cc3zLDNg.s:111517  .debug_str:0000000000016a21 .LASF8032
     /tmp/cc3zLDNg.s:107339  .debug_str:0000000000006184 .LASF8033
     /tmp/cc3zLDNg.s:124411  .debug_str:000000000004aea1 .LASF8034
     /tmp/cc3zLDNg.s:111073  .debug_str:0000000000014f8c .LASF8035
     /tmp/cc3zLDNg.s:106935  .debug_str:00000000000047f7 .LASF8036
     /tmp/cc3zLDNg.s:109161  .debug_str:000000000000ddb2 .LASF8037
     /tmp/cc3zLDNg.s:115399  .debug_str:00000000000266c0 .LASF8038
     /tmp/cc3zLDNg.s:121185  .debug_str:000000000003d7fb .LASF8039
     /tmp/cc3zLDNg.s:118859  .debug_str:00000000000343c2 .LASF8040
     /tmp/cc3zLDNg.s:117265  .debug_str:000000000002dc7e .LASF8041
     /tmp/cc3zLDNg.s:120663  .debug_str:000000000003b4cc .LASF8042
     /tmp/cc3zLDNg.s:107163  .debug_str:0000000000005707 .LASF8043
     /tmp/cc3zLDNg.s:119597  .debug_str:0000000000037659 .LASF8044
     /tmp/cc3zLDNg.s:116303  .debug_str:000000000002a112 .LASF8045
     /tmp/cc3zLDNg.s:111685  .debug_str:000000000001757d .LASF8046
     /tmp/cc3zLDNg.s:109847  .debug_str:00000000000103da .LASF8047
     /tmp/cc3zLDNg.s:123267  .debug_str:00000000000464b6 .LASF8048
     /tmp/cc3zLDNg.s:116005  .debug_str:0000000000028c29 .LASF8049
     /tmp/cc3zLDNg.s:120109  .debug_str:000000000003967d .LASF8050
     /tmp/cc3zLDNg.s:124833  .debug_str:000000000004c9fd .LASF8051
     /tmp/cc3zLDNg.s:120461  .debug_str:000000000003a96d .LASF8052
     /tmp/cc3zLDNg.s:116973  .debug_str:000000000002ca3a .LASF8053
     /tmp/cc3zLDNg.s:107115  .debug_str:00000000000053ad .LASF8054
     /tmp/cc3zLDNg.s:122583  .debug_str:000000000004377c .LASF8055
     /tmp/cc3zLDNg.s:123427  .debug_str:0000000000046de7 .LASF8056
     /tmp/cc3zLDNg.s:125731  .debug_str:00000000000506df .LASF8057
     /tmp/cc3zLDNg.s:113813  .debug_str:000000000001ffd8 .LASF8058
     /tmp/cc3zLDNg.s:115439  .debug_str:0000000000026928 .LASF8059
     /tmp/cc3zLDNg.s:106229  .debug_str:0000000000001873 .LASF8060
     /tmp/cc3zLDNg.s:119121  .debug_str:0000000000035500 .LASF8061
     /tmp/cc3zLDNg.s:107169  .debug_str:0000000000005735 .LASF8062
     /tmp/cc3zLDNg.s:106495  .debug_str:0000000000002a7d .LASF8063
     /tmp/cc3zLDNg.s:115607  .debug_str:000000000002723f .LASF8064
     /tmp/cc3zLDNg.s:107957  .debug_str:0000000000008b7b .LASF8065
     /tmp/cc3zLDNg.s:112055  .debug_str:0000000000018e3e .LASF8066
     /tmp/cc3zLDNg.s:112131  .debug_str:00000000000191bd .LASF8067
     /tmp/cc3zLDNg.s:115091  .debug_str:000000000002558c .LASF8068
     /tmp/cc3zLDNg.s:116377  .debug_str:000000000002a4ca .LASF8069
     /tmp/cc3zLDNg.s:106675  .debug_str:00000000000035bb .LASF8070
     /tmp/cc3zLDNg.s:112659  .debug_str:000000000001b4db .LASF8071
     /tmp/cc3zLDNg.s:121961  .debug_str:0000000000040a63 .LASF8072
     /tmp/cc3zLDNg.s:110711  .debug_str:000000000001388e .LASF8073
     /tmp/cc3zLDNg.s:123375  .debug_str:0000000000046ad9 .LASF8074
     /tmp/cc3zLDNg.s:110707  .debug_str:0000000000013864 .LASF8075
     /tmp/cc3zLDNg.s:123371  .debug_str:0000000000046aa3 .LASF8076
     /tmp/cc3zLDNg.s:118347  .debug_str:00000000000321d5 .LASF8077
     /tmp/cc3zLDNg.s:113243  .debug_str:000000000001d90f .LASF8078
     /tmp/cc3zLDNg.s:118895  .debug_str:000000000003460e .LASF8079
     /tmp/cc3zLDNg.s:121881  .debug_str:0000000000040536 .LASF8080
     /tmp/cc3zLDNg.s:120405  .debug_str:000000000003a6d4 .LASF8081
     /tmp/cc3zLDNg.s:114293  .debug_str:00000000000220ae .LASF8082
     /tmp/cc3zLDNg.s:116557  .debug_str:000000000002b0d4 .LASF8083
     /tmp/cc3zLDNg.s:124159  .debug_str:0000000000049de9 .LASF8084
     /tmp/cc3zLDNg.s:120187  .debug_str:0000000000039b1c .LASF8085
     /tmp/cc3zLDNg.s:124169  .debug_str:0000000000049e8a .LASF8086
     /tmp/cc3zLDNg.s:111199  .debug_str:0000000000015613 .LASF8087
     /tmp/cc3zLDNg.s:120039  .debug_str:0000000000039288 .LASF8088
     /tmp/cc3zLDNg.s:123939  .debug_str:0000000000048f7f .LASF8089
     /tmp/cc3zLDNg.s:125139  .debug_str:000000000004dea3 .LASF8090
     /tmp/cc3zLDNg.s:121801  .debug_str:0000000000040108 .LASF8091
     /tmp/cc3zLDNg.s:122319  .debug_str:000000000004210f .LASF8092
     /tmp/cc3zLDNg.s:125879  .debug_str:0000000000050fd8 .LASF8093
     /tmp/cc3zLDNg.s:117027  .debug_str:000000000002cdaf .LASF8094
     /tmp/cc3zLDNg.s:124649  .debug_str:000000000004bded .LASF8095
     /tmp/cc3zLDNg.s:110813  .debug_str:0000000000013ec8 .LASF8096
     /tmp/cc3zLDNg.s:107977  .debug_str:0000000000008ced .LASF8097
     /tmp/cc3zLDNg.s:126019  .debug_str:0000000000051964 .LASF8098
     /tmp/cc3zLDNg.s:106987  .debug_str:0000000000004bb7 .LASF8099
     /tmp/cc3zLDNg.s:123071  .debug_str:000000000004584c .LASF8100
     /tmp/cc3zLDNg.s:111735  .debug_str:0000000000017861 .LASF8101
     /tmp/cc3zLDNg.s:114131  .debug_str:00000000000216c5 .LASF8102
     /tmp/cc3zLDNg.s:109259  .debug_str:000000000000e25f .LASF8103
     /tmp/cc3zLDNg.s:108967  .debug_str:000000000000d17a .LASF8104
     /tmp/cc3zLDNg.s:115773  .debug_str:0000000000027d7d .LASF8105
     /tmp/cc3zLDNg.s:117775  .debug_str:000000000002fd4f .LASF8106
     /tmp/cc3zLDNg.s:111477  .debug_str:00000000000167da .LASF8107
     /tmp/cc3zLDNg.s:114477  .debug_str:0000000000022cbe .LASF8108
     /tmp/cc3zLDNg.s:117013  .debug_str:000000000002cc58 .LASF8109
     /tmp/cc3zLDNg.s:108569  .debug_str:000000000000b5a9 .LASF8110
     /tmp/cc3zLDNg.s:116463  .debug_str:000000000002aa82 .LASF8111
     /tmp/cc3zLDNg.s:115547  .debug_str:0000000000026ef7 .LASF8112
     /tmp/cc3zLDNg.s:115553  .debug_str:0000000000026f37 .LASF8113
     /tmp/cc3zLDNg.s:107559  .debug_str:0000000000007156 .LASF8114
     /tmp/cc3zLDNg.s:117511  .debug_str:000000000002eba0 .LASF8115
     /tmp/cc3zLDNg.s:111665  .debug_str:000000000001742a .LASF8116
     /tmp/cc3zLDNg.s:122097  .debug_str:000000000004131c .LASF8117
     /tmp/cc3zLDNg.s:107017  .debug_str:0000000000004df3 .LASF8118
     /tmp/cc3zLDNg.s:124981  .debug_str:000000000004d473 .LASF8119
     /tmp/cc3zLDNg.s:124213  .debug_str:000000000004a180 .LASF8120
     /tmp/cc3zLDNg.s:124587  .debug_str:000000000004b9b8 .LASF8121
     /tmp/cc3zLDNg.s:120885  .debug_str:000000000003c341 .LASF8122
     /tmp/cc3zLDNg.s:123431  .debug_str:0000000000046e2f .LASF8123
     /tmp/cc3zLDNg.s:111011  .debug_str:0000000000014b24 .LASF8124
     /tmp/cc3zLDNg.s:107239  .debug_str:0000000000005bbe .LASF8125
     /tmp/cc3zLDNg.s:122873  .debug_str:0000000000044a8d .LASF8126
     /tmp/cc3zLDNg.s:116647  .debug_str:000000000002b6b3 .LASF8127
     /tmp/cc3zLDNg.s:116649  .debug_str:000000000002b6c1 .LASF8128
     /tmp/cc3zLDNg.s:116651  .debug_str:000000000002b6cf .LASF8129
     /tmp/cc3zLDNg.s:116653  .debug_str:000000000002b6dd .LASF8130
     /tmp/cc3zLDNg.s:116655  .debug_str:000000000002b6eb .LASF8131
     /tmp/cc3zLDNg.s:116657  .debug_str:000000000002b6f9 .LASF8132
     /tmp/cc3zLDNg.s:116659  .debug_str:000000000002b707 .LASF8133
     /tmp/cc3zLDNg.s:116661  .debug_str:000000000002b715 .LASF8134
     /tmp/cc3zLDNg.s:116663  .debug_str:000000000002b723 .LASF8135
     /tmp/cc3zLDNg.s:116665  .debug_str:000000000002b731 .LASF8136
     /tmp/cc3zLDNg.s:124887  .debug_str:000000000004ce2d .LASF8137
     /tmp/cc3zLDNg.s:108591  .debug_str:000000000000b7a7 .LASF8138
     /tmp/cc3zLDNg.s:119657  .debug_str:0000000000037a1a .LASF8139
     /tmp/cc3zLDNg.s:115121  .debug_str:0000000000025678 .LASF8140
     /tmp/cc3zLDNg.s:107075  .debug_str:0000000000005187 .LASF8141
     /tmp/cc3zLDNg.s:114661  .debug_str:0000000000023908 .LASF8142
     /tmp/cc3zLDNg.s:114485  .debug_str:0000000000022d53 .LASF8143
     /tmp/cc3zLDNg.s:111559  .debug_str:0000000000016cba .LASF8144
     /tmp/cc3zLDNg.s:123045  .debug_str:0000000000045610 .LASF8145
     /tmp/cc3zLDNg.s:106947  .debug_str:00000000000048d4 .LASF8146
     /tmp/cc3zLDNg.s:105961  .debug_str:0000000000000606 .LASF8147
     /tmp/cc3zLDNg.s:113673  .debug_str:000000000001f56a .LASF8148
     /tmp/cc3zLDNg.s:110015  .debug_str:0000000000010c7f .LASF8149
     /tmp/cc3zLDNg.s:125679  .debug_str:0000000000050396 .LASF8150
     /tmp/cc3zLDNg.s:108731  .debug_str:000000000000c180 .LASF8151
     /tmp/cc3zLDNg.s:116701  .debug_str:000000000002b972 .LASF8152
     /tmp/cc3zLDNg.s:119769  .debug_str:0000000000038166 .LASF8153
     /tmp/cc3zLDNg.s:123519  .debug_str:0000000000047476 .LASF8154
     /tmp/cc3zLDNg.s:124013  .debug_str:0000000000049408 .LASF8155
     /tmp/cc3zLDNg.s:110627  .debug_str:0000000000013247 .LASF8156
     /tmp/cc3zLDNg.s:123521  .debug_str:0000000000047489 .LASF8157
     /tmp/cc3zLDNg.s:117757  .debug_str:000000000002fbed .LASF8158
     /tmp/cc3zLDNg.s:112169  .debug_str:0000000000019403 .LASF8159
     /tmp/cc3zLDNg.s:107053  .debug_str:0000000000004fd9 .LASF8160
     /tmp/cc3zLDNg.s:123741  .debug_str:0000000000048277 .LASF8161
     /tmp/cc3zLDNg.s:112171  .debug_str:0000000000019415 .LASF8162
     /tmp/cc3zLDNg.s:119699  .debug_str:0000000000037cd5 .LASF8163
     /tmp/cc3zLDNg.s:117475  .debug_str:000000000002e8a4 .LASF8164
     /tmp/cc3zLDNg.s:112173  .debug_str:0000000000019427 .LASF8165
     /tmp/cc3zLDNg.s:107057  .debug_str:0000000000005017 .LASF8166
     /tmp/cc3zLDNg.s:110891  .debug_str:00000000000143d7 .LASF8167
     /tmp/cc3zLDNg.s:114695  .debug_str:0000000000023b23 .LASF8168
     /tmp/cc3zLDNg.s:115859  .debug_str:0000000000028263 .LASF8169
     /tmp/cc3zLDNg.s:124717  .debug_str:000000000004c21d .LASF8170
     /tmp/cc3zLDNg.s:110497  .debug_str:00000000000129a5 .LASF8171
     /tmp/cc3zLDNg.s:125031  .debug_str:000000000004d794 .LASF8172
     /tmp/cc3zLDNg.s:108391  .debug_str:000000000000a966 .LASF8173
     /tmp/cc3zLDNg.s:110499  .debug_str:00000000000129b7 .LASF8174
     /tmp/cc3zLDNg.s:125367  .debug_str:000000000004edeb .LASF8175
     /tmp/cc3zLDNg.s:122315  .debug_str:00000000000420a7 .LASF8176
     /tmp/cc3zLDNg.s:110501  .debug_str:00000000000129c9 .LASF8177
     /tmp/cc3zLDNg.s:125669  .debug_str:000000000005030f .LASF8178
     /tmp/cc3zLDNg.s:115993  .debug_str:0000000000028b77 .LASF8179
     /tmp/cc3zLDNg.s:111493  .debug_str:00000000000168c3 .LASF8180
     /tmp/cc3zLDNg.s:106019  .debug_str:00000000000009bb .LASF8181
     /tmp/cc3zLDNg.s:117541  .debug_str:000000000002ed69 .LASF8182
     /tmp/cc3zLDNg.s:123217  .debug_str:0000000000046105 .LASF8183
     /tmp/cc3zLDNg.s:112523  .debug_str:000000000001ab89 .LASF8184
     /tmp/cc3zLDNg.s:118431  .debug_str:000000000003272f .LASF8185
     /tmp/cc3zLDNg.s:111717  .debug_str:0000000000017758 .LASF8186
     /tmp/cc3zLDNg.s:123275  .debug_str:000000000004655c .LASF8187
     /tmp/cc3zLDNg.s:106521  .debug_str:0000000000002c0a .LASF8188
     /tmp/cc3zLDNg.s:117201  .debug_str:000000000002d868 .LASF8189
     /tmp/cc3zLDNg.s:108035  .debug_str:00000000000090b9 .LASF8190
     /tmp/cc3zLDNg.s:119743  .debug_str:0000000000037fd3 .LASF8191
     /tmp/cc3zLDNg.s:111737  .debug_str:0000000000017875 .LASF8192
     /tmp/cc3zLDNg.s:118563  .debug_str:0000000000032f48 .LASF8193
     /tmp/cc3zLDNg.s:115539  .debug_str:0000000000026eaf .LASF8194
     /tmp/cc3zLDNg.s:122801  .debug_str:000000000004461d .LASF8195
     /tmp/cc3zLDNg.s:106181  .debug_str:000000000000144b .LASF8196
     /tmp/cc3zLDNg.s:125703  .debug_str:00000000000504f8 .LASF8197
     /tmp/cc3zLDNg.s:122813  .debug_str:00000000000446d4 .LASF8198
     /tmp/cc3zLDNg.s:114285  .debug_str:0000000000022019 .LASF8199
     /tmp/cc3zLDNg.s:114933  .debug_str:0000000000024add .LASF8200
     /tmp/cc3zLDNg.s:115545  .debug_str:0000000000026eeb .LASF8201
     /tmp/cc3zLDNg.s:106839  .debug_str:00000000000041aa .LASF8202
     /tmp/cc3zLDNg.s:117953  .debug_str:0000000000030949 .LASF8203
     /tmp/cc3zLDNg.s:123389  .debug_str:0000000000046bec .LASF8204
     /tmp/cc3zLDNg.s:125005  .debug_str:000000000004d60b .LASF8205
     /tmp/cc3zLDNg.s:107973  .debug_str:0000000000008ca7 .LASF8206
     /tmp/cc3zLDNg.s:108519  .debug_str:000000000000b205 .LASF8207
     /tmp/cc3zLDNg.s:111429  .debug_str:000000000001653b .LASF8208
     /tmp/cc3zLDNg.s:119937  .debug_str:0000000000038bde .LASF8209
     /tmp/cc3zLDNg.s:116327  .debug_str:000000000002a28a .LASF8210
     /tmp/cc3zLDNg.s:116383  .debug_str:000000000002a530 .LASF8211
     /tmp/cc3zLDNg.s:113795  .debug_str:000000000001fe63 .LASF8212
     /tmp/cc3zLDNg.s:111117  .debug_str:00000000000151a5 .LASF8213
     /tmp/cc3zLDNg.s:112021  .debug_str:0000000000018c1a .LASF8214
     /tmp/cc3zLDNg.s:123903  .debug_str:0000000000048c81 .LASF8215
     /tmp/cc3zLDNg.s:106381  .debug_str:000000000000234c .LASF8216
     /tmp/cc3zLDNg.s:118891  .debug_str:00000000000345cc .LASF8217
     /tmp/cc3zLDNg.s:120113  .debug_str:00000000000396c9 .LASF8218
     /tmp/cc3zLDNg.s:119091  .debug_str:0000000000035320 .LASF8219
     /tmp/cc3zLDNg.s:106147  .debug_str:00000000000011ff .LASF8220
     /tmp/cc3zLDNg.s:114565  .debug_str:0000000000023292 .LASF8221
     /tmp/cc3zLDNg.s:120621  .debug_str:000000000003b25f .LASF8222
     /tmp/cc3zLDNg.s:120027  .debug_str:0000000000039133 .LASF8223
     /tmp/cc3zLDNg.s:124279  .debug_str:000000000004a5a1 .LASF8224
     /tmp/cc3zLDNg.s:124731  .debug_str:000000000004c2fe .LASF8225
     /tmp/cc3zLDNg.s:118021  .debug_str:0000000000030d99 .LASF8226
     /tmp/cc3zLDNg.s:112661  .debug_str:000000000001b4e6 .LASF8227
     /tmp/cc3zLDNg.s:108367  .debug_str:000000000000a777 .LASF8228
     /tmp/cc3zLDNg.s:107579  .debug_str:00000000000072dd .LASF8229
     /tmp/cc3zLDNg.s:124451  .debug_str:000000000004b11d .LASF8230
     /tmp/cc3zLDNg.s:121001  .debug_str:000000000003cbb7 .LASF8231
     /tmp/cc3zLDNg.s:117935  .debug_str:000000000003087b .LASF8232
     /tmp/cc3zLDNg.s:121463  .debug_str:000000000003e98b .LASF8233
     /tmp/cc3zLDNg.s:106509  .debug_str:0000000000002b3d .LASF8234
     /tmp/cc3zLDNg.s:115067  .debug_str:000000000002541a .LASF8235
     /tmp/cc3zLDNg.s:115995  .debug_str:0000000000028b9d .LASF8236
     /tmp/cc3zLDNg.s:110645  .debug_str:000000000001338b .LASF8237
     /tmp/cc3zLDNg.s:112331  .debug_str:0000000000019f81 .LASF8238
     /tmp/cc3zLDNg.s:117165  .debug_str:000000000002d640 .LASF8239
     /tmp/cc3zLDNg.s:118315  .debug_str:0000000000031ffb .LASF8240
     /tmp/cc3zLDNg.s:111937  .debug_str:00000000000186a3 .LASF8241
     /tmp/cc3zLDNg.s:124417  .debug_str:000000000004aee1 .LASF8242
     /tmp/cc3zLDNg.s:116307  .debug_str:000000000002a143 .LASF8243
     /tmp/cc3zLDNg.s:110073  .debug_str:0000000000010f44 .LASF8244
     /tmp/cc3zLDNg.s:111779  .debug_str:0000000000017b45 .LASF8245
     /tmp/cc3zLDNg.s:122661  .debug_str:0000000000043d3b .LASF8246
     /tmp/cc3zLDNg.s:106999  .debug_str:0000000000004c43 .LASF8247
     /tmp/cc3zLDNg.s:111473  .debug_str:000000000001676b .LASF8248
     /tmp/cc3zLDNg.s:109053  .debug_str:000000000000d743 .LASF8249
     /tmp/cc3zLDNg.s:125105  .debug_str:000000000004dc77 .LASF8250
     /tmp/cc3zLDNg.s:120813  .debug_str:000000000003be66 .LASF8251
     /tmp/cc3zLDNg.s:114013  .debug_str:0000000000020e52 .LASF8252
     /tmp/cc3zLDNg.s:118061  .debug_str:000000000003106e .LASF8253
     /tmp/cc3zLDNg.s:114939  .debug_str:0000000000024b35 .LASF8254
     /tmp/cc3zLDNg.s:111413  .debug_str:000000000001643d .LASF8255
     /tmp/cc3zLDNg.s:114347  .debug_str:0000000000022450 .LASF8256
     /tmp/cc3zLDNg.s:117643  .debug_str:000000000002f405 .LASF8257
     /tmp/cc3zLDNg.s:106129  .debug_str:00000000000010e5 .LASF8258
     /tmp/cc3zLDNg.s:109279  .debug_str:000000000000e3cf .LASF8259
     /tmp/cc3zLDNg.s:123493  .debug_str:0000000000047315 .LASF8260
     /tmp/cc3zLDNg.s:113123  .debug_str:000000000001d0ac .LASF8261
     /tmp/cc3zLDNg.s:121341  .debug_str:000000000003e1ca .LASF8262
     /tmp/cc3zLDNg.s:110617  .debug_str:0000000000013181 .LASF8263
     /tmp/cc3zLDNg.s:118887  .debug_str:0000000000034593 .LASF8264
     /tmp/cc3zLDNg.s:107623  .debug_str:00000000000075b3 .LASF8265
     /tmp/cc3zLDNg.s:112327  .debug_str:0000000000019f4b .LASF8266
     /tmp/cc3zLDNg.s:117043  .debug_str:000000000002cee1 .LASF8267
     /tmp/cc3zLDNg.s:119653  .debug_str:00000000000379d9 .LASF8268
     /tmp/cc3zLDNg.s:116409  .debug_str:000000000002a750 .LASF8269
     /tmp/cc3zLDNg.s:123213  .debug_str:00000000000460e8 .LASF8270
     /tmp/cc3zLDNg.s:110353  .debug_str:000000000001201e .LASF8271
     /tmp/cc3zLDNg.s:117855  .debug_str:000000000003029e .LASF8272
     /tmp/cc3zLDNg.s:111435  .debug_str:0000000000016599 .LASF8273
     /tmp/cc3zLDNg.s:123041  .debug_str:00000000000455f8 .LASF8274
     /tmp/cc3zLDNg.s:122653  .debug_str:0000000000043c84 .LASF8275
     /tmp/cc3zLDNg.s:116719  .debug_str:000000000002baaf .LASF8276
     /tmp/cc3zLDNg.s:124959  .debug_str:000000000004d310 .LASF8277
     /tmp/cc3zLDNg.s:111145  .debug_str:00000000000152d4 .LASF8278
     /tmp/cc3zLDNg.s:111891  .debug_str:000000000001839d .LASF8279
     /tmp/cc3zLDNg.s:121359  .debug_str:000000000003e2e7 .LASF8280
     /tmp/cc3zLDNg.s:121899  .debug_str:0000000000040650 .LASF8281
     /tmp/cc3zLDNg.s:109913  .debug_str:00000000000106c9 .LASF8282
     /tmp/cc3zLDNg.s:119555  .debug_str:00000000000373aa .LASF8283
     /tmp/cc3zLDNg.s:113505  .debug_str:000000000001ea11 .LASF8284
     /tmp/cc3zLDNg.s:117689  .debug_str:000000000002f703 .LASF8285
     /tmp/cc3zLDNg.s:113961  .debug_str:0000000000020a8a .LASF8286
     /tmp/cc3zLDNg.s:123363  .debug_str:0000000000046a15 .LASF8287
     /tmp/cc3zLDNg.s:123735  .debug_str:00000000000481ee .LASF8288
     /tmp/cc3zLDNg.s:106123  .debug_str:00000000000010a9 .LASF8289
     /tmp/cc3zLDNg.s:124989  .debug_str:000000000004d4cb .LASF8290
     /tmp/cc3zLDNg.s:126059  .debug_str:0000000000051c7e .LASF8291
     /tmp/cc3zLDNg.s:115053  .debug_str:0000000000025356 .LASF8292
     /tmp/cc3zLDNg.s:109495  .debug_str:000000000000efba .LASF8293
     /tmp/cc3zLDNg.s:123091  .debug_str:0000000000045937 .LASF8294
     /tmp/cc3zLDNg.s:109399  .debug_str:000000000000eafe .LASF8295
     /tmp/cc3zLDNg.s:105917  .debug_str:000000000000030d .LASF8296
     /tmp/cc3zLDNg.s:123081  .debug_str:00000000000458c3 .LASF8297
     /tmp/cc3zLDNg.s:112261  .debug_str:00000000000199f6 .LASF8298
     /tmp/cc3zLDNg.s:110251  .debug_str:0000000000011954 .LASF8299
     /tmp/cc3zLDNg.s:111813  .debug_str:0000000000017de7 .LASF8300
     /tmp/cc3zLDNg.s:114445  .debug_str:0000000000022b05 .LASF8301
     /tmp/cc3zLDNg.s:112197  .debug_str:00000000000195c9 .LASF8302
     /tmp/cc3zLDNg.s:113495  .debug_str:000000000001e942 .LASF8303
     /tmp/cc3zLDNg.s:111513  .debug_str:00000000000169ff .LASF8304
     /tmp/cc3zLDNg.s:117293  .debug_str:000000000002de37 .LASF8305
     /tmp/cc3zLDNg.s:115885  .debug_str:00000000000283f8 .LASF8306
     /tmp/cc3zLDNg.s:118407  .debug_str:0000000000032596 .LASF8307
     /tmp/cc3zLDNg.s:122919  .debug_str:0000000000044dd1 .LASF8308
     /tmp/cc3zLDNg.s:116891  .debug_str:000000000002c58e .LASF8309
     /tmp/cc3zLDNg.s:123443  .debug_str:0000000000046f95 .LASF8310
     /tmp/cc3zLDNg.s:115791  .debug_str:0000000000027eac .LASF8311
     /tmp/cc3zLDNg.s:116881  .debug_str:000000000002c506 .LASF8312
     /tmp/cc3zLDNg.s:123437  .debug_str:0000000000046f3f .LASF8313
     /tmp/cc3zLDNg.s:120201  .debug_str:0000000000039c07 .LASF8314
     /tmp/cc3zLDNg.s:123201  .debug_str:0000000000046014 .LASF8315
     /tmp/cc3zLDNg.s:111991  .debug_str:0000000000018a08 .LASF8316
     /tmp/cc3zLDNg.s:113397  .debug_str:000000000001e226 .LASF8317
     /tmp/cc3zLDNg.s:123189  .debug_str:0000000000045fac .LASF8318
     /tmp/cc3zLDNg.s:109509  .debug_str:000000000000f04f .LASF8319
     /tmp/cc3zLDNg.s:110779  .debug_str:0000000000013caa .LASF8320
     /tmp/cc3zLDNg.s:105915  .debug_str:00000000000002fc .LASF8321
     /tmp/cc3zLDNg.s:105879  .debug_str:000000000000006f .LASF8322
     /tmp/cc3zLDNg.s:124941  .debug_str:000000000004d1da .LASF8323
     /tmp/cc3zLDNg.s:109207  .debug_str:000000000000e02b .LASF8324
     /tmp/cc3zLDNg.s:109169  .debug_str:000000000000de16 .LASF8325
     /tmp/cc3zLDNg.s:125959  .debug_str:0000000000051574 .LASF8326
     /tmp/cc3zLDNg.s:112941  .debug_str:000000000001c55c .LASF8327
     /tmp/cc3zLDNg.s:107029  .debug_str:0000000000004e97 .LASF8328
     /tmp/cc3zLDNg.s:111823  .debug_str:0000000000017e95 .LASF8329
     /tmp/cc3zLDNg.s:120393  .debug_str:000000000003a610 .LASF8330
     /tmp/cc3zLDNg.s:109191  .debug_str:000000000000df89 .LASF8331
     /tmp/cc3zLDNg.s:120945  .debug_str:000000000003c768 .LASF8332
     /tmp/cc3zLDNg.s:109391  .debug_str:000000000000ea9e .LASF8333
     /tmp/cc3zLDNg.s:109193  .debug_str:000000000000df92 .LASF8334
     /tmp/cc3zLDNg.s:114481  .debug_str:0000000000022d15 .LASF8335
     /tmp/cc3zLDNg.s:120401  .debug_str:000000000003a69a .LASF8336
     /tmp/cc3zLDNg.s:109197  .debug_str:000000000000dfae .LASF8337
     /tmp/cc3zLDNg.s:121835  .debug_str:0000000000040325 .LASF8338
     /tmp/cc3zLDNg.s:109265  .debug_str:000000000000e2ae .LASF8339
     /tmp/cc3zLDNg.s:108749  .debug_str:000000000000c2a4 .LASF8340
     /tmp/cc3zLDNg.s:106187  .debug_str:000000000000148a .LASF8341
     /tmp/cc3zLDNg.s:119949  .debug_str:0000000000038cf0 .LASF8342
     /tmp/cc3zLDNg.s:106487  .debug_str:00000000000029f5 .LASF8343
     /tmp/cc3zLDNg.s:115755  .debug_str:0000000000027c65 .LASF8344
     /tmp/cc3zLDNg.s:120265  .debug_str:0000000000039f37 .LASF8345
     /tmp/cc3zLDNg.s:114231  .debug_str:0000000000021c81 .LASF8346
     /tmp/cc3zLDNg.s:122291  .debug_str:0000000000041ecb .LASF8347
     /tmp/cc3zLDNg.s:125433  .debug_str:000000000004f1f7 .LASF8348
     /tmp/cc3zLDNg.s:112039  .debug_str:0000000000018d48 .LASF8349
     /tmp/cc3zLDNg.s:118169  .debug_str:00000000000316cf .LASF8350
     /tmp/cc3zLDNg.s:125435  .debug_str:000000000004f20f .LASF8351
     /tmp/cc3zLDNg.s:112041  .debug_str:0000000000018d60 .LASF8352
     /tmp/cc3zLDNg.s:111633  .debug_str:00000000000171cc .LASF8353
     /tmp/cc3zLDNg.s:111835  .debug_str:0000000000017f72 .LASF8354
     /tmp/cc3zLDNg.s:117745  .debug_str:000000000002faf6 .LASF8355
     /tmp/cc3zLDNg.s:110195  .debug_str:00000000000116ae .LASF8356
     /tmp/cc3zLDNg.s:110715  .debug_str:00000000000138bb .LASF8357
     /tmp/cc3zLDNg.s:117747  .debug_str:000000000002fb0e .LASF8358
     /tmp/cc3zLDNg.s:124075  .debug_str:00000000000498a6 .LASF8359
     /tmp/cc3zLDNg.s:116371  .debug_str:000000000002a472 .LASF8360
     /tmp/cc3zLDNg.s:123155  .debug_str:0000000000045d5a .LASF8361
     /tmp/cc3zLDNg.s:122867  .debug_str:0000000000044a1d .LASF8362
     /tmp/cc3zLDNg.s:116373  .debug_str:000000000002a48a .LASF8363
     /tmp/cc3zLDNg.s:123157  .debug_str:0000000000045d72 .LASF8364
     /tmp/cc3zLDNg.s:116543  .debug_str:000000000002afbb .LASF8365
     /tmp/cc3zLDNg.s:121831  .debug_str:00000000000402f5 .LASF8366
     /tmp/cc3zLDNg.s:118151  .debug_str:0000000000031573 .LASF8367
     /tmp/cc3zLDNg.s:115243  .debug_str:0000000000025e76 .LASF8368
     /tmp/cc3zLDNg.s:121833  .debug_str:000000000004030d .LASF8369
     /tmp/cc3zLDNg.s:108361  .debug_str:000000000000a717 .LASF8370
     /tmp/cc3zLDNg.s:108703  .debug_str:000000000000bfd0 .LASF8371
     /tmp/cc3zLDNg.s:107095  .debug_str:000000000000527d .LASF8372
     /tmp/cc3zLDNg.s:114079  .debug_str:00000000000213ad .LASF8373
     /tmp/cc3zLDNg.s:107371  .debug_str:00000000000063c0 .LASF8374
     /tmp/cc3zLDNg.s:107097  .debug_str:0000000000005295 .LASF8375
     /tmp/cc3zLDNg.s:114081  .debug_str:00000000000213c5 .LASF8376
     /tmp/cc3zLDNg.s:121307  .debug_str:000000000003df9c .LASF8377
     /tmp/cc3zLDNg.s:112701  .debug_str:000000000001b6c7 .LASF8378
     /tmp/cc3zLDNg.s:119611  .debug_str:000000000003775a .LASF8379
     /tmp/cc3zLDNg.s:116451  .debug_str:000000000002a9a3 .LASF8380
     /tmp/cc3zLDNg.s:112703  .debug_str:000000000001b6df .LASF8381
     /tmp/cc3zLDNg.s:119613  .debug_str:0000000000037772 .LASF8382
     /tmp/cc3zLDNg.s:113667  .debug_str:000000000001f4f4 .LASF8383
     /tmp/cc3zLDNg.s:118319  .debug_str:0000000000032017 .LASF8384
     /tmp/cc3zLDNg.s:125071  .debug_str:000000000004da77 .LASF8385
     /tmp/cc3zLDNg.s:112375  .debug_str:000000000001a2a1 .LASF8386
     /tmp/cc3zLDNg.s:118321  .debug_str:000000000003202f .LASF8387
     /tmp/cc3zLDNg.s:125073  .debug_str:000000000004da8f .LASF8388
     /tmp/cc3zLDNg.s:105983  .debug_str:0000000000000750 .LASF8389
     /tmp/cc3zLDNg.s:123783  .debug_str:00000000000484d3 .LASF8390
     /tmp/cc3zLDNg.s:110369  .debug_str:000000000001215e .LASF8391
     /tmp/cc3zLDNg.s:124773  .debug_str:000000000004c5fb .LASF8392
     /tmp/cc3zLDNg.s:123785  .debug_str:00000000000484eb .LASF8393
     /tmp/cc3zLDNg.s:110371  .debug_str:0000000000012176 .LASF8394
     /tmp/cc3zLDNg.s:118499  .debug_str:0000000000032b95 .LASF8395
     /tmp/cc3zLDNg.s:108977  .debug_str:000000000000d1f9 .LASF8396
     /tmp/cc3zLDNg.s:116023  .debug_str:0000000000028d7c .LASF8397
     /tmp/cc3zLDNg.s:117325  .debug_str:000000000002dffd .LASF8398
     /tmp/cc3zLDNg.s:108979  .debug_str:000000000000d211 .LASF8399
     /tmp/cc3zLDNg.s:112821  .debug_str:000000000001bdf0 .LASF8400
     /tmp/cc3zLDNg.s:110745  .debug_str:0000000000013ae2 .LASF8401
     /tmp/cc3zLDNg.s:112399  .debug_str:000000000001a45f .LASF8402
     /tmp/cc3zLDNg.s:110553  .debug_str:0000000000012d27 .LASF8403
     /tmp/cc3zLDNg.s:113125  .debug_str:000000000001d0c4 .LASF8404
     /tmp/cc3zLDNg.s:125567  .debug_str:000000000004fc52 .LASF8405
     /tmp/cc3zLDNg.s:110555  .debug_str:0000000000012d40 .LASF8406
     /tmp/cc3zLDNg.s:106637  .debug_str:00000000000033e4 .LASF8407
     /tmp/cc3zLDNg.s:110855  .debug_str:000000000001416b .LASF8408
     /tmp/cc3zLDNg.s:120937  .debug_str:000000000003c6d0 .LASF8409
     /tmp/cc3zLDNg.s:122579  .debug_str:000000000004372a .LASF8410
     /tmp/cc3zLDNg.s:110857  .debug_str:0000000000014184 .LASF8411
     /tmp/cc3zLDNg.s:116193  .debug_str:00000000000298b9 .LASF8412
     /tmp/cc3zLDNg.s:108817  .debug_str:000000000000c6dc .LASF8413
     /tmp/cc3zLDNg.s:114423  .debug_str:0000000000022a22 .LASF8414
     /tmp/cc3zLDNg.s:121681  .debug_str:000000000003f8c9 .LASF8415
     /tmp/cc3zLDNg.s:114367  .debug_str:0000000000022600 .LASF8416
     /tmp/cc3zLDNg.s:114425  .debug_str:0000000000022a3b .LASF8417
     /tmp/cc3zLDNg.s:121683  .debug_str:000000000003f8e2 .LASF8418
     /tmp/cc3zLDNg.s:111599  .debug_str:0000000000016fad .LASF8419
     /tmp/cc3zLDNg.s:125449  .debug_str:000000000004f30f .LASF8420
     /tmp/cc3zLDNg.s:106927  .debug_str:000000000000478b .LASF8421
     /tmp/cc3zLDNg.s:110161  .debug_str:0000000000011402 .LASF8422
     /tmp/cc3zLDNg.s:121971  .debug_str:0000000000040af9 .LASF8423
     /tmp/cc3zLDNg.s:106929  .debug_str:00000000000047a4 .LASF8424
     /tmp/cc3zLDNg.s:124045  .debug_str:0000000000049659 .LASF8425
     /tmp/cc3zLDNg.s:107241  .debug_str:0000000000005bc9 .LASF8426
     /tmp/cc3zLDNg.s:112525  .debug_str:000000000001ab9a .LASF8427
     /tmp/cc3zLDNg.s:122837  .debug_str:000000000004488d .LASF8428
     /tmp/cc3zLDNg.s:107243  .debug_str:0000000000005be2 .LASF8429
     /tmp/cc3zLDNg.s:121433  .debug_str:000000000003e795 .LASF8430
     /tmp/cc3zLDNg.s:116511  .debug_str:000000000002adaa .LASF8431
     /tmp/cc3zLDNg.s:112865  .debug_str:000000000001c0a9 .LASF8432
     /tmp/cc3zLDNg.s:118177  .debug_str:000000000003176a .LASF8433
     /tmp/cc3zLDNg.s:115213  .debug_str:0000000000025cb4 .LASF8434
     /tmp/cc3zLDNg.s:107109  .debug_str:0000000000005366 .LASF8435
     /tmp/cc3zLDNg.s:118179  .debug_str:0000000000031783 .LASF8436
     /tmp/cc3zLDNg.s:108675  .debug_str:000000000000bd39 .LASF8437
     /tmp/cc3zLDNg.s:119703  .debug_str:0000000000037d29 .LASF8438
     /tmp/cc3zLDNg.s:111739  .debug_str:0000000000017881 .LASF8439
     /tmp/cc3zLDNg.s:118191  .debug_str:0000000000031879 .LASF8440
     /tmp/cc3zLDNg.s:119163  .debug_str:00000000000357c0 .LASF8441
     /tmp/cc3zLDNg.s:108117  .debug_str:000000000000963d .LASF8442
     /tmp/cc3zLDNg.s:118549  .debug_str:0000000000032e5d .LASF8443
     /tmp/cc3zLDNg.s:119165  .debug_str:00000000000357cd .LASF8444
     /tmp/cc3zLDNg.s:110409  .debug_str:00000000000123cc .LASF8445
     /tmp/cc3zLDNg.s:114161  .debug_str:000000000002181e .LASF8446
     /tmp/cc3zLDNg.s:119167  .debug_str:00000000000357da .LASF8447
     /tmp/cc3zLDNg.s:108123  .debug_str:0000000000009681 .LASF8448
     /tmp/cc3zLDNg.s:119551  .debug_str:0000000000037371 .LASF8449
     /tmp/cc3zLDNg.s:117665  .debug_str:000000000002f583 .LASF8450
     /tmp/cc3zLDNg.s:107557  .debug_str:000000000000714a .LASF8451
     /tmp/cc3zLDNg.s:113247  .debug_str:000000000001d92a .LASF8452
     /tmp/cc3zLDNg.s:121845  .debug_str:0000000000040380 .LASF8453
     /tmp/cc3zLDNg.s:112955  .debug_str:000000000001c63c .LASF8454
     /tmp/cc3zLDNg.s:125079  .debug_str:000000000004db04 .LASF8455
     /tmp/cc3zLDNg.s:110329  .debug_str:0000000000011e93 .LASF8456
     /tmp/cc3zLDNg.s:121083  .debug_str:000000000003d093 .LASF8457
     /tmp/cc3zLDNg.s:110739  .debug_str:0000000000013a78 .LASF8458
     /tmp/cc3zLDNg.s:124471  .debug_str:000000000004b236 .LASF8459
     /tmp/cc3zLDNg.s:113183  .debug_str:000000000001d511 .LASF8460
     /tmp/cc3zLDNg.s:106009  .debug_str:0000000000000910 .LASF8461
     /tmp/cc3zLDNg.s:113553  .debug_str:000000000001ed8e .LASF8462
     /tmp/cc3zLDNg.s:111181  .debug_str:0000000000015531 .LASF8463
     /tmp/cc3zLDNg.s:123553  .debug_str:0000000000047693 .LASF8464
     /tmp/cc3zLDNg.s:111859  .debug_str:0000000000018147 .LASF8465
     /tmp/cc3zLDNg.s:116367  .debug_str:000000000002a443 .LASF8466
     /tmp/cc3zLDNg.s:121469  .debug_str:000000000003e9d6 .LASF8467
     /tmp/cc3zLDNg.s:122985  .debug_str:00000000000452a9 .LASF8468
     /tmp/cc3zLDNg.s:119399  .debug_str:0000000000036839 .LASF8469
     /tmp/cc3zLDNg.s:119755  .debug_str:00000000000380a3 .LASF8470
     /tmp/cc3zLDNg.s:108623  .debug_str:000000000000b98e .LASF8471
     /tmp/cc3zLDNg.s:120965  .debug_str:000000000003c893 .LASF8472
     /tmp/cc3zLDNg.s:113413  .debug_str:000000000001e371 .LASF8473
     /tmp/cc3zLDNg.s:122489  .debug_str:0000000000042f50 .LASF8474
     /tmp/cc3zLDNg.s:125735  .debug_str:00000000000506fc .LASF8475
     /tmp/cc3zLDNg.s:122581  .debug_str:0000000000043757 .LASF8476
     /tmp/cc3zLDNg.s:110987  .debug_str:00000000000149c0 .LASF8477
     /tmp/cc3zLDNg.s:117419  .debug_str:000000000002e54d .LASF8478
     /tmp/cc3zLDNg.s:117331  .debug_str:000000000002e045 .LASF8479
     /tmp/cc3zLDNg.s:121953  .debug_str:0000000000040a19 .LASF8480
     /tmp/cc3zLDNg.s:117659  .debug_str:000000000002f520 .LASF8481
     /tmp/cc3zLDNg.s:119337  .debug_str:000000000003639c .LASF8482
     /tmp/cc3zLDNg.s:106687  .debug_str:0000000000003681 .LASF8483
     /tmp/cc3zLDNg.s:117435  .debug_str:000000000002e64a .LASF8484
     /tmp/cc3zLDNg.s:117241  .debug_str:000000000002dac7 .LASF8485
     /tmp/cc3zLDNg.s:113603  .debug_str:000000000001f0c0 .LASF8486
     /tmp/cc3zLDNg.s:116849  .debug_str:000000000002c249 .LASF8487
     /tmp/cc3zLDNg.s:111233  .debug_str:000000000001587e .LASF8488
     /tmp/cc3zLDNg.s:115581  .debug_str:00000000000270df .LASF8489
     /tmp/cc3zLDNg.s:119131  .debug_str:000000000003558e .LASF8490
     /tmp/cc3zLDNg.s:116053  .debug_str:0000000000028f4b .LASF8491
     /tmp/cc3zLDNg.s:112765  .debug_str:000000000001baf8 .LASF8492
     /tmp/cc3zLDNg.s:126061  .debug_str:0000000000051c94 .LASF8493
     /tmp/cc3zLDNg.s:114057  .debug_str:0000000000021190 .LASF8494
     /tmp/cc3zLDNg.s:108469  .debug_str:000000000000ae7a .LASF8495
     /tmp/cc3zLDNg.s:119277  .debug_str:0000000000036014 .LASF8496
     /tmp/cc3zLDNg.s:126065  .debug_str:0000000000051cbe .LASF8497
     /tmp/cc3zLDNg.s:108001  .debug_str:0000000000008e1f .LASF8498
     /tmp/cc3zLDNg.s:107755  .debug_str:0000000000007e45 .LASF8499
     /tmp/cc3zLDNg.s:114505  .debug_str:0000000000022f8c .LASF8500
     /tmp/cc3zLDNg.s:124557  .debug_str:000000000004b83d .LASF8501
     /tmp/cc3zLDNg.s:109657  .debug_str:000000000000f789 .LASF8502
     /tmp/cc3zLDNg.s:118513  .debug_str:0000000000032c8c .LASF8503
     /tmp/cc3zLDNg.s:113915  .debug_str:00000000000206a7 .LASF8504
     /tmp/cc3zLDNg.s:107767  .debug_str:0000000000007ef0 .LASF8505
     /tmp/cc3zLDNg.s:112469  .debug_str:000000000001a849 .LASF8506
     /tmp/cc3zLDNg.s:110899  .debug_str:0000000000014450 .LASF8507
     /tmp/cc3zLDNg.s:124909  .debug_str:000000000004cfb7 .LASF8508
     /tmp/cc3zLDNg.s:120863  .debug_str:000000000003c1b2 .LASF8509
     /tmp/cc3zLDNg.s:126017  .debug_str:000000000005195c .LASF8510
     /tmp/cc3zLDNg.s:109253  .debug_str:000000000000e20e .LASF8511
     /tmp/cc3zLDNg.s:106893  .debug_str:00000000000045ae .LASF8512
     /tmp/cc3zLDNg.s:106975  .debug_str:0000000000004af5 .LASF8513
     /tmp/cc3zLDNg.s:110597  .debug_str:0000000000013049 .LASF8514
     /tmp/cc3zLDNg.s:110395  .debug_str:00000000000122ad .LASF8515
     /tmp/cc3zLDNg.s:109831  .debug_str:000000000001031c .LASF8516
     /tmp/cc3zLDNg.s:109323  .debug_str:000000000000e641 .LASF8517
     /tmp/cc3zLDNg.s:111993  .debug_str:0000000000018a12 .LASF8518
     /tmp/cc3zLDNg.s:109817  .debug_str:00000000000101df .LASF8519
     /tmp/cc3zLDNg.s:120585  .debug_str:000000000003b0b2 .LASF8520
     /tmp/cc3zLDNg.s:114441  .debug_str:0000000000022ad5 .LASF8521
     /tmp/cc3zLDNg.s:120129  .debug_str:0000000000039822 .LASF8522
     /tmp/cc3zLDNg.s:123655  .debug_str:0000000000047d49 .LASF8523
     /tmp/cc3zLDNg.s:110905  .debug_str:00000000000144ab .LASF8524
     /tmp/cc3zLDNg.s:106033  .debug_str:0000000000000abb .LASF8525
     /tmp/cc3zLDNg.s:125733  .debug_str:00000000000506f4 .LASF8526
     /tmp/cc3zLDNg.s:120635  .debug_str:000000000003b34f .LASF8527
     /tmp/cc3zLDNg.s:114141  .debug_str:000000000002173c .LASF8528
     /tmp/cc3zLDNg.s:110773  .debug_str:0000000000013c3c .LASF8529
     /tmp/cc3zLDNg.s:118139  .debug_str:00000000000314d0 .LASF8530
     /tmp/cc3zLDNg.s:110283  .debug_str:0000000000011b23 .LASF8531
     /tmp/cc3zLDNg.s:121021  .debug_str:000000000003ccbe .LASF8532
     /tmp/cc3zLDNg.s:118009  .debug_str:0000000000030cc5 .LASF8533
     /tmp/cc3zLDNg.s:114747  .debug_str:0000000000023e52 .LASF8534
     /tmp/cc3zLDNg.s:118381  .debug_str:0000000000032406 .LASF8535
     /tmp/cc3zLDNg.s:107305  .debug_str:0000000000005f4b .LASF8536
     /tmp/cc3zLDNg.s:124025  .debug_str:00000000000494e5 .LASF8537
     /tmp/cc3zLDNg.s:108723  .debug_str:000000000000c168 .LASF8538
     /tmp/cc3zLDNg.s:119379  .debug_str:00000000000366de .LASF8539
     /tmp/cc3zLDNg.s:110365  .debug_str:000000000001211e .LASF8540
     /tmp/cc3zLDNg.s:120177  .debug_str:0000000000039a68 .LASF8541
     /tmp/cc3zLDNg.s:106085  .debug_str:0000000000000df3 .LASF8542
     /tmp/cc3zLDNg.s:120257  .debug_str:0000000000039e9c .LASF8543
     /tmp/cc3zLDNg.s:123765  .debug_str:00000000000483af .LASF8544
     /tmp/cc3zLDNg.s:124135  .debug_str:0000000000049c8c .LASF8545
     /tmp/cc3zLDNg.s:108557  .debug_str:000000000000b529 .LASF8546
     /tmp/cc3zLDNg.s:119363  .debug_str:00000000000365cd .LASF8547
     /tmp/cc3zLDNg.s:114331  .debug_str:0000000000022353 .LASF8548
     /tmp/cc3zLDNg.s:113565  .debug_str:000000000001ee14 .LASF8549
     /tmp/cc3zLDNg.s:123501  .debug_str:0000000000047390 .LASF8550
     /tmp/cc3zLDNg.s:106059  .debug_str:0000000000000c34 .LASF8551
     /tmp/cc3zLDNg.s:115497  .debug_str:0000000000026b8b .LASF8552
     /tmp/cc3zLDNg.s:120931  .debug_str:000000000003c669 .LASF8553
     /tmp/cc3zLDNg.s:125487  .debug_str:000000000004f63d .LASF8554
     /tmp/cc3zLDNg.s:120467  .debug_str:000000000003a9c6 .LASF8555
     /tmp/cc3zLDNg.s:113023  .debug_str:000000000001ca53 .LASF8556
     /tmp/cc3zLDNg.s:113677  .debug_str:000000000001f5b4 .LASF8557
     /tmp/cc3zLDNg.s:121061  .debug_str:000000000003cf09 .LASF8558
     /tmp/cc3zLDNg.s:122313  .debug_str:0000000000042095 .LASF8559
     /tmp/cc3zLDNg.s:115133  .debug_str:0000000000025818 .LASF8560
     /tmp/cc3zLDNg.s:108803  .debug_str:000000000000c5fc .LASF8561
     /tmp/cc3zLDNg.s:118673  .debug_str:0000000000033784 .LASF8562
     /tmp/cc3zLDNg.s:115903  .debug_str:0000000000028583 .LASF8563
     /tmp/cc3zLDNg.s:113973  .debug_str:0000000000020b81 .LASF8564
     /tmp/cc3zLDNg.s:116855  .debug_str:000000000002c2b5 .LASF8565
     /tmp/cc3zLDNg.s:117141  .debug_str:000000000002d4df .LASF8566
     /tmp/cc3zLDNg.s:125203  .debug_str:000000000004e2c4 .LASF8567
     /tmp/cc3zLDNg.s:121033  .debug_str:000000000003cd96 .LASF8568
     /tmp/cc3zLDNg.s:122273  .debug_str:0000000000041d9c .LASF8569
     /tmp/cc3zLDNg.s:113725  .debug_str:000000000001f8c1 .LASF8570
     /tmp/cc3zLDNg.s:122507  .debug_str:0000000000043032 .LASF8571
     /tmp/cc3zLDNg.s:124175  .debug_str:0000000000049efa .LASF8572
     /tmp/cc3zLDNg.s:109389  .debug_str:000000000000ea8c .LASF8573
     /tmp/cc3zLDNg.s:123311  .debug_str:0000000000046746 .LASF8574
     /tmp/cc3zLDNg.s:107699  .debug_str:0000000000007a72 .LASF8575
     /tmp/cc3zLDNg.s:119837  .debug_str:00000000000385f1 .LASF8576
     /tmp/cc3zLDNg.s:123377  .debug_str:0000000000046af0 .LASF8577
     /tmp/cc3zLDNg.s:119675  .debug_str:0000000000037b11 .LASF8578
     /tmp/cc3zLDNg.s:108479  .debug_str:000000000000aedc .LASF8579
     /tmp/cc3zLDNg.s:119285  .debug_str:0000000000036085 .LASF8580
     /tmp/cc3zLDNg.s:115321  .debug_str:00000000000262a0 .LASF8581
     /tmp/cc3zLDNg.s:108641  .debug_str:000000000000bb30 .LASF8582
     /tmp/cc3zLDNg.s:119451  .debug_str:0000000000036c64 .LASF8583
     /tmp/cc3zLDNg.s:113041  .debug_str:000000000001cb53 .LASF8584
     /tmp/cc3zLDNg.s:111919  .debug_str:000000000001859d .LASF8585
     /tmp/cc3zLDNg.s:111719  .debug_str:000000000001776e .LASF8586
     /tmp/cc3zLDNg.s:115733  .debug_str:0000000000027b17 .LASF8587
     /tmp/cc3zLDNg.s:107171  .debug_str:0000000000005748 .LASF8588
     /tmp/cc3zLDNg.s:107759  .debug_str:0000000000007e6d .LASF8589
     /tmp/cc3zLDNg.s:114947  .debug_str:0000000000024b9d .LASF8590
     /tmp/cc3zLDNg.s:119545  .debug_str:0000000000037325 .LASF8591
     /tmp/cc3zLDNg.s:106135  .debug_str:0000000000001155 .LASF8592
     /tmp/cc3zLDNg.s:115641  .debug_str:000000000002744c .LASF8593
     /tmp/cc3zLDNg.s:120669  .debug_str:000000000003b530 .LASF8594
     /tmp/cc3zLDNg.s:106973  .debug_str:0000000000004ae9 .LASF8595
     /tmp/cc3zLDNg.s:117063  .debug_str:000000000002d05d .LASF8596
     /tmp/cc3zLDNg.s:118515  .debug_str:0000000000032cb0 .LASF8597
     /tmp/cc3zLDNg.s:115625  .debug_str:000000000002735d .LASF8598
     /tmp/cc3zLDNg.s:112403  .debug_str:000000000001a482 .LASF8599
     /tmp/cc3zLDNg.s:113265  .debug_str:000000000001d9fa .LASF8600
     /tmp/cc3zLDNg.s:120191  .debug_str:0000000000039b54 .LASF8601
     /tmp/cc3zLDNg.s:123415  .debug_str:0000000000046d3d .LASF8602
     /tmp/cc3zLDNg.s:119119  .debug_str:00000000000354f0 .LASF8603
     /tmp/cc3zLDNg.s:125919  .debug_str:00000000000512b0 .LASF8604
     /tmp/cc3zLDNg.s:115233  .debug_str:0000000000025df9 .LASF8605
     /tmp/cc3zLDNg.s:111711  .debug_str:0000000000017701 .LASF8606
     /tmp/cc3zLDNg.s:114185  .debug_str:0000000000021972 .LASF8607
     /tmp/cc3zLDNg.s:120003  .debug_str:0000000000038fb2 .LASF8608
     /tmp/cc3zLDNg.s:116677  .debug_str:000000000002b813 .LASF8609
     /tmp/cc3zLDNg.s:123747  .debug_str:00000000000482fa .LASF8610
     /tmp/cc3zLDNg.s:117837  .debug_str:00000000000300e8 .LASF8611
     /tmp/cc3zLDNg.s:116679  .debug_str:000000000002b826 .LASF8612
     /tmp/cc3zLDNg.s:123749  .debug_str:000000000004830d .LASF8613
     /tmp/cc3zLDNg.s:113089  .debug_str:000000000001ce9d .LASF8614
     /tmp/cc3zLDNg.s:116681  .debug_str:000000000002b839 .LASF8615
     /tmp/cc3zLDNg.s:115983  .debug_str:0000000000028afc .LASF8616
     /tmp/cc3zLDNg.s:125107  .debug_str:000000000004dc84 .LASF8617
     /tmp/cc3zLDNg.s:116051  .debug_str:0000000000028f38 .LASF8618
     /tmp/cc3zLDNg.s:123753  .debug_str:000000000004832d .LASF8619
     /tmp/cc3zLDNg.s:118825  .debug_str:0000000000034184 .LASF8620
     /tmp/cc3zLDNg.s:116685  .debug_str:000000000002b86d .LASF8621
     /tmp/cc3zLDNg.s:123755  .debug_str:0000000000048340 .LASF8622
     /tmp/cc3zLDNg.s:112299  .debug_str:0000000000019ce1 .LASF8623
     /tmp/cc3zLDNg.s:116687  .debug_str:000000000002b880 .LASF8624
     /tmp/cc3zLDNg.s:123757  .debug_str:0000000000048353 .LASF8625
     /tmp/cc3zLDNg.s:105907  .debug_str:000000000000026e .LASF8626
     /tmp/cc3zLDNg.s:116689  .debug_str:000000000002b893 .LASF8627
     /tmp/cc3zLDNg.s:123759  .debug_str:0000000000048366 .LASF8628
     /tmp/cc3zLDNg.s:119797  .debug_str:00000000000382ba .LASF8629
     /tmp/cc3zLDNg.s:116691  .debug_str:000000000002b8a6 .LASF8630
     /tmp/cc3zLDNg.s:123761  .debug_str:0000000000048379 .LASF8631
     /tmp/cc3zLDNg.s:113399  .debug_str:000000000001e244 .LASF8632
     /tmp/cc3zLDNg.s:106389  .debug_str:00000000000023bd .LASF8633
     /tmp/cc3zLDNg.s:113649  .debug_str:000000000001f439 .LASF8634
     /tmp/cc3zLDNg.s:119801  .debug_str:0000000000038302 .LASF8635
     /tmp/cc3zLDNg.s:123393  .debug_str:0000000000046c18 .LASF8636
     /tmp/cc3zLDNg.s:113651  .debug_str:000000000001f44c .LASF8637
     /tmp/cc3zLDNg.s:117655  .debug_str:000000000002f4c3 .LASF8638
     /tmp/cc3zLDNg.s:106393  .debug_str:00000000000023e9 .LASF8639
     /tmp/cc3zLDNg.s:113653  .debug_str:000000000001f45f .LASF8640
     /tmp/cc3zLDNg.s:111089  .debug_str:0000000000015062 .LASF8641
     /tmp/cc3zLDNg.s:106395  .debug_str:00000000000023fc .LASF8642
     /tmp/cc3zLDNg.s:113655  .debug_str:000000000001f472 .LASF8643
     /tmp/cc3zLDNg.s:124901  .debug_str:000000000004cf29 .LASF8644
     /tmp/cc3zLDNg.s:123401  .debug_str:0000000000046c64 .LASF8645
     /tmp/cc3zLDNg.s:113657  .debug_str:000000000001f485 .LASF8646
     /tmp/cc3zLDNg.s:113111  .debug_str:000000000001cfc7 .LASF8647
     /tmp/cc3zLDNg.s:106399  .debug_str:0000000000002429 .LASF8648
     /tmp/cc3zLDNg.s:113659  .debug_str:000000000001f498 .LASF8649
     /tmp/cc3zLDNg.s:112409  .debug_str:000000000001a4f8 .LASF8650
     /tmp/cc3zLDNg.s:106401  .debug_str:000000000000243c .LASF8651
     /tmp/cc3zLDNg.s:113661  .debug_str:000000000001f4ab .LASF8652
     /tmp/cc3zLDNg.s:125943  .debug_str:000000000005146a .LASF8653
     /tmp/cc3zLDNg.s:123411  .debug_str:0000000000046d0e .LASF8654
     /tmp/cc3zLDNg.s:113663  .debug_str:000000000001f4be .LASF8655
     /tmp/cc3zLDNg.s:119603  .debug_str:00000000000376a2 .LASF8656
     /tmp/cc3zLDNg.s:124811  .debug_str:000000000004c879 .LASF8657
     /tmp/cc3zLDNg.s:116589  .debug_str:000000000002b328 .LASF8658
     /tmp/cc3zLDNg.s:124935  .debug_str:000000000004d187 .LASF8659
     /tmp/cc3zLDNg.s:114603  .debug_str:000000000002352f .LASF8660
     /tmp/cc3zLDNg.s:106157  .debug_str:00000000000012a5 .LASF8661
     /tmp/cc3zLDNg.s:110909  .debug_str:00000000000144dc .LASF8662
     /tmp/cc3zLDNg.s:113367  .debug_str:000000000001e07d .LASF8663
     /tmp/cc3zLDNg.s:118739  .debug_str:0000000000033bf0 .LASF8664
     /tmp/cc3zLDNg.s:117577  .debug_str:000000000002efb2 .LASF8665
     /tmp/cc3zLDNg.s:115151  .debug_str:000000000002593a .LASF8666
     /tmp/cc3zLDNg.s:120769  .debug_str:000000000003bb6f .LASF8667
     /tmp/cc3zLDNg.s:125307  .debug_str:000000000004ea16 .LASF8668
     /tmp/cc3zLDNg.s:115485  .debug_str:0000000000026b06 .LASF8669
     /tmp/cc3zLDNg.s:112175  .debug_str:0000000000019439 .LASF8670
     /tmp/cc3zLDNg.s:107831  .debug_str:00000000000082c9 .LASF8671
     /tmp/cc3zLDNg.s:119325  .debug_str:00000000000362d5 .LASF8672
     /tmp/cc3zLDNg.s:125871  .debug_str:0000000000050f49 .LASF8673
     /tmp/cc3zLDNg.s:108237  .debug_str:0000000000009f1e .LASF8674
     /tmp/cc3zLDNg.s:119891  .debug_str:00000000000388de .LASF8675
     /tmp/cc3zLDNg.s:118667  .debug_str:000000000003370e .LASF8676
     /tmp/cc3zLDNg.s:107271  .debug_str:0000000000005d54 .LASF8677
     /tmp/cc3zLDNg.s:121935  .debug_str:00000000000408cb .LASF8678
     /tmp/cc3zLDNg.s:117943  .debug_str:00000000000308c7 .LASF8679
     /tmp/cc3zLDNg.s:110397  .debug_str:00000000000122c9 .LASF8680
     /tmp/cc3zLDNg.s:119593  .debug_str:000000000003763c .LASF8681
     /tmp/cc3zLDNg.s:123121  .debug_str:0000000000045b16 .LASF8682
     /tmp/cc3zLDNg.s:113457  .debug_str:000000000001e6c6 .LASF8683
     /tmp/cc3zLDNg.s:125137  .debug_str:000000000004de9c .LASF8684
     /tmp/cc3zLDNg.s:121085  .debug_str:000000000003d0ae .LASF8685
     /tmp/cc3zLDNg.s:107059  .debug_str:0000000000005029 .LASF8686
     /tmp/cc3zLDNg.s:123359  .debug_str:00000000000469fc .LASF8687
     /tmp/cc3zLDNg.s:107079  .debug_str:00000000000051ad .LASF8688
     /tmp/cc3zLDNg.s:122897  .debug_str:0000000000044c96 .LASF8689
     /tmp/cc3zLDNg.s:119985  .debug_str:0000000000038e67 .LASF8690
     /tmp/cc3zLDNg.s:123537  .debug_str:000000000004759a .LASF8691
     /tmp/cc3zLDNg.s:117105  .debug_str:000000000002d2e2 .LASF8692
     /tmp/cc3zLDNg.s:110549  .debug_str:0000000000012cf1 .LASF8693
     /tmp/cc3zLDNg.s:123983  .debug_str:0000000000049232 .LASF8694
     /tmp/cc3zLDNg.s:114785  .debug_str:00000000000240bb .LASF8695
     /tmp/cc3zLDNg.s:109997  .debug_str:0000000000010b53 .LASF8696
     /tmp/cc3zLDNg.s:108689  .debug_str:000000000000be7a .LASF8697
     /tmp/cc3zLDNg.s:124517  .debug_str:000000000004b51a .LASF8698
     /tmp/cc3zLDNg.s:112279  .debug_str:0000000000019b40 .LASF8699
     /tmp/cc3zLDNg.s:108331  .debug_str:000000000000a588 .LASF8700
     /tmp/cc3zLDNg.s:109143  .debug_str:000000000000dc76 .LASF8701
     /tmp/cc3zLDNg.s:114315  .debug_str:0000000000022261 .LASF8702
     /tmp/cc3zLDNg.s:114097  .debug_str:0000000000021492 .LASF8703
     /tmp/cc3zLDNg.s:122701  .debug_str:0000000000044061 .LASF8704
     /tmp/cc3zLDNg.s:109303  .debug_str:000000000000e564 .LASF8705
     /tmp/cc3zLDNg.s:124147  .debug_str:0000000000049d6d .LASF8706
     /tmp/cc3zLDNg.s:106027  .debug_str:0000000000000a6c .LASF8707
     /tmp/cc3zLDNg.s:108429  .debug_str:000000000000abf5 .LASF8708
     /tmp/cc3zLDNg.s:107567  .debug_str:000000000000720d .LASF8709
     /tmp/cc3zLDNg.s:114587  .debug_str:0000000000023412 .LASF8710
     /tmp/cc3zLDNg.s:115939  .debug_str:00000000000287c8 .LASF8711
     /tmp/cc3zLDNg.s:107031  .debug_str:0000000000004ea5 .LASF8712
     /tmp/cc3zLDNg.s:124007  .debug_str:000000000004938c .LASF8713
     /tmp/cc3zLDNg.s:112599  .debug_str:000000000001b02b .LASF8714
     /tmp/cc3zLDNg.s:116257  .debug_str:0000000000029d83 .LASF8715
     /tmp/cc3zLDNg.s:113783  .debug_str:000000000001fd87 .LASF8716
     /tmp/cc3zLDNg.s:106007  .debug_str:0000000000000900 .LASF8717
     /tmp/cc3zLDNg.s:106793  .debug_str:0000000000003e34 .LASF8718
     /tmp/cc3zLDNg.s:116783  .debug_str:000000000002bef6 .LASF8719
     /tmp/cc3zLDNg.s:124207  .debug_str:000000000004a13c .LASF8720
     /tmp/cc3zLDNg.s:115251  .debug_str:0000000000025f05 .LASF8721
     /tmp/cc3zLDNg.s:106537  .debug_str:0000000000002d0a .LASF8722
     /tmp/cc3zLDNg.s:110471  .debug_str:0000000000012837 .LASF8723
     /tmp/cc3zLDNg.s:117715  .debug_str:000000000002f915 .LASF8724
     /tmp/cc3zLDNg.s:112513  .debug_str:000000000001aafe .LASF8725
     /tmp/cc3zLDNg.s:111393  .debug_str:000000000001635c .LASF8726
     /tmp/cc3zLDNg.s:121043  .debug_str:000000000003ce11 .LASF8727
     /tmp/cc3zLDNg.s:112273  .debug_str:0000000000019aba .LASF8728
     /tmp/cc3zLDNg.s:115489  .debug_str:0000000000026b15 .LASF8729
     /tmp/cc3zLDNg.s:109039  .debug_str:000000000000d641 .LASF8730
     /tmp/cc3zLDNg.s:118931  .debug_str:0000000000034907 .LASF8731
     /tmp/cc3zLDNg.s:116829  .debug_str:000000000002c187 .LASF8732
     /tmp/cc3zLDNg.s:117281  .debug_str:000000000002dd92 .LASF8733
     /tmp/cc3zLDNg.s:121609  .debug_str:000000000003f3e7 .LASF8734
     /tmp/cc3zLDNg.s:119887  .debug_str:00000000000388a7 .LASF8735
     /tmp/cc3zLDNg.s:123611  .debug_str:0000000000047a8d .LASF8736
     /tmp/cc3zLDNg.s:115863  .debug_str:0000000000028290 .LASF8737
     /tmp/cc3zLDNg.s:118269  .debug_str:0000000000031d9e .LASF8738
     /tmp/cc3zLDNg.s:108299  .debug_str:000000000000a307 .LASF8739
     /tmp/cc3zLDNg.s:120409  .debug_str:000000000003a705 .LASF8740
     /tmp/cc3zLDNg.s:110919  .debug_str:0000000000014563 .LASF8741
     /tmp/cc3zLDNg.s:111247  .debug_str:000000000001596d .LASF8742
     /tmp/cc3zLDNg.s:113225  .debug_str:000000000001d7d1 .LASF8743
     /tmp/cc3zLDNg.s:112663  .debug_str:000000000001b510 .LASF8744
     /tmp/cc3zLDNg.s:113037  .debug_str:000000000001cb1a .LASF8745
     /tmp/cc3zLDNg.s:107673  .debug_str:000000000000791c .LASF8746
     /tmp/cc3zLDNg.s:120721  .debug_str:000000000003b881 .LASF8747
     /tmp/cc3zLDNg.s:117987  .debug_str:0000000000030b85 .LASF8748
     /tmp/cc3zLDNg.s:110377  .debug_str:00000000000121bf .LASF8749
     /tmp/cc3zLDNg.s:111555  .debug_str:0000000000016c9d .LASF8750
     /tmp/cc3zLDNg.s:114159  .debug_str:0000000000021811 .LASF8751
     /tmp/cc3zLDNg.s:110893  .debug_str:00000000000143fd .LASF8752
     /tmp/cc3zLDNg.s:107917  .debug_str:00000000000088c7 .LASF8753
     /tmp/cc3zLDNg.s:116847  .debug_str:000000000002c23b .LASF8754
     /tmp/cc3zLDNg.s:118647  .debug_str:0000000000033529 .LASF8755
     /tmp/cc3zLDNg.s:126069  .debug_str:0000000000051d11 .LASF8756
     /tmp/cc3zLDNg.s:106673  .debug_str:00000000000035ad .LASF8757
     /tmp/cc3zLDNg.s:116227  .debug_str:0000000000029b0b .LASF8758
     /tmp/cc3zLDNg.s:125445  .debug_str:000000000004f2de .LASF8759
     /tmp/cc3zLDNg.s:107491  .debug_str:0000000000006bed .LASF8760
     /tmp/cc3zLDNg.s:116119  .debug_str:000000000002937a .LASF8761
     /tmp/cc3zLDNg.s:108819  .debug_str:000000000000c709 .LASF8762
     /tmp/cc3zLDNg.s:119243  .debug_str:0000000000035cdc .LASF8763
     /tmp/cc3zLDNg.s:117539  .debug_str:000000000002ed45 .LASF8764
     /tmp/cc3zLDNg.s:113881  .debug_str:000000000002049d .LASF8765
     /tmp/cc3zLDNg.s:123995  .debug_str:00000000000492bd .LASF8766
     /tmp/cc3zLDNg.s:117249  .debug_str:000000000002db7a .LASF8767
     /tmp/cc3zLDNg.s:125101  .debug_str:000000000004dc52 .LASF8768
     /tmp/cc3zLDNg.s:118299  .debug_str:0000000000031f2e .LASF8769
     /tmp/cc3zLDNg.s:112007  .debug_str:0000000000018b2b .LASF8770
     /tmp/cc3zLDNg.s:110045  .debug_str:0000000000010e4b .LASF8771
     /tmp/cc3zLDNg.s:113999  .debug_str:0000000000020d4e .LASF8772
     /tmp/cc3zLDNg.s:121181  .debug_str:000000000003d79e .LASF8773
     /tmp/cc3zLDNg.s:113447  .debug_str:000000000001e61a .LASF8774
     /tmp/cc3zLDNg.s:108807  .debug_str:000000000000c62c .LASF8775
     /tmp/cc3zLDNg.s:107639  .debug_str:0000000000007641 .LASF8776
     /tmp/cc3zLDNg.s:122737  .debug_str:00000000000442ea .LASF8777
     /tmp/cc3zLDNg.s:115461  .debug_str:0000000000026a94 .LASF8778
     /tmp/cc3zLDNg.s:106819  .debug_str:0000000000004040 .LASF8779
     /tmp/cc3zLDNg.s:112465  .debug_str:000000000001a80c .LASF8780
     /tmp/cc3zLDNg.s:125549  .debug_str:000000000004faf3 .LASF8781
     /tmp/cc3zLDNg.s:106703  .debug_str:00000000000037d7 .LASF8782
     /tmp/cc3zLDNg.s:116957  .debug_str:000000000002c9b3 .LASF8783
     /tmp/cc3zLDNg.s:109591  .debug_str:000000000000f412 .LASF8784
     /tmp/cc3zLDNg.s:118481  .debug_str:0000000000032ae5 .LASF8785
     /tmp/cc3zLDNg.s:119861  .debug_str:0000000000038736 .LASF8786
     /tmp/cc3zLDNg.s:123399  .debug_str:0000000000046c5c .LASF8787
     /tmp/cc3zLDNg.s:111945  .debug_str:0000000000018700 .LASF8788
     /tmp/cc3zLDNg.s:119869  .debug_str:00000000000387b6 .LASF8789
     /tmp/cc3zLDNg.s:123407  .debug_str:0000000000046cd3 .LASF8790
     /tmp/cc3zLDNg.s:123613  .debug_str:0000000000047a9b .LASF8791
     /tmp/cc3zLDNg.s:122177  .debug_str:00000000000417c6 .LASF8792
     /tmp/cc3zLDNg.s:118375  .debug_str:0000000000032398 .LASF8793
     /tmp/cc3zLDNg.s:116425  .debug_str:000000000002a834 .LASF8794
     /tmp/cc3zLDNg.s:124957  .debug_str:000000000004d309 .LASF8795
     /tmp/cc3zLDNg.s:121017  .debug_str:000000000003cca0 .LASF8796
     /tmp/cc3zLDNg.s:115925  .debug_str:00000000000286ec .LASF8797
     /tmp/cc3zLDNg.s:118257  .debug_str:0000000000031ce7 .LASF8798
     /tmp/cc3zLDNg.s:118697  .debug_str:00000000000338f1 .LASF8799
     /tmp/cc3zLDNg.s:117559  .debug_str:000000000002eeb7 .LASF8800
     /tmp/cc3zLDNg.s:124999  .debug_str:000000000004d5a8 .LASF8801
     /tmp/cc3zLDNg.s:124469  .debug_str:000000000004b222 .LASF8802
     /tmp/cc3zLDNg.s:123195  .debug_str:0000000000045fc5 .LASF8803
     /tmp/cc3zLDNg.s:125489  .debug_str:000000000004f664 .LASF8804
     /tmp/cc3zLDNg.s:120551  .debug_str:000000000003ae19 .LASF8805
     /tmp/cc3zLDNg.s:120017  .debug_str:0000000000039082 .LASF8806
     /tmp/cc3zLDNg.s:110227  .debug_str:000000000001189f .LASF8807
     /tmp/cc3zLDNg.s:115435  .debug_str:0000000000026906 .LASF8808
     /tmp/cc3zLDNg.s:106525  .debug_str:0000000000002c4f .LASF8809
     /tmp/cc3zLDNg.s:109405  .debug_str:000000000000eb1c .LASF8810
     /tmp/cc3zLDNg.s:112407  .debug_str:000000000001a4df .LASF8811
     /tmp/cc3zLDNg.s:114835  .debug_str:00000000000244c1 .LASF8812
     /tmp/cc3zLDNg.s:121551  .debug_str:000000000003ef36 .LASF8813
     /tmp/cc3zLDNg.s:115843  .debug_str:0000000000028120 .LASF8814
     /tmp/cc3zLDNg.s:123575  .debug_str:0000000000047820 .LASF8815
     /tmp/cc3zLDNg.s:125127  .debug_str:000000000004dde7 .LASF8816
     /tmp/cc3zLDNg.s:119449  .debug_str:0000000000036c4d .LASF8817
     /tmp/cc3zLDNg.s:111285  .debug_str:0000000000015bb2 .LASF8818
     /tmp/cc3zLDNg.s:121859  .debug_str:00000000000403d5 .LASF8819
     /tmp/cc3zLDNg.s:116187  .debug_str:0000000000029887 .LASF8820
     /tmp/cc3zLDNg.s:116273  .debug_str:0000000000029ebb .LASF8821
     /tmp/cc3zLDNg.s:109503  .debug_str:000000000000f022 .LASF8822
     /tmp/cc3zLDNg.s:116607  .debug_str:000000000002b415 .LASF8823
     /tmp/cc3zLDNg.s:125639  .debug_str:0000000000050100 .LASF8824
     /tmp/cc3zLDNg.s:111271  .debug_str:0000000000015acf .LASF8825
     /tmp/cc3zLDNg.s:111223  .debug_str:00000000000157af .LASF8826
     /tmp/cc3zLDNg.s:114733  .debug_str:0000000000023d41 .LASF8827
     /tmp/cc3zLDNg.s:107991  .debug_str:0000000000008d93 .LASF8828
     /tmp/cc3zLDNg.s:112551  .debug_str:000000000001adc5 .LASF8829
     /tmp/cc3zLDNg.s:113187  .debug_str:000000000001d539 .LASF8830
     /tmp/cc3zLDNg.s:125721  .debug_str:0000000000050686 .LASF8831
     /tmp/cc3zLDNg.s:108309  .debug_str:000000000000a3bb .LASF8832
     /tmp/cc3zLDNg.s:123331  .debug_str:0000000000046894 .LASF8833
     /tmp/cc3zLDNg.s:112239  .debug_str:00000000000198c7 .LASF8834
     /tmp/cc3zLDNg.s:123295  .debug_str:0000000000046665 .LASF8835
     /tmp/cc3zLDNg.s:124357  .debug_str:000000000004ab18 .LASF8836
     /tmp/cc3zLDNg.s:118099  .debug_str:0000000000031274 .LASF8837
     /tmp/cc3zLDNg.s:110863  .debug_str:00000000000141ec .LASF8838
     /tmp/cc3zLDNg.s:108455  .debug_str:000000000000ad5f .LASF8839
     /tmp/cc3zLDNg.s:110783  .debug_str:0000000000013ce3 .LASF8840
     /tmp/cc3zLDNg.s:122755  .debug_str:000000000004442d .LASF8841
     /tmp/cc3zLDNg.s:117727  .debug_str:000000000002f9cb .LASF8842
     /tmp/cc3zLDNg.s:114169  .debug_str:00000000000218a4 .LASF8843
     /tmp/cc3zLDNg.s:110075  .debug_str:0000000000010f54 .LASF8844
     /tmp/cc3zLDNg.s:125125  .debug_str:000000000004ddc8 .LASF8845
     /tmp/cc3zLDNg.s:119621  .debug_str:00000000000377f1 .LASF8846
     /tmp/cc3zLDNg.s:125173  .debug_str:000000000004e100 .LASF8847
     /tmp/cc3zLDNg.s:125499  .debug_str:000000000004f74b .LASF8848
     /tmp/cc3zLDNg.s:109041  .debug_str:000000000000d651 .LASF8849
     /tmp/cc3zLDNg.s:117799  .debug_str:000000000002ff00 .LASF8850
     /tmp/cc3zLDNg.s:121815  .debug_str:00000000000401d2 .LASF8851
     /tmp/cc3zLDNg.s:120119  .debug_str:0000000000039736 .LASF8852
     /tmp/cc3zLDNg.s:107351  .debug_str:000000000000624c .LASF8853
     /tmp/cc3zLDNg.s:125055  .debug_str:000000000004d940 .LASF8854
     /tmp/cc3zLDNg.s:118225  .debug_str:0000000000031ac5 .LASF8855
     /tmp/cc3zLDNg.s:123693  .debug_str:0000000000047f7b .LASF8856
     /tmp/cc3zLDNg.s:114687  .debug_str:0000000000023a92 .LASF8857
     /tmp/cc3zLDNg.s:117713  .debug_str:000000000002f90a .LASF8858
     /tmp/cc3zLDNg.s:112933  .debug_str:000000000001c4eb .LASF8859
     /tmp/cc3zLDNg.s:123199  .debug_str:0000000000045ff5 .LASF8860
     /tmp/cc3zLDNg.s:125209  .debug_str:000000000004e333 .LASF8861
     /tmp/cc3zLDNg.s:120673  .debug_str:000000000003b55d .LASF8862
     /tmp/cc3zLDNg.s:118649  .debug_str:000000000003354b .LASF8863
     /tmp/cc3zLDNg.s:123183  .debug_str:0000000000045f4c .LASF8864
     /tmp/cc3zLDNg.s:109073  .debug_str:000000000000d86c .LASF8865
     /tmp/cc3zLDNg.s:112061  .debug_str:0000000000018e9c .LASF8866
     /tmp/cc3zLDNg.s:110415  .debug_str:000000000001243b .LASF8867
     /tmp/cc3zLDNg.s:115129  .debug_str:0000000000025741 .LASF8868
     /tmp/cc3zLDNg.s:109093  .debug_str:000000000000d956 .LASF8869
     /tmp/cc3zLDNg.s:116711  .debug_str:000000000002ba44 .LASF8870
     /tmp/cc3zLDNg.s:111909  .debug_str:00000000000184f7 .LASF8871
     /tmp/cc3zLDNg.s:109111  .debug_str:000000000000da5e .LASF8872
     /tmp/cc3zLDNg.s:121581  .debug_str:000000000003f1e4 .LASF8873
     /tmp/cc3zLDNg.s:113099  .debug_str:000000000001cf11 .LASF8874
     /tmp/cc3zLDNg.s:124609  .debug_str:000000000004bb3c .LASF8875
     /tmp/cc3zLDNg.s:121837  .debug_str:0000000000040342 .LASF8876
     /tmp/cc3zLDNg.s:113253  .debug_str:000000000001d97d .LASF8877
     /tmp/cc3zLDNg.s:125115  .debug_str:000000000004dd24 .LASF8878
     /tmp/cc3zLDNg.s:108045  .debug_str:000000000000915d .LASF8879
     /tmp/cc3zLDNg.s:114563  .debug_str:0000000000023279 .LASF8880
     /tmp/cc3zLDNg.s:120567  .debug_str:000000000003af4a .LASF8881
     /tmp/cc3zLDNg.s:122433  .debug_str:0000000000042b50 .LASF8882
     /tmp/cc3zLDNg.s:110025  .debug_str:0000000000010d0f .LASF8883
     /tmp/cc3zLDNg.s:120179  .debug_str:0000000000039a6f .LASF8884
     /tmp/cc3zLDNg.s:106669  .debug_str:000000000000356f .LASF8885
     /tmp/cc3zLDNg.s:117085  .debug_str:000000000002d1b7 .LASF8886
     /tmp/cc3zLDNg.s:125261  .debug_str:000000000004e69d .LASF8887
     /tmp/cc3zLDNg.s:121741  .debug_str:000000000003fc95 .LASF8888
     /tmp/cc3zLDNg.s:119883  .debug_str:0000000000038881 .LASF8889
     /tmp/cc3zLDNg.s:124821  .debug_str:000000000004c928 .LASF8890
     /tmp/cc3zLDNg.s:110277  .debug_str:0000000000011ae1 .LASF8891
     /tmp/cc3zLDNg.s:107923  .debug_str:00000000000088f8 .LASF8892
     /tmp/cc3zLDNg.s:122253  .debug_str:0000000000041c37 .LASF8893
     /tmp/cc3zLDNg.s:109129  .debug_str:000000000000db82 .LASF8894
     /tmp/cc3zLDNg.s:125647  .debug_str:00000000000501a1 .LASF8895
     /tmp/cc3zLDNg.s:126081  .debug_str:0000000000051da2 .LASF8896
     /tmp/cc3zLDNg.s:108157  .debug_str:00000000000098b0 .LASF8897
     /tmp/cc3zLDNg.s:116117  .debug_str:0000000000029369 .LASF8898
     /tmp/cc3zLDNg.s:108043  .debug_str:0000000000009138 .LASF8899
     /tmp/cc3zLDNg.s:112257  .debug_str:00000000000199d0 .LASF8900
     /tmp/cc3zLDNg.s:108561  .debug_str:000000000000b53f .LASF8901
     /tmp/cc3zLDNg.s:111335  .debug_str:0000000000015ebf .LASF8902
     /tmp/cc3zLDNg.s:111939  .debug_str:00000000000186b3 .LASF8903
     /tmp/cc3zLDNg.s:108563  .debug_str:000000000000b551 .LASF8904
     /tmp/cc3zLDNg.s:125153  .debug_str:000000000004df83 .LASF8905
     /tmp/cc3zLDNg.s:109087  .debug_str:000000000000d90e .LASF8906
     /tmp/cc3zLDNg.s:108603  .debug_str:000000000000b858 .LASF8907
     /tmp/cc3zLDNg.s:124563  .debug_str:000000000004b882 .LASF8908
     /tmp/cc3zLDNg.s:113545  .debug_str:000000000001ed07 .LASF8909
     /tmp/cc3zLDNg.s:121235  .debug_str:000000000003db1c .LASF8910
     /tmp/cc3zLDNg.s:119357  .debug_str:000000000003651e .LASF8911
     /tmp/cc3zLDNg.s:116971  .debug_str:000000000002ca24 .LASF8912
     /tmp/cc3zLDNg.s:107691  .debug_str:0000000000007a24 .LASF8913
     /tmp/cc3zLDNg.s:120317  .debug_str:000000000003a29b .LASF8914
     /tmp/cc3zLDNg.s:117399  .debug_str:000000000002e42b .LASF8915
     /tmp/cc3zLDNg.s:114449  .debug_str:0000000000022b36 .LASF8916
     /tmp/cc3zLDNg.s:122637  .debug_str:0000000000043b3f .LASF8917
     /tmp/cc3zLDNg.s:107077  .debug_str:0000000000005198 .LASF8918
     /tmp/cc3zLDNg.s:119627  .debug_str:0000000000037848 .LASF8919
     /tmp/cc3zLDNg.s:120807  .debug_str:000000000003be03 .LASF8920
     /tmp/cc3zLDNg.s:113829  .debug_str:0000000000020112 .LASF8921
     /tmp/cc3zLDNg.s:117843  .debug_str:000000000003016a .LASF8922
     /tmp/cc3zLDNg.s:107651  .debug_str:000000000000771b .LASF8923
     /tmp/cc3zLDNg.s:116241  .debug_str:0000000000029c5f .LASF8924
     /tmp/cc3zLDNg.s:125147  .debug_str:000000000004defb .LASF8925
     /tmp/cc3zLDNg.s:123315  .debug_str:0000000000046777 .LASF8926
     /tmp/cc3zLDNg.s:115247  .debug_str:0000000000025ed7 .LASF8927
     /tmp/cc3zLDNg.s:116935  .debug_str:000000000002c854 .LASF8928
     /tmp/cc3zLDNg.s:109055  .debug_str:000000000000d750 .LASF8929
     /tmp/cc3zLDNg.s:112845  .debug_str:000000000001bf6d .LASF8930
     /tmp/cc3zLDNg.s:111691  .debug_str:00000000000175be .LASF8931
     /tmp/cc3zLDNg.s:119821  .debug_str:000000000003848b .LASF8932
     /tmp/cc3zLDNg.s:108389  .debug_str:000000000000a950 .LASF8933
     /tmp/cc3zLDNg.s:122839  .debug_str:00000000000448ba .LASF8934
     /tmp/cc3zLDNg.s:110433  .debug_str:0000000000012587 .LASF8935
     /tmp/cc3zLDNg.s:106519  .debug_str:0000000000002bfc .LASF8936
     /tmp/cc3zLDNg.s:114045  .debug_str:00000000000210b7 .LASF8937
     /tmp/cc3zLDNg.s:113231  .debug_str:000000000001d85c .LASF8938
     /tmp/cc3zLDNg.s:117913  .debug_str:00000000000306bb .LASF8939
     /tmp/cc3zLDNg.s:122087  .debug_str:000000000004125a .LASF8940
     /tmp/cc3zLDNg.s:125303  .debug_str:000000000004e9ce .LASF8941
     /tmp/cc3zLDNg.s:120765  .debug_str:000000000003bb22 .LASF8942
     /tmp/cc3zLDNg.s:120531  .debug_str:000000000003ac99 .LASF8943
     /tmp/cc3zLDNg.s:122279  .debug_str:0000000000041dff .LASF8944
     /tmp/cc3zLDNg.s:125693  .debug_str:0000000000050446 .LASF8945
     /tmp/cc3zLDNg.s:112997  .debug_str:000000000001c8d2 .LASF8946
     /tmp/cc3zLDNg.s:120641  .debug_str:000000000003b38e .LASF8947
     /tmp/cc3zLDNg.s:107089  .debug_str:000000000000521b .LASF8948
     /tmp/cc3zLDNg.s:121763  .debug_str:000000000003fe48 .LASF8949
     /tmp/cc3zLDNg.s:115421  .debug_str:00000000000267e5 .LASF8950
     /tmp/cc3zLDNg.s:112803  .debug_str:000000000001bce2 .LASF8951
     /tmp/cc3zLDNg.s:110823  .debug_str:0000000000013f81 .LASF8952
     /tmp/cc3zLDNg.s:111783  .debug_str:0000000000017b7b .LASF8953
     /tmp/cc3zLDNg.s:118665  .debug_str:00000000000336f7 .LASF8954
     /tmp/cc3zLDNg.s:117039  .debug_str:000000000002ceae .LASF8955
     /tmp/cc3zLDNg.s:109559  .debug_str:000000000000f21d .LASF8956
     /tmp/cc3zLDNg.s:112395  .debug_str:000000000001a40f .LASF8957
     /tmp/cc3zLDNg.s:116439  .debug_str:000000000002a90b .LASF8958
     /tmp/cc3zLDNg.s:106945  .debug_str:00000000000048ae .LASF8959
     /tmp/cc3zLDNg.s:107203  .debug_str:0000000000005983 .LASF8960
     /tmp/cc3zLDNg.s:109257  .debug_str:000000000000e248 .LASF8961
     /tmp/cc3zLDNg.s:120917  .debug_str:000000000003c58b .LASF8962
     /tmp/cc3zLDNg.s:109145  .debug_str:000000000000dc96 .LASF8963
     /tmp/cc3zLDNg.s:108009  .debug_str:0000000000008ea8 .LASF8964
     /tmp/cc3zLDNg.s:116787  .debug_str:000000000002bf52 .LASF8965
     /tmp/cc3zLDNg.s:124491  .debug_str:000000000004b3a6 .LASF8966
     /tmp/cc3zLDNg.s:108171  .debug_str:00000000000099ab .LASF8967
     /tmp/cc3zLDNg.s:124247  .debug_str:000000000004a399 .LASF8968
     /tmp/cc3zLDNg.s:124515  .debug_str:000000000004b510 .LASF8969
     /tmp/cc3zLDNg.s:108197  .debug_str:0000000000009bcf .LASF8970
     /tmp/cc3zLDNg.s:123911  .debug_str:0000000000048d26 .LASF8971
     /tmp/cc3zLDNg.s:121931  .debug_str:00000000000408ac .LASF8972
     /tmp/cc3zLDNg.s:110007  .debug_str:0000000000010c10 .LASF8973
     /tmp/cc3zLDNg.s:120481  .debug_str:000000000003aa97 .LASF8974
     /tmp/cc3zLDNg.s:108985  .debug_str:000000000000d268 .LASF8975
     /tmp/cc3zLDNg.s:122005  .debug_str:0000000000040d00 .LASF8976
     /tmp/cc3zLDNg.s:123293  .debug_str:000000000004663c .LASF8977
     /tmp/cc3zLDNg.s:117257  .debug_str:000000000002dbc2 .LASF8978
     /tmp/cc3zLDNg.s:122991  .debug_str:00000000000452f4 .LASF8979
     /tmp/cc3zLDNg.s:106091  .debug_str:0000000000000e47 .LASF8980
     /tmp/cc3zLDNg.s:111519  .debug_str:0000000000016a36 .LASF8981
     /tmp/cc3zLDNg.s:108527  .debug_str:000000000000b250 .LASF8982
     /tmp/cc3zLDNg.s:112187  .debug_str:0000000000019504 .LASF8983
     /tmp/cc3zLDNg.s:117865  .debug_str:0000000000030319 .LASF8984
     /tmp/cc3zLDNg.s:107091  .debug_str:000000000000522f .LASF8985
     /tmp/cc3zLDNg.s:108499  .debug_str:000000000000b0a4 .LASF8986
     /tmp/cc3zLDNg.s:119963  .debug_str:0000000000038df3 .LASF8987
     /tmp/cc3zLDNg.s:106547  .debug_str:0000000000002df5 .LASF8988
     /tmp/cc3zLDNg.s:111935  .debug_str:0000000000018672 .LASF8989
     /tmp/cc3zLDNg.s:119695  .debug_str:0000000000037cb0 .LASF8990
     /tmp/cc3zLDNg.s:118137  .debug_str:00000000000314bd .LASF8991
     /tmp/cc3zLDNg.s:107775  .debug_str:0000000000007f2e .LASF8992
     /tmp/cc3zLDNg.s:125569  .debug_str:000000000004fc6b .LASF8993
     /tmp/cc3zLDNg.s:116055  .debug_str:0000000000028f6f .LASF8994
     /tmp/cc3zLDNg.s:108283  .debug_str:000000000000a1bf .LASF8995
     /tmp/cc3zLDNg.s:118709  .debug_str:00000000000339a5 .LASF8996
     /tmp/cc3zLDNg.s:125223  .debug_str:000000000004e42d .LASF8997
     /tmp/cc3zLDNg.s:117629  .debug_str:000000000002f357 .LASF8998
     /tmp/cc3zLDNg.s:114455  .debug_str:0000000000022b96 .LASF8999
     /tmp/cc3zLDNg.s:125419  .debug_str:000000000004f0cd .LASF9000
     /tmp/cc3zLDNg.s:106695  .debug_str:000000000000372d .LASF9001
     /tmp/cc3zLDNg.s:114739  .debug_str:0000000000023db5 .LASF9002
     /tmp/cc3zLDNg.s:119113  .debug_str:000000000003546c .LASF9003
     /tmp/cc3zLDNg.s:121107  .debug_str:000000000003d22f .LASF9004
     /tmp/cc3zLDNg.s:119457  .debug_str:0000000000036ca7 .LASF9005
     /tmp/cc3zLDNg.s:119583  .debug_str:000000000003752b .LASF9006
     /tmp/cc3zLDNg.s:114201  .debug_str:0000000000021a73 .LASF9007
     /tmp/cc3zLDNg.s:121697  .debug_str:000000000003f9f5 .LASF9008
     /tmp/cc3zLDNg.s:111853  .debug_str:00000000000180df .LASF9009
     /tmp/cc3zLDNg.s:109611  .debug_str:000000000000f597 .LASF9010
     /tmp/cc3zLDNg.s:117993  .debug_str:0000000000030be7 .LASF9011
     /tmp/cc3zLDNg.s:107779  .debug_str:0000000000007f6c .LASF9012
     /tmp/cc3zLDNg.s:105891  .debug_str:0000000000000127 .LASF9013
     /tmp/cc3zLDNg.s:110339  .debug_str:0000000000011f4d .LASF9014
     /tmp/cc3zLDNg.s:124701  .debug_str:000000000004c0f0 .LASF9015
     /tmp/cc3zLDNg.s:112961  .debug_str:000000000001c6a4 .LASF9016
     /tmp/cc3zLDNg.s:119705  .debug_str:0000000000037d47 .LASF9017
     /tmp/cc3zLDNg.s:112209  .debug_str:00000000000196f2 .LASF9018
     /tmp/cc3zLDNg.s:116137  .debug_str:00000000000294ed .LASF9019
     /tmp/cc3zLDNg.s:114737  .debug_str:0000000000023da6 .LASF9020
     /tmp/cc3zLDNg.s:122463  .debug_str:0000000000042d5e .LASF9021
     /tmp/cc3zLDNg.s:125883  .debug_str:0000000000051007 .LASF9022
     /tmp/cc3zLDNg.s:118271  .debug_str:0000000000031dac .LASF9023
     /tmp/cc3zLDNg.s:112751  .debug_str:000000000001ba53 .LASF9024
     /tmp/cc3zLDNg.s:118611  .debug_str:000000000003327d .LASF9025
     /tmp/cc3zLDNg.s:109353  .debug_str:000000000000e830 .LASF9026
     /tmp/cc3zLDNg.s:111467  .debug_str:00000000000166fa .LASF9027
     /tmp/cc3zLDNg.s:117685  .debug_str:000000000002f6cd .LASF9028
     /tmp/cc3zLDNg.s:121725  .debug_str:000000000003fbc5 .LASF9029
     /tmp/cc3zLDNg.s:125095  .debug_str:000000000004dc08 .LASF9030
     /tmp/cc3zLDNg.s:109569  .debug_str:000000000000f2c1 .LASF9031
     /tmp/cc3zLDNg.s:110017  .debug_str:0000000000010cb2 .LASF9032
     /tmp/cc3zLDNg.s:121151  .debug_str:000000000003d560 .LASF9033
     /tmp/cc3zLDNg.s:120827  .debug_str:000000000003bf91 .LASF9034
     /tmp/cc3zLDNg.s:110019  .debug_str:0000000000010cc2 .LASF9035
     /tmp/cc3zLDNg.s:121153  .debug_str:000000000003d570 .LASF9036
     /tmp/cc3zLDNg.s:107133  .debug_str:00000000000054c5 .LASF9037
     /tmp/cc3zLDNg.s:111653  .debug_str:0000000000017390 .LASF9038
     /tmp/cc3zLDNg.s:111969  .debug_str:00000000000188c4 .LASF9039
     /tmp/cc3zLDNg.s:107617  .debug_str:000000000000755a .LASF9040
     /tmp/cc3zLDNg.s:121287  .debug_str:000000000003de97 .LASF9041
     /tmp/cc3zLDNg.s:111971  .debug_str:00000000000188d4 .LASF9042
     /tmp/cc3zLDNg.s:121543  .debug_str:000000000003eecd .LASF9043
     /tmp/cc3zLDNg.s:121289  .debug_str:000000000003dea7 .LASF9044
     /tmp/cc3zLDNg.s:111973  .debug_str:00000000000188e4 .LASF9045
     /tmp/cc3zLDNg.s:115119  .debug_str:0000000000025654 .LASF9046
     /tmp/cc3zLDNg.s:121291  .debug_str:000000000003deb7 .LASF9047
     /tmp/cc3zLDNg.s:111975  .debug_str:00000000000188f4 .LASF9048
     /tmp/cc3zLDNg.s:117849  .debug_str:000000000003021d .LASF9049
     /tmp/cc3zLDNg.s:121293  .debug_str:000000000003dec7 .LASF9050
     /tmp/cc3zLDNg.s:111977  .debug_str:0000000000018904 .LASF9051
     /tmp/cc3zLDNg.s:122519  .debug_str:00000000000430b7 .LASF9052
     /tmp/cc3zLDNg.s:114303  .debug_str:0000000000022146 .LASF9053
     /tmp/cc3zLDNg.s:117687  .debug_str:000000000002f6ee .LASF9054
     /tmp/cc3zLDNg.s:110973  .debug_str:000000000001489d .LASF9055
     /tmp/cc3zLDNg.s:111307  .debug_str:0000000000015cc8 .LASF9056
     /tmp/cc3zLDNg.s:121285  .debug_str:000000000003de87 .LASF9057
     /tmp/cc3zLDNg.s:111053  .debug_str:0000000000014e34 .LASF9058
     /tmp/cc3zLDNg.s:118103  .debug_str:0000000000031294 .LASF9059
     /tmp/cc3zLDNg.s:108883  .debug_str:000000000000cb80 .LASF9060
     /tmp/cc3zLDNg.s:125281  .debug_str:000000000004e835 .LASF9061
     /tmp/cc3zLDNg.s:106899  .debug_str:00000000000045e9 .LASF9062
     /tmp/cc3zLDNg.s:108885  .debug_str:000000000000cb96 .LASF9063
     /tmp/cc3zLDNg.s:117863  .debug_str:00000000000302ef .LASF9064
     /tmp/cc3zLDNg.s:106901  .debug_str:00000000000045ff .LASF9065
     /tmp/cc3zLDNg.s:108887  .debug_str:000000000000cbac .LASF9066
     /tmp/cc3zLDNg.s:111319  .debug_str:0000000000015dc7 .LASF9067
     /tmp/cc3zLDNg.s:106903  .debug_str:0000000000004615 .LASF9068
     /tmp/cc3zLDNg.s:108889  .debug_str:000000000000cbc2 .LASF9069
     /tmp/cc3zLDNg.s:125135  .debug_str:000000000004de72 .LASF9070
     /tmp/cc3zLDNg.s:106905  .debug_str:000000000000462b .LASF9071
     /tmp/cc3zLDNg.s:108891  .debug_str:000000000000cbd8 .LASF9072
     /tmp/cc3zLDNg.s:119049  .debug_str:000000000003507d .LASF9073
     /tmp/cc3zLDNg.s:106907  .debug_str:0000000000004641 .LASF9074
     /tmp/cc3zLDNg.s:108893  .debug_str:000000000000cbee .LASF9075
     /tmp/cc3zLDNg.s:112527  .debug_str:000000000001abb3 .LASF9076
     /tmp/cc3zLDNg.s:106909  .debug_str:0000000000004657 .LASF9077
     /tmp/cc3zLDNg.s:108895  .debug_str:000000000000cc04 .LASF9078
     /tmp/cc3zLDNg.s:106103  .debug_str:0000000000000f22 .LASF9079
     /tmp/cc3zLDNg.s:124141  .debug_str:0000000000049cf3 .LASF9080
     /tmp/cc3zLDNg.s:108897  .debug_str:000000000000cc1a .LASF9081
     /tmp/cc3zLDNg.s:111431  .debug_str:0000000000016557 .LASF9082
     /tmp/cc3zLDNg.s:122207  .debug_str:00000000000419c7 .LASF9083
     /tmp/cc3zLDNg.s:117591  .debug_str:000000000002f0c5 .LASF9084
     /tmp/cc3zLDNg.s:121381  .debug_str:000000000003e43d .LASF9085
     /tmp/cc3zLDNg.s:110947  .debug_str:0000000000014745 .LASF9086
     /tmp/cc3zLDNg.s:120495  .debug_str:000000000003ab41 .LASF9087
     /tmp/cc3zLDNg.s:114991  .debug_str:0000000000024eea .LASF9088
     /tmp/cc3zLDNg.s:118379  .debug_str:00000000000323ed .LASF9089
     /tmp/cc3zLDNg.s:107905  .debug_str:0000000000008800 .LASF9090
     /tmp/cc3zLDNg.s:115315  .debug_str:0000000000026251 .LASF9091
     /tmp/cc3zLDNg.s:114111  .debug_str:0000000000021564 .LASF9092
     /tmp/cc3zLDNg.s:119153  .debug_str:0000000000035730 .LASF9093
     /tmp/cc3zLDNg.s:124755  .debug_str:000000000004c4eb .LASF9094
     /tmp/cc3zLDNg.s:125375  .debug_str:000000000004ee33 .LASF9095
     /tmp/cc3zLDNg.s:115981  .debug_str:0000000000028aec .LASF9096
     /tmp/cc3zLDNg.s:120733  .debug_str:000000000003b922 .LASF9097
     /tmp/cc3zLDNg.s:123099  .debug_str:00000000000459ac .LASF9098
     /tmp/cc3zLDNg.s:122927  .debug_str:0000000000044e68 .LASF9099
     /tmp/cc3zLDNg.s:112541  .debug_str:000000000001acdf .LASF9100
     /tmp/cc3zLDNg.s:114919  .debug_str:0000000000024a14 .LASF9101
     /tmp/cc3zLDNg.s:110215  .debug_str:00000000000117d8 .LASF9102
     /tmp/cc3zLDNg.s:110623  .debug_str:00000000000131f4 .LASF9103
     /tmp/cc3zLDNg.s:115003  .debug_str:0000000000024fac .LASF9104
     /tmp/cc3zLDNg.s:110347  .debug_str:0000000000011fa7 .LASF9105
     /tmp/cc3zLDNg.s:117069  .debug_str:000000000002d0c5 .LASF9106
     /tmp/cc3zLDNg.s:111129  .debug_str:0000000000015230 .LASF9107
     /tmp/cc3zLDNg.s:110469  .debug_str:000000000001282d .LASF9108
     /tmp/cc3zLDNg.s:108683  .debug_str:000000000000be26 .LASF9109
     /tmp/cc3zLDNg.s:122753  .debug_str:0000000000044422 .LASF9110
     /tmp/cc3zLDNg.s:123015  .debug_str:0000000000045452 .LASF9111
     /tmp/cc3zLDNg.s:116737  .debug_str:000000000002bb96 .LASF9112
     /tmp/cc3zLDNg.s:121339  .debug_str:000000000003e1b4 .LASF9113
     /tmp/cc3zLDNg.s:125893  .debug_str:000000000005108a .LASF9114
     /tmp/cc3zLDNg.s:120761  .debug_str:000000000003bae0 .LASF9115
     /tmp/cc3zLDNg.s:122765  .debug_str:00000000000444a0 .LASF9116
     /tmp/cc3zLDNg.s:116185  .debug_str:0000000000029878 .LASF9117
     /tmp/cc3zLDNg.s:116065  .debug_str:0000000000028ff0 .LASF9118
     /tmp/cc3zLDNg.s:109911  .debug_str:00000000000106a8 .LASF9119
     /tmp/cc3zLDNg.s:125289  .debug_str:000000000004e8c6 .LASF9120
     /tmp/cc3zLDNg.s:125275  .debug_str:000000000004e78b .LASF9121
     /tmp/cc3zLDNg.s:121523  .debug_str:000000000003edb2 .LASF9122
     /tmp/cc3zLDNg.s:116683  .debug_str:000000000002b84c .LASF9123
     /tmp/cc3zLDNg.s:116779  .debug_str:000000000002bea3 .LASF9124
     /tmp/cc3zLDNg.s:119093  .debug_str:000000000003532e .LASF9125
     /tmp/cc3zLDNg.s:125739  .debug_str:000000000005072d .LASF9126
     /tmp/cc3zLDNg.s:116381  .debug_str:000000000002a504 .LASF9127
     /tmp/cc3zLDNg.s:109857  .debug_str:000000000001046c .LASF9128
     /tmp/cc3zLDNg.s:121419  .debug_str:000000000003e6ec .LASF9129
     /tmp/cc3zLDNg.s:126011  .debug_str:00000000000518fe .LASF9130
     /tmp/cc3zLDNg.s:122077  .debug_str:00000000000411c9 .LASF9131
     /tmp/cc3zLDNg.s:107777  .debug_str:0000000000007f55 .LASF9132
     /tmp/cc3zLDNg.s:116645  .debug_str:000000000002b688 .LASF9133
     /tmp/cc3zLDNg.s:121311  .debug_str:000000000003dfe9 .LASF9134
     /tmp/cc3zLDNg.s:106583  .debug_str:00000000000030c6 .LASF9135
     /tmp/cc3zLDNg.s:106855  .debug_str:00000000000042a4 .LASF9136
     /tmp/cc3zLDNg.s:121313  .debug_str:000000000003e002 .LASF9137
     /tmp/cc3zLDNg.s:106585  .debug_str:00000000000030df .LASF9138
     /tmp/cc3zLDNg.s:113501  .debug_str:000000000001e9ab .LASF9139
     /tmp/cc3zLDNg.s:121315  .debug_str:000000000003e01b .LASF9140
     /tmp/cc3zLDNg.s:106587  .debug_str:00000000000030f8 .LASF9141
     /tmp/cc3zLDNg.s:114407  .debug_str:0000000000022926 .LASF9142
     /tmp/cc3zLDNg.s:120703  .debug_str:000000000003b720 .LASF9143
     /tmp/cc3zLDNg.s:106589  .debug_str:0000000000003111 .LASF9144
     /tmp/cc3zLDNg.s:107837  .debug_str:0000000000008323 .LASF9145
     /tmp/cc3zLDNg.s:121319  .debug_str:000000000003e03b .LASF9146
     /tmp/cc3zLDNg.s:106591  .debug_str:000000000000312a .LASF9147
     /tmp/cc3zLDNg.s:121759  .debug_str:000000000003fde7 .LASF9148
     /tmp/cc3zLDNg.s:123451  .debug_str:0000000000047015 .LASF9149
     /tmp/cc3zLDNg.s:122911  .debug_str:0000000000044d7c .LASF9150
     /tmp/cc3zLDNg.s:117171  .debug_str:000000000002d68e .LASF9151
     /tmp/cc3zLDNg.s:112149  .debug_str:00000000000192f7 .LASF9152
     /tmp/cc3zLDNg.s:114893  .debug_str:0000000000024863 .LASF9153
     /tmp/cc3zLDNg.s:114917  .debug_str:00000000000249f3 .LASF9154
     /tmp/cc3zLDNg.s:117101  .debug_str:000000000002d28b .LASF9155
     /tmp/cc3zLDNg.s:110815  .debug_str:0000000000013ee5 .LASF9156
     /tmp/cc3zLDNg.s:114983  .debug_str:0000000000024e5b .LASF9157
     /tmp/cc3zLDNg.s:109209  .debug_str:000000000000e03c .LASF9158
     /tmp/cc3zLDNg.s:118469  .debug_str:00000000000329ff .LASF9159
     /tmp/cc3zLDNg.s:118627  .debug_str:0000000000033385 .LASF9160
     /tmp/cc3zLDNg.s:113141  .debug_str:000000000001d228 .LASF9161
     /tmp/cc3zLDNg.s:123567  .debug_str:00000000000477b9 .LASF9162
     /tmp/cc3zLDNg.s:118989  .debug_str:0000000000034c91 .LASF9163
     /tmp/cc3zLDNg.s:117977  .debug_str:0000000000030b0d .LASF9164
     /tmp/cc3zLDNg.s:111001  .debug_str:0000000000014aa5 .LASF9165
     /tmp/cc3zLDNg.s:115045  .debug_str:00000000000252c5 .LASF9166
     /tmp/cc3zLDNg.s:112269  .debug_str:0000000000019a77 .LASF9167
     /tmp/cc3zLDNg.s:111561  .debug_str:0000000000016cca .LASF9168
     /tmp/cc3zLDNg.s:121569  .debug_str:000000000003f10e .LASF9169
     /tmp/cc3zLDNg.s:112163  .debug_str:00000000000193cc .LASF9170
     /tmp/cc3zLDNg.s:111619  .debug_str:00000000000170d5 .LASF9171
     /tmp/cc3zLDNg.s:120915  .debug_str:000000000003c563 .LASF9172
     /tmp/cc3zLDNg.s:106849  .debug_str:0000000000004230 .LASF9173
     /tmp/cc3zLDNg.s:114573  .debug_str:0000000000023330 .LASF9174
     /tmp/cc3zLDNg.s:114305  .debug_str:000000000002215b .LASF9175
     /tmp/cc3zLDNg.s:106913  .debug_str:0000000000004676 .LASF9176
     /tmp/cc3zLDNg.s:116345  .debug_str:000000000002a39b .LASF9177
     /tmp/cc3zLDNg.s:125453  .debug_str:000000000004f353 .LASF9178
     /tmp/cc3zLDNg.s:107815  .debug_str:0000000000008194 .LASF9179
     /tmp/cc3zLDNg.s:116243  .debug_str:0000000000029c82 .LASF9180
     /tmp/cc3zLDNg.s:124835  .debug_str:000000000004ca0e .LASF9181
     /tmp/cc3zLDNg.s:119207  .debug_str:0000000000035a30 .LASF9182
     /tmp/cc3zLDNg.s:124413  .debug_str:000000000004aeaf .LASF9183
     /tmp/cc3zLDNg.s:116975  .debug_str:000000000002ca48 .LASF9184
     /tmp/cc3zLDNg.s:107695  .debug_str:0000000000007a4c .LASF9185
     /tmp/cc3zLDNg.s:124467  .debug_str:000000000004b20f .LASF9186
     /tmp/cc3zLDNg.s:113533  .debug_str:000000000001ec0a .LASF9187
     /tmp/cc3zLDNg.s:107697  .debug_str:0000000000007a5f .LASF9188
     /tmp/cc3zLDNg.s:113691  .debug_str:000000000001f6fa .LASF9189
     /tmp/cc3zLDNg.s:123771  .debug_str:00000000000483eb .LASF9190
     /tmp/cc3zLDNg.s:119469  .debug_str:0000000000036d7e .LASF9191
     /tmp/cc3zLDNg.s:107193  .debug_str:00000000000058f0 .LASF9192
     /tmp/cc3zLDNg.s:122693  .debug_str:0000000000043fe6 .LASF9193
     /tmp/cc3zLDNg.s:119471  .debug_str:0000000000036d92 .LASF9194
     /tmp/cc3zLDNg.s:107195  .debug_str:0000000000005904 .LASF9195
     /tmp/cc3zLDNg.s:116375  .debug_str:000000000002a4a2 .LASF9196
     /tmp/cc3zLDNg.s:119473  .debug_str:0000000000036da6 .LASF9197
     /tmp/cc3zLDNg.s:107197  .debug_str:0000000000005918 .LASF9198
     /tmp/cc3zLDNg.s:109961  .debug_str:000000000001099f .LASF9199
     /tmp/cc3zLDNg.s:119475  .debug_str:0000000000036dba .LASF9200
     /tmp/cc3zLDNg.s:114411  .debug_str:000000000002295a .LASF9201
     /tmp/cc3zLDNg.s:109459  .debug_str:000000000000ed29 .LASF9202
     /tmp/cc3zLDNg.s:119477  .debug_str:0000000000036dce .LASF9203
     /tmp/cc3zLDNg.s:107201  .debug_str:000000000000596f .LASF9204
     /tmp/cc3zLDNg.s:117447  .debug_str:000000000002e702 .LASF9205
     /tmp/cc3zLDNg.s:111699  .debug_str:0000000000017622 .LASF9206
     /tmp/cc3zLDNg.s:114889  .debug_str:000000000002483f .LASF9207
     /tmp/cc3zLDNg.s:106497  .debug_str:0000000000002a8b .LASF9208
     /tmp/cc3zLDNg.s:107789  .debug_str:0000000000007ffa .LASF9209
     /tmp/cc3zLDNg.s:114891  .debug_str:0000000000024851 .LASF9210
     /tmp/cc3zLDNg.s:115455  .debug_str:0000000000026a40 .LASF9211
     /tmp/cc3zLDNg.s:107791  .debug_str:000000000000800c .LASF9212
     /tmp/cc3zLDNg.s:108827  .debug_str:000000000000c764 .LASF9213
     /tmp/cc3zLDNg.s:122201  .debug_str:000000000004194a .LASF9214
     /tmp/cc3zLDNg.s:106249  .debug_str:00000000000019c9 .LASF9215
     /tmp/cc3zLDNg.s:107293  .debug_str:0000000000005eb4 .LASF9216
     /tmp/cc3zLDNg.s:124235  .debug_str:000000000004a311 .LASF9217
     /tmp/cc3zLDNg.s:106251  .debug_str:00000000000019db .LASF9218
     /tmp/cc3zLDNg.s:107295  .debug_str:0000000000005ec6 .LASF9219
     /tmp/cc3zLDNg.s:117949  .debug_str:0000000000030903 .LASF9220
     /tmp/cc3zLDNg.s:123177  .debug_str:0000000000045f00 .LASF9221
     /tmp/cc3zLDNg.s:107297  .debug_str:0000000000005ed8 .LASF9222
     /tmp/cc3zLDNg.s:111395  .debug_str:000000000001636f .LASF9223
     /tmp/cc3zLDNg.s:124407  .debug_str:000000000004ae7b .LASF9224
     /tmp/cc3zLDNg.s:117939  .debug_str:00000000000308a2 .LASF9225
     /tmp/cc3zLDNg.s:114171  .debug_str:00000000000218af .LASF9226
     /tmp/cc3zLDNg.s:123007  .debug_str:00000000000453d6 .LASF9227
     /tmp/cc3zLDNg.s:124641  .debug_str:000000000004bda6 .LASF9228
     /tmp/cc3zLDNg.s:118071  .debug_str:00000000000310ff .LASF9229
     /tmp/cc3zLDNg.s:106361  .debug_str:00000000000021e9 .LASF9230
     /tmp/cc3zLDNg.s:119233  .debug_str:0000000000035c0d .LASF9231
     /tmp/cc3zLDNg.s:119651  .debug_str:00000000000379ae .LASF9232
     /tmp/cc3zLDNg.s:110587  .debug_str:0000000000012f7c .LASF9233
     /tmp/cc3zLDNg.s:124927  .debug_str:000000000004d120 .LASF9234
     /tmp/cc3zLDNg.s:115897  .debug_str:00000000000284c8 .LASF9235
     /tmp/cc3zLDNg.s:113303  .debug_str:000000000001dc6f .LASF9236
     /tmp/cc3zLDNg.s:124149  .debug_str:0000000000049d78 .LASF9237
     /tmp/cc3zLDNg.s:111809  .debug_str:0000000000017d7a .LASF9238
     /tmp/cc3zLDNg.s:116597  .debug_str:000000000002b377 .LASF9239
     /tmp/cc3zLDNg.s:123001  .debug_str:00000000000453a0 .LASF9240
     /tmp/cc3zLDNg.s:121267  .debug_str:000000000003dd76 .LASF9241
     /tmp/cc3zLDNg.s:110907  .debug_str:00000000000144c7 .LASF9242
     /tmp/cc3zLDNg.s:115529  .debug_str:0000000000026e0f .LASF9243
     /tmp/cc3zLDNg.s:115809  .debug_str:0000000000027f9d .LASF9244
     /tmp/cc3zLDNg.s:115395  .debug_str:0000000000026668 .LASF9245
     /tmp/cc3zLDNg.s:108599  .debug_str:000000000000b7f2 .LASF9246
     /tmp/cc3zLDNg.s:123727  .debug_str:0000000000048160 .LASF9247
     /tmp/cc3zLDNg.s:113827  .debug_str:00000000000200f5 .LASF9248
     /tmp/cc3zLDNg.s:107065  .debug_str:00000000000050c0 .LASF9249
     /tmp/cc3zLDNg.s:125629  .debug_str:000000000005001b .LASF9250
     /tmp/cc3zLDNg.s:106813  .debug_str:0000000000003fc8 .LASF9251
     /tmp/cc3zLDNg.s:115499  .debug_str:0000000000026b9e .LASF9252
     /tmp/cc3zLDNg.s:119489  .debug_str:0000000000036eb8 .LASF9253
     /tmp/cc3zLDNg.s:115433  .debug_str:00000000000268f2 .LASF9254
     /tmp/cc3zLDNg.s:122967  .debug_str:000000000004515e .LASF9255
     /tmp/cc3zLDNg.s:116489  .debug_str:000000000002ac28 .LASF9256
     /tmp/cc3zLDNg.s:122383  .debug_str:00000000000426ec .LASF9257
     /tmp/cc3zLDNg.s:106941  .debug_str:0000000000004884 .LASF9258
     /tmp/cc3zLDNg.s:116641  .debug_str:000000000002b646 .LASF9259
     /tmp/cc3zLDNg.s:124559  .debug_str:000000000004b84d .LASF9260
     /tmp/cc3zLDNg.s:123327  .debug_str:0000000000046855 .LASF9261
     /tmp/cc3zLDNg.s:125285  .debug_str:000000000004e87d .LASF9262
     /tmp/cc3zLDNg.s:107367  .debug_str:0000000000006387 .LASF9263
     /tmp/cc3zLDNg.s:119371  .debug_str:000000000003662f .LASF9264
     /tmp/cc3zLDNg.s:115645  .debug_str:0000000000027491 .LASF9265
     /tmp/cc3zLDNg.s:109395  .debug_str:000000000000eac0 .LASF9266
     /tmp/cc3zLDNg.s:115883  .debug_str:00000000000283e3 .LASF9267
     /tmp/cc3zLDNg.s:123205  .debug_str:000000000004605e .LASF9268
     /tmp/cc3zLDNg.s:114247  .debug_str:0000000000021da5 .LASF9269
     /tmp/cc3zLDNg.s:118683  .debug_str:0000000000033825 .LASF9270
     /tmp/cc3zLDNg.s:116281  .debug_str:0000000000029f49 .LASF9271
     /tmp/cc3zLDNg.s:108447  .debug_str:000000000000ace4 .LASF9272
     /tmp/cc3zLDNg.s:123869  .debug_str:0000000000048aab .LASF9273
     /tmp/cc3zLDNg.s:124893  .debug_str:000000000004ce91 .LASF9274
     /tmp/cc3zLDNg.s:109419  .debug_str:000000000000eb71 .LASF9275
     /tmp/cc3zLDNg.s:114135  .debug_str:0000000000021704 .LASF9276
     /tmp/cc3zLDNg.s:117885  .debug_str:00000000000304fd .LASF9277
     /tmp/cc3zLDNg.s:111201  .debug_str:0000000000015620 .LASF9278
     /tmp/cc3zLDNg.s:123675  .debug_str:0000000000047e14 .LASF9279
     /tmp/cc3zLDNg.s:123811  .debug_str:00000000000486e1 .LASF9280
     /tmp/cc3zLDNg.s:108785  .debug_str:000000000000c4f3 .LASF9281
     /tmp/cc3zLDNg.s:111669  .debug_str:0000000000017450 .LASF9282
     /tmp/cc3zLDNg.s:125579  .debug_str:000000000004fcc3 .LASF9283
     /tmp/cc3zLDNg.s:123215  .debug_str:00000000000460f6 .LASF9284
     /tmp/cc3zLDNg.s:119129  .debug_str:000000000003557f .LASF9285
     /tmp/cc3zLDNg.s:122881  .debug_str:0000000000044b48 .LASF9286
     /tmp/cc3zLDNg.s:112717  .debug_str:000000000001b818 .LASF9287
     /tmp/cc3zLDNg.s:121139  .debug_str:000000000003d471 .LASF9288
     /tmp/cc3zLDNg.s:114203  .debug_str:0000000000021a98 .LASF9289
     /tmp/cc3zLDNg.s:108707  .debug_str:000000000000c029 .LASF9290
     /tmp/cc3zLDNg.s:125543  .debug_str:000000000004fa9d .LASF9291
     /tmp/cc3zLDNg.s:121125  .debug_str:000000000003d367 .LASF9292
     /tmp/cc3zLDNg.s:125003  .debug_str:000000000004d5f4 .LASF9293
     /tmp/cc3zLDNg.s:109715  .debug_str:000000000000fb13 .LASF9294
     /tmp/cc3zLDNg.s:118623  .debug_str:0000000000033354 .LASF9295
     /tmp/cc3zLDNg.s:106523  .debug_str:0000000000002c34 .LASF9296
     /tmp/cc3zLDNg.s:119803  .debug_str:0000000000038329 .LASF9297
     /tmp/cc3zLDNg.s:116805  .debug_str:000000000002c03d .LASF9298
     /tmp/cc3zLDNg.s:120059  .debug_str:0000000000039446 .LASF9299
     /tmp/cc3zLDNg.s:117645  .debug_str:000000000002f42a .LASF9300
     /tmp/cc3zLDNg.s:120381  .debug_str:000000000003a549 .LASF9301
     /tmp/cc3zLDNg.s:111837  .debug_str:0000000000017f8a .LASF9302
     /tmp/cc3zLDNg.s:106343  .debug_str:0000000000002079 .LASF9303
     /tmp/cc3zLDNg.s:111069  .debug_str:0000000000014f2b .LASF9304
     /tmp/cc3zLDNg.s:109423  .debug_str:000000000000eba1 .LASF9305
     /tmp/cc3zLDNg.s:120175  .debug_str:0000000000039a54 .LASF9306
     /tmp/cc3zLDNg.s:123095  .debug_str:0000000000045952 .LASF9307
     /tmp/cc3zLDNg.s:112251  .debug_str:0000000000019971 .LASF9308
     /tmp/cc3zLDNg.s:117297  .debug_str:000000000002de6b .LASF9309
     /tmp/cc3zLDNg.s:107893  .debug_str:0000000000008719 .LASF9310
     /tmp/cc3zLDNg.s:116197  .debug_str:00000000000298f5 .LASF9311
     /tmp/cc3zLDNg.s:114959  .debug_str:0000000000024c8d .LASF9312
     /tmp/cc3zLDNg.s:125387  .debug_str:000000000004eeb9 .LASF9313
     /tmp/cc3zLDNg.s:116199  .debug_str:0000000000029912 .LASF9314
     /tmp/cc3zLDNg.s:114961  .debug_str:0000000000024caa .LASF9315
     /tmp/cc3zLDNg.s:119095  .debug_str:0000000000035346 .LASF9316
     /tmp/cc3zLDNg.s:121689  .debug_str:000000000003f94e .LASF9317
     /tmp/cc3zLDNg.s:120593  .debug_str:000000000003b10e .LASF9318
     /tmp/cc3zLDNg.s:123405  .debug_str:0000000000046ca2 .LASF9319
     /tmp/cc3zLDNg.s:121691  .debug_str:000000000003f96b .LASF9320
     /tmp/cc3zLDNg.s:107333  .debug_str:000000000000613f .LASF9321
     /tmp/cc3zLDNg.s:111333  .debug_str:0000000000015e8e .LASF9322
     /tmp/cc3zLDNg.s:123865  .debug_str:0000000000048a75 .LASF9323
     /tmp/cc3zLDNg.s:110639  .debug_str:0000000000013336 .LASF9324
     /tmp/cc3zLDNg.s:122153  .debug_str:0000000000041641 .LASF9325
     /tmp/cc3zLDNg.s:123867  .debug_str:0000000000048a90 .LASF9326
     /tmp/cc3zLDNg.s:120263  .debug_str:0000000000039f1c .LASF9327
     /tmp/cc3zLDNg.s:115805  .debug_str:0000000000027f54 .LASF9328
     /tmp/cc3zLDNg.s:109061  .debug_str:000000000000d7a1 .LASF9329
     /tmp/cc3zLDNg.s:116289  .debug_str:0000000000029ffe .LASF9330
     /tmp/cc3zLDNg.s:114421  .debug_str:00000000000229f3 .LASF9331
     /tmp/cc3zLDNg.s:109063  .debug_str:000000000000d7bc .LASF9332
     /tmp/cc3zLDNg.s:111003  .debug_str:0000000000014ab1 .LASF9333
     /tmp/cc3zLDNg.s:107855  .debug_str:0000000000008485 .LASF9334
     /tmp/cc3zLDNg.s:115257  .debug_str:0000000000025f50 .LASF9335
     /tmp/cc3zLDNg.s:113939  .debug_str:0000000000020883 .LASF9336
     /tmp/cc3zLDNg.s:105999  .debug_str:0000000000000847 .LASF9337
     /tmp/cc3zLDNg.s:115259  .debug_str:0000000000025f6d .LASF9338
     /tmp/cc3zLDNg.s:113941  .debug_str:00000000000208a0 .LASF9339
     /tmp/cc3zLDNg.s:116699  .debug_str:000000000002b941 .LASF9340
     /tmp/cc3zLDNg.s:120909  .debug_str:000000000003c4ff .LASF9341
     /tmp/cc3zLDNg.s:119507  .debug_str:0000000000037035 .LASF9342
     /tmp/cc3zLDNg.s:118517  .debug_str:0000000000032cc2 .LASF9343
     /tmp/cc3zLDNg.s:120911  .debug_str:000000000003c51c .LASF9344
     /tmp/cc3zLDNg.s:119509  .debug_str:0000000000037052 .LASF9345
     /tmp/cc3zLDNg.s:112001  .debug_str:0000000000018a98 .LASF9346
     /tmp/cc3zLDNg.s:125997  .debug_str:000000000005180e .LASF9347
     /tmp/cc3zLDNg.s:108397  .debug_str:000000000000a9d2 .LASF9348
     /tmp/cc3zLDNg.s:112355  .debug_str:000000000001a12d .LASF9349
     /tmp/cc3zLDNg.s:125999  .debug_str:0000000000051827 .LASF9350
     /tmp/cc3zLDNg.s:108399  .debug_str:000000000000a9eb .LASF9351
     /tmp/cc3zLDNg.s:105965  .debug_str:000000000000063c .LASF9352
     /tmp/cc3zLDNg.s:107947  .debug_str:0000000000008ae1 .LASF9353
     /tmp/cc3zLDNg.s:121301  .debug_str:000000000003df1a .LASF9354
     /tmp/cc3zLDNg.s:109733  .debug_str:000000000000fc2d .LASF9355
     /tmp/cc3zLDNg.s:108969  .debug_str:000000000000d188 .LASF9356
     /tmp/cc3zLDNg.s:113029  .debug_str:000000000001caac .LASF9357
     /tmp/cc3zLDNg.s:117597  .debug_str:000000000002f110 .LASF9358
     /tmp/cc3zLDNg.s:108103  .debug_str:0000000000009559 .LASF9359
     /tmp/cc3zLDNg.s:125891  .debug_str:000000000005107e .LASF9360
     /tmp/cc3zLDNg.s:106373  .debug_str:00000000000022d3 .LASF9361
     /tmp/cc3zLDNg.s:124631  .debug_str:000000000004bd09 .LASF9362
     /tmp/cc3zLDNg.s:109693  .debug_str:000000000000fa9b .LASF9363
     /tmp/cc3zLDNg.s:123297  .debug_str:0000000000046679 .LASF9364
     /tmp/cc3zLDNg.s:114005  .debug_str:0000000000020daf .LASF9365
     /tmp/cc3zLDNg.s:118101  .debug_str:0000000000031282 .LASF9366
     /tmp/cc3zLDNg.s:111275  .debug_str:0000000000015b06 .LASF9367
     /tmp/cc3zLDNg.s:108271  .debug_str:000000000000a10d .LASF9368
     /tmp/cc3zLDNg.s:115407  .debug_str:0000000000026719 .LASF9369
     /tmp/cc3zLDNg.s:109593  .debug_str:000000000000f428 .LASF9370
     /tmp/cc3zLDNg.s:117997  .debug_str:0000000000030c24 .LASF9371
     /tmp/cc3zLDNg.s:113257  .debug_str:000000000001d9a5 .LASF9372
     /tmp/cc3zLDNg.s:116843  .debug_str:000000000002c205 .LASF9373
     /tmp/cc3zLDNg.s:114829  .debug_str:0000000000024453 .LASF9374
     /tmp/cc3zLDNg.s:122605  .debug_str:0000000000043944 .LASF9375
     /tmp/cc3zLDNg.s:124621  .debug_str:000000000004bc37 .LASF9376
     /tmp/cc3zLDNg.s:119039  .debug_str:0000000000035034 .LASF9377
     /tmp/cc3zLDNg.s:117161  .debug_str:000000000002d5f3 .LASF9378
     /tmp/cc3zLDNg.s:109773  .debug_str:000000000000ff54 .LASF9379
     /tmp/cc3zLDNg.s:116981  .debug_str:000000000002cab2 .LASF9380
     /tmp/cc3zLDNg.s:123509  .debug_str:00000000000473ec .LASF9381
     /tmp/cc3zLDNg.s:114021  .debug_str:0000000000020ef1 .LASF9382
     /tmp/cc3zLDNg.s:117601  .debug_str:000000000002f179 .LASF9383
     /tmp/cc3zLDNg.s:113523  .debug_str:000000000001eb41 .LASF9384
     /tmp/cc3zLDNg.s:120375  .debug_str:000000000003a508 .LASF9385
     /tmp/cc3zLDNg.s:115301  .debug_str:0000000000026196 .LASF9386
     /tmp/cc3zLDNg.s:122159  .debug_str:00000000000416c6 .LASF9387
     /tmp/cc3zLDNg.s:125161  .debug_str:000000000004e00c .LASF9388
     /tmp/cc3zLDNg.s:117391  .debug_str:000000000002e3e4 .LASF9389
     /tmp/cc3zLDNg.s:112507  .debug_str:000000000001aaca .LASF9390
     /tmp/cc3zLDNg.s:123417  .debug_str:0000000000046d61 .LASF9391
     /tmp/cc3zLDNg.s:114881  .debug_str:0000000000024789 .LASF9392
     /tmp/cc3zLDNg.s:110933  .debug_str:0000000000014648 .LASF9393
     /tmp/cc3zLDNg.s:109113  .debug_str:000000000000da83 .LASF9394
     /tmp/cc3zLDNg.s:124461  .debug_str:000000000004b1d4 .LASF9395
     /tmp/cc3zLDNg.s:107337  .debug_str:000000000000616e .LASF9396
     /tmp/cc3zLDNg.s:112709  .debug_str:000000000001b76e .LASF9397
     /tmp/cc3zLDNg.s:115855  .debug_str:0000000000028211 .LASF9398
     /tmp/cc3zLDNg.s:110187  .debug_str:0000000000011611 .LASF9399
     /tmp/cc3zLDNg.s:122349  .debug_str:0000000000042345 .LASF9400
     /tmp/cc3zLDNg.s:114153  .debug_str:00000000000217c6 .LASF9401
     /tmp/cc3zLDNg.s:107833  .debug_str:00000000000082e6 .LASF9402
     /tmp/cc3zLDNg.s:125767  .debug_str:0000000000050903 .LASF9403
     /tmp/cc3zLDNg.s:123899  .debug_str:0000000000048c44 .LASF9404
     /tmp/cc3zLDNg.s:115895  .debug_str:00000000000284b4 .LASF9405
     /tmp/cc3zLDNg.s:107835  .debug_str:00000000000082fb .LASF9406
     /tmp/cc3zLDNg.s:119013  .debug_str:0000000000034e77 .LASF9407
     /tmp/cc3zLDNg.s:124799  .debug_str:000000000004c7c0 .LASF9408
     /tmp/cc3zLDNg.s:117701  .debug_str:000000000002f812 .LASF9409
     /tmp/cc3zLDNg.s:110467  .debug_str:0000000000012810 .LASF9410
     /tmp/cc3zLDNg.s:107757  .debug_str:0000000000007e50 .LASF9411
     /tmp/cc3zLDNg.s:120797  .debug_str:000000000003bd48 .LASF9412
     /tmp/cc3zLDNg.s:112111  .debug_str:00000000000190f6 .LASF9413
     /tmp/cc3zLDNg.s:112113  .debug_str:0000000000019105 .LASF9414
     /tmp/cc3zLDNg.s:112115  .debug_str:0000000000019114 .LASF9415
     /tmp/cc3zLDNg.s:114341  .debug_str:00000000000223bb .LASF9416
     /tmp/cc3zLDNg.s:112547  .debug_str:000000000001ad61 .LASF9417
     /tmp/cc3zLDNg.s:112353  .debug_str:000000000001a114 .LASF9418
     /tmp/cc3zLDNg.s:114289  .debug_str:0000000000022050 .LASF9419
     /tmp/cc3zLDNg.s:122439  .debug_str:0000000000042bb2 .LASF9420
     /tmp/cc3zLDNg.s:110603  .debug_str:000000000001309f .LASF9421
     /tmp/cc3zLDNg.s:120301  .debug_str:000000000003a167 .LASF9422
     /tmp/cc3zLDNg.s:109435  .debug_str:000000000000ec7b .LASF9423
     /tmp/cc3zLDNg.s:110427  .debug_str:000000000001252a .LASF9424
     /tmp/cc3zLDNg.s:114279  .debug_str:0000000000021f94 .LASF9425
     /tmp/cc3zLDNg.s:107167  .debug_str:000000000000571d .LASF9426
     /tmp/cc3zLDNg.s:107553  .debug_str:0000000000007125 .LASF9427
     /tmp/cc3zLDNg.s:111131  .debug_str:000000000001523a .LASF9428
     /tmp/cc3zLDNg.s:110749  .debug_str:0000000000013b34 .LASF9429
     /tmp/cc3zLDNg.s:122391  .debug_str:0000000000042768 .LASF9430
     /tmp/cc3zLDNg.s:125081  .debug_str:000000000004db24 .LASF9431
     /tmp/cc3zLDNg.s:122389  .debug_str:000000000004275f .LASF9432
     /tmp/cc3zLDNg.s:122731  .debug_str:00000000000442af .LASF9433
     /tmp/cc3zLDNg.s:122251  .debug_str:0000000000041c32 .LASF9434
     /tmp/cc3zLDNg.s:111957  .debug_str:00000000000187da .LASF9435
     /tmp/cc3zLDNg.s:118075  .debug_str:000000000003112e .LASF9436
     /tmp/cc3zLDNg.s:110887  .debug_str:0000000000014381 .LASF9437
     /tmp/cc3zLDNg.s:115215  .debug_str:0000000000025ce1 .LASF9438
     /tmp/cc3zLDNg.s:112117  .debug_str:0000000000019123 .LASF9439
     /tmp/cc3zLDNg.s:121583  .debug_str:000000000003f1f6 .LASF9440
     /tmp/cc3zLDNg.s:112119  .debug_str:0000000000019132 .LASF9441
     /tmp/cc3zLDNg.s:116745  .debug_str:000000000002bc32 .LASF9442
     /tmp/cc3zLDNg.s:107251  .debug_str:0000000000005c66 .LASF9443
     /tmp/cc3zLDNg.s:118119  .debug_str:00000000000313a7 .LASF9444
     /tmp/cc3zLDNg.s:116567  .debug_str:000000000002b165 .LASF9445
     /tmp/cc3zLDNg.s:115371  .debug_str:00000000000265d8 .LASF9446
     /tmp/cc3zLDNg.s:114633  .debug_str:0000000000023753 .LASF9447
     /tmp/cc3zLDNg.s:107703  .debug_str:0000000000007ad2 .LASF9448
     /tmp/cc3zLDNg.s:123043  .debug_str:0000000000045606 .LASF9449
     /tmp/cc3zLDNg.s:117485  .debug_str:000000000002e96d .LASF9450
     /tmp/cc3zLDNg.s:116421  .debug_str:000000000002a80e .LASF9451
     /tmp/cc3zLDNg.s:114327  .debug_str:0000000000022321 .LASF9452
     /tmp/cc3zLDNg.s:111687  .debug_str:000000000001758b .LASF9453
     /tmp/cc3zLDNg.s:122259  .debug_str:0000000000041cae .LASF9454
     /tmp/cc3zLDNg.s:122401  .debug_str:000000000004283d .LASF9455
     /tmp/cc3zLDNg.s:106243  .debug_str:0000000000001998 .LASF9456
     /tmp/cc3zLDNg.s:113161  .debug_str:000000000001d37c .LASF9457
     /tmp/cc3zLDNg.s:119297  .debug_str:000000000003611b .LASF9458
     /tmp/cc3zLDNg.s:110259  .debug_str:00000000000119d0 .LASF9459
     /tmp/cc3zLDNg.s:114767  .debug_str:0000000000023fb5 .LASF9460
     /tmp/cc3zLDNg.s:108445  .debug_str:000000000000acde .LASF9461
     /tmp/cc3zLDNg.s:114915  .debug_str:00000000000249dc .LASF9462
     /tmp/cc3zLDNg.s:116403  .debug_str:000000000002a6d1 .LASF9463
     /tmp/cc3zLDNg.s:123115  .debug_str:0000000000045adb .LASF9464
     /tmp/cc3zLDNg.s:113025  .debug_str:000000000001ca64 .LASF9465
     /tmp/cc3zLDNg.s:124339  .debug_str:000000000004a9ac .LASF9466
     /tmp/cc3zLDNg.s:107329  .debug_str:00000000000060fd .LASF9467
     /tmp/cc3zLDNg.s:117357  .debug_str:000000000002e1d1 .LASF9468
     /tmp/cc3zLDNg.s:116621  .debug_str:000000000002b520 .LASF9469
     /tmp/cc3zLDNg.s:109585  .debug_str:000000000000f3e5 .LASF9470
     /tmp/cc3zLDNg.s:108765  .debug_str:000000000000c3d4 .LASF9471
     /tmp/cc3zLDNg.s:109719  .debug_str:000000000000fb36 .LASF9472
     /tmp/cc3zLDNg.s:108521  .debug_str:000000000000b221 .LASF9473
     /tmp/cc3zLDNg.s:124751  .debug_str:000000000004c4d7 .LASF9474
     /tmp/cc3zLDNg.s:123969  .debug_str:0000000000049148 .LASF9475
     /tmp/cc3zLDNg.s:122903  .debug_str:0000000000044d1a .LASF9476
     /tmp/cc3zLDNg.s:107321  .debug_str:0000000000006088 .LASF9477
     /tmp/cc3zLDNg.s:109383  .debug_str:000000000000e9f1 .LASF9478
     /tmp/cc3zLDNg.s:121357  .debug_str:000000000003e2dd .LASF9479
     /tmp/cc3zLDNg.s:110317  .debug_str:0000000000011da4 .LASF9480
     /tmp/cc3zLDNg.s:116311  .debug_str:000000000002a196 .LASF9481
     /tmp/cc3zLDNg.s:107555  .debug_str:0000000000007140 .LASF9482
     /tmp/cc3zLDNg.s:111827  .debug_str:0000000000017ee1 .LASF9483
     /tmp/cc3zLDNg.s:108605  .debug_str:000000000000b869 .LASF9484
     /tmp/cc3zLDNg.s:118509  .debug_str:0000000000032c56 .LASF9485
     /tmp/cc3zLDNg.s:105903  .debug_str:0000000000000238 .LASF9486
     /tmp/cc3zLDNg.s:122217  .debug_str:0000000000041a66 .LASF9487
     /tmp/cc3zLDNg.s:112455  .debug_str:000000000001a790 .LASF9488
     /tmp/cc3zLDNg.s:116991  .debug_str:000000000002cb3c .LASF9489
     /tmp/cc3zLDNg.s:107173  .debug_str:0000000000005750 .LASF9490
     /tmp/cc3zLDNg.s:120771  .debug_str:000000000003bb83 .LASF9491
     /tmp/cc3zLDNg.s:107365  .debug_str:000000000000637b .LASF9492
     /tmp/cc3zLDNg.s:118505  .debug_str:0000000000032c12 .LASF9493
     /tmp/cc3zLDNg.s:116235  .debug_str:0000000000029bb5 .LASF9494
     /tmp/cc3zLDNg.s:106881  .debug_str:00000000000044d8 .LASF9495
     /tmp/cc3zLDNg.s:124647  .debug_str:000000000004bde0 .LASF9496
     /tmp/cc3zLDNg.s:115765  .debug_str:0000000000027d1c .LASF9497
     /tmp/cc3zLDNg.s:112835  .debug_str:000000000001bef3 .LASF9498
     /tmp/cc3zLDNg.s:115445  .debug_str:000000000002698f .LASF9499
     /tmp/cc3zLDNg.s:114653  .debug_str:000000000002388b .LASF9500
     /tmp/cc3zLDNg.s:125017  .debug_str:000000000004d6d1 .LASF9501
     /tmp/cc3zLDNg.s:112811  .debug_str:000000000001bd68 .LASF9502
     /tmp/cc3zLDNg.s:115991  .debug_str:0000000000028b66 .LASF9503
     /tmp/cc3zLDNg.s:121461  .debug_str:000000000003e97a .LASF9504
     /tmp/cc3zLDNg.s:106427  .debug_str:00000000000025f4 .LASF9505
     /tmp/cc3zLDNg.s:106645  .debug_str:0000000000003467 .LASF9506
     /tmp/cc3zLDNg.s:116899  .debug_str:000000000002c5f6 .LASF9507
     /tmp/cc3zLDNg.s:112815  .debug_str:000000000001bdac .LASF9508
     /tmp/cc3zLDNg.s:120061  .debug_str:0000000000039456 .LASF9509
     /tmp/cc3zLDNg.s:107123  .debug_str:0000000000005413 .LASF9510
     /tmp/cc3zLDNg.s:119197  .debug_str:000000000003595d .LASF9511
     /tmp/cc3zLDNg.s:114101  .debug_str:00000000000214a5 .LASF9512
     /tmp/cc3zLDNg.s:115057  .debug_str:0000000000025385 .LASF9513
     /tmp/cc3zLDNg.s:106469  .debug_str:00000000000028b4 .LASF9514
     /tmp/cc3zLDNg.s:106177  .debug_str:0000000000001401 .LASF9515
     /tmp/cc3zLDNg.s:114459  .debug_str:0000000000022bb5 .LASF9516
     /tmp/cc3zLDNg.s:109371  .debug_str:000000000000e912 .LASF9517
     /tmp/cc3zLDNg.s:118501  .debug_str:0000000000032bc1 .LASF9518
     /tmp/cc3zLDNg.s:123951  .debug_str:0000000000049054 .LASF9519
     /tmp/cc3zLDNg.s:114409  .debug_str:0000000000022953 .LASF9520
     /tmp/cc3zLDNg.s:120459  .debug_str:000000000003a961 .LASF9521
     /tmp/cc3zLDNg.s:114125  .debug_str:0000000000021671 .LASF9522
     /tmp/cc3zLDNg.s:114405  .debug_str:000000000002291f .LASF9523
     /tmp/cc3zLDNg.s:123105  .debug_str:0000000000045a2d .LASF9524
     /tmp/cc3zLDNg.s:116437  .debug_str:000000000002a8e3 .LASF9525
     /tmp/cc3zLDNg.s:108497  .debug_str:000000000000b09a .LASF9526
     /tmp/cc3zLDNg.s:107765  .debug_str:0000000000007eca .LASF9527
     /tmp/cc3zLDNg.s:116801  .debug_str:000000000002c028 .LASF9528
     /tmp/cc3zLDNg.s:123779  .debug_str:000000000004848a .LASF9529
     /tmp/cc3zLDNg.s:122515  .debug_str:0000000000043081 .LASF9530
     /tmp/cc3zLDNg.s:120253  .debug_str:0000000000039e50 .LASF9531
     /tmp/cc3zLDNg.s:114821  .debug_str:00000000000243d3 .LASF9532
     /tmp/cc3zLDNg.s:122857  .debug_str:000000000004499c .LASF9533
     /tmp/cc3zLDNg.s:118249  .debug_str:0000000000031c2f .LASF9534
     /tmp/cc3zLDNg.s:118729  .debug_str:0000000000033b5e .LASF9535
     /tmp/cc3zLDNg.s:107393  .debug_str:000000000000652c .LASF9536
     /tmp/cc3zLDNg.s:125391  .debug_str:000000000004ef15 .LASF9537
     /tmp/cc3zLDNg.s:123871  .debug_str:0000000000048abb .LASF9538
     /tmp/cc3zLDNg.s:107043  .debug_str:0000000000004f65 .LASF9539
     /tmp/cc3zLDNg.s:113359  .debug_str:000000000001dffb .LASF9540
     /tmp/cc3zLDNg.s:123039  .debug_str:00000000000455ef .LASF9541
     /tmp/cc3zLDNg.s:121735  .debug_str:000000000003fc59 .LASF9542
     /tmp/cc3zLDNg.s:114093  .debug_str:000000000002147e .LASF9543
     /tmp/cc3zLDNg.s:114095  .debug_str:0000000000021488 .LASF9544
     /tmp/cc3zLDNg.s:124507  .debug_str:000000000004b47d .LASF9545
     /tmp/cc3zLDNg.s:114099  .debug_str:000000000002149b .LASF9546
     /tmp/cc3zLDNg.s:119387  .debug_str:0000000000036762 .LASF9547
     /tmp/cc3zLDNg.s:118093  .debug_str:0000000000031236 .LASF9548
     /tmp/cc3zLDNg.s:123721  .debug_str:000000000004810a .LASF9549
     /tmp/cc3zLDNg.s:116563  .debug_str:000000000002b11f .LASF9550
     /tmp/cc3zLDNg.s:112483  .debug_str:000000000001a956 .LASF9551
     /tmp/cc3zLDNg.s:118961  .debug_str:0000000000034afb .LASF9552
     /tmp/cc3zLDNg.s:108343  .debug_str:000000000000a5dd .LASF9553
     /tmp/cc3zLDNg.s:112243  .debug_str:0000000000019908 .LASF9554
     /tmp/cc3zLDNg.s:108345  .debug_str:000000000000a5e8 .LASF9555
     /tmp/cc3zLDNg.s:110373  .debug_str:000000000001218e .LASF9556
     /tmp/cc3zLDNg.s:108347  .debug_str:000000000000a5f3 .LASF9557
     /tmp/cc3zLDNg.s:117135  .debug_str:000000000002d498 .LASF9558
     /tmp/cc3zLDNg.s:108349  .debug_str:000000000000a5fe .LASF9559
     /tmp/cc3zLDNg.s:113345  .debug_str:000000000001df00 .LASF9560
     /tmp/cc3zLDNg.s:121389  .debug_str:000000000003e4fd .LASF9561
     /tmp/cc3zLDNg.s:106827  .debug_str:00000000000040a1 .LASF9562
     /tmp/cc3zLDNg.s:119531  .debug_str:0000000000037247 .LASF9563
     /tmp/cc3zLDNg.s:107207  .debug_str:00000000000059d4 .LASF9564
     /tmp/cc3zLDNg.s:116347  .debug_str:000000000002a3b1 .LASF9565
     /tmp/cc3zLDNg.s:123247  .debug_str:000000000004632b .LASF9566
     /tmp/cc3zLDNg.s:116349  .debug_str:000000000002a3bb .LASF9567
     /tmp/cc3zLDNg.s:120569  .debug_str:000000000003af77 .LASF9568
     /tmp/cc3zLDNg.s:116351  .debug_str:000000000002a3c5 .LASF9569
     /tmp/cc3zLDNg.s:110393  .debug_str:0000000000012287 .LASF9570
     /tmp/cc3zLDNg.s:116353  .debug_str:000000000002a3cf .LASF9571
     /tmp/cc3zLDNg.s:124259  .debug_str:000000000004a468 .LASF9572
     /tmp/cc3zLDNg.s:116355  .debug_str:000000000002a3d9 .LASF9573
     /tmp/cc3zLDNg.s:122191  .debug_str:00000000000418a6 .LASF9574
     /tmp/cc3zLDNg.s:116357  .debug_str:000000000002a3e3 .LASF9575
     /tmp/cc3zLDNg.s:111417  .debug_str:0000000000016480 .LASF9576
     /tmp/cc3zLDNg.s:116359  .debug_str:000000000002a3ed .LASF9577
     /tmp/cc3zLDNg.s:125253  .debug_str:000000000004e603 .LASF9578
     /tmp/cc3zLDNg.s:115309  .debug_str:0000000000026223 .LASF9579
     /tmp/cc3zLDNg.s:109345  .debug_str:000000000000e793 .LASF9580
     /tmp/cc3zLDNg.s:112265  .debug_str:0000000000019a41 .LASF9581
     /tmp/cc3zLDNg.s:116925  .debug_str:000000000002c7b5 .LASF9582
     /tmp/cc3zLDNg.s:110323  .debug_str:0000000000011e24 .LASF9583
     /tmp/cc3zLDNg.s:111219  .debug_str:000000000001577b .LASF9584
     /tmp/cc3zLDNg.s:123571  .debug_str:00000000000477ea .LASF9585
     /tmp/cc3zLDNg.s:110023  .debug_str:0000000000010ce9 .LASF9586
     /tmp/cc3zLDNg.s:122409  .debug_str:00000000000428b7 .LASF9587
     /tmp/cc3zLDNg.s:124715  .debug_str:000000000004c211 .LASF9588
     /tmp/cc3zLDNg.s:121661  .debug_str:000000000003f794 .LASF9589
     /tmp/cc3zLDNg.s:111057  .debug_str:0000000000014e6c .LASF9590
     /tmp/cc3zLDNg.s:106285  .debug_str:0000000000001c95 .LASF9591
     /tmp/cc3zLDNg.s:117415  .debug_str:000000000002e503 .LASF9592
     /tmp/cc3zLDNg.s:124831  .debug_str:000000000004c9d6 .LASF9593
     /tmp/cc3zLDNg.s:120913  .debug_str:000000000003c539 .LASF9594
     /tmp/cc3zLDNg.s:118545  .debug_str:0000000000032e2f .LASF9595
     /tmp/cc3zLDNg.s:123179  .debug_str:0000000000045f12 .LASF9596
     /tmp/cc3zLDNg.s:114115  .debug_str:00000000000215b0 .LASF9597
     /tmp/cc3zLDNg.s:118399  .debug_str:0000000000032514 .LASF9598
     /tmp/cc3zLDNg.s:110483  .debug_str:00000000000128b3 .LASF9599
     /tmp/cc3zLDNg.s:110719  .debug_str:0000000000013904 .LASF9600
     /tmp/cc3zLDNg.s:112903  .debug_str:000000000001c285 .LASF9601
     /tmp/cc3zLDNg.s:114147  .debug_str:0000000000021770 .LASF9602
     /tmp/cc3zLDNg.s:115707  .debug_str:0000000000027903 .LASF9603
     /tmp/cc3zLDNg.s:107921  .debug_str:00000000000088ec .LASF9604
     /tmp/cc3zLDNg.s:117641  .debug_str:000000000002f3f4 .LASF9605
     /tmp/cc3zLDNg.s:112435  .debug_str:000000000001a68e .LASF9606
     /tmp/cc3zLDNg.s:111605  .debug_str:0000000000016ffc .LASF9607
     /tmp/cc3zLDNg.s:123617  .debug_str:0000000000047acd .LASF9608
     /tmp/cc3zLDNg.s:112401  .debug_str:000000000001a478 .LASF9609
     /tmp/cc3zLDNg.s:116293  .debug_str:000000000002a051 .LASF9610
     /tmp/cc3zLDNg.s:114211  .debug_str:0000000000021b1a .LASF9611
     /tmp/cc3zLDNg.s:113121  .debug_str:000000000001d09b .LASF9612
     /tmp/cc3zLDNg.s:120073  .debug_str:0000000000039480 .LASF9613
     /tmp/cc3zLDNg.s:118411  .debug_str:00000000000325ba .LASF9614
     /tmp/cc3zLDNg.s:114801  .debug_str:0000000000024292 .LASF9615
     /tmp/cc3zLDNg.s:115971  .debug_str:0000000000028a65 .LASF9616
     /tmp/cc3zLDNg.s:114585  .debug_str:000000000002340c .LASF9617
     /tmp/cc3zLDNg.s:106283  .debug_str:0000000000001c71 .LASF9618
     /tmp/cc3zLDNg.s:109075  .debug_str:000000000000d881 .LASF9619
     /tmp/cc3zLDNg.s:108799  .debug_str:000000000000c5da .LASF9620
     /tmp/cc3zLDNg.s:117631  .debug_str:000000000002f38b .LASF9621
     /tmp/cc3zLDNg.s:113199  .debug_str:000000000001d5e9 .LASF9622
     /tmp/cc3zLDNg.s:117371  .debug_str:000000000002e2d7 .LASF9623
     /tmp/cc3zLDNg.s:117373  .debug_str:000000000002e2dc .LASF9624
     /tmp/cc3zLDNg.s:107723  .debug_str:0000000000007bef .LASF9625
     /tmp/cc3zLDNg.s:107725  .debug_str:0000000000007bf4 .LASF9626
     /tmp/cc3zLDNg.s:125019  .debug_str:000000000004d6e6 .LASF9627
     /tmp/cc3zLDNg.s:121369  .debug_str:000000000003e36e .LASF9628
     /tmp/cc3zLDNg.s:122777  .debug_str:0000000000044547 .LASF9629
     /tmp/cc3zLDNg.s:122779  .debug_str:000000000004454d .LASF9630
     /tmp/cc3zLDNg.s:115763  .debug_str:0000000000027d16 .LASF9631
     /tmp/cc3zLDNg.s:115767  .debug_str:0000000000027d2a .LASF9632
     /tmp/cc3zLDNg.s:106493  .debug_str:0000000000002a51 .LASF9633
     /tmp/cc3zLDNg.s:123243  .debug_str:0000000000046305 .LASF9634
     /tmp/cc3zLDNg.s:106749  .debug_str:0000000000003b57 .LASF9635
     /tmp/cc3zLDNg.s:114333  .debug_str:000000000002236e .LASF9636
     /tmp/cc3zLDNg.s:117095  .debug_str:000000000002d21f .LASF9637
     /tmp/cc3zLDNg.s:122723  .debug_str:0000000000044211 .LASF9638
     /tmp/cc3zLDNg.s:110343  .debug_str:0000000000011f76 .LASF9639
     /tmp/cc3zLDNg.s:117427  .debug_str:000000000002e5ee .LASF9640
     /tmp/cc3zLDNg.s:106553  .debug_str:0000000000002e52 .LASF9641
     /tmp/cc3zLDNg.s:106615  .debug_str:000000000000327b .LASF9642
     /tmp/cc3zLDNg.s:115009  .debug_str:0000000000024ff9 .LASF9643
     /tmp/cc3zLDNg.s:117429  .debug_str:000000000002e5f7 .LASF9644
     /tmp/cc3zLDNg.s:116965  .debug_str:000000000002c9ea .LASF9645
     /tmp/cc3zLDNg.s:112421  .debug_str:000000000001a5c7 .LASF9646
     /tmp/cc3zLDNg.s:107693  .debug_str:0000000000007a3a .LASF9647
     /tmp/cc3zLDNg.s:117983  .debug_str:0000000000030b40 .LASF9648
     /tmp/cc3zLDNg.s:107113  .debug_str:0000000000005395 .LASF9649
     /tmp/cc3zLDNg.s:122167  .debug_str:0000000000041737 .LASF9650
     /tmp/cc3zLDNg.s:125577  .debug_str:000000000004fcb7 .LASF9651
     /tmp/cc3zLDNg.s:113825  .debug_str:00000000000200e5 .LASF9652
     /tmp/cc3zLDNg.s:125863  .debug_str:0000000000050ee4 .LASF9653
     /tmp/cc3zLDNg.s:108067  .debug_str:00000000000092cb .LASF9654
     /tmp/cc3zLDNg.s:106489  .debug_str:0000000000002a0d .LASF9655
     /tmp/cc3zLDNg.s:122827  .debug_str:00000000000447bc .LASF9656
     /tmp/cc3zLDNg.s:122071  .debug_str:0000000000041162 .LASF9657
     /tmp/cc3zLDNg.s:115923  .debug_str:00000000000286d9 .LASF9658
     /tmp/cc3zLDNg.s:120775  .debug_str:000000000003bbc6 .LASF9659
     /tmp/cc3zLDNg.s:124107  .debug_str:0000000000049ab9 .LASF9660
     /tmp/cc3zLDNg.s:112015  .debug_str:0000000000018b93 .LASF9661
     /tmp/cc3zLDNg.s:118011  .debug_str:0000000000030ce0 .LASF9662
     /tmp/cc3zLDNg.s:121563  .debug_str:000000000003f056 .LASF9663
     /tmp/cc3zLDNg.s:118819  .debug_str:0000000000034160 .LASF9664
     /tmp/cc3zLDNg.s:117287  .debug_str:000000000002ddfc .LASF9665
     /tmp/cc3zLDNg.s:111085  .debug_str:000000000001501e .LASF9666
     /tmp/cc3zLDNg.s:113747  .debug_str:000000000001fa5b .LASF9667
     /tmp/cc3zLDNg.s:120795  .debug_str:000000000003bd40 .LASF9668
     /tmp/cc3zLDNg.s:122353  .debug_str:0000000000042375 .LASF9669
     /tmp/cc3zLDNg.s:112829  .debug_str:000000000001bebd .LASF9670
     /tmp/cc3zLDNg.s:112839  .debug_str:000000000001bf0c .LASF9671
     /tmp/cc3zLDNg.s:117183  .debug_str:000000000002d78e .LASF9672
     /tmp/cc3zLDNg.s:119927  .debug_str:0000000000038b13 .LASF9673
     /tmp/cc3zLDNg.s:117291  .debug_str:000000000002de2f .LASF9674
     /tmp/cc3zLDNg.s:110509  .debug_str:0000000000012a3e .LASF9675
     /tmp/cc3zLDNg.s:113537  .debug_str:000000000001ec5e .LASF9676
     /tmp/cc3zLDNg.s:113081  .debug_str:000000000001ce31 .LASF9677
     /tmp/cc3zLDNg.s:125973  .debug_str:0000000000051677 .LASF9678
     /tmp/cc3zLDNg.s:106047  .debug_str:0000000000000b93 .LASF9679
     /tmp/cc3zLDNg.s:106169  .debug_str:0000000000001392 .LASF9680
     /tmp/cc3zLDNg.s:112637  .debug_str:000000000001b302 .LASF9681
     /tmp/cc3zLDNg.s:107431  .debug_str:00000000000067cf .LASF9682
     /tmp/cc3zLDNg.s:115459  .debug_str:0000000000026a8b .LASF9683
     /tmp/cc3zLDNg.s:122351  .debug_str:000000000004236e .LASF9684
     /tmp/cc3zLDNg.s:112837  .debug_str:000000000001bf02 .LASF9685
     /tmp/cc3zLDNg.s:116817  .debug_str:000000000002c0f2 .LASF9686
     /tmp/cc3zLDNg.s:112329  .debug_str:0000000000019f75 .LASF9687
     /tmp/cc3zLDNg.s:106171  .debug_str:000000000000139d .LASF9688
     /tmp/cc3zLDNg.s:106209  .debug_str:000000000000161d .LASF9689
     /tmp/cc3zLDNg.s:120051  .debug_str:000000000003937f .LASF9690
     /tmp/cc3zLDNg.s:113697  .debug_str:000000000001f721 .LASF9691
     /tmp/cc3zLDNg.s:113699  .debug_str:000000000001f72b .LASF9692
     /tmp/cc3zLDNg.s:113701  .debug_str:000000000001f735 .LASF9693
     /tmp/cc3zLDNg.s:113703  .debug_str:000000000001f73f .LASF9694
     /tmp/cc3zLDNg.s:113705  .debug_str:000000000001f749 .LASF9695
     /tmp/cc3zLDNg.s:113285  .debug_str:000000000001db4c .LASF9696
     /tmp/cc3zLDNg.s:113707  .debug_str:000000000001f753 .LASF9697
     /tmp/cc3zLDNg.s:109545  .debug_str:000000000000f16b .LASF9698
     /tmp/cc3zLDNg.s:109547  .debug_str:000000000000f176 .LASF9699
     /tmp/cc3zLDNg.s:125465  .debug_str:000000000004f467 .LASF9700
     /tmp/cc3zLDNg.s:122511  .debug_str:000000000004306b .LASF9701
     /tmp/cc3zLDNg.s:107575  .debug_str:00000000000072ac .LASF9702
     /tmp/cc3zLDNg.s:114715  .debug_str:0000000000023c48 .LASF9703
     /tmp/cc3zLDNg.s:107751  .debug_str:0000000000007dfa .LASF9704
     /tmp/cc3zLDNg.s:122513  .debug_str:0000000000043076 .LASF9705
     /tmp/cc3zLDNg.s:121507  .debug_str:000000000003ec6e .LASF9706
     /tmp/cc3zLDNg.s:106353  .debug_str:0000000000002147 .LASF9707
     /tmp/cc3zLDNg.s:117507  .debug_str:000000000002eb72 .LASF9708
     /tmp/cc3zLDNg.s:115065  .debug_str:00000000000253f3 .LASF9709
     /tmp/cc3zLDNg.s:121723  .debug_str:000000000003fbba .LASF9710
     /tmp/cc3zLDNg.s:121323  .debug_str:000000000003e079 .LASF9711
     /tmp/cc3zLDNg.s:106335  .debug_str:0000000000002022 .LASF9712
     /tmp/cc3zLDNg.s:110673  .debug_str:000000000001356f .LASF9713
     /tmp/cc3zLDNg.s:113927  .debug_str:0000000000020788 .LASF9714
     /tmp/cc3zLDNg.s:115137  .debug_str:0000000000025873 .LASF9715
     /tmp/cc3zLDNg.s:110219  .debug_str:000000000001180c .LASF9716
     /tmp/cc3zLDNg.s:115139  .debug_str:000000000002587e .LASF9717
     /tmp/cc3zLDNg.s:123239  .debug_str:000000000004629a .LASF9718
     /tmp/cc3zLDNg.s:111183  .debug_str:0000000000015543 .LASF9719
     /tmp/cc3zLDNg.s:125515  .debug_str:000000000004f897 .LASF9720
     /tmp/cc3zLDNg.s:111185  .debug_str:000000000001554e .LASF9721
     /tmp/cc3zLDNg.s:119225  .debug_str:0000000000035b97 .LASF9722
     /tmp/cc3zLDNg.s:111187  .debug_str:0000000000015559 .LASF9723
     /tmp/cc3zLDNg.s:112715  .debug_str:000000000001b7f1 .LASF9724
     /tmp/cc3zLDNg.s:114415  .debug_str:000000000002298e .LASF9725
     /tmp/cc3zLDNg.s:120205  .debug_str:0000000000039c2d .LASF9726
     /tmp/cc3zLDNg.s:110969  .debug_str:0000000000014887 .LASF9727
     /tmp/cc3zLDNg.s:108011  .debug_str:0000000000008ecd .LASF9728
     /tmp/cc3zLDNg.s:110971  .debug_str:0000000000014892 .LASF9729
     /tmp/cc3zLDNg.s:121937  .debug_str:00000000000408d7 .LASF9730
     /tmp/cc3zLDNg.s:111329  .debug_str:0000000000015e74 .LASF9731
     /tmp/cc3zLDNg.s:123355  .debug_str:00000000000469c6 .LASF9732
     /tmp/cc3zLDNg.s:120231  .debug_str:0000000000039dc1 .LASF9733
     /tmp/cc3zLDNg.s:117067  .debug_str:000000000002d09e .LASF9734
     /tmp/cc3zLDNg.s:111337  .debug_str:0000000000015ee5 .LASF9735
     /tmp/cc3zLDNg.s:110511  .debug_str:0000000000012a46 .LASF9736
     /tmp/cc3zLDNg.s:118245  .debug_str:0000000000031c12 .LASF9737
     /tmp/cc3zLDNg.s:106151  .debug_str:0000000000001221 .LASF9738
     /tmp/cc3zLDNg.s:112775  .debug_str:000000000001bb73 .LASF9739
     /tmp/cc3zLDNg.s:125987  .debug_str:0000000000051732 .LASF9740
     /tmp/cc3zLDNg.s:112777  .debug_str:000000000001bb7e .LASF9741
     /tmp/cc3zLDNg.s:118843  .debug_str:000000000003428e .LASF9742
     /tmp/cc3zLDNg.s:108739  .debug_str:000000000000c228 .LASF9743
     /tmp/cc3zLDNg.s:107909  .debug_str:0000000000008843 .LASF9744
     /tmp/cc3zLDNg.s:108741  .debug_str:000000000000c233 .LASF9745
     /tmp/cc3zLDNg.s:114805  .debug_str:00000000000242bc .LASF9746
     /tmp/cc3zLDNg.s:108743  .debug_str:000000000000c23e .LASF9747
     /tmp/cc3zLDNg.s:108243  .debug_str:0000000000009fb2 .LASF9748
     /tmp/cc3zLDNg.s:121959  .debug_str:0000000000040a59 .LASF9749
     /tmp/cc3zLDNg.s:112433  .debug_str:000000000001a668 .LASF9750
     /tmp/cc3zLDNg.s:116333  .debug_str:000000000002a2ef .LASF9751
     /tmp/cc3zLDNg.s:116335  .debug_str:000000000002a303 .LASF9752
     /tmp/cc3zLDNg.s:116337  .debug_str:000000000002a317 .LASF9753
     /tmp/cc3zLDNg.s:115311  .debug_str:000000000002622f .LASF9754
     /tmp/cc3zLDNg.s:115313  .debug_str:0000000000026240 .LASF9755
     /tmp/cc3zLDNg.s:106369  .debug_str:00000000000022aa .LASF9756
     /tmp/cc3zLDNg.s:115317  .debug_str:000000000002627e .LASF9757
     /tmp/cc3zLDNg.s:115319  .debug_str:000000000002628f .LASF9758
     /tmp/cc3zLDNg.s:107721  .debug_str:0000000000007bdd .LASF9759
     /tmp/cc3zLDNg.s:115405  .debug_str:0000000000026704 .LASF9760
     /tmp/cc3zLDNg.s:111305  .debug_str:0000000000015cb9 .LASF9761
     /tmp/cc3zLDNg.s:111331  .debug_str:0000000000015e7f .LASF9762
     /tmp/cc3zLDNg.s:125373  .debug_str:000000000004ee21 .LASF9763
     /tmp/cc3zLDNg.s:122989  .debug_str:00000000000452db .LASF9764
     /tmp/cc3zLDNg.s:118957  .debug_str:0000000000034ad1 .LASF9765
     /tmp/cc3zLDNg.s:124523  .debug_str:000000000004b5b9 .LASF9766
     /tmp/cc3zLDNg.s:123167  .debug_str:0000000000045e50 .LASF9767
     /tmp/cc3zLDNg.s:106453  .debug_str:00000000000027ec .LASF9768
     /tmp/cc3zLDNg.s:113293  .debug_str:000000000001dbbb .LASF9769
     /tmp/cc3zLDNg.s:117313  .debug_str:000000000002df53 .LASF9770
     /tmp/cc3zLDNg.s:120009  .debug_str:000000000003901a .LASF9771
     /tmp/cc3zLDNg.s:123083  .debug_str:00000000000458cd .LASF9772
     /tmp/cc3zLDNg.s:107085  .debug_str:00000000000051fc .LASF9773
     /tmp/cc3zLDNg.s:114541  .debug_str:0000000000023120 .LASF9774
     /tmp/cc3zLDNg.s:113393  .debug_str:000000000001e201 .LASF9803
     /tmp/cc3zLDNg.s:125617  .debug_str:000000000004ff58 .LASF9775
     /tmp/cc3zLDNg.s:107955  .debug_str:0000000000008b6c .LASF9776
     /tmp/cc3zLDNg.s:122847  .debug_str:0000000000044912 .LASF9777
     /tmp/cc3zLDNg.s:117091  .debug_str:000000000002d206 .LASF9778
     /tmp/cc3zLDNg.s:115631  .debug_str:00000000000273d4 .LASF9779
     /tmp/cc3zLDNg.s:117821  .debug_str:000000000003000f .LASF9780
     /tmp/cc3zLDNg.s:108439  .debug_str:000000000000acaf .LASF9781
     /tmp/cc3zLDNg.s:114781  .debug_str:000000000002407c .LASF9782
     /tmp/cc3zLDNg.s:118263  .debug_str:0000000000031d3a .LASF9783
     /tmp/cc3zLDNg.s:114029  .debug_str:0000000000020f8d .LASF9784
     /tmp/cc3zLDNg.s:120833  .debug_str:000000000003c009 .LASF9785
     /tmp/cc3zLDNg.s:120835  .debug_str:000000000003c014 .LASF9786
     /tmp/cc3zLDNg.s:120837  .debug_str:000000000003c01f .LASF9787
     /tmp/cc3zLDNg.s:120839  .debug_str:000000000003c02a .LASF9788
     /tmp/cc3zLDNg.s:106659  .debug_str:00000000000034e2 .LASF9789
     /tmp/cc3zLDNg.s:113889  .debug_str:0000000000020520 .LASF9790
     /tmp/cc3zLDNg.s:119587  .debug_str:000000000003757e .LASF9791
     /tmp/cc3zLDNg.s:118765  .debug_str:0000000000033def .LASF9792
     /tmp/cc3zLDNg.s:125615  .debug_str:000000000004ff4f .LASF9793
     /tmp/cc3zLDNg.s:123285  .debug_str:00000000000465d8 .LASF9794
     /tmp/cc3zLDNg.s:108249  .debug_str:000000000000a00e .LASF9795
     /tmp/cc3zLDNg.s:122975  .debug_str:00000000000451f0 .LASF9796
     /tmp/cc3zLDNg.s:124951  .debug_str:000000000004d2a2 .LASF9797
     /tmp/cc3zLDNg.s:115587  .debug_str:0000000000027123 .LASF9798
     /tmp/cc3zLDNg.s:110119  .debug_str:00000000000111f8 .LASF9799
     /tmp/cc3zLDNg.s:112909  .debug_str:000000000001c311 .LASF9800
     /tmp/cc3zLDNg.s:117957  .debug_str:00000000000309a2 .LASF9801
     /tmp/cc3zLDNg.s:105927  .debug_str:00000000000003c5 .LASF9802
     /tmp/cc3zLDNg.s:112349  .debug_str:000000000001a0ff .LASF9804
     /tmp/cc3zLDNg.s:112443  .debug_str:000000000001a72d .LASF9805
     /tmp/cc3zLDNg.s:109691  .debug_str:000000000000fa95 .LASF9806
     /tmp/cc3zLDNg.s:112445  .debug_str:000000000001a732 .LASF9807
     /tmp/cc3zLDNg.s:114643  .debug_str:00000000000237d3 .LASF9808
     /tmp/cc3zLDNg.s:114645  .debug_str:00000000000237da .LASF9809
     /tmp/cc3zLDNg.s:125851  .debug_str:0000000000050e4e .LASF9810
     /tmp/cc3zLDNg.s:123193  .debug_str:0000000000045fbc .LASF9811
     /tmp/cc3zLDNg.s:112161  .debug_str:00000000000193bf .LASF9812
     /tmp/cc3zLDNg.s:120735  .debug_str:000000000003b946 .LASF9813
     /tmp/cc3zLDNg.s:108859  .debug_str:000000000000c961 .LASF9814
     /tmp/cc3zLDNg.s:115367  .debug_str:00000000000265a0 .LASF9815
     /tmp/cc3zLDNg.s:124945  .debug_str:000000000004d238 .LASF9816
     /tmp/cc3zLDNg.s:114499  .debug_str:0000000000022f01 .LASF9817
     /tmp/cc3zLDNg.s:108973  .debug_str:000000000000d1d9 .LASF9818
     /tmp/cc3zLDNg.s:120747  .debug_str:000000000003b9d2 .LASF9819
     /tmp/cc3zLDNg.s:124757  .debug_str:000000000004c516 .LASF9820
     /tmp/cc3zLDNg.s:117395  .debug_str:000000000002e40a .LASF9821
     /tmp/cc3zLDNg.s:107857  .debug_str:00000000000084b4 .LASF9822
     /tmp/cc3zLDNg.s:120881  .debug_str:000000000003c303 .LASF9823
     /tmp/cc3zLDNg.s:112089  .debug_str:0000000000019031 .LASF9824
     /tmp/cc3zLDNg.s:114819  .debug_str:00000000000243c4 .LASF9825
     /tmp/cc3zLDNg.s:112083  .debug_str:0000000000019002 .LASF9826
     /tmp/cc3zLDNg.s:114957  .debug_str:0000000000024c7e .LASF9827
     /tmp/cc3zLDNg.s:115661  .debug_str:00000000000275ee .LASF9828
     /tmp/cc3zLDNg.s:118953  .debug_str:0000000000034a7a .LASF9829
     /tmp/cc3zLDNg.s:122099  .debug_str:000000000004132b .LASF9830
     /tmp/cc3zLDNg.s:114579  .debug_str:00000000000233a3 .LASF9831
     /tmp/cc3zLDNg.s:118217  .debug_str:0000000000031a6c .LASF9832
     /tmp/cc3zLDNg.s:124747  .debug_str:000000000004c4bf .LASF9833
     /tmp/cc3zLDNg.s:123265  .debug_str:00000000000464a9 .LASF9834
     /tmp/cc3zLDNg.s:107439  .debug_str:000000000000683f .LASF9835
     /tmp/cc3zLDNg.s:112913  .debug_str:000000000001c350 .LASF9836
     /tmp/cc3zLDNg.s:124711  .debug_str:000000000004c1cb .LASF9837
     /tmp/cc3zLDNg.s:118409  .debug_str:00000000000325ab .LASF9838
     /tmp/cc3zLDNg.s:116323  .debug_str:000000000002a24e .LASF9839
     /tmp/cc3zLDNg.s:112543  .debug_str:000000000001ad0d .LASF9840
     /tmp/cc3zLDNg.s:106843  .debug_str:00000000000041cd .LASF9841
     /tmp/cc3zLDNg.s:120571  .debug_str:000000000003af9d .LASF9842
     /tmp/cc3zLDNg.s:118883  .debug_str:0000000000034563 .LASF9843
     /tmp/cc3zLDNg.s:118583  .debug_str:00000000000330b9 .LASF9844
     /tmp/cc3zLDNg.s:119845  .debug_str:0000000000038668 .LASF9845
     /tmp/cc3zLDNg.s:123925  .debug_str:0000000000048e4f .LASF9846
     /tmp/cc3zLDNg.s:105989  .debug_str:00000000000007c3 .LASF9847
     /tmp/cc3zLDNg.s:125981  .debug_str:00000000000516ef .LASF9848
     /tmp/cc3zLDNg.s:124569  .debug_str:000000000004b8d2 .LASF9849
     /tmp/cc3zLDNg.s:125749  .debug_str:00000000000507bf .LASF9850
     /tmp/cc3zLDNg.s:123485  .debug_str:0000000000047275 .LASF9851
     /tmp/cc3zLDNg.s:113551  .debug_str:000000000001ed74 .LASF9852
     /tmp/cc3zLDNg.s:112459  .debug_str:000000000001a7c4 .LASF9853
     /tmp/cc3zLDNg.s:115911  .debug_str:000000000002861b .LASF9854
     /tmp/cc3zLDNg.s:111543  .debug_str:0000000000016bd6 .LASF9855
     /tmp/cc3zLDNg.s:124369  .debug_str:000000000004abf7 .LASF9856
     /tmp/cc3zLDNg.s:107595  .debug_str:00000000000073ec .LASF9857
     /tmp/cc3zLDNg.s:113371  .debug_str:000000000001e0d5 .LASF9858
     /tmp/cc3zLDNg.s:110825  .debug_str:0000000000013f96 .LASF9859
     /tmp/cc3zLDNg.s:121887  .debug_str:0000000000040592 .LASF9860
     /tmp/cc3zLDNg.s:118669  .debug_str:0000000000033722 .LASF9861
     /tmp/cc3zLDNg.s:123715  .debug_str:0000000000048093 .LASF9862
     /tmp/cc3zLDNg.s:105953  .debug_str:000000000000058f .LASF9863
     /tmp/cc3zLDNg.s:124117  .debug_str:0000000000049b59 .LASF9864
     /tmp/cc3zLDNg.s:106451  .debug_str:00000000000027d2 .LASF9865
     /tmp/cc3zLDNg.s:113313  .debug_str:000000000001dced .LASF9866
     /tmp/cc3zLDNg.s:121145  .debug_str:000000000003d4eb .LASF9867
     /tmp/cc3zLDNg.s:117889  .debug_str:0000000000030544 .LASF9868
     /tmp/cc3zLDNg.s:120997  .debug_str:000000000003cb92 .LASF9869
     /tmp/cc3zLDNg.s:121517  .debug_str:000000000003ed49 .LASF9870
     /tmp/cc3zLDNg.s:118161  .debug_str:0000000000031647 .LASF9871
     /tmp/cc3zLDNg.s:108837  .debug_str:000000000000c826 .LASF9872
     /tmp/cc3zLDNg.s:120447  .debug_str:000000000003a85b .LASF9873
     /tmp/cc3zLDNg.s:111759  .debug_str:0000000000017a00 .LASF9874
     /tmp/cc3zLDNg.s:124329  .debug_str:000000000004a911 .LASF9875
     /tmp/cc3zLDNg.s:116189  .debug_str:0000000000029898 .LASF9876
     /tmp/cc3zLDNg.s:112973  .debug_str:000000000001c723 .LASF9877
     /tmp/cc3zLDNg.s:108665  .debug_str:000000000000bca3 .LASF9878
     /tmp/cc3zLDNg.s:125239  .debug_str:000000000004e51d .LASF9879
     /tmp/cc3zLDNg.s:111327  .debug_str:0000000000015e5b .LASF9880
     /tmp/cc3zLDNg.s:121409  .debug_str:000000000003e63e .LASF9881
     /tmp/cc3zLDNg.s:123435  .debug_str:0000000000046f24 .LASF9882
     /tmp/cc3zLDNg.s:110341  .debug_str:0000000000011f5d .LASF9883
     /tmp/cc3zLDNg.s:121671  .debug_str:000000000003f837 .LASF9884
     /tmp/cc3zLDNg.s:119951  .debug_str:0000000000038d08 .LASF9885
     /tmp/cc3zLDNg.s:113333  .debug_str:000000000001de51 .LASF9886
     /tmp/cc3zLDNg.s:118095  .debug_str:0000000000031243 .LASF9887
     /tmp/cc3zLDNg.s:117751  .debug_str:000000000002fb5c .LASF9888
     /tmp/cc3zLDNg.s:111383  .debug_str:0000000000016276 .LASF9889
     /tmp/cc3zLDNg.s:119175  .debug_str:0000000000035831 .LASF9890
     /tmp/cc3zLDNg.s:111411  .debug_str:0000000000016421 .LASF9891
     /tmp/cc3zLDNg.s:114195  .debug_str:0000000000021a09 .LASF9892
     /tmp/cc3zLDNg.s:117385  .debug_str:000000000002e37e .LASF9893
     /tmp/cc3zLDNg.s:124995  .debug_str:000000000004d55b .LASF9894
     /tmp/cc3zLDNg.s:125531  .debug_str:000000000004f9d8 .LASF9895
     /tmp/cc3zLDNg.s:124655  .debug_str:000000000004be37 .LASF9896
     /tmp/cc3zLDNg.s:124605  .debug_str:000000000004badc .LASF9897
     /tmp/cc3zLDNg.s:119833  .debug_str:0000000000038594 .LASF9898
     /tmp/cc3zLDNg.s:123035  .debug_str:0000000000045594 .LASF9899
     /tmp/cc3zLDNg.s:112653  .debug_str:000000000001b452 .LASF9900
     /tmp/cc3zLDNg.s:125447  .debug_str:000000000004f2eb .LASF9901
     /tmp/cc3zLDNg.s:125681  .debug_str:00000000000503b6 .LASF9902
     /tmp/cc3zLDNg.s:115905  .debug_str:00000000000285ad .LASF9903
     /tmp/cc3zLDNg.s:124505  .debug_str:000000000004b472 .LASF9904
     /tmp/cc3zLDNg.s:120611  .debug_str:000000000003b1ad .LASF9905
     /tmp/cc3zLDNg.s:120285  .debug_str:000000000003a09c .LASF9906
     /tmp/cc3zLDNg.s:107071  .debug_str:0000000000005158 .LASF9907
     /tmp/cc3zLDNg.s:117731  .debug_str:000000000002fa16 .LASF9908
     /tmp/cc3zLDNg.s:112603  .debug_str:000000000001b043 .LASF9909
     /tmp/cc3zLDNg.s:113833  .debug_str:000000000002015c .LASF9910
     /tmp/cc3zLDNg.s:120719  .debug_str:000000000003b879 .LASF9911
     /tmp/cc3zLDNg.s:125529  .debug_str:000000000004f9cb .LASF9912
     /tmp/cc3zLDNg.s:120921  .debug_str:000000000003c5c5 .LASF9913
     /tmp/cc3zLDNg.s:111771  .debug_str:0000000000017ad8 .LASF9914
     /tmp/cc3zLDNg.s:107871  .debug_str:0000000000008562 .LASF9915
     /tmp/cc3zLDNg.s:116167  .debug_str:0000000000029739 .LASF9916
     /tmp/cc3zLDNg.s:124567  .debug_str:000000000004b8cc .LASF9917
     /tmp/cc3zLDNg.s:123799  .debug_str:0000000000048601 .LASF9918
     /tmp/cc3zLDNg.s:124917  .debug_str:000000000004d04a .LASF9919
     /tmp/cc3zLDNg.s:116865  .debug_str:000000000002c363 .LASF9920
     /tmp/cc3zLDNg.s:115797  .debug_str:0000000000027ef7 .LASF9921
     /tmp/cc3zLDNg.s:110113  .debug_str:00000000000111b3 .LASF9922
     /tmp/cc3zLDNg.s:121347  .debug_str:000000000003e254 .LASF9923
     /tmp/cc3zLDNg.s:125915  .debug_str:000000000005125e .LASF9924
     /tmp/cc3zLDNg.s:118943  .debug_str:00000000000349f0 .LASF9925
     /tmp/cc3zLDNg.s:107335  .debug_str:000000000000615c .LASF9926
     /tmp/cc3zLDNg.s:110737  .debug_str:0000000000013a5e .LASF9927
     /tmp/cc3zLDNg.s:121263  .debug_str:000000000003dd34 .LASF9928
     /tmp/cc3zLDNg.s:106989  .debug_str:0000000000004bc8 .LASF9929
     /tmp/cc3zLDNg.s:111209  .debug_str:00000000000156c6 .LASF9930
     /tmp/cc3zLDNg.s:110605  .debug_str:00000000000130b7 .LASF9931
     /tmp/cc3zLDNg.s:115335  .debug_str:00000000000263a1 .LASF9932
     /tmp/cc3zLDNg.s:109915  .debug_str:00000000000106dc .LASF9933
     /tmp/cc3zLDNg.s:123013  .debug_str:0000000000045448 .LASF9934
     /tmp/cc3zLDNg.s:107219  .debug_str:0000000000005ab7 .LASF9935
     /tmp/cc3zLDNg.s:122459  .debug_str:0000000000042d38 .LASF9936
     /tmp/cc3zLDNg.s:116419  .debug_str:000000000002a802 .LASF9937
     /tmp/cc3zLDNg.s:121491  .debug_str:000000000003eb89 .LASF9938
     /tmp/cc3zLDNg.s:115919  .debug_str:00000000000286b1 .LASF9939
     /tmp/cc3zLDNg.s:109121  .debug_str:000000000000daf0 .LASF9940
     /tmp/cc3zLDNg.s:114799  .debug_str:000000000002428b .LASF9941
     /tmp/cc3zLDNg.s:122671  .debug_str:0000000000043dbd .LASF9942
     /tmp/cc3zLDNg.s:109083  .debug_str:000000000000d8cd .LASF9943
     /tmp/cc3zLDNg.s:110591  .debug_str:0000000000012fcf .LASF9944
     /tmp/cc3zLDNg.s:125159  .debug_str:000000000004dff9 .LASF9945
     /tmp/cc3zLDNg.s:110671  .debug_str:000000000001355f .LASF9946
     /tmp/cc3zLDNg.s:114145  .debug_str:000000000002175d .LASF9947
     /tmp/cc3zLDNg.s:110753  .debug_str:0000000000013b53 .LASF9948
     /tmp/cc3zLDNg.s:114235  .debug_str:0000000000021cc2 .LASF9949
     /tmp/cc3zLDNg.s:110833  .debug_str:000000000001402a .LASF9950
     /tmp/cc3zLDNg.s:114317  .debug_str:000000000002226a .LASF9951
     /tmp/cc3zLDNg.s:110921  .debug_str:000000000001457e .LASF9952
     /tmp/cc3zLDNg.s:114395  .debug_str:0000000000022886 .LASF9953
     /tmp/cc3zLDNg.s:119767  .debug_str:000000000003814e .LASF9954
     /tmp/cc3zLDNg.s:121925  .debug_str:0000000000040855 .LASF9955
     /tmp/cc3zLDNg.s:111049  .debug_str:0000000000014de8 .LASF9956
     /tmp/cc3zLDNg.s:107415  .debug_str:00000000000066d8 .LASF9957
     /tmp/cc3zLDNg.s:120799  .debug_str:000000000003bd65 .LASF9958
     /tmp/cc3zLDNg.s:124659  .debug_str:000000000004be68 .LASF9959
     /tmp/cc3zLDNg.s:124705  .debug_str:000000000004c137 .LASF9960
     /tmp/cc3zLDNg.s:107743  .debug_str:0000000000007d54 .LASF9961
     /tmp/cc3zLDNg.s:108169  .debug_str:00000000000099a1 .LASF9962
     /tmp/cc3zLDNg.s:107637  .debug_str:0000000000007634 .LASF9963
     /tmp/cc3zLDNg.s:125341  .debug_str:000000000004ec6f .LASF9964
     /tmp/cc3zLDNg.s:110519  .debug_str:0000000000012ace .LASF9965
     /tmp/cc3zLDNg.s:119673  .debug_str:0000000000037b05 .LASF9966
     /tmp/cc3zLDNg.s:124863  .debug_str:000000000004cc8b .LASF9967
     /tmp/cc3zLDNg.s:123729  .debug_str:0000000000048191 .LASF9968
     /tmp/cc3zLDNg.s:108487  .debug_str:000000000000afee .LASF9969
     /tmp/cc3zLDNg.s:120271  .debug_str:0000000000039f9f .LASF9970
     /tmp/cc3zLDNg.s:111557  .debug_str:0000000000016caa .LASF9971
     /tmp/cc3zLDNg.s:113489  .debug_str:000000000001e8d6 .LASF9972
     /tmp/cc3zLDNg.s:112969  .debug_str:000000000001c6fe .LASF9973
     /tmp/cc3zLDNg.s:110731  .debug_str:00000000000139ee .LASF9974
     /tmp/cc3zLDNg.s:123977  .debug_str:00000000000491d7 .LASF9975
     /tmp/cc3zLDNg.s:119991  .debug_str:0000000000038e93 .LASF9976
     /tmp/cc3zLDNg.s:114845  .debug_str:0000000000024557 .LASF9977
     /tmp/cc3zLDNg.s:115617  .debug_str:00000000000272ea .LASF9978
     /tmp/cc3zLDNg.s:125339  .debug_str:000000000004ec5c .LASF9979
     /tmp/cc3zLDNg.s:111175  .debug_str:00000000000154e0 .LASF9980
     /tmp/cc3zLDNg.s:110431  .debug_str:000000000001257c .LASF9981
     /tmp/cc3zLDNg.s:119369  .debug_str:0000000000036626 .LASF9982
     /tmp/cc3zLDNg.s:108975  .debug_str:000000000000d1e5 .LASF9983
     /tmp/cc3zLDNg.s:116893  .debug_str:000000000002c598 .LASF9984
     /tmp/cc3zLDNg.s:121957  .debug_str:0000000000040a4a .LASF9985
     /tmp/cc3zLDNg.s:110109  .debug_str:0000000000011168 .LASF10013
     /tmp/cc3zLDNg.s:12216  .text.ddr3_address_cmd_training:0000000000000000 .LFB44
     /tmp/cc3zLDNg.s:13155  .text.ddr3_address_cmd_training:00000000000008a0 .LFE44
     /tmp/cc3zLDNg.s:123603  .debug_str:0000000000047a2a .LASF9986
     /tmp/cc3zLDNg.s:121423  .debug_str:000000000003e731 .LASF9987
     /tmp/cc3zLDNg.s:111299  .debug_str:0000000000015c78 .LASF9988
     /tmp/cc3zLDNg.s:108965  .debug_str:000000000000d16f .LASF9989
     /tmp/cc3zLDNg.s:118687  .debug_str:0000000000033852 .LASF9990
     /tmp/cc3zLDNg.s:114137  .debug_str:0000000000021717 .LASF9991
     /tmp/cc3zLDNg.s:109909  .debug_str:000000000001069a .LASF9992
     /tmp/cc3zLDNg.s:107849  .debug_str:000000000000841f .LASF9993
     /tmp/cc3zLDNg.s:118977  .debug_str:0000000000034bc3 .LASF9994
     /tmp/cc3zLDNg.s:113381  .debug_str:000000000001e144 .LASF9995
     /tmp/cc3zLDNg.s:114851  .debug_str:00000000000245c1 .LASF9996
     /tmp/cc3zLDNg.s:119579  .debug_str:0000000000037514 .LASF9997
     /tmp/cc3zLDNg.s:120489  .debug_str:000000000003ab10 .LASF9998
     /tmp/cc3zLDNg.s:119793  .debug_str:000000000003829c .LASF9999
     /tmp/cc3zLDNg.s:116455  .debug_str:000000000002aa17 .LASF10000
     /tmp/cc3zLDNg.s:110651  .debug_str:00000000000133cc .LASF10001
     /tmp/cc3zLDNg.s:125685  .debug_str:00000000000503ef .LASF10002
     /tmp/cc3zLDNg.s:121039  .debug_str:000000000003cded .LASF10003
     /tmp/cc3zLDNg.s:113395  .debug_str:000000000001e212 .LASF10004
     /tmp/cc3zLDNg.s:120379  .debug_str:000000000003a537 .LASF10005
     /tmp/cc3zLDNg.s:122111  .debug_str:00000000000413cd .LASF10006
     /tmp/cc3zLDNg.s:107121  .debug_str:000000000000540a .LASF10007
     /tmp/cc3zLDNg.s:113031  .debug_str:000000000001cabe .LASF10008
     /tmp/cc3zLDNg.s:121245  .debug_str:000000000003dbd7 .LASF10009
     /tmp/cc3zLDNg.s:107911  .debug_str:000000000000886a .LASF10010
     /tmp/cc3zLDNg.s:116561  .debug_str:000000000002b114 .LASF10011
     /tmp/cc3zLDNg.s:125181  .debug_str:000000000004e156 .LASF10012
     /tmp/cc3zLDNg.s:12727  .text.ddr3_address_cmd_training:00000000000004cc .LBB52
     /tmp/cc3zLDNg.s:12786  .text.ddr3_address_cmd_training:0000000000000554 .LBE52
     /tmp/cc3zLDNg.s:12733  .text.ddr3_address_cmd_training:00000000000004d2 .LBB53
     /tmp/cc3zLDNg.s:12775  .text.ddr3_address_cmd_training:000000000000053c .LBE53
     /tmp/cc3zLDNg.s:12787  .text.ddr3_address_cmd_training:0000000000000554 .LBB54
     /tmp/cc3zLDNg.s:12859  .text.ddr3_address_cmd_training:00000000000005fa .LBE54
     /tmp/cc3zLDNg.s:12793  .text.ddr3_address_cmd_training:000000000000055a .LBB55
     /tmp/cc3zLDNg.s:12848  .text.ddr3_address_cmd_training:00000000000005e2 .LBE55
     /tmp/cc3zLDNg.s:13055  .text.ddr3_address_cmd_training:00000000000007dc .LBB56
     /tmp/cc3zLDNg.s:13094  .text.ddr3_address_cmd_training:0000000000000836 .LBE56
     /tmp/cc3zLDNg.s:121007  .debug_str:000000000003cc23 .LASF10014
     /tmp/cc3zLDNg.s:11391  .text.non_lpddr4_address_cmd_training:0000000000000000 .LFB43
     /tmp/cc3zLDNg.s:12210  .text.non_lpddr4_address_cmd_training:0000000000000798 .LFE43
     /tmp/cc3zLDNg.s:11876  .text.non_lpddr4_address_cmd_training:0000000000000490 .LBB48
     /tmp/cc3zLDNg.s:11949  .text.non_lpddr4_address_cmd_training:0000000000000540 .LBE48
     /tmp/cc3zLDNg.s:12110  .text.non_lpddr4_address_cmd_training:00000000000006d4 .LBB49
     /tmp/cc3zLDNg.s:12149  .text.non_lpddr4_address_cmd_training:000000000000072e .LBE49
     /tmp/cc3zLDNg.s:121537  .debug_str:000000000003ee83 .LASF10015
     /tmp/cc3zLDNg.s:9261   .text.lpddr4_manual_training:0000000000000000 .LFB42
     /tmp/cc3zLDNg.s:11385  .text.lpddr4_manual_training:0000000000001466 .LFE42
     /tmp/cc3zLDNg.s:108725  .debug_str:000000000000c171 .LASF10016
     /tmp/cc3zLDNg.s:108727  .debug_str:000000000000c176 .LASF10017
     /tmp/cc3zLDNg.s:108729  .debug_str:000000000000c17b .LASF10018
     /tmp/cc3zLDNg.s:111523  .debug_str:0000000000016a6f .LASF10019
     /tmp/cc3zLDNg.s:118987  .debug_str:0000000000034c8c .LASF10020
     /tmp/cc3zLDNg.s:113561  .debug_str:000000000001edd8 .LASF10021
     /tmp/cc3zLDNg.s:9768   .text.lpddr4_manual_training:0000000000000542 .LBB33
     /tmp/cc3zLDNg.s:10324  .text.lpddr4_manual_training:0000000000000a60 .LBE33
     /tmp/cc3zLDNg.s:120473  .debug_str:000000000003aa22 .LASF10022
     /tmp/cc3zLDNg.s:118385  .debug_str:0000000000032443 .LASF10023
     /tmp/cc3zLDNg.s:113091  .debug_str:000000000001cec4 .LASF10024
     /tmp/cc3zLDNg.s:9787   .text.lpddr4_manual_training:0000000000000572 .LBB34
     /tmp/cc3zLDNg.s:10239  .text.lpddr4_manual_training:000000000000098e .LBE34
     /tmp/cc3zLDNg.s:124005  .debug_str:0000000000049383 .LASF10025
     /tmp/cc3zLDNg.s:107341  .debug_str:0000000000006195 .LASF10026
     /tmp/cc3zLDNg.s:109891  .debug_str:0000000000010658 .LASF10027
     /tmp/cc3zLDNg.s:9814   .text.lpddr4_manual_training:00000000000005ae .LBB36
     /tmp/cc3zLDNg.s:10216  .text.lpddr4_manual_training:000000000000096a .LBE36
     /tmp/cc3zLDNg.s:106379  .debug_str:0000000000002347 .LASF10028
     /tmp/cc3zLDNg.s:9821   .text.lpddr4_manual_training:00000000000005b6 .LBB37
     /tmp/cc3zLDNg.s:10204  .text.lpddr4_manual_training:0000000000000952 .LBE37
     /tmp/cc3zLDNg.s:122763  .debug_str:000000000004448e .LASF10029
     /tmp/cc3zLDNg.s:107589  .debug_str:0000000000007393 .LASF10030
     /tmp/cc3zLDNg.s:120637  .debug_str:000000000003b36b .LASF10031
     /tmp/cc3zLDNg.s:9889   .text.lpddr4_manual_training:0000000000000664 .LBB38
     /tmp/cc3zLDNg.s:10125  .text.lpddr4_manual_training:0000000000000890 .LBE38
     /tmp/cc3zLDNg.s:9965   .text.lpddr4_manual_training:0000000000000724 .LBB39
     /tmp/cc3zLDNg.s:10090  .text.lpddr4_manual_training:0000000000000840 .LBE39
     /tmp/cc3zLDNg.s:10325  .text.lpddr4_manual_training:0000000000000a60 .LBB41
     /tmp/cc3zLDNg.s:11221  .text.lpddr4_manual_training:00000000000012c8 .LBE41
     /tmp/cc3zLDNg.s:109837  .debug_str:0000000000010367 .LASF10032
     /tmp/cc3zLDNg.s:109839  .debug_str:0000000000010372 .LASF10033
     /tmp/cc3zLDNg.s:117871  .debug_str:000000000003039d .LASF10034
     /tmp/cc3zLDNg.s:122505  .debug_str:0000000000043025 .LASF10035
     /tmp/cc3zLDNg.s:10822  .text.lpddr4_manual_training:0000000000000f1e .LBB43
     /tmp/cc3zLDNg.s:10874  .text.lpddr4_manual_training:0000000000000f98 .LBE43
     /tmp/cc3zLDNg.s:10875  .text.lpddr4_manual_training:0000000000000f98 .LBB44
     /tmp/cc3zLDNg.s:10940  .text.lpddr4_manual_training:0000000000001030 .LBE44
     /tmp/cc3zLDNg.s:11133  .text.lpddr4_manual_training:000000000000120e .LBB45
     /tmp/cc3zLDNg.s:11172  .text.lpddr4_manual_training:0000000000001268 .LBE45
     /tmp/cc3zLDNg.s:106641  .debug_str:0000000000003431 .LASF10037
     /tmp/cc3zLDNg.s:9201   .text.mode_register_masked_write_x5:0000000000000000 .LFB41
     /tmp/cc3zLDNg.s:9255   .text.mode_register_masked_write_x5:000000000000005c .LFE41
     /tmp/cc3zLDNg.s:122269  .debug_str:0000000000041d74 .LASF10036
     /tmp/cc3zLDNg.s:125195  .debug_str:000000000004e1ff .LASF10038
     /tmp/cc3zLDNg.s:9103   .text.mode_register_masked_write:0000000000000000 .LFB40
     /tmp/cc3zLDNg.s:9195   .text.mode_register_masked_write:00000000000000b8 .LFE40
     /tmp/cc3zLDNg.s:112833  .debug_str:000000000001bed3 .LASF10039
     /tmp/cc3zLDNg.s:9002   .text.ddr_manual_addcmd_refclk_offset:0000000000000000 .LFB39
     /tmp/cc3zLDNg.s:9097   .text.ddr_manual_addcmd_refclk_offset:00000000000000c6 .LFE39
     /tmp/cc3zLDNg.s:109781  .debug_str:000000000001002f .LASF10040
     /tmp/cc3zLDNg.s:111237  .debug_str:00000000000158b7 .LASF10041
     /tmp/cc3zLDNg.s:8775   .text.config_ddr_io_pull_up_downs_rpc_bits:0000000000000000 .LFB38
     /tmp/cc3zLDNg.s:8940   .text.config_ddr_io_pull_up_downs_rpc_bits:00000000000001aa .LFE38
     /tmp/cc3zLDNg.s:110931  .debug_str:0000000000014637 .LASF10042
     /tmp/cc3zLDNg.s:8684   .text.bclk_sclk_offset:0000000000000000 .LFB37
     /tmp/cc3zLDNg.s:8769   .text.bclk_sclk_offset:000000000000007e .LFE37
     /tmp/cc3zLDNg.s:109009  .debug_str:000000000000d3f3 .LASF10043
     /tmp/cc3zLDNg.s:116725  .debug_str:000000000002baf1 .LASF10044
     /tmp/cc3zLDNg.s:8596   .text.use_software_bclk_sclk_training:0000000000000000 .LFB36
     /tmp/cc3zLDNg.s:8678   .text.use_software_bclk_sclk_training:0000000000000078 .LFE36
     /tmp/cc3zLDNg.s:109943  .debug_str:000000000001087a .LASF10096
     /tmp/cc3zLDNg.s:8478   .text.setup_ddr_segments:0000000000000000 .LFB35
     /tmp/cc3zLDNg.s:8590   .text.setup_ddr_segments:00000000000000de .LFE35
     /tmp/cc3zLDNg.s:113245  .debug_str:000000000001d923 .LASF10045
     /tmp/cc3zLDNg.s:124809  .debug_str:000000000004c86f .LASF10063
     /tmp/cc3zLDNg.s:5672   .text.init_ddrc:0000000000000000 .LFB34
     /tmp/cc3zLDNg.s:8471   .text.init_ddrc:0000000000001c24 .LFE34
     /tmp/cc3zLDNg.s:106385  .debug_str:00000000000023a0 .LASF10046
     /tmp/cc3zLDNg.s:4996   .text.MTC_test:0000000000000000 .LFB33
     /tmp/cc3zLDNg.s:5666   .text.MTC_test:0000000000000742 .LFE33
     /tmp/cc3zLDNg.s:109633  .debug_str:000000000000f651 .LASF10047
     /tmp/cc3zLDNg.s:123019  .debug_str:0000000000045487 .LASF10048
     /tmp/cc3zLDNg.s:117443  .debug_str:000000000002e6a9 .LASF10049
     /tmp/cc3zLDNg.s:121851  .debug_str:0000000000040398 .LASF10050
     /tmp/cc3zLDNg.s:125663  .debug_str:00000000000502d2 .LASF10051
     /tmp/cc3zLDNg.s:5127   .text.MTC_test:000000000000012e .LBB32
     /tmp/cc3zLDNg.s:5643   .text.MTC_test:000000000000071c .LBE32
     /tmp/cc3zLDNg.s:110915  .debug_str:000000000001453a .LASF10052
     /tmp/cc3zLDNg.s:116675  .debug_str:000000000002b7f7 .LASF10053
     /tmp/cc3zLDNg.s:4621   .text.write_calibration_using_mtc:0000000000000000 .LFB32
     /tmp/cc3zLDNg.s:4990   .text.write_calibration_using_mtc:000000000000036a .LFE32
     /tmp/cc3zLDNg.s:116493  .debug_str:000000000002ac8c .LASF10054
     /tmp/cc3zLDNg.s:121733  .debug_str:000000000003fc4e .LASF10055
     /tmp/cc3zLDNg.s:117351  .debug_str:000000000002e176 .LASF10056
     /tmp/cc3zLDNg.s:125601  .debug_str:000000000004fe54 .LASF10057
     /tmp/cc3zLDNg.s:109171  .debug_str:000000000000de27 .LASF10058
     /tmp/cc3zLDNg.s:4525   .text.set_write_calib:0000000000000000 .LFB31
     /tmp/cc3zLDNg.s:4615   .text.set_write_calib:00000000000000ca .LFE31
     /tmp/cc3zLDNg.s:118995  .debug_str:0000000000034cf8 .LASF10059
     /tmp/cc3zLDNg.s:121605  .debug_str:000000000003f39a .LASF10060
     /tmp/cc3zLDNg.s:118133  .debug_str:000000000003149a .LASF10061
     /tmp/cc3zLDNg.s:112505  .debug_str:000000000001aac2 .LASF10062
     /tmp/cc3zLDNg.s:4361   .text.load_dq:0000000000000000 .LFB30
     /tmp/cc3zLDNg.s:4519   .text.load_dq:0000000000000176 .LFE30
     /tmp/cc3zLDNg.s:116577  .debug_str:000000000002b218 .LASF10064
     /tmp/cc3zLDNg.s:4273   .text.ddr_off_mode:0000000000000000 .LFB29
     /tmp/cc3zLDNg.s:4355   .text.ddr_off_mode:00000000000000b4 .LFE29
     /tmp/cc3zLDNg.s:125565  .debug_str:000000000004fc41 .LASF10065
     /tmp/cc3zLDNg.s:4054   .text.set_ddr_rpc_regs:0000000000000000 .LFB28
     /tmp/cc3zLDNg.s:4267   .text.set_ddr_rpc_regs:00000000000001ec .LFE28
     /tmp/cc3zLDNg.s:119101  .debug_str:00000000000353a6 .LASF10066
     /tmp/cc3zLDNg.s:4005   .text.set_ddr_mode_reg_and_vs_bits:0000000000000000 .LFB27
     /tmp/cc3zLDNg.s:4048   .text.set_ddr_mode_reg_and_vs_bits:000000000000004e .LFE27
     /tmp/cc3zLDNg.s:111409  .debug_str:0000000000016413 .LASF10067
     /tmp/cc3zLDNg.s:3976   .text.get_num_lanes:0000000000000000 .LFB26
     /tmp/cc3zLDNg.s:3999   .text.get_num_lanes:0000000000000018 .LFE26
     /tmp/cc3zLDNg.s:118287  .debug_str:0000000000031e9f .LASF10068
     /tmp/cc3zLDNg.s:123987  .debug_str:000000000004924f .LASF10069
     /tmp/cc3zLDNg.s:160    .text.ddr_setup:0000000000000000 .LFB25
     /tmp/cc3zLDNg.s:3970   .text.ddr_setup:0000000000002602 .LFE25
     /tmp/cc3zLDNg.s:125397  .debug_str:000000000004ef6d .LASF10070
     /tmp/cc3zLDNg.s:115543  .debug_str:0000000000026edd .LASF10071
     /tmp/cc3zLDNg.s:106121  .debug_str:0000000000001094 .LASF10072
     /tmp/cc3zLDNg.s:112635  .debug_str:000000000001b2ee .LASF10073
     /tmp/cc3zLDNg.s:125237  .debug_str:000000000004e511 .LASF10074
     /tmp/cc3zLDNg.s:112087  .debug_str:0000000000019026 .LASF10075
     /tmp/cc3zLDNg.s:255    .text.ddr_setup:000000000000004a .LBB4
     /tmp/cc3zLDNg.s:264    .text.ddr_setup:0000000000000056 .LBE4
     /tmp/cc3zLDNg.s:117907  .debug_str:000000000003064e .LASF10076
     /tmp/cc3zLDNg.s:843    .text.ddr_setup:0000000000000674 .LBB5
     /tmp/cc3zLDNg.s:875    .text.ddr_setup:00000000000006be .LBE5
     /tmp/cc3zLDNg.s:1128   .text.ddr_setup:000000000000093c .LBB6
     /tmp/cc3zLDNg.s:2155   .text.ddr_setup:00000000000012fe .LBE6
     /tmp/cc3zLDNg.s:1132   .text.ddr_setup:0000000000000948 .LBB7
     /tmp/cc3zLDNg.s:1319   .text.ddr_setup:0000000000000afc .LBE7
     /tmp/cc3zLDNg.s:122769  .debug_str:00000000000444dc .LASF10077
     /tmp/cc3zLDNg.s:119089  .debug_str:0000000000035315 .LASF10078
     /tmp/cc3zLDNg.s:122009  .debug_str:0000000000040d23 .LASF10079
     /tmp/cc3zLDNg.s:125179  .debug_str:000000000004e149 .LASF10080
     /tmp/cc3zLDNg.s:1149   .text.ddr_setup:0000000000000976 .LBB8
     /tmp/cc3zLDNg.s:1318   .text.ddr_setup:0000000000000afc .LBE8
     /tmp/cc3zLDNg.s:1155   .text.ddr_setup:000000000000097c .LBB9
     /tmp/cc3zLDNg.s:1307   .text.ddr_setup:0000000000000ae2 .LBE9
     /tmp/cc3zLDNg.s:1268   .text.ddr_setup:0000000000000a88 .LBB10
     /tmp/cc3zLDNg.s:1306   .text.ddr_setup:0000000000000ae2 .LBE10
     /tmp/cc3zLDNg.s:1326   .text.ddr_setup:0000000000000b0c .LBB11
     /tmp/cc3zLDNg.s:2154   .text.ddr_setup:00000000000012fe .LBE11
     /tmp/cc3zLDNg.s:124591  .debug_str:000000000004b9ea .LASF10081
     /tmp/cc3zLDNg.s:1429   .text.ddr_setup:0000000000000c12 .LBB12
     /tmp/cc3zLDNg.s:1978   .text.ddr_setup:000000000000111c .LBE12
     /tmp/cc3zLDNg.s:1441   .text.ddr_setup:0000000000000c2e .LBB13
     /tmp/cc3zLDNg.s:1893   .text.ddr_setup:000000000000104a .LBE13
     /tmp/cc3zLDNg.s:1468   .text.ddr_setup:0000000000000c6a .LBB15
     /tmp/cc3zLDNg.s:1870   .text.ddr_setup:0000000000001026 .LBE15
     /tmp/cc3zLDNg.s:1475   .text.ddr_setup:0000000000000c72 .LBB16
     /tmp/cc3zLDNg.s:1858   .text.ddr_setup:000000000000100e .LBE16
     /tmp/cc3zLDNg.s:1543   .text.ddr_setup:0000000000000d20 .LBB17
     /tmp/cc3zLDNg.s:1779   .text.ddr_setup:0000000000000f4c .LBE17
     /tmp/cc3zLDNg.s:1619   .text.ddr_setup:0000000000000de0 .LBB18
     /tmp/cc3zLDNg.s:1744   .text.ddr_setup:0000000000000efc .LBE18
     /tmp/cc3zLDNg.s:122853  .debug_str:000000000004497a .LASF10082
     /tmp/cc3zLDNg.s:118309  .debug_str:0000000000031fce .LASF10083
     /tmp/cc3zLDNg.s:2561   .text.ddr_setup:0000000000001726 .LBB21
     /tmp/cc3zLDNg.s:2959   .text.ddr_setup:0000000000001abc .LBE21
     /tmp/cc3zLDNg.s:2576   .text.ddr_setup:0000000000001750 .LBB22
     /tmp/cc3zLDNg.s:2770   .text.ddr_setup:00000000000018fe .LBE22
     /tmp/cc3zLDNg.s:123075  .debug_str:0000000000045878 .LASF10084
     /tmp/cc3zLDNg.s:105991  .debug_str:00000000000007e2 .LASF10085
     /tmp/cc3zLDNg.s:122667  .debug_str:0000000000043d98 .LASF10086
     /tmp/cc3zLDNg.s:110199  .debug_str:00000000000116e2 .LASF10087
     /tmp/cc3zLDNg.s:2705   .text.ddr_setup:0000000000001870 .LBB23
     /tmp/cc3zLDNg.s:2758   .text.ddr_setup:00000000000018e8 .LBE23
     /tmp/cc3zLDNg.s:3039   .text.ddr_setup:0000000000001b7c .LBB25
     /tmp/cc3zLDNg.s:3067   .text.ddr_setup:0000000000001bbe .LBE25
     /tmp/cc3zLDNg.s:3223   .text.ddr_setup:0000000000001d72 .LBB26
     /tmp/cc3zLDNg.s:3550   .text.ddr_setup:0000000000002218 .LBE26
     /tmp/cc3zLDNg.s:3874   .text.ddr_setup:0000000000002564 .LBB27
     /tmp/cc3zLDNg.s:3883   .text.ddr_setup:0000000000002570 .LBE27
     /tmp/cc3zLDNg.s:121933  .debug_str:00000000000408b9 .LASF10097
     /tmp/cc3zLDNg.s:87     .text.ddr_state_machine:0000000000000000 .LFB24
     /tmp/cc3zLDNg.s:154    .text.ddr_state_machine:0000000000000084 .LFE24
     /tmp/cc3zLDNg.s:106081  .debug_str:0000000000000db8 .LASF10088
     /tmp/cc3zLDNg.s:108133  .debug_str:000000000000975f .LASF10089
     /tmp/cc3zLDNg.s:109327  .debug_str:000000000000e669 .LASF10090
     /tmp/cc3zLDNg.s:117709  .debug_str:000000000002f8d9 .LASF10098
     /tmp/cc3zLDNg.s:13     .text.delay:0000000000000000 .LFB23
     /tmp/cc3zLDNg.s:66     .text.delay:0000000000000040 .LFE23
     /tmp/cc3zLDNg.s:123897  .debug_str:0000000000048c39 .LASF10091
     /tmp/cc3zLDNg.s:25     .text.delay:000000000000000c .LBB2
     /tmp/cc3zLDNg.s:34     .text.delay:0000000000000018 .LBE2
     /tmp/cc3zLDNg.s:43     .text.delay:0000000000000024 .LBB3
     /tmp/cc3zLDNg.s:52     .text.delay:0000000000000030 .LBE3
     /tmp/cc3zLDNg.s:13257  .debug_info:0000000000000000 .Ldebug_info0
     /tmp/cc3zLDNg.s:1447   .text.ddr_setup:0000000000000c34 .LBB14
     /tmp/cc3zLDNg.s:1875   .text.ddr_setup:000000000000102e .LBE14
     /tmp/cc3zLDNg.s:1888   .text.ddr_setup:0000000000001048 .LBB19
     /tmp/cc3zLDNg.s:1892   .text.ddr_setup:000000000000104a .LBE19
     /tmp/cc3zLDNg.s:2553   .text.ddr_setup:000000000000171c .LBB20
     /tmp/cc3zLDNg.s:2978   .text.ddr_setup:0000000000001ae8 .LBE20
     /tmp/cc3zLDNg.s:2982   .text.ddr_setup:0000000000001aec .LBB24
     /tmp/cc3zLDNg.s:2987   .text.ddr_setup:0000000000001afa .LBE24
     /tmp/cc3zLDNg.s:4670   .text.write_calibration_using_mtc:000000000000005e .LBB28
     /tmp/cc3zLDNg.s:4924   .text.write_calibration_using_mtc:00000000000002f6 .LBE28
     /tmp/cc3zLDNg.s:4938   .text.write_calibration_using_mtc:0000000000000316 .LBB31
     /tmp/cc3zLDNg.s:4944   .text.write_calibration_using_mtc:0000000000000318 .LBE31
     /tmp/cc3zLDNg.s:4836   .text.write_calibration_using_mtc:0000000000000242 .LBB29
     /tmp/cc3zLDNg.s:4923   .text.write_calibration_using_mtc:00000000000002f6 .LBE29
     /tmp/cc3zLDNg.s:4939   .text.write_calibration_using_mtc:0000000000000316 .LBB30
     /tmp/cc3zLDNg.s:4943   .text.write_calibration_using_mtc:0000000000000318 .LBE30
     /tmp/cc3zLDNg.s:9793   .text.lpddr4_manual_training:0000000000000578 .LBB35
     /tmp/cc3zLDNg.s:10221  .text.lpddr4_manual_training:0000000000000972 .LBE35
     /tmp/cc3zLDNg.s:10234  .text.lpddr4_manual_training:000000000000098c .LBB40
     /tmp/cc3zLDNg.s:10238  .text.lpddr4_manual_training:000000000000098e .LBE40
     /tmp/cc3zLDNg.s:10377  .text.lpddr4_manual_training:0000000000000ad6 .LBB42
     /tmp/cc3zLDNg.s:11209  .text.lpddr4_manual_training:00000000000012ba .LBE42
     /tmp/cc3zLDNg.s:11216  .text.lpddr4_manual_training:00000000000012c6 .LBB46
     /tmp/cc3zLDNg.s:11220  .text.lpddr4_manual_training:00000000000012c8 .LBE46
     /tmp/cc3zLDNg.s:11429  .text.non_lpddr4_address_cmd_training:000000000000004e .LBB47
     /tmp/cc3zLDNg.s:12186  .text.non_lpddr4_address_cmd_training:0000000000000780 .LBE47
     /tmp/cc3zLDNg.s:12194  .text.non_lpddr4_address_cmd_training:000000000000078c .LBB50
     /tmp/cc3zLDNg.s:12198  .text.non_lpddr4_address_cmd_training:000000000000078e .LBE50
     /tmp/cc3zLDNg.s:12268  .text.ddr3_address_cmd_training:000000000000006e .LBB51
     /tmp/cc3zLDNg.s:13131  .text.ddr3_address_cmd_training:0000000000000888 .LBE51
     /tmp/cc3zLDNg.s:13139  .text.ddr3_address_cmd_training:0000000000000894 .LBB57
     /tmp/cc3zLDNg.s:13143  .text.ddr3_address_cmd_training:0000000000000896 .LBE57
     /tmp/cc3zLDNg.s:87196  .debug_macro:0000000000000000 .Ldebug_macro2
     /tmp/cc3zLDNg.s:112917  .debug_str:000000000001c38e .LASF324
     /tmp/cc3zLDNg.s:123225  .debug_str:000000000004619b .LASF325
     /tmp/cc3zLDNg.s:109081  .debug_str:000000000000d8c1 .LASF326
     /tmp/cc3zLDNg.s:117051  .debug_str:000000000002cf73 .LASF327
     /tmp/cc3zLDNg.s:113621  .debug_str:000000000001f1d6 .LASF328
     /tmp/cc3zLDNg.s:88173  .debug_macro:0000000000000000 .Ldebug_macro3
     /tmp/cc3zLDNg.s:88193  .debug_macro:0000000000000000 .Ldebug_macro4
     /tmp/cc3zLDNg.s:111727  .debug_str:00000000000177c9 .LASF343
     /tmp/cc3zLDNg.s:88225  .debug_macro:0000000000000000 .Ldebug_macro5
     /tmp/cc3zLDNg.s:88239  .debug_macro:0000000000000000 .Ldebug_macro6
     /tmp/cc3zLDNg.s:88307  .debug_macro:0000000000000000 .Ldebug_macro7
     /tmp/cc3zLDNg.s:88336  .debug_macro:0000000000000000 .Ldebug_macro8
     /tmp/cc3zLDNg.s:117469  .debug_str:000000000002e874 .LASF384
     /tmp/cc3zLDNg.s:88365  .debug_macro:0000000000000000 .Ldebug_macro9
     /tmp/cc3zLDNg.s:88529  .debug_macro:0000000000000000 .Ldebug_macro10
     /tmp/cc3zLDNg.s:88543  .debug_macro:0000000000000000 .Ldebug_macro11
     /tmp/cc3zLDNg.s:119605  .debug_str:00000000000376c9 .LASF443
     /tmp/cc3zLDNg.s:88575  .debug_macro:0000000000000000 .Ldebug_macro12
     /tmp/cc3zLDNg.s:88619  .debug_macro:0000000000000000 .Ldebug_macro13
     /tmp/cc3zLDNg.s:88645  .debug_macro:0000000000000000 .Ldebug_macro14
     /tmp/cc3zLDNg.s:88656  .debug_macro:0000000000000000 .Ldebug_macro15
     /tmp/cc3zLDNg.s:88700  .debug_macro:0000000000000000 .Ldebug_macro16
     /tmp/cc3zLDNg.s:108471  .debug_str:000000000000ae81 .LASF537
     /tmp/cc3zLDNg.s:88879  .debug_macro:0000000000000000 .Ldebug_macro17
     /tmp/cc3zLDNg.s:89247  .debug_macro:0000000000000000 .Ldebug_macro18
     /tmp/cc3zLDNg.s:89258  .debug_macro:0000000000000000 .Ldebug_macro19
     /tmp/cc3zLDNg.s:109367  .debug_str:000000000000e8de .LASF660
     /tmp/cc3zLDNg.s:107231  .debug_str:0000000000005b33 .LASF661
     /tmp/cc3zLDNg.s:124313  .debug_str:000000000004a80c .LASF662
     /tmp/cc3zLDNg.s:89284  .debug_macro:0000000000000000 .Ldebug_macro20
     /tmp/cc3zLDNg.s:118007  .debug_str:0000000000030cb3 .LASF665
     /tmp/cc3zLDNg.s:89301  .debug_macro:0000000000000000 .Ldebug_macro21
     /tmp/cc3zLDNg.s:121327  .debug_str:000000000003e0a4 .LASF668
     /tmp/cc3zLDNg.s:89312  .debug_macro:0000000000000000 .Ldebug_macro22
     /tmp/cc3zLDNg.s:89323  .debug_macro:0000000000000000 .Ldebug_macro23
     /tmp/cc3zLDNg.s:109927  .debug_str:00000000000107cc .LASF688
     /tmp/cc3zLDNg.s:89379  .debug_macro:0000000000000000 .Ldebug_macro24
     /tmp/cc3zLDNg.s:89396  .debug_macro:0000000000000000 .Ldebug_macro25
     /tmp/cc3zLDNg.s:118511  .debug_str:0000000000032c7d .LASF706
     /tmp/cc3zLDNg.s:118731  .debug_str:0000000000033b69 .LASF707
     /tmp/cc3zLDNg.s:89440  .debug_macro:0000000000000000 .Ldebug_macro26
     /tmp/cc3zLDNg.s:116609  .debug_str:000000000002b429 .LASF718
     /tmp/cc3zLDNg.s:106723  .debug_str:0000000000003937 .LASF719
     /tmp/cc3zLDNg.s:89475  .debug_macro:0000000000000000 .Ldebug_macro27
     /tmp/cc3zLDNg.s:89486  .debug_macro:0000000000000000 .Ldebug_macro28
     /tmp/cc3zLDNg.s:89521  .debug_macro:0000000000000000 .Ldebug_macro29
     /tmp/cc3zLDNg.s:116101  .debug_str:0000000000029252 .LASF764
     /tmp/cc3zLDNg.s:89622  .debug_macro:0000000000000000 .Ldebug_macro30
     /tmp/cc3zLDNg.s:89639  .debug_macro:0000000000000000 .Ldebug_macro31
     /tmp/cc3zLDNg.s:115589  .debug_str:0000000000027135 .LASF778
     /tmp/cc3zLDNg.s:111151  .debug_str:000000000001536d .LASF779
     /tmp/cc3zLDNg.s:89671  .debug_macro:0000000000000000 .Ldebug_macro32
     /tmp/cc3zLDNg.s:89685  .debug_macro:0000000000000000 .Ldebug_macro33
     /tmp/cc3zLDNg.s:116297  .debug_str:000000000002a0b6 .LASF832
     /tmp/cc3zLDNg.s:89837  .debug_macro:0000000000000000 .Ldebug_macro34
     /tmp/cc3zLDNg.s:112699  .debug_str:000000000001b6bc .LASF838
     /tmp/cc3zLDNg.s:89857  .debug_macro:0000000000000000 .Ldebug_macro35
     /tmp/cc3zLDNg.s:89979  .debug_macro:0000000000000000 .Ldebug_macro36
     /tmp/cc3zLDNg.s:112259  .debug_str:00000000000199e2 .LASF937
     /tmp/cc3zLDNg.s:90191  .debug_macro:0000000000000000 .Ldebug_macro37
     /tmp/cc3zLDNg.s:90202  .debug_macro:0000000000000000 .Ldebug_macro38
     /tmp/cc3zLDNg.s:92001  .debug_macro:0000000000000000 .Ldebug_macro39
     /tmp/cc3zLDNg.s:113509  .debug_str:000000000001ea6c .LASF1560
     /tmp/cc3zLDNg.s:92072  .debug_macro:0000000000000000 .Ldebug_macro40
     /tmp/cc3zLDNg.s:123731  .debug_str:000000000004819c .LASF3751
     /tmp/cc3zLDNg.s:98647  .debug_macro:0000000000000000 .Ldebug_macro41
     /tmp/cc3zLDNg.s:98664  .debug_macro:0000000000000000 .Ldebug_macro42
     /tmp/cc3zLDNg.s:98687  .debug_macro:0000000000000000 .Ldebug_macro43
     /tmp/cc3zLDNg.s:98704  .debug_macro:0000000000000000 .Ldebug_macro44
     /tmp/cc3zLDNg.s:98733  .debug_macro:0000000000000000 .Ldebug_macro45
     /tmp/cc3zLDNg.s:98792  .debug_macro:0000000000000000 .Ldebug_macro46
     /tmp/cc3zLDNg.s:98815  .debug_macro:0000000000000000 .Ldebug_macro47
     /tmp/cc3zLDNg.s:98874  .debug_macro:0000000000000000 .Ldebug_macro48
     /tmp/cc3zLDNg.s:101633  .debug_macro:0000000000000000 .Ldebug_macro49
     /tmp/cc3zLDNg.s:101677  .debug_macro:0000000000000000 .Ldebug_macro50
     /tmp/cc3zLDNg.s:101763  .debug_macro:0000000000000000 .Ldebug_macro51
     /tmp/cc3zLDNg.s:101792  .debug_macro:0000000000000000 .Ldebug_macro52
     /tmp/cc3zLDNg.s:101851  .debug_macro:0000000000000000 .Ldebug_macro53
     /tmp/cc3zLDNg.s:101913  .debug_macro:0000000000000000 .Ldebug_macro54
     /tmp/cc3zLDNg.s:101975  .debug_macro:0000000000000000 .Ldebug_macro55
     /tmp/cc3zLDNg.s:102037  .debug_macro:0000000000000000 .Ldebug_macro56
     /tmp/cc3zLDNg.s:102099  .debug_macro:0000000000000000 .Ldebug_macro57
     /tmp/cc3zLDNg.s:102161  .debug_macro:0000000000000000 .Ldebug_macro58
     /tmp/cc3zLDNg.s:102217  .debug_macro:0000000000000000 .Ldebug_macro59
     /tmp/cc3zLDNg.s:102273  .debug_macro:0000000000000000 .Ldebug_macro60
     /tmp/cc3zLDNg.s:102305  .debug_macro:0000000000000000 .Ldebug_macro61
     /tmp/cc3zLDNg.s:102325  .debug_macro:0000000000000000 .Ldebug_macro62
     /tmp/cc3zLDNg.s:102357  .debug_macro:0000000000000000 .Ldebug_macro63
     /tmp/cc3zLDNg.s:102389  .debug_macro:0000000000000000 .Ldebug_macro64
     /tmp/cc3zLDNg.s:102409  .debug_macro:0000000000000000 .Ldebug_macro65
     /tmp/cc3zLDNg.s:102429  .debug_macro:0000000000000000 .Ldebug_macro66
     /tmp/cc3zLDNg.s:102461  .debug_macro:0000000000000000 .Ldebug_macro67
     /tmp/cc3zLDNg.s:102475  .debug_macro:0000000000000000 .Ldebug_macro68
     /tmp/cc3zLDNg.s:102576  .debug_macro:0000000000000000 .Ldebug_macro69
     /tmp/cc3zLDNg.s:102593  .debug_macro:0000000000000000 .Ldebug_macro70
     /tmp/cc3zLDNg.s:102631  .debug_macro:0000000000000000 .Ldebug_macro71
     /tmp/cc3zLDNg.s:102654  .debug_macro:0000000000000000 .Ldebug_macro72
     /tmp/cc3zLDNg.s:102782  .debug_macro:0000000000000000 .Ldebug_macro73
     /tmp/cc3zLDNg.s:102796  .debug_macro:0000000000000000 .Ldebug_macro74
     /tmp/cc3zLDNg.s:102810  .debug_macro:0000000000000000 .Ldebug_macro75
     /tmp/cc3zLDNg.s:102866  .debug_macro:0000000000000000 .Ldebug_macro76
     /tmp/cc3zLDNg.s:103981  .debug_macro:0000000000000000 .Ldebug_macro77
     /tmp/cc3zLDNg.s:104013  .debug_macro:0000000000000000 .Ldebug_macro78
     /tmp/cc3zLDNg.s:104033  .debug_macro:0000000000000000 .Ldebug_macro79
     /tmp/cc3zLDNg.s:104077  .debug_macro:0000000000000000 .Ldebug_macro80
     /tmp/cc3zLDNg.s:104124  .debug_macro:0000000000000000 .Ldebug_macro81
     /tmp/cc3zLDNg.s:104171  .debug_macro:0000000000000000 .Ldebug_macro82
     /tmp/cc3zLDNg.s:104206  .debug_macro:0000000000000000 .Ldebug_macro83
     /tmp/cc3zLDNg.s:104229  .debug_macro:0000000000000000 .Ldebug_macro84
     /tmp/cc3zLDNg.s:105975  .debug_str:00000000000006d9 .LASF5545
     /tmp/cc3zLDNg.s:104246  .debug_macro:0000000000000000 .Ldebug_macro85
     /tmp/cc3zLDNg.s:109935  .debug_str:0000000000010834 .LASF5700
     /tmp/cc3zLDNg.s:104713  .debug_macro:0000000000000000 .Ldebug_macro86
     /tmp/cc3zLDNg.s:104730  .debug_macro:0000000000000000 .Ldebug_macro87
     /tmp/cc3zLDNg.s:104744  .debug_macro:0000000000000000 .Ldebug_macro88
     /tmp/cc3zLDNg.s:105061  .debug_macro:0000000000000000 .Ldebug_macro89
     /tmp/cc3zLDNg.s:105081  .debug_macro:0000000000000000 .Ldebug_macro90
     /tmp/cc3zLDNg.s:117549  .debug_str:000000000002ede1 .LASF5856
     /tmp/cc3zLDNg.s:105203  .debug_macro:0000000000000000 .Ldebug_macro91
     /tmp/cc3zLDNg.s:105265  .debug_macro:0000000000000000 .Ldebug_macro92
     /tmp/cc3zLDNg.s:116937  .debug_str:000000000002c873 .LASF5878
     /tmp/cc3zLDNg.s:105276  .debug_macro:0000000000000000 .Ldebug_macro93
     /tmp/cc3zLDNg.s:105305  .debug_macro:0000000000000000 .Ldebug_macro94
     /tmp/cc3zLDNg.s:120889  .debug_str:000000000003c3bb .LASF5903
     /tmp/cc3zLDNg.s:105358  .debug_macro:0000000000000000 .Ldebug_macro95
     /tmp/cc3zLDNg.s:125193  .debug_str:000000000004e1ee .LASF5923
     /tmp/cc3zLDNg.s:105420  .debug_macro:0000000000000000 .Ldebug_macro96
     /tmp/cc3zLDNg.s:105488  .debug_macro:0000000000000000 .Ldebug_macro97
     /tmp/cc3zLDNg.s:105511  .debug_macro:0000000000000000 .Ldebug_macro98
     /tmp/cc3zLDNg.s:105591  .debug_macro:0000000000000000 .Ldebug_macro99
     /tmp/cc3zLDNg.s:105722  .debug_macro:0000000000000000 .Ldebug_macro100
     /tmp/cc3zLDNg.s:105742  .debug_macro:0000000000000000 .Ldebug_macro101
     /tmp/cc3zLDNg.s:106747  .debug_str:0000000000003b43 .LASF6026
     /tmp/cc3zLDNg.s:105756  .debug_macro:0000000000000000 .Ldebug_macro102
     /tmp/cc3zLDNg.s:105800  .debug_macro:0000000000000000 .Ldebug_macro103
     /tmp/cc3zLDNg.s:125609  .debug_str:000000000004feeb .LASF6062
     /tmp/cc3zLDNg.s:125539  .debug_str:000000000004fa6a .LASF6063
     /tmp/cc3zLDNg.s:123827  .debug_str:00000000000487f9 .LASF6064
     /tmp/cc3zLDNg.s:124611  .debug_str:000000000004bb62 .LASF6065
     /tmp/cc3zLDNg.s:110897  .debug_str:0000000000014445 .LASF0
     /tmp/cc3zLDNg.s:118113  .debug_str:000000000003134e .LASF1
     /tmp/cc3zLDNg.s:115149  .debug_str:0000000000025928 .LASF2
     /tmp/cc3zLDNg.s:115225  .debug_str:0000000000025d82 .LASF3
     /tmp/cc3zLDNg.s:109357  .debug_str:000000000000e85e .LASF4
     /tmp/cc3zLDNg.s:109549  .debug_str:000000000000f181 .LASF5
     /tmp/cc3zLDNg.s:120821  .debug_str:000000000003bf11 .LASF6
     /tmp/cc3zLDNg.s:108233  .debug_str:0000000000009ee7 .LASF7
     /tmp/cc3zLDNg.s:106479  .debug_str:0000000000002993 .LASF8
     /tmp/cc3zLDNg.s:106141  .debug_str:00000000000011a4 .LASF9
     /tmp/cc3zLDNg.s:120323  .debug_str:000000000003a2e2 .LASF10
     /tmp/cc3zLDNg.s:124153  .debug_str:0000000000049daf .LASF11
     /tmp/cc3zLDNg.s:117793  .debug_str:000000000002fe71 .LASF12
     /tmp/cc3zLDNg.s:113287  .debug_str:000000000001db5b .LASF13
     /tmp/cc3zLDNg.s:109089  .debug_str:000000000000d91f .LASF14
     /tmp/cc3zLDNg.s:108265  .debug_str:000000000000a0df .LASF15
     /tmp/cc3zLDNg.s:123197  .debug_str:0000000000045fed .LASF16
     /tmp/cc3zLDNg.s:121465  .debug_str:000000000003e9b7 .LASF17
     /tmp/cc3zLDNg.s:112093  .debug_str:000000000001905f .LASF18
     /tmp/cc3zLDNg.s:124103  .debug_str:0000000000049a85 .LASF19
     /tmp/cc3zLDNg.s:123817  .debug_str:0000000000048779 .LASF20
     /tmp/cc3zLDNg.s:124745  .debug_str:000000000004c4ac .LASF21
     /tmp/cc3zLDNg.s:107545  .debug_str:0000000000007089 .LASF22
     /tmp/cc3zLDNg.s:109481  .debug_str:000000000000ef17 .LASF23
     /tmp/cc3zLDNg.s:122555  .debug_str:0000000000043309 .LASF24
     /tmp/cc3zLDNg.s:120745  .debug_str:000000000003b9be .LASF25
     /tmp/cc3zLDNg.s:108991  .debug_str:000000000000d2a7 .LASF26
     /tmp/cc3zLDNg.s:107987  .debug_str:0000000000008d62 .LASF27
     /tmp/cc3zLDNg.s:122423  .debug_str:0000000000042a21 .LASF28
     /tmp/cc3zLDNg.s:120617  .debug_str:000000000003b212 .LASF29
     /tmp/cc3zLDNg.s:111777  .debug_str:0000000000017b2b .LASF30
     /tmp/cc3zLDNg.s:119679  .debug_str:0000000000037b42 .LASF31
     /tmp/cc3zLDNg.s:107663  .debug_str:000000000000784d .LASF32
     /tmp/cc3zLDNg.s:117197  .debug_str:000000000002d834 .LASF33
     /tmp/cc3zLDNg.s:116853  .debug_str:000000000002c295 .LASF34
     /tmp/cc3zLDNg.s:108811  .debug_str:000000000000c683 .LASF35
     /tmp/cc3zLDNg.s:111139  .debug_str:00000000000152a7 .LASF36
     /tmp/cc3zLDNg.s:115999  .debug_str:0000000000028bce .LASF37
     /tmp/cc3zLDNg.s:125961  .debug_str:0000000000051599 .LASF38
     /tmp/cc3zLDNg.s:114999  .debug_str:0000000000024f75 .LASF39
     /tmp/cc3zLDNg.s:116211  .debug_str:00000000000299f2 .LASF40
     /tmp/cc3zLDNg.s:111099  .debug_str:00000000000150e3 .LASF41
     /tmp/cc3zLDNg.s:107405  .debug_str:000000000000660a .LASF42
     /tmp/cc3zLDNg.s:121247  .debug_str:000000000003dbe3 .LASF43
     /tmp/cc3zLDNg.s:106635  .debug_str:00000000000033cb .LASF44
     /tmp/cc3zLDNg.s:122285  .debug_str:0000000000041e90 .LASF45
     /tmp/cc3zLDNg.s:107375  .debug_str:000000000000640d .LASF46
     /tmp/cc3zLDNg.s:120741  .debug_str:000000000003b987 .LASF47
     /tmp/cc3zLDNg.s:117509  .debug_str:000000000002eb7d .LASF48
     /tmp/cc3zLDNg.s:113555  .debug_str:000000000001eda0 .LASF49
     /tmp/cc3zLDNg.s:125425  .debug_str:000000000004f126 .LASF50
     /tmp/cc3zLDNg.s:107615  .debug_str:000000000000753a .LASF51
     /tmp/cc3zLDNg.s:112191  .debug_str:0000000000019584 .LASF52
     /tmp/cc3zLDNg.s:119419  .debug_str:0000000000036992 .LASF53
     /tmp/cc3zLDNg.s:106313  .debug_str:0000000000001e96 .LASF54
     /tmp/cc3zLDNg.s:108943  .debug_str:000000000000cfc9 .LASF55
     /tmp/cc3zLDNg.s:123815  .debug_str:0000000000048750 .LASF56
     /tmp/cc3zLDNg.s:122169  .debug_str:000000000004173f .LASF57
     /tmp/cc3zLDNg.s:125049  .debug_str:000000000004d8c7 .LASF58
     /tmp/cc3zLDNg.s:123419  .debug_str:0000000000046d85 .LASF59
     /tmp/cc3zLDNg.s:117471  .debug_str:000000000002e883 .LASF60
     /tmp/cc3zLDNg.s:123495  .debug_str:0000000000047340 .LASF61
     /tmp/cc3zLDNg.s:116343  .debug_str:000000000002a37e .LASF62
     /tmp/cc3zLDNg.s:122055  .debug_str:000000000004107b .LASF63
     /tmp/cc3zLDNg.s:115653  .debug_str:0000000000027556 .LASF64
     /tmp/cc3zLDNg.s:117089  .debug_str:000000000002d1e4 .LASF65
     /tmp/cc3zLDNg.s:118537  .debug_str:0000000000032dd0 .LASF66
     /tmp/cc3zLDNg.s:113609  .debug_str:000000000001f129 .LASF67
     /tmp/cc3zLDNg.s:123557  .debug_str:00000000000476e8 .LASF68
     /tmp/cc3zLDNg.s:121135  .debug_str:000000000003d411 .LASF69
     /tmp/cc3zLDNg.s:125963  .debug_str:00000000000515b2 .LASF70
     /tmp/cc3zLDNg.s:111689  .debug_str:00000000000175a7 .LASF71
     /tmp/cc3zLDNg.s:106421  .debug_str:00000000000025cf .LASF72
     /tmp/cc3zLDNg.s:124053  .debug_str:00000000000496d4 .LASF73
     /tmp/cc3zLDNg.s:115549  .debug_str:0000000000026f0a .LASF74
     /tmp/cc3zLDNg.s:122237  .debug_str:0000000000041b69 .LASF75
     /tmp/cc3zLDNg.s:114827  .debug_str:000000000002442c .LASF76
     /tmp/cc3zLDNg.s:108033  .debug_str:00000000000090a0 .LASF77
     /tmp/cc3zLDNg.s:118783  .debug_str:0000000000033f13 .LASF78
     /tmp/cc3zLDNg.s:116739  .debug_str:000000000002bbb5 .LASF79
     /tmp/cc3zLDNg.s:118277  .debug_str:0000000000031e04 .LASF80
     /tmp/cc3zLDNg.s:110871  .debug_str:0000000000014283 .LASF81
     /tmp/cc3zLDNg.s:108209  .debug_str:0000000000009cdf .LASF82
     /tmp/cc3zLDNg.s:108245  .debug_str:0000000000009fd9 .LASF83
     /tmp/cc3zLDNg.s:110027  .debug_str:0000000000010d1b .LASF84
     /tmp/cc3zLDNg.s:117143  .debug_str:000000000002d50a .LASF85
     /tmp/cc3zLDNg.s:118959  .debug_str:0000000000034ae9 .LASF86
     /tmp/cc3zLDNg.s:115201  .debug_str:0000000000025c15 .LASF87
     /tmp/cc3zLDNg.s:124447  .debug_str:000000000004b0fa .LASF88
     /tmp/cc3zLDNg.s:107473  .debug_str:0000000000006aff .LASF89
     /tmp/cc3zLDNg.s:113241  .debug_str:000000000001d8fa .LASF90
     /tmp/cc3zLDNg.s:112471  .debug_str:000000000001a86d .LASF91
     /tmp/cc3zLDNg.s:114837  .debug_str:00000000000244ee .LASF92
     /tmp/cc3zLDNg.s:124475  .debug_str:000000000004b256 .LASF93
     /tmp/cc3zLDNg.s:124929  .debug_str:000000000004d139 .LASF94
     /tmp/cc3zLDNg.s:125783  .debug_str:0000000000050a3a .LASF95
     /tmp/cc3zLDNg.s:114403  .debug_str:000000000002290b .LASF96
     /tmp/cc3zLDNg.s:109363  .debug_str:000000000000e893 .LASF97
     /tmp/cc3zLDNg.s:118779  .debug_str:0000000000033ed8 .LASF98
     /tmp/cc3zLDNg.s:120867  .debug_str:000000000003c207 .LASF99
     /tmp/cc3zLDNg.s:120249  .debug_str:0000000000039e11 .LASF100
     /tmp/cc3zLDNg.s:106605  .debug_str:00000000000031fc .LASF101
     /tmp/cc3zLDNg.s:117319  .debug_str:000000000002dfbf .LASF102
     /tmp/cc3zLDNg.s:108999  .debug_str:000000000000d348 .LASF103
     /tmp/cc3zLDNg.s:117181  .debug_str:000000000002d77b .LASF104
     /tmp/cc3zLDNg.s:115069  .debug_str:000000000002542f .LASF105
     /tmp/cc3zLDNg.s:116969  .debug_str:000000000002ca09 .LASF106
     /tmp/cc3zLDNg.s:107015  .debug_str:0000000000004dcf .LASF107
     /tmp/cc3zLDNg.s:119879  .debug_str:0000000000038849 .LASF108
     /tmp/cc3zLDNg.s:118221  .debug_str:0000000000031aaa .LASF109
     /tmp/cc3zLDNg.s:122257  .debug_str:0000000000041c97 .LASF110
     /tmp/cc3zLDNg.s:109163  .debug_str:000000000000ddc5 .LASF111
     /tmp/cc3zLDNg.s:120681  .debug_str:000000000003b5a1 .LASF112
     /tmp/cc3zLDNg.s:106041  .debug_str:0000000000000b23 .LASF113
     /tmp/cc3zLDNg.s:122743  .debug_str:0000000000044349 .LASF114
     /tmp/cc3zLDNg.s:124229  .debug_str:000000000004a2ce .LASF115
     /tmp/cc3zLDNg.s:121187  .debug_str:000000000003d810 .LASF116
     /tmp/cc3zLDNg.s:110621  .debug_str:00000000000131cc .LASF117
     /tmp/cc3zLDNg.s:111207  .debug_str:00000000000156b2 .LASF118
     /tmp/cc3zLDNg.s:119873  .debug_str:0000000000038801 .LASF119
     /tmp/cc3zLDNg.s:117513  .debug_str:000000000002ebb1 .LASF120
     /tmp/cc3zLDNg.s:109959  .debug_str:0000000000010990 .LASF121
     /tmp/cc3zLDNg.s:111459  .debug_str:000000000001669e .LASF122
     /tmp/cc3zLDNg.s:110153  .debug_str:0000000000011388 .LASF123
     /tmp/cc3zLDNg.s:112419  .debug_str:000000000001a5a6 .LASF124
     /tmp/cc3zLDNg.s:106131  .debug_str:00000000000010fc .LASF125
     /tmp/cc3zLDNg.s:122051  .debug_str:000000000004103b .LASF126
     /tmp/cc3zLDNg.s:121673  .debug_str:000000000003f851 .LASF127
     /tmp/cc3zLDNg.s:120861  .debug_str:000000000003c195 .LASF128
     /tmp/cc3zLDNg.s:116547  .debug_str:000000000002b008 .LASF129
     /tmp/cc3zLDNg.s:121539  .debug_str:000000000003ee9a .LASF130
     /tmp/cc3zLDNg.s:110337  .debug_str:0000000000011f35 .LASF131
     /tmp/cc3zLDNg.s:114567  .debug_str:00000000000232b4 .LASF132
     /tmp/cc3zLDNg.s:116635  .debug_str:000000000002b5dd .LASF133
     /tmp/cc3zLDNg.s:110721  .debug_str:0000000000013910 .LASF134
     /tmp/cc3zLDNg.s:123967  .debug_str:0000000000049130 .LASF135
     /tmp/cc3zLDNg.s:112127  .debug_str:0000000000019168 .LASF136
     /tmp/cc3zLDNg.s:117585  .debug_str:000000000002f066 .LASF137
     /tmp/cc3zLDNg.s:113479  .debug_str:000000000001e832 .LASF138
     /tmp/cc3zLDNg.s:119947  .debug_str:0000000000038cc7 .LASF139
     /tmp/cc3zLDNg.s:110881  .debug_str:000000000001433c .LASF140
     /tmp/cc3zLDNg.s:125077  .debug_str:000000000004daf0 .LASF141
     /tmp/cc3zLDNg.s:107139  .debug_str:000000000000552e .LASF142
     /tmp/cc3zLDNg.s:115357  .debug_str:0000000000026527 .LASF143
     /tmp/cc3zLDNg.s:110391  .debug_str:000000000001226f .LASF144
     /tmp/cc3zLDNg.s:108917  .debug_str:000000000000cdaa .LASF145
     /tmp/cc3zLDNg.s:109969  .debug_str:00000000000109dc .LASF146
     /tmp/cc3zLDNg.s:110787  .debug_str:0000000000013d55 .LASF147
     /tmp/cc3zLDNg.s:106617  .debug_str:0000000000003288 .LASF148
     /tmp/cc3zLDNg.s:118275  .debug_str:0000000000031df0 .LASF149
     /tmp/cc3zLDNg.s:124753  .debug_str:000000000004c4dd .LASF150
     /tmp/cc3zLDNg.s:112519  .debug_str:000000000001ab45 .LASF151
     /tmp/cc3zLDNg.s:115495  .debug_str:0000000000026b72 .LASF152
     /tmp/cc3zLDNg.s:108187  .debug_str:0000000000009b3c .LASF153
     /tmp/cc3zLDNg.s:122547  .debug_str:00000000000432bc .LASF154
     /tmp/cc3zLDNg.s:110751  .debug_str:0000000000013b3d .LASF155
     /tmp/cc3zLDNg.s:124027  .debug_str:00000000000494ee .LASF156
     /tmp/cc3zLDNg.s:117333  .debug_str:000000000002e06a .LASF157
     /tmp/cc3zLDNg.s:107205  .debug_str:000000000000599a .LASF158
     /tmp/cc3zLDNg.s:107469  .debug_str:0000000000006a7d .LASF159
     /tmp/cc3zLDNg.s:125379  .debug_str:000000000004ee7e .LASF160
     /tmp/cc3zLDNg.s:107961  .debug_str:0000000000008ba3 .LASF161
     /tmp/cc3zLDNg.s:124853  .debug_str:000000000004cbfa .LASF162
     /tmp/cc3zLDNg.s:110465  .debug_str:00000000000127ff .LASF163
     /tmp/cc3zLDNg.s:111359  .debug_str:0000000000016066 .LASF164
     /tmp/cc3zLDNg.s:124585  .debug_str:000000000004b9a9 .LASF165
     /tmp/cc3zLDNg.s:118607  .debug_str:000000000003322e .LASF166
     /tmp/cc3zLDNg.s:110559  .debug_str:0000000000012d8a .LASF167
     /tmp/cc3zLDNg.s:106409  .debug_str:00000000000024c8 .LASF168
     /tmp/cc3zLDNg.s:117565  .debug_str:000000000002ef15 .LASF169
     /tmp/cc3zLDNg.s:120959  .debug_str:000000000003c812 .LASF170
     /tmp/cc3zLDNg.s:119365  .debug_str:00000000000365d4 .LASF171
     /tmp/cc3zLDNg.s:118051  .debug_str:0000000000030f9a .LASF172
     /tmp/cc3zLDNg.s:108537  .debug_str:000000000000b320 .LASF173
     /tmp/cc3zLDNg.s:121143  .debug_str:000000000003d4a2 .LASF174
     /tmp/cc3zLDNg.s:118533  .debug_str:0000000000032da1 .LASF175
     /tmp/cc3zLDNg.s:110795  .debug_str:0000000000013db1 .LASF176
     /tmp/cc3zLDNg.s:110713  .debug_str:00000000000138a3 .LASF177
     /tmp/cc3zLDNg.s:120219  .debug_str:0000000000039d2a .LASF178
     /tmp/cc3zLDNg.s:108501  .debug_str:000000000000b0d4 .LASF179
     /tmp/cc3zLDNg.s:119393  .debug_str:00000000000367c9 .LASF180
     /tmp/cc3zLDNg.s:110835  .debug_str:000000000001403a .LASF181
     /tmp/cc3zLDNg.s:124985  .debug_str:000000000004d48e .LASF182
     /tmp/cc3zLDNg.s:108263  .debug_str:000000000000a0c8 .LASF183
     /tmp/cc3zLDNg.s:124157  .debug_str:0000000000049dd0 .LASF184
     /tmp/cc3zLDNg.s:114719  .debug_str:0000000000023c66 .LASF185
     /tmp/cc3zLDNg.s:111679  .debug_str:00000000000174f8 .LASF186
     /tmp/cc3zLDNg.s:115647  .debug_str:00000000000274b7 .LASF187
     /tmp/cc3zLDNg.s:107069  .debug_str:000000000000511e .LASF188
     /tmp/cc3zLDNg.s:106937  .debug_str:0000000000004808 .LASF189
     /tmp/cc3zLDNg.s:110695  .debug_str:000000000001375d .LASF190
     /tmp/cc3zLDNg.s:125625  .debug_str:000000000004ffdd .LASF191
     /tmp/cc3zLDNg.s:121767  .debug_str:000000000003fea2 .LASF192
     /tmp/cc3zLDNg.s:113805  .debug_str:000000000001ff2a .LASF193
     /tmp/cc3zLDNg.s:106943  .debug_str:0000000000004898 .LASF194
     /tmp/cc3zLDNg.s:122139  .debug_str:0000000000041583 .LASF195
     /tmp/cc3zLDNg.s:123673  .debug_str:0000000000047dfb .LASF196
     /tmp/cc3zLDNg.s:114903  .debug_str:00000000000248ef .LASF197
     /tmp/cc3zLDNg.s:105939  .debug_str:0000000000000456 .LASF198
     /tmp/cc3zLDNg.s:106629  .debug_str:000000000000336a .LASF199
     /tmp/cc3zLDNg.s:119311  .debug_str:00000000000361d0 .LASF200
     /tmp/cc3zLDNg.s:117755  .debug_str:000000000002fbb2 .LASF201
     /tmp/cc3zLDNg.s:124401  .debug_str:000000000004ade6 .LASF202
     /tmp/cc3zLDNg.s:120623  .debug_str:000000000003b273 .LASF203
     /tmp/cc3zLDNg.s:107147  .debug_str:000000000000559e .LASF204
     /tmp/cc3zLDNg.s:124363  .debug_str:000000000004ab6f .LASF205
     /tmp/cc3zLDNg.s:115055  .debug_str:000000000002536c .LASF206
     /tmp/cc3zLDNg.s:122747  .debug_str:00000000000443a9 .LASF207
     /tmp/cc3zLDNg.s:113587  .debug_str:000000000001efe7 .LASF208
     /tmp/cc3zLDNg.s:116923  .debug_str:000000000002c79f .LASF209
     /tmp/cc3zLDNg.s:109643  .debug_str:000000000000f693 .LASF210
     /tmp/cc3zLDNg.s:109283  .debug_str:000000000000e40b .LASF211
     /tmp/cc3zLDNg.s:125753  .debug_str:00000000000507f1 .LASF212
     /tmp/cc3zLDNg.s:122863  .debug_str:00000000000449f7 .LASF213
     /tmp/cc3zLDNg.s:111867  .debug_str:00000000000181c4 .LASF214
     /tmp/cc3zLDNg.s:115349  .debug_str:0000000000026492 .LASF215
     /tmp/cc3zLDNg.s:113573  .debug_str:000000000001eeaa .LASF216
     /tmp/cc3zLDNg.s:111637  .debug_str:0000000000017227 .LASF217
     /tmp/cc3zLDNg.s:119261  .debug_str:0000000000035ed1 .LASF218
     /tmp/cc3zLDNg.s:108867  .debug_str:000000000000c9e4 .LASF219
     /tmp/cc3zLDNg.s:114677  .debug_str:0000000000023a1c .LASF220
     /tmp/cc3zLDNg.s:125537  .debug_str:000000000004fa51 .LASF221
     /tmp/cc3zLDNg.s:121709  .debug_str:000000000003fab5 .LASF222
     /tmp/cc3zLDNg.s:110985  .debug_str:00000000000149ad .LASF223
     /tmp/cc3zLDNg.s:123339  .debug_str:0000000000046904 .LASF224
     /tmp/cc3zLDNg.s:125243  .debug_str:000000000004e54b .LASF225
     /tmp/cc3zLDNg.s:112489  .debug_str:000000000001a9c8 .LASF226
     /tmp/cc3zLDNg.s:121629  .debug_str:000000000003f5a3 .LASF227
     /tmp/cc3zLDNg.s:115343  .debug_str:000000000002641d .LASF228
     /tmp/cc3zLDNg.s:120247  .debug_str:0000000000039df6 .LASF229
     /tmp/cc3zLDNg.s:108253  .debug_str:000000000000a045 .LASF230
     /tmp/cc3zLDNg.s:108543  .debug_str:000000000000b3a5 .LASF231
     /tmp/cc3zLDNg.s:112631  .debug_str:000000000001b2a4 .LASF232
     /tmp/cc3zLDNg.s:110177  .debug_str:0000000000011507 .LASF233
     /tmp/cc3zLDNg.s:107215  .debug_str:0000000000005a48 .LASF234
     /tmp/cc3zLDNg.s:121271  .debug_str:000000000003ddaf .LASF235
     /tmp/cc3zLDNg.s:118337  .debug_str:0000000000032129 .LASF236
     /tmp/cc3zLDNg.s:109849  .debug_str:00000000000103ef .LASF237
     /tmp/cc3zLDNg.s:109479  .debug_str:000000000000ef00 .LASF238
     /tmp/cc3zLDNg.s:120199  .debug_str:0000000000039bf5 .LASF239
     /tmp/cc3zLDNg.s:111981  .debug_str:0000000000018930 .LASF240
     /tmp/cc3zLDNg.s:113443  .debug_str:000000000001e5d1 .LASF241
     /tmp/cc3zLDNg.s:107433  .debug_str:00000000000067d7 .LASF242
     /tmp/cc3zLDNg.s:120141  .debug_str:00000000000398f1 .LASF243
     /tmp/cc3zLDNg.s:123507  .debug_str:00000000000473d2 .LASF244
     /tmp/cc3zLDNg.s:119557  .debug_str:00000000000373bd .LASF245
     /tmp/cc3zLDNg.s:111959  .debug_str:00000000000187e2 .LASF246
     /tmp/cc3zLDNg.s:122499  .debug_str:0000000000042fc7 .LASF247
     /tmp/cc3zLDNg.s:118147  .debug_str:0000000000031524 .LASF248
     /tmp/cc3zLDNg.s:119553  .debug_str:0000000000037392 .LASF249
     /tmp/cc3zLDNg.s:113519  .debug_str:000000000001eb06 .LASF250
     /tmp/cc3zLDNg.s:124459  .debug_str:000000000004b1b9 .LASF251
     /tmp/cc3zLDNg.s:112629  .debug_str:000000000001b290 .LASF252
     /tmp/cc3zLDNg.s:120107  .debug_str:0000000000039665 .LASF253
     /tmp/cc3zLDNg.s:107283  .debug_str:0000000000005e5f .LASF254
     /tmp/cc3zLDNg.s:121173  .debug_str:000000000003d6e2 .LASF255
     /tmp/cc3zLDNg.s:107509  .debug_str:0000000000006d6f .LASF256
     /tmp/cc3zLDNg.s:107803  .debug_str:00000000000080f3 .LASF257
     /tmp/cc3zLDNg.s:124791  .debug_str:000000000004c76b .LASF258
     /tmp/cc3zLDNg.s:122599  .debug_str:00000000000438de .LASF259
     /tmp/cc3zLDNg.s:118605  .debug_str:00000000000331ef .LASF260
     /tmp/cc3zLDNg.s:113625  .debug_str:000000000001f219 .LASF261
     /tmp/cc3zLDNg.s:123781  .debug_str:0000000000048492 .LASF262
     /tmp/cc3zLDNg.s:121345  .debug_str:000000000003e20e .LASF263
     /tmp/cc3zLDNg.s:117123  .debug_str:000000000002d3f5 .LASF264
     /tmp/cc3zLDNg.s:108787  .debug_str:000000000000c50b .LASF265
     /tmp/cc3zLDNg.s:117739  .debug_str:000000000002fa94 .LASF266
     /tmp/cc3zLDNg.s:118519  .debug_str:0000000000032cf3 .LASF267
     /tmp/cc3zLDNg.s:110685  .debug_str:0000000000013679 .LASF268
     /tmp/cc3zLDNg.s:116209  .debug_str:00000000000299dd .LASF269
     /tmp/cc3zLDNg.s:118641  .debug_str:00000000000334ae .LASF270
     /tmp/cc3zLDNg.s:110703  .debug_str:0000000000013836 .LASF271
     /tmp/cc3zLDNg.s:124975  .debug_str:000000000004d402 .LASF272
     /tmp/cc3zLDNg.s:110895  .debug_str:000000000001441e .LASF273
     /tmp/cc3zLDNg.s:108619  .debug_str:000000000000b96d .LASF274
     /tmp/cc3zLDNg.s:120649  .debug_str:000000000003b3fe .LASF275
     /tmp/cc3zLDNg.s:115915  .debug_str:000000000002865d .LASF276
     /tmp/cc3zLDNg.s:106031  .debug_str:0000000000000aa4 .LASF277
     /tmp/cc3zLDNg.s:119923  .debug_str:0000000000038ade .LASF278
     /tmp/cc3zLDNg.s:118743  .debug_str:0000000000033c25 .LASF279
     /tmp/cc3zLDNg.s:125111  .debug_str:000000000004dcc5 .LASF280
     /tmp/cc3zLDNg.s:116833  .debug_str:000000000002c1a1 .LASF281
     /tmp/cc3zLDNg.s:122265  .debug_str:0000000000041d21 .LASF282
     /tmp/cc3zLDNg.s:106265  .debug_str:0000000000001ae2 .LASF283
     /tmp/cc3zLDNg.s:126075  .debug_str:0000000000051d63 .LASF284
     /tmp/cc3zLDNg.s:118759  .debug_str:0000000000033d5d .LASF285
     /tmp/cc3zLDNg.s:118527  .debug_str:0000000000032d57 .LASF286
     /tmp/cc3zLDNg.s:111631  .debug_str:0000000000017187 .LASF287
     /tmp/cc3zLDNg.s:125747  .debug_str:00000000000507aa .LASF288
     /tmp/cc3zLDNg.s:124361  .debug_str:000000000004ab58 .LASF289
     /tmp/cc3zLDNg.s:111887  .debug_str:000000000001835b .LASF290
     /tmp/cc3zLDNg.s:108189  .debug_str:0000000000009b50 .LASF291
     /tmp/cc3zLDNg.s:121321  .debug_str:000000000003e054 .LASF292
     /tmp/cc3zLDNg.s:123211  .debug_str:00000000000460c3 .LASF293
     /tmp/cc3zLDNg.s:120011  .debug_str:000000000003902c .LASF294
     /tmp/cc3zLDNg.s:107715  .debug_str:0000000000007b7f .LASF295
     /tmp/cc3zLDNg.s:116445  .debug_str:000000000002a95b .LASF296
     /tmp/cc3zLDNg.s:107679  .debug_str:0000000000007985 .LASF297
     /tmp/cc3zLDNg.s:122183  .debug_str:0000000000041811 .LASF298
     /tmp/cc3zLDNg.s:108617  .debug_str:000000000000b94e .LASF299
     /tmp/cc3zLDNg.s:122371  .debug_str:000000000004260c .LASF300
     /tmp/cc3zLDNg.s:111323  .debug_str:0000000000015e2a .LASF301
     /tmp/cc3zLDNg.s:122303  .debug_str:0000000000041fbd .LASF302
     /tmp/cc3zLDNg.s:124067  .debug_str:0000000000049818 .LASF303
     /tmp/cc3zLDNg.s:115739  .debug_str:0000000000027ba4 .LASF304
     /tmp/cc3zLDNg.s:120781  .debug_str:000000000003bc1c .LASF305
     /tmp/cc3zLDNg.s:118803  .debug_str:0000000000034046 .LASF306
     /tmp/cc3zLDNg.s:114859  .debug_str:000000000002463c .LASF307
     /tmp/cc3zLDNg.s:124393  .debug_str:000000000004ad9c .LASF308
     /tmp/cc3zLDNg.s:124409  .debug_str:000000000004ae8d .LASF309
     /tmp/cc3zLDNg.s:118175  .debug_str:0000000000031753 .LASF310
     /tmp/cc3zLDNg.s:107737  .debug_str:0000000000007cfc .LASF311
     /tmp/cc3zLDNg.s:116605  .debug_str:000000000002b400 .LASF312
     /tmp/cc3zLDNg.s:120643  .debug_str:000000000003b3b4 .LASF313
     /tmp/cc3zLDNg.s:118965  .debug_str:0000000000034b28 .LASF314
     /tmp/cc3zLDNg.s:119853  .debug_str:00000000000386e2 .LASF315
     /tmp/cc3zLDNg.s:106107  .debug_str:0000000000000f6d .LASF316
     /tmp/cc3zLDNg.s:113461  .debug_str:000000000001e70b .LASF317
     /tmp/cc3zLDNg.s:114683  .debug_str:0000000000023a68 .LASF318
     /tmp/cc3zLDNg.s:113989  .debug_str:0000000000020cd2 .LASF319
     /tmp/cc3zLDNg.s:124663  .debug_str:000000000004bea2 .LASF320
     /tmp/cc3zLDNg.s:125359  .debug_str:000000000004ed77 .LASF321
     /tmp/cc3zLDNg.s:118345  .debug_str:00000000000321bd .LASF322
     /tmp/cc3zLDNg.s:111499  .debug_str:0000000000016901 .LASF323
     /tmp/cc3zLDNg.s:112417  .debug_str:000000000001a590 .LASF329
     /tmp/cc3zLDNg.s:119715  .debug_str:0000000000037dc3 .LASF330
     /tmp/cc3zLDNg.s:116823  .debug_str:000000000002c139 .LASF331
     /tmp/cc3zLDNg.s:110989  .debug_str:00000000000149d1 .LASF332
     /tmp/cc3zLDNg.s:120413  .debug_str:000000000003a760 .LASF333
     /tmp/cc3zLDNg.s:108931  .debug_str:000000000000ceff .LASF334
     /tmp/cc3zLDNg.s:122973  .debug_str:00000000000451dc .LASF335
     /tmp/cc3zLDNg.s:112899  .debug_str:000000000001c24e .LASF336
     /tmp/cc3zLDNg.s:111941  .debug_str:00000000000186c5 .LASF337
     /tmp/cc3zLDNg.s:123141  .debug_str:0000000000045c58 .LASF338
     /tmp/cc3zLDNg.s:112475  .debug_str:000000000001a8c2 .LASF339
     /tmp/cc3zLDNg.s:110923  .debug_str:000000000001458e .LASF340
     /tmp/cc3zLDNg.s:109289  .debug_str:000000000000e45d .LASF341
     /tmp/cc3zLDNg.s:122467  .debug_str:0000000000042da4 .LASF342
     /tmp/cc3zLDNg.s:124041  .debug_str:0000000000049634 .LASF344
     /tmp/cc3zLDNg.s:114771  .debug_str:0000000000023fd6 .LASF345
     /tmp/cc3zLDNg.s:119959  .debug_str:0000000000038dc0 .LASF346
     /tmp/cc3zLDNg.s:119741  .debug_str:0000000000037fc2 .LASF347
     /tmp/cc3zLDNg.s:117445  .debug_str:000000000002e6ae .LASF348
     /tmp/cc3zLDNg.s:107353  .debug_str:000000000000625d .LASF349
     /tmp/cc3zLDNg.s:121785  .debug_str:000000000003ffdd .LASF350
     /tmp/cc3zLDNg.s:105995  .debug_str:00000000000007fb .LASF351
     /tmp/cc3zLDNg.s:111169  .debug_str:0000000000015473 .LASF352
     /tmp/cc3zLDNg.s:113569  .debug_str:000000000001ee61 .LASF353
     /tmp/cc3zLDNg.s:109795  .debug_str:0000000000010106 .LASF354
     /tmp/cc3zLDNg.s:111251  .debug_str:0000000000015994 .LASF355
     /tmp/cc3zLDNg.s:116721  .debug_str:000000000002bac9 .LASF356
     /tmp/cc3zLDNg.s:121989  .debug_str:0000000000040c1f .LASF357
     /tmp/cc3zLDNg.s:122441  .debug_str:0000000000042bca .LASF358
     /tmp/cc3zLDNg.s:120491  .debug_str:000000000003ab1b .LASF359
     /tmp/cc3zLDNg.s:111361  .debug_str:000000000001607a .LASF360
     /tmp/cc3zLDNg.s:112343  .debug_str:000000000001a06e .LASF361
     /tmp/cc3zLDNg.s:115483  .debug_str:0000000000026af0 .LASF362
     /tmp/cc3zLDNg.s:117811  .debug_str:000000000002ff82 .LASF363
     /tmp/cc3zLDNg.s:109249  .debug_str:000000000000e1c8 .LASF364
     /tmp/cc3zLDNg.s:112985  .debug_str:000000000001c7c9 .LASF365
     /tmp/cc3zLDNg.s:112601  .debug_str:000000000001b033 .LASF366
     /tmp/cc3zLDNg.s:109157  .debug_str:000000000000dd79 .LASF367
     /tmp/cc3zLDNg.s:112789  .debug_str:000000000001bbe3 .LASF368
     /tmp/cc3zLDNg.s:122461  .debug_str:0000000000042d4c .LASF369
     /tmp/cc3zLDNg.s:125855  .debug_str:0000000000050e7b .LASF370
     /tmp/cc3zLDNg.s:106011  .debug_str:0000000000000937 .LASF371
     /tmp/cc3zLDNg.s:124233  .debug_str:000000000004a307 .LASF372
     /tmp/cc3zLDNg.s:118837  .debug_str:000000000003424b .LASF373
     /tmp/cc3zLDNg.s:116559  .debug_str:000000000002b0f7 .LASF374
     /tmp/cc3zLDNg.s:115015  .debug_str:0000000000025065 .LASF375
     /tmp/cc3zLDNg.s:119543  .debug_str:0000000000037317 .LASF376
     /tmp/cc3zLDNg.s:117483  .debug_str:000000000002e961 .LASF377
     /tmp/cc3zLDNg.s:112437  .debug_str:000000000001a6bb .LASF378
     /tmp/cc3zLDNg.s:124011  .debug_str:00000000000493ef .LASF379
     /tmp/cc3zLDNg.s:111861  .debug_str:0000000000018159 .LASF380
     /tmp/cc3zLDNg.s:115415  .debug_str:000000000002678b .LASF381
     /tmp/cc3zLDNg.s:106319  .debug_str:0000000000001ee5 .LASF382
     /tmp/cc3zLDNg.s:124787  .debug_str:000000000004c71f .LASF383
     /tmp/cc3zLDNg.s:126033  .debug_str:0000000000051a9e .LASF385
     /tmp/cc3zLDNg.s:112297  .debug_str:0000000000019cd5 .LASF386
     /tmp/cc3zLDNg.s:115701  .debug_str:000000000002789a .LASF387
     /tmp/cc3zLDNg.s:121367  .debug_str:000000000003e362 .LASF388
     /tmp/cc3zLDNg.s:108021  .debug_str:0000000000008fae .LASF389
     /tmp/cc3zLDNg.s:124575  .debug_str:000000000004b914 .LASF390
     /tmp/cc3zLDNg.s:123991  .debug_str:000000000004928e .LASF391
     /tmp/cc3zLDNg.s:113861  .debug_str:0000000000020359 .LASF392
     /tmp/cc3zLDNg.s:112185  .debug_str:00000000000194f3 .LASF393
     /tmp/cc3zLDNg.s:111211  .debug_str:00000000000156e0 .LASF394
     /tmp/cc3zLDNg.s:123955  .debug_str:0000000000049071 .LASF395
     /tmp/cc3zLDNg.s:117223  .debug_str:000000000002d9a0 .LASF396
     /tmp/cc3zLDNg.s:122913  .debug_str:0000000000044d90 .LASF397
     /tmp/cc3zLDNg.s:121459  .debug_str:000000000003e96e .LASF398
     /tmp/cc3zLDNg.s:121905  .debug_str:00000000000406f2 .LASF399
     /tmp/cc3zLDNg.s:114937  .debug_str:0000000000024b2c .LASF400
     /tmp/cc3zLDNg.s:124969  .debug_str:000000000004d3bd .LASF401
     /tmp/cc3zLDNg.s:122289  .debug_str:0000000000041ec1 .LASF402
     /tmp/cc3zLDNg.s:118457  .debug_str:0000000000032958 .LASF403
     /tmp/cc3zLDNg.s:121591  .debug_str:000000000003f27d .LASF404
     /tmp/cc3zLDNg.s:109079  .debug_str:000000000000d8b7 .LASF405
     /tmp/cc3zLDNg.s:124455  .debug_str:000000000004b16a .LASF406
     /tmp/cc3zLDNg.s:115709  .debug_str:0000000000027914 .LASF407
     /tmp/cc3zLDNg.s:107667  .debug_str:00000000000078b7 .LASF408
     /tmp/cc3zLDNg.s:123343  .debug_str:0000000000046946 .LASF409
     /tmp/cc3zLDNg.s:110687  .debug_str:0000000000013691 .LASF410
     /tmp/cc3zLDNg.s:114039  .debug_str:0000000000021027 .LASF411
     /tmp/cc3zLDNg.s:118131  .debug_str:000000000003148d .LASF412
     /tmp/cc3zLDNg.s:107941  .debug_str:0000000000008a77 .LASF413
     /tmp/cc3zLDNg.s:113289  .debug_str:000000000001db6e .LASF414
     /tmp/cc3zLDNg.s:107981  .debug_str:0000000000008d2c .LASF415
     /tmp/cc3zLDNg.s:119171  .debug_str:0000000000035815 .LASF416
     /tmp/cc3zLDNg.s:116959  .debug_str:000000000002c9c9 .LASF417
     /tmp/cc3zLDNg.s:111899  .debug_str:0000000000018454 .LASF418
     /tmp/cc3zLDNg.s:112633  .debug_str:000000000001b2e3 .LASF419
     /tmp/cc3zLDNg.s:126047  .debug_str:0000000000051b9d .LASF420
     /tmp/cc3zLDNg.s:124549  .debug_str:000000000004b7c9 .LASF421
     /tmp/cc3zLDNg.s:119935  .debug_str:0000000000038bd3 .LASF422
     /tmp/cc3zLDNg.s:114559  .debug_str:0000000000023250 .LASF423
     /tmp/cc3zLDNg.s:107787  .debug_str:0000000000007fe7 .LASF424
     /tmp/cc3zLDNg.s:106823  .debug_str:000000000000407c .LASF425
     /tmp/cc3zLDNg.s:107049  .debug_str:0000000000004fb3 .LASF426
     /tmp/cc3zLDNg.s:124983  .debug_str:000000000004d47c .LASF427
     /tmp/cc3zLDNg.s:116181  .debug_str:0000000000029824 .LASF428
     /tmp/cc3zLDNg.s:122773  .debug_str:0000000000044514 .LASF429
     /tmp/cc3zLDNg.s:110107  .debug_str:0000000000011155 .LASF430
     /tmp/cc3zLDNg.s:122119  .debug_str:000000000004143c .LASF431
     /tmp/cc3zLDNg.s:120973  .debug_str:000000000003c936 .LASF432
     /tmp/cc3zLDNg.s:117453  .debug_str:000000000002e756 .LASF433
     /tmp/cc3zLDNg.s:115799  .debug_str:0000000000027f02 .LASF434
     /tmp/cc3zLDNg.s:109845  .debug_str:00000000000103ce .LASF435
     /tmp/cc3zLDNg.s:113053  .debug_str:000000000001cc3f .LASF436
     /tmp/cc3zLDNg.s:119559  .debug_str:00000000000373fb .LASF437
     /tmp/cc3zLDNg.s:115227  .debug_str:0000000000025d94 .LASF438
     /tmp/cc3zLDNg.s:106993  .debug_str:0000000000004be5 .LASF439
     /tmp/cc3zLDNg.s:115829  .debug_str:0000000000028064 .LASF440
     /tmp/cc3zLDNg.s:114537  .debug_str:00000000000230e9 .LASF441
     /tmp/cc3zLDNg.s:118901  .debug_str:0000000000034682 .LASF442
     /tmp/cc3zLDNg.s:122209  .debug_str:00000000000419d6 .LASF444
     /tmp/cc3zLDNg.s:111949  .debug_str:0000000000018761 .LASF445
     /tmp/cc3zLDNg.s:123253  .debug_str:00000000000463a2 .LASF446
     /tmp/cc3zLDNg.s:110087  .debug_str:0000000000011001 .LASF447
     /tmp/cc3zLDNg.s:106779  .debug_str:0000000000003d5e .LASF448
     /tmp/cc3zLDNg.s:110953  .debug_str:000000000001477e .LASF449
     /tmp/cc3zLDNg.s:123583  .debug_str:00000000000478b0 .LASF450
     /tmp/cc3zLDNg.s:112153  .debug_str:0000000000019344 .LASF451
     /tmp/cc3zLDNg.s:109873  .debug_str:0000000000010571 .LASF452
     /tmp/cc3zLDNg.s:117991  .debug_str:0000000000030bcc .LASF453
     /tmp/cc3zLDNg.s:121427  .debug_str:000000000003e74b .LASF454
     /tmp/cc3zLDNg.s:118661  .debug_str:0000000000033698 .LASF455
     /tmp/cc3zLDNg.s:118531  .debug_str:0000000000032d9b .LASF456
     /tmp/cc3zLDNg.s:110841  .debug_str:00000000000140cd .LASF457
     /tmp/cc3zLDNg.s:118777  .debug_str:0000000000033ec8 .LASF458
     /tmp/cc3zLDNg.s:117195  .debug_str:000000000002d82b .LASF459
     /tmp/cc3zLDNg.s:118863  .debug_str:00000000000343f5 .LASF460
     /tmp/cc3zLDNg.s:121443  .debug_str:000000000003e87a .LASF461
     /tmp/cc3zLDNg.s:112731  .debug_str:000000000001b8d8 .LASF462
     /tmp/cc3zLDNg.s:106371  .debug_str:00000000000022bb .LASF463
     /tmp/cc3zLDNg.s:116071  .debug_str:0000000000029038 .LASF464
     /tmp/cc3zLDNg.s:122503  .debug_str:000000000004301a .LASF465
     /tmp/cc3zLDNg.s:109647  .debug_str:000000000000f6b0 .LASF466
     /tmp/cc3zLDNg.s:113535  .debug_str:000000000001ec31 .LASF467
     /tmp/cc3zLDNg.s:105947  .debug_str:0000000000000536 .LASF468
     /tmp/cc3zLDNg.s:119339  .debug_str:00000000000363b8 .LASF469
     /tmp/cc3zLDNg.s:117009  .debug_str:000000000002cc14 .LASF470
     /tmp/cc3zLDNg.s:112925  .debug_str:000000000001c414 .LASF471
     /tmp/cc3zLDNg.s:112073  .debug_str:0000000000018f69 .LASF472
     /tmp/cc3zLDNg.s:124907  .debug_str:000000000004cf97 .LASF473
     /tmp/cc3zLDNg.s:108911  .debug_str:000000000000cd3d .LASF474
     /tmp/cc3zLDNg.s:119359  .debug_str:000000000003654a .LASF475
     /tmp/cc3zLDNg.s:112139  .debug_str:000000000001924c .LASF476
     /tmp/cc3zLDNg.s:109665  .debug_str:000000000000f802 .LASF477
     /tmp/cc3zLDNg.s:123943  .debug_str:0000000000048fae .LASF478
     /tmp/cc3zLDNg.s:107033  .debug_str:0000000000004eb1 .LASF479
     /tmp/cc3zLDNg.s:125219  .debug_str:000000000004e3f8 .LASF480
     /tmp/cc3zLDNg.s:122993  .debug_str:000000000004530e .LASF481
     /tmp/cc3zLDNg.s:125167  .debug_str:000000000004e05f .LASF482
     /tmp/cc3zLDNg.s:114139  .debug_str:0000000000021724 .LASF483
     /tmp/cc3zLDNg.s:123797  .debug_str:00000000000485e9 .LASF484
     /tmp/cc3zLDNg.s:124687  .debug_str:000000000004c000 .LASF485
     /tmp/cc3zLDNg.s:114301  .debug_str:000000000002212e .LASF486
     /tmp/cc3zLDNg.s:123349  .debug_str:0000000000046998 .LASF487
     /tmp/cc3zLDNg.s:112123  .debug_str:0000000000019148 .LASF488
     /tmp/cc3zLDNg.s:117905  .debug_str:0000000000030639 .LASF489
     /tmp/cc3zLDNg.s:114511  .debug_str:0000000000022ff6 .LASF490
     /tmp/cc3zLDNg.s:116135  .debug_str:00000000000294d6 .LASF491
     /tmp/cc3zLDNg.s:114033  .debug_str:0000000000020fae .LASF492
     /tmp/cc3zLDNg.s:114787  .debug_str:00000000000240db .LASF493
     /tmp/cc3zLDNg.s:106225  .debug_str:000000000000178c .LASF494
     /tmp/cc3zLDNg.s:116057  .debug_str:0000000000028f81 .LASF495
     /tmp/cc3zLDNg.s:109667  .debug_str:000000000000f822 .LASF496
     /tmp/cc3zLDNg.s:106877  .debug_str:0000000000004462 .LASF497
     /tmp/cc3zLDNg.s:114493  .debug_str:0000000000022e1a .LASF498
     /tmp/cc3zLDNg.s:122355  .debug_str:000000000004237d .LASF499
     /tmp/cc3zLDNg.s:119511  .debug_str:000000000003706f .LASF500
     /tmp/cc3zLDNg.s:113077  .debug_str:000000000001cd81 .LASF501
     /tmp/cc3zLDNg.s:109649  .debug_str:000000000000f6c0 .LASF502
     /tmp/cc3zLDNg.s:107447  .debug_str:000000000000689b .LASF503
     /tmp/cc3zLDNg.s:122565  .debug_str:00000000000433d9 .LASF504
     /tmp/cc3zLDNg.s:120035  .debug_str:00000000000391dc .LASF505
     /tmp/cc3zLDNg.s:122595  .debug_str:000000000004386a .LASF506
     /tmp/cc3zLDNg.s:121343  .debug_str:000000000003e1e2 .LASF507
     /tmp/cc3zLDNg.s:116077  .debug_str:000000000002908d .LASF508
     /tmp/cc3zLDNg.s:114973  .debug_str:0000000000024d93 .LASF509
     /tmp/cc3zLDNg.s:120633  .debug_str:000000000003b322 .LASF510
     /tmp/cc3zLDNg.s:123329  .debug_str:0000000000046869 .LASF511
     /tmp/cc3zLDNg.s:108579  .debug_str:000000000000b677 .LASF512
     /tmp/cc3zLDNg.s:106431  .debug_str:000000000000260d .LASF513
     /tmp/cc3zLDNg.s:124651  .debug_str:000000000004be06 .LASF514
     /tmp/cc3zLDNg.s:116927  .debug_str:000000000002c7bb .LASF515
     /tmp/cc3zLDNg.s:118427  .debug_str:00000000000326de .LASF516
     /tmp/cc3zLDNg.s:120277  .debug_str:0000000000039ff3 .LASF517
     /tmp/cc3zLDNg.s:106331  .debug_str:0000000000001fc6 .LASF518
     /tmp/cc3zLDNg.s:115165  .debug_str:0000000000025a41 .LASF519
     /tmp/cc3zLDNg.s:116201  .debug_str:000000000002992f .LASF520
     /tmp/cc3zLDNg.s:115173  .debug_str:0000000000025afa .LASF521
     /tmp/cc3zLDNg.s:118993  .debug_str:0000000000034cc1 .LASF522
     /tmp/cc3zLDNg.s:121745  .debug_str:000000000003fcd7 .LASF523
     /tmp/cc3zLDNg.s:125345  .debug_str:000000000004eca6 .LASF524
     /tmp/cc3zLDNg.s:111615  .debug_str:000000000001705f .LASF525
     /tmp/cc3zLDNg.s:117963  .debug_str:00000000000309ea .LASF526
     /tmp/cc3zLDNg.s:107529  .debug_str:0000000000006f58 .LASF527
     /tmp/cc3zLDNg.s:108507  .debug_str:000000000000b122 .LASF528
     /tmp/cc3zLDNg.s:109541  .debug_str:000000000000f12a .LASF529
     /tmp/cc3zLDNg.s:121337  .debug_str:000000000003e188 .LASF530
     /tmp/cc3zLDNg.s:113403  .debug_str:000000000001e28d .LASF531
     /tmp/cc3zLDNg.s:124089  .debug_str:00000000000499aa .LASF532
     /tmp/cc3zLDNg.s:114049  .debug_str:00000000000210e4 .LASF533
     /tmp/cc3zLDNg.s:109103  .debug_str:000000000000d9f9 .LASF534
     /tmp/cc3zLDNg.s:124209  .debug_str:000000000004a14c .LASF535
     /tmp/cc3zLDNg.s:114795  .debug_str:0000000000024243 .LASF536
     /tmp/cc3zLDNg.s:119305  .debug_str:000000000003617a .LASF538
     /tmp/cc3zLDNg.s:124473  .debug_str:000000000004b249 .LASF539
     /tmp/cc3zLDNg.s:125887  .debug_str:000000000005105b .LASF540
     /tmp/cc3zLDNg.s:111013  .debug_str:0000000000014b2e .LASF541
     /tmp/cc3zLDNg.s:114701  .debug_str:0000000000023b64 .LASF542
     /tmp/cc3zLDNg.s:113365  .debug_str:000000000001e061 .LASF543
     /tmp/cc3zLDNg.s:117075  .debug_str:000000000002d133 .LASF544
     /tmp/cc3zLDNg.s:118185  .debug_str:00000000000317f6 .LASF545
     /tmp/cc3zLDNg.s:106557  .debug_str:0000000000002e92 .LASF546
     /tmp/cc3zLDNg.s:111613  .debug_str:0000000000017051 .LASF547
     /tmp/cc3zLDNg.s:116907  .debug_str:000000000002c67f .LASF548
     /tmp/cc3zLDNg.s:110169  .debug_str:00000000000114b2 .LASF549
     /tmp/cc3zLDNg.s:122979  .debug_str:0000000000045242 .LASF550
     /tmp/cc3zLDNg.s:124677  .debug_str:000000000004bf55 .LASF551
     /tmp/cc3zLDNg.s:116487  .debug_str:000000000002ac15 .LASF552
     /tmp/cc3zLDNg.s:110311  .debug_str:0000000000011d64 .LASF553
     /tmp/cc3zLDNg.s:115879  .debug_str:00000000000283c0 .LASF554
     /tmp/cc3zLDNg.s:106247  .debug_str:00000000000019bc .LASF555
     /tmp/cc3zLDNg.s:112611  .debug_str:000000000001b115 .LASF556
     /tmp/cc3zLDNg.s:107901  .debug_str:00000000000087b0 .LASF557
     /tmp/cc3zLDNg.s:119045  .debug_str:0000000000035062 .LASF558
     /tmp/cc3zLDNg.s:108661  .debug_str:000000000000bc6f .LASF559
     /tmp/cc3zLDNg.s:116275  .debug_str:0000000000029ee0 .LASF560
     /tmp/cc3zLDNg.s:121239  .debug_str:000000000003db55 .LASF561
     /tmp/cc3zLDNg.s:118805  .debug_str:0000000000034062 .LASF562
     /tmp/cc3zLDNg.s:108125  .debug_str:000000000000968e .LASF563
     /tmp/cc3zLDNg.s:119107  .debug_str:0000000000035416 .LASF564
     /tmp/cc3zLDNg.s:115159  .debug_str:00000000000259ca .LASF565
     /tmp/cc3zLDNg.s:107861  .debug_str:00000000000084cc .LASF566
     /tmp/cc3zLDNg.s:119749  .debug_str:0000000000038033 .LASF567
     /tmp/cc3zLDNg.s:112921  .debug_str:000000000001c3b2 .LASF568
     /tmp/cc3zLDNg.s:121977  .debug_str:0000000000040b6f .LASF569
     /tmp/cc3zLDNg.s:124625  .debug_str:000000000004bc79 .LASF570
     /tmp/cc3zLDNg.s:123505  .debug_str:00000000000473bb .LASF571
     /tmp/cc3zLDNg.s:109239  .debug_str:000000000000e17a .LASF572
     /tmp/cc3zLDNg.s:110991  .debug_str:00000000000149e4 .LASF573
     /tmp/cc3zLDNg.s:112481  .debug_str:000000000001a93d .LASF574
     /tmp/cc3zLDNg.s:113851  .debug_str:00000000000202b0 .LASF575
     /tmp/cc3zLDNg.s:124439  .debug_str:000000000004b09d .LASF576
     /tmp/cc3zLDNg.s:121243  .debug_str:000000000003dbb4 .LASF577
     /tmp/cc3zLDNg.s:112945  .debug_str:000000000001c574 .LASF578
     /tmp/cc3zLDNg.s:123787  .debug_str:0000000000048503 .LASF579
     /tmp/cc3zLDNg.s:122707  .debug_str:00000000000440a3 .LASF580
     /tmp/cc3zLDNg.s:107959  .debug_str:0000000000008b94 .LASF581
     /tmp/cc3zLDNg.s:122103  .debug_str:0000000000041357 .LASF582
     /tmp/cc3zLDNg.s:106463  .debug_str:0000000000002853 .LASF583
     /tmp/cc3zLDNg.s:117899  .debug_str:00000000000305d0 .LASF584
     /tmp/cc3zLDNg.s:122921  .debug_str:0000000000044dfa .LASF585
     /tmp/cc3zLDNg.s:113713  .debug_str:000000000001f7cc .LASF586
     /tmp/cc3zLDNg.s:121599  .debug_str:000000000003f33b .LASF587
     /tmp/cc3zLDNg.s:122161  .debug_str:00000000000416d2 .LASF588
     /tmp/cc3zLDNg.s:111527  .debug_str:0000000000016aaa .LASF589
     /tmp/cc3zLDNg.s:123087  .debug_str:0000000000045908 .LASF590
     /tmp/cc3zLDNg.s:115365  .debug_str:000000000002657b .LASF591
     /tmp/cc3zLDNg.s:125905  .debug_str:000000000005117c .LASF592
     /tmp/cc3zLDNg.s:117311  .debug_str:000000000002df26 .LASF593
     /tmp/cc3zLDNg.s:123481  .debug_str:0000000000047222 .LASF594
     /tmp/cc3zLDNg.s:120335  .debug_str:000000000003a367 .LASF595
     /tmp/cc3zLDNg.s:113887  .debug_str:00000000000204eb .LASF596
     /tmp/cc3zLDNg.s:123055  .debug_str:0000000000045701 .LASF597
     /tmp/cc3zLDNg.s:122115  .debug_str:00000000000413ff .LASF598
     /tmp/cc3zLDNg.s:106603  .debug_str:00000000000031d2 .LASF599
     /tmp/cc3zLDNg.s:121283  .debug_str:000000000003de66 .LASF600
     /tmp/cc3zLDNg.s:118905  .debug_str:000000000003469f .LASF601
     /tmp/cc3zLDNg.s:124151  .debug_str:0000000000049d85 .LASF602
     /tmp/cc3zLDNg.s:121089  .debug_str:000000000003d0d1 .LASF603
     /tmp/cc3zLDNg.s:125507  .debug_str:000000000004f803 .LASF604
     /tmp/cc3zLDNg.s:118369  .debug_str:000000000003231e .LASF605
     /tmp/cc3zLDNg.s:111789  .debug_str:0000000000017bd7 .LASF606
     /tmp/cc3zLDNg.s:117743  .debug_str:000000000002fac3 .LASF607
     /tmp/cc3zLDNg.s:118293  .debug_str:0000000000031edc .LASF608
     /tmp/cc3zLDNg.s:119907  .debug_str:000000000003896b .LASF609
     /tmp/cc3zLDNg.s:112915  .debug_str:000000000001c35f .LASF610
     /tmp/cc3zLDNg.s:122787  .debug_str:000000000004457f .LASF611
     /tmp/cc3zLDNg.s:107533  .debug_str:0000000000006fa1 .LASF612
     /tmp/cc3zLDNg.s:119817  .debug_str:000000000003843a .LASF613
     /tmp/cc3zLDNg.s:110545  .debug_str:0000000000012c68 .LASF614
     /tmp/cc3zLDNg.s:122145  .debug_str:00000000000415d8 .LASF615
     /tmp/cc3zLDNg.s:109771  .debug_str:000000000000ff08 .LASF616
     /tmp/cc3zLDNg.s:124531  .debug_str:000000000004b648 .LASF617
     /tmp/cc3zLDNg.s:119361  .debug_str:000000000003656e .LASF618
     /tmp/cc3zLDNg.s:108921  .debug_str:000000000000cded .LASF619
     /tmp/cc3zLDNg.s:115217  .debug_str:0000000000025cec .LASF620
     /tmp/cc3zLDNg.s:107361  .debug_str:00000000000062d8 .LASF621
     /tmp/cc3zLDNg.s:122691  .debug_str:0000000000043f83 .LASF622
     /tmp/cc3zLDNg.s:120305  .debug_str:000000000003a1a7 .LASF623
     /tmp/cc3zLDNg.s:107561  .debug_str:0000000000007167 .LASF624
     /tmp/cc3zLDNg.s:124217  .debug_str:000000000004a1b3 .LASF625
     /tmp/cc3zLDNg.s:112283  .debug_str:0000000000019b90 .LASF626
     /tmp/cc3zLDNg.s:123529  .debug_str:00000000000474f0 .LASF627
     /tmp/cc3zLDNg.s:115345  .debug_str:0000000000026436 .LASF628
     /tmp/cc3zLDNg.s:114997  .debug_str:0000000000024f5b .LASF629
     /tmp/cc3zLDNg.s:108823  .debug_str:000000000000c73f .LASF630
     /tmp/cc3zLDNg.s:116259  .debug_str:0000000000029d8b .LASF631
     /tmp/cc3zLDNg.s:125713  .debug_str:00000000000505ca .LASF632
     /tmp/cc3zLDNg.s:110793  .debug_str:0000000000013d94 .LASF633
     /tmp/cc3zLDNg.s:114387  .debug_str:0000000000022784 .LASF634
     /tmp/cc3zLDNg.s:106447  .debug_str:0000000000002736 .LASF635
     /tmp/cc3zLDNg.s:114357  .debug_str:000000000002252b .LASF636
     /tmp/cc3zLDNg.s:119989  .debug_str:0000000000038e89 .LASF637
     /tmp/cc3zLDNg.s:120951  .debug_str:000000000003c7ab .LASF638
     /tmp/cc3zLDNg.s:110139  .debug_str:0000000000011328 .LASF639
     /tmp/cc3zLDNg.s:124113  .debug_str:0000000000049b0c .LASF640
     /tmp/cc3zLDNg.s:107633  .debug_str:0000000000007609 .LASF641
     /tmp/cc3zLDNg.s:109003  .debug_str:000000000000d38b .LASF642
     /tmp/cc3zLDNg.s:117729  .debug_str:000000000002f9f6 .LASF643
     /tmp/cc3zLDNg.s:113735  .debug_str:000000000001f962 .LASF644
     /tmp/cc3zLDNg.s:118963  .debug_str:0000000000034b03 .LASF645
     /tmp/cc3zLDNg.s:123263  .debug_str:000000000004645c .LASF646
     /tmp/cc3zLDNg.s:109469  .debug_str:000000000000ee36 .LASF647
     /tmp/cc3zLDNg.s:107661  .debug_str:00000000000077fa .LASF648
     /tmp/cc3zLDNg.s:113823  .debug_str:0000000000020098 .LASF649
     /tmp/cc3zLDNg.s:107665  .debug_str:000000000000787a .LASF650
     /tmp/cc3zLDNg.s:119395  .debug_str:00000000000367d9 .LASF651
     /tmp/cc3zLDNg.s:114119  .debug_str:00000000000215de .LASF652
     /tmp/cc3zLDNg.s:106297  .debug_str:0000000000001d52 .LASF653
     /tmp/cc3zLDNg.s:112983  .debug_str:000000000001c77e .LASF654
     /tmp/cc3zLDNg.s:119609  .debug_str:0000000000037714 .LASF655
     /tmp/cc3zLDNg.s:117667  .debug_str:000000000002f58f .LASF656
     /tmp/cc3zLDNg.s:108935  .debug_str:000000000000cf27 .LASF657
     /tmp/cc3zLDNg.s:118383  .debug_str:000000000003240e .LASF658
     /tmp/cc3zLDNg.s:123647  .debug_str:0000000000047cef .LASF659
     /tmp/cc3zLDNg.s:110803  .debug_str:0000000000013e63 .LASF663
     /tmp/cc3zLDNg.s:123701  .debug_str:0000000000047fcf .LASF664
     /tmp/cc3zLDNg.s:115601  .debug_str:00000000000271d8 .LASF666
     /tmp/cc3zLDNg.s:109437  .debug_str:000000000000ec93 .LASF667
     /tmp/cc3zLDNg.s:110847  .debug_str:0000000000014105 .LASF669
     /tmp/cc3zLDNg.s:117903  .debug_str:000000000003062b .LASF670
     /tmp/cc3zLDNg.s:119245  .debug_str:0000000000035cec .LASF671
     /tmp/cc3zLDNg.s:114271  .debug_str:0000000000021f14 .LASF672
     /tmp/cc3zLDNg.s:120891  .debug_str:000000000003c3cb .LASF673
     /tmp/cc3zLDNg.s:111437  .debug_str:00000000000165a7 .LASF674
     /tmp/cc3zLDNg.s:124179  .debug_str:0000000000049f47 .LASF675
     /tmp/cc3zLDNg.s:113897  .debug_str:0000000000020578 .LASF676
     /tmp/cc3zLDNg.s:121737  .debug_str:000000000003fc66 .LASF677
     /tmp/cc3zLDNg.s:116623  .debug_str:000000000002b547 .LASF678
     /tmp/cc3zLDNg.s:106149  .debug_str:000000000000120d .LASF679
     /tmp/cc3zLDNg.s:117633  .debug_str:000000000002f399 .LASF680
     /tmp/cc3zLDNg.s:123309  .debug_str:0000000000046733 .LASF681
     /tmp/cc3zLDNg.s:115043  .debug_str:00000000000252b1 .LASF682
     /tmp/cc3zLDNg.s:122959  .debug_str:00000000000450c3 .LASF683
     /tmp/cc3zLDNg.s:112085  .debug_str:0000000000019012 .LASF684
     /tmp/cc3zLDNg.s:118143  .debug_str:00000000000314fd .LASF685
     /tmp/cc3zLDNg.s:106035  .debug_str:0000000000000ac3 .LASF686
     /tmp/cc3zLDNg.s:119687  .debug_str:0000000000037c24 .LASF687
     /tmp/cc3zLDNg.s:115001  .debug_str:0000000000024f98 .LASF689
     /tmp/cc3zLDNg.s:116845  .debug_str:000000000002c22a .LASF690
     /tmp/cc3zLDNg.s:107635  .debug_str:0000000000007623 .LASF691
     /tmp/cc3zLDNg.s:118097  .debug_str:0000000000031259 .LASF692
     /tmp/cc3zLDNg.s:125667  .debug_str:00000000000502fe .LASF693
     /tmp/cc3zLDNg.s:114513  .debug_str:000000000002300f .LASF694
     /tmp/cc3zLDNg.s:110163  .debug_str:000000000001142f .LASF695
     /tmp/cc3zLDNg.s:124337  .debug_str:000000000004a995 .LASF696
     /tmp/cc3zLDNg.s:121981  .debug_str:0000000000040bc4 .LASF697
     /tmp/cc3zLDNg.s:121603  .debug_str:000000000003f383 .LASF698
     /tmp/cc3zLDNg.s:106797  .debug_str:0000000000003e87 .LASF699
     /tmp/cc3zLDNg.s:109091  .debug_str:000000000000d932 .LASF700
     /tmp/cc3zLDNg.s:125331  .debug_str:000000000004ebd4 .LASF701
     /tmp/cc3zLDNg.s:125889  .debug_str:0000000000051064 .LASF702
     /tmp/cc3zLDNg.s:125741  .debug_str:0000000000050745 .LASF703
     /tmp/cc3zLDNg.s:108815  .debug_str:000000000000c6c2 .LASF704
     /tmp/cc3zLDNg.s:106707  .debug_str:000000000000381a .LASF705
     /tmp/cc3zLDNg.s:112157  .debug_str:000000000001939d .LASF708
     /tmp/cc3zLDNg.s:107869  .debug_str:000000000000854b .LASF709
     /tmp/cc3zLDNg.s:110885  .debug_str:000000000001436f .LASF710
     /tmp/cc3zLDNg.s:121133  .debug_str:000000000003d3ff .LASF711
     /tmp/cc3zLDNg.s:117379  .debug_str:000000000002e311 .LASF712
     /tmp/cc3zLDNg.s:111865  .debug_str:000000000001818f .LASF713
     /tmp/cc3zLDNg.s:117691  .debug_str:000000000002f71c .LASF714
     /tmp/cc3zLDNg.s:119589  .debug_str:0000000000037586 .LASF715
     /tmp/cc3zLDNg.s:124741  .debug_str:000000000004c3cc .LASF716
     /tmp/cc3zLDNg.s:123433  .debug_str:0000000000046e54 .LASF717
     /tmp/cc3zLDNg.s:119423  .debug_str:00000000000369c2 .LASF720
     /tmp/cc3zLDNg.s:120887  .debug_str:000000000003c34c .LASF721
     /tmp/cc3zLDNg.s:124895  .debug_str:000000000004ceb5 .LASF722
     /tmp/cc3zLDNg.s:109515  .debug_str:000000000000f095 .LASF723
     /tmp/cc3zLDNg.s:124251  .debug_str:000000000004a3da .LASF724
     /tmp/cc3zLDNg.s:112769  .debug_str:000000000001bb30 .LASF725
     /tmp/cc3zLDNg.s:118699  .debug_str:00000000000338f8 .LASF726
     /tmp/cc3zLDNg.s:108443  .debug_str:000000000000acc9 .LASF727
     /tmp/cc3zLDNg.s:125777  .debug_str:00000000000509b2 .LASF728
     /tmp/cc3zLDNg.s:115423  .debug_str:000000000002680d .LASF729
     /tmp/cc3zLDNg.s:124709  .debug_str:000000000004c186 .LASF730
     /tmp/cc3zLDNg.s:120577  .debug_str:000000000003afde .LASF731
     /tmp/cc3zLDNg.s:107687  .debug_str:00000000000079fc .LASF732
     /tmp/cc3zLDNg.s:117639  .debug_str:000000000002f3e8 .LASF733
     /tmp/cc3zLDNg.s:118159  .debug_str:0000000000031632 .LASF734
     /tmp/cc3zLDNg.s:111301  .debug_str:0000000000015c84 .LASF735
     /tmp/cc3zLDNg.s:115211  .debug_str:0000000000025ca2 .LASF736
     /tmp/cc3zLDNg.s:116993  .debug_str:000000000002cb62 .LASF737
     /tmp/cc3zLDNg.s:111761  .debug_str:0000000000017a12 .LASF738
     /tmp/cc3zLDNg.s:115615  .debug_str:00000000000272d8 .LASF739
     /tmp/cc3zLDNg.s:118247  .debug_str:0000000000031c1c .LASF740
     /tmp/cc3zLDNg.s:114427  .debug_str:0000000000022a54 .LASF741
     /tmp/cc3zLDNg.s:125723  .debug_str:0000000000050697 .LASF742
     /tmp/cc3zLDNg.s:125461  .debug_str:000000000004f3fa .LASF743
     /tmp/cc3zLDNg.s:124639  .debug_str:000000000004bd93 .LASF744
     /tmp/cc3zLDNg.s:124373  .debug_str:000000000004ac54 .LASF745
     /tmp/cc3zLDNg.s:120319  .debug_str:000000000003a2c5 .LASF746
     /tmp/cc3zLDNg.s:121201  .debug_str:000000000003d912 .LASF747
     /tmp/cc3zLDNg.s:106341  .debug_str:0000000000002069 .LASF748
     /tmp/cc3zLDNg.s:108525  .debug_str:000000000000b23f .LASF749
     /tmp/cc3zLDNg.s:110205  .debug_str:000000000001170b .LASF750
     /tmp/cc3zLDNg.s:108669  .debug_str:000000000000bccd .LASF751
     /tmp/cc3zLDNg.s:125815  .debug_str:0000000000050c6a .LASF752
     /tmp/cc3zLDNg.s:116789  .debug_str:000000000002bf8b .LASF753
     /tmp/cc3zLDNg.s:116933  .debug_str:000000000002c843 .LASF754
     /tmp/cc3zLDNg.s:118495  .debug_str:0000000000032b73 .LASF755
     /tmp/cc3zLDNg.s:125439  .debug_str:000000000004f260 .LASF756
     /tmp/cc3zLDNg.s:112567  .debug_str:000000000001aebb .LASF757
     /tmp/cc3zLDNg.s:121997  .debug_str:0000000000040ca4 .LASF758
     /tmp/cc3zLDNg.s:115577  .debug_str:00000000000270a9 .LASF759
     /tmp/cc3zLDNg.s:117147  .debug_str:000000000002d549 .LASF760
     /tmp/cc3zLDNg.s:118325  .debug_str:000000000003207d .LASF761
     /tmp/cc3zLDNg.s:124049  .debug_str:0000000000049695 .LASF762
     /tmp/cc3zLDNg.s:125677  .debug_str:0000000000050380 .LASF763
     /tmp/cc3zLDNg.s:113497  .debug_str:000000000001e957 .LASF765
     /tmp/cc3zLDNg.s:113015  .debug_str:000000000001ca0b .LASF766
     /tmp/cc3zLDNg.s:125221  .debug_str:000000000004e420 .LASF767
     /tmp/cc3zLDNg.s:107047  .debug_str:0000000000004fa8 .LASF768
     /tmp/cc3zLDNg.s:105919  .debug_str:000000000000032b .LASF769
     /tmp/cc3zLDNg.s:108763  .debug_str:000000000000c3bd .LASF770
     /tmp/cc3zLDNg.s:116625  .debug_str:000000000002b55a .LASF771
     /tmp/cc3zLDNg.s:106071  .debug_str:0000000000000cf9 .LASF772
     /tmp/cc3zLDNg.s:113197  .debug_str:000000000001d5cf .LASF773
     /tmp/cc3zLDNg.s:108419  .debug_str:000000000000ab71 .LASF774
     /tmp/cc3zLDNg.s:117205  .debug_str:000000000002d89c .LASF775
     /tmp/cc3zLDNg.s:118449  .debug_str:00000000000328b7 .LASF776
     /tmp/cc3zLDNg.s:123469  .debug_str:0000000000047199 .LASF777
     /tmp/cc3zLDNg.s:109109  .debug_str:000000000000da4d .LASF780
     /tmp/cc3zLDNg.s:120907  .debug_str:000000000003c4aa .LASF781
     /tmp/cc3zLDNg.s:106415  .debug_str:0000000000002535 .LASF782
     /tmp/cc3zLDNg.s:106859  .debug_str:0000000000004309 .LASF783
     /tmp/cc3zLDNg.s:118523  .debug_str:0000000000032d29 .LASF784
     /tmp/cc3zLDNg.s:121775  .debug_str:000000000003ff32 .LASF785
     /tmp/cc3zLDNg.s:114599  .debug_str:0000000000023512 .LASF786
     /tmp/cc3zLDNg.s:121101  .debug_str:000000000003d1da .LASF787
     /tmp/cc3zLDNg.s:114853  .debug_str:00000000000245cf .LASF788
     /tmp/cc3zLDNg.s:107327  .debug_str:00000000000060ef .LASF789
     /tmp/cc3zLDNg.s:123477  .debug_str:0000000000047200 .LASF790
     /tmp/cc3zLDNg.s:120757  .debug_str:000000000003baa8 .LASF791
     /tmp/cc3zLDNg.s:125423  .debug_str:000000000004f118 .LASF792
     /tmp/cc3zLDNg.s:120787  .debug_str:000000000003bc91 .LASF793
     /tmp/cc3zLDNg.s:109375  .debug_str:000000000000e92f .LASF794
     /tmp/cc3zLDNg.s:124271  .debug_str:000000000004a535 .LASF795
     /tmp/cc3zLDNg.s:125357  .debug_str:000000000004ed69 .LASF796
     /tmp/cc3zLDNg.s:123671  .debug_str:0000000000047ded .LASF797
     /tmp/cc3zLDNg.s:109589  .debug_str:000000000000f404 .LASF798
     /tmp/cc3zLDNg.s:107769  .debug_str:0000000000007f00 .LASF799
     /tmp/cc3zLDNg.s:118073  .debug_str:0000000000031125 .LASF800
     /tmp/cc3zLDNg.s:116251  .debug_str:0000000000029d17 .LASF801
     /tmp/cc3zLDNg.s:122329  .debug_str:00000000000421fd .LASF802
     /tmp/cc3zLDNg.s:114207  .debug_str:0000000000021afb .LASF803
     /tmp/cc3zLDNg.s:119807  .debug_str:0000000000038387 .LASF804
     /tmp/cc3zLDNg.s:121907  .debug_str:00000000000406fe .LASF805
     /tmp/cc3zLDNg.s:121365  .debug_str:000000000003e350 .LASF806
     /tmp/cc3zLDNg.s:111629  .debug_str:0000000000017171 .LASF807
     /tmp/cc3zLDNg.s:124449  .debug_str:000000000004b10d .LASF808
     /tmp/cc3zLDNg.s:120949  .debug_str:000000000003c7a0 .LASF809
     /tmp/cc3zLDNg.s:111179  .debug_str:0000000000015526 .LASF810
     /tmp/cc3zLDNg.s:108135  .debug_str:0000000000009769 .LASF811
     /tmp/cc3zLDNg.s:109237  .debug_str:000000000000e16f .LASF812
     /tmp/cc3zLDNg.s:113323  .debug_str:000000000001dd7c .LASF813
     /tmp/cc3zLDNg.s:106473  .debug_str:0000000000002901 .LASF814
     /tmp/cc3zLDNg.s:122049  .debug_str:0000000000041022 .LASF815
     /tmp/cc3zLDNg.s:119787  .debug_str:000000000003825f .LASF816
     /tmp/cc3zLDNg.s:118205  .debug_str:00000000000319b3 .LASF817
     /tmp/cc3zLDNg.s:123859  .debug_str:0000000000048a40 .LASF818
     /tmp/cc3zLDNg.s:113879  .debug_str:0000000000020485 .LASF819
     /tmp/cc3zLDNg.s:120975  .debug_str:000000000003c945 .LASF820
     /tmp/cc3zLDNg.s:110785  .debug_str:0000000000013cfa .LASF821
     /tmp/cc3zLDNg.s:122679  .debug_str:0000000000043e55 .LASF822
     /tmp/cc3zLDNg.s:106883  .debug_str:00000000000044e3 .LASF823
     /tmp/cc3zLDNg.s:125393  .debug_str:000000000004ef1b .LASF824
     /tmp/cc3zLDNg.s:125317  .debug_str:000000000004eadf .LASF825
     /tmp/cc3zLDNg.s:120195  .debug_str:0000000000039bad .LASF826
     /tmp/cc3zLDNg.s:118005  .debug_str:0000000000030c99 .LASF827
     /tmp/cc3zLDNg.s:114329  .debug_str:000000000002232c .LASF828
     /tmp/cc3zLDNg.s:112641  .debug_str:000000000001b36c .LASF829
     /tmp/cc3zLDNg.s:119915  .debug_str:00000000000389e6 .LASF830
     /tmp/cc3zLDNg.s:113321  .debug_str:000000000001dd6f .LASF831
     /tmp/cc3zLDNg.s:109321  .debug_str:000000000000e635 .LASF833
     /tmp/cc3zLDNg.s:111479  .debug_str:00000000000167e8 .LASF834
     /tmp/cc3zLDNg.s:116837  .debug_str:000000000002c1d5 .LASF835
     /tmp/cc3zLDNg.s:116435  .debug_str:000000000002a8db .LASF836
     /tmp/cc3zLDNg.s:125737  .debug_str:000000000005070d .LASF837
     /tmp/cc3zLDNg.s:123351  .debug_str:00000000000469b0 .LASF839
     /tmp/cc3zLDNg.s:106245  .debug_str:00000000000019a0 .LASF840
     /tmp/cc3zLDNg.s:119763  .debug_str:0000000000038133 .LASF841
     /tmp/cc3zLDNg.s:116399  .debug_str:000000000002a6a6 .LASF843
     /tmp/cc3zLDNg.s:125787  .debug_str:0000000000050a89 .LASF844
     /tmp/cc3zLDNg.s:118543  .debug_str:0000000000032e25 .LASF845
     /tmp/cc3zLDNg.s:119047  .debug_str:0000000000035078 .LASF846
     /tmp/cc3zLDNg.s:106359  .debug_str:00000000000021df .LASF847
     /tmp/cc3zLDNg.s:108873  .debug_str:000000000000ca90 .LASF848
     /tmp/cc3zLDNg.s:118081  .debug_str:00000000000311a9 .LASF849
     /tmp/cc3zLDNg.s:116087  .debug_str:0000000000029152 .LASF850
     /tmp/cc3zLDNg.s:124493  .debug_str:000000000004b3b0 .LASF851
     /tmp/cc3zLDNg.s:120445  .debug_str:000000000003a84e .LASF852
     /tmp/cc3zLDNg.s:119273  .debug_str:0000000000035fca .LASF853
     /tmp/cc3zLDNg.s:123623  .debug_str:0000000000047b20 .LASF854
     /tmp/cc3zLDNg.s:119581  .debug_str:000000000003751a .LASF855
     /tmp/cc3zLDNg.s:113095  .debug_str:000000000001ceed .LASF856
     /tmp/cc3zLDNg.s:119635  .debug_str:000000000003790c .LASF857
     /tmp/cc3zLDNg.s:118785  .debug_str:0000000000033f36 .LASF858
     /tmp/cc3zLDNg.s:112193  .debug_str:00000000000195a3 .LASF859
     /tmp/cc3zLDNg.s:124743  .debug_str:000000000004c4a3 .LASF860
     /tmp/cc3zLDNg.s:109347  .debug_str:000000000000e7a0 .LASF861
     /tmp/cc3zLDNg.s:120325  .debug_str:000000000003a2f5 .LASF862
     /tmp/cc3zLDNg.s:107457  .debug_str:00000000000069a7 .LASF863
     /tmp/cc3zLDNg.s:110203  .debug_str:00000000000116fd .LASF864
     /tmp/cc3zLDNg.s:113171  .debug_str:000000000001d458 .LASF865
     /tmp/cc3zLDNg.s:120579  .debug_str:000000000003b062 .LASF866
     /tmp/cc3zLDNg.s:125985  .debug_str:0000000000051724 .LASF867
     /tmp/cc3zLDNg.s:124055  .debug_str:00000000000496e8 .LASF868
     /tmp/cc3zLDNg.s:118183  .debug_str:00000000000317dc .LASF869
     /tmp/cc3zLDNg.s:110379  .debug_str:00000000000121e1 .LASF870
     /tmp/cc3zLDNg.s:119391  .debug_str:00000000000367af .LASF871
     /tmp/cc3zLDNg.s:107307  .debug_str:0000000000005f67 .LASF872
     /tmp/cc3zLDNg.s:122085  .debug_str:0000000000041241 .LASF873
     /tmp/cc3zLDNg.s:114335  .debug_str:0000000000022380 .LASF874
     /tmp/cc3zLDNg.s:123119  .debug_str:0000000000045afd .LASF875
     /tmp/cc3zLDNg.s:113871  .debug_str:00000000000203f2 .LASF876
     /tmp/cc3zLDNg.s:114697  .debug_str:0000000000023b35 .LASF877
     /tmp/cc3zLDNg.s:123101  .debug_str:00000000000459c6 .LASF878
     /tmp/cc3zLDNg.s:124525  .debug_str:000000000004b5c7 .LASF879
     /tmp/cc3zLDNg.s:116069  .debug_str:0000000000029020 .LASF880
     /tmp/cc3zLDNg.s:114051  .debug_str:00000000000210fe .LASF881
     /tmp/cc3zLDNg.s:118279  .debug_str:0000000000031e14 .LASF882
     /tmp/cc3zLDNg.s:117233  .debug_str:000000000002da48 .LASF883
     /tmp/cc3zLDNg.s:113045  .debug_str:000000000001cba7 .LASF884
     /tmp/cc3zLDNg.s:125509  .debug_str:000000000004f82e .LASF885
     /tmp/cc3zLDNg.s:109697  .debug_str:000000000000fac1 .LASF886
     /tmp/cc3zLDNg.s:123883  .debug_str:0000000000048b82 .LASF887
     /tmp/cc3zLDNg.s:116461  .debug_str:000000000002aa57 .LASF888
     /tmp/cc3zLDNg.s:107381  .debug_str:000000000000647a .LASF889
     /tmp/cc3zLDNg.s:123881  .debug_str:0000000000048b5a .LASF890
     /tmp/cc3zLDNg.s:110619  .debug_str:00000000000131ad .LASF891
     /tmp/cc3zLDNg.s:114685  .debug_str:0000000000023a78 .LASF892
     /tmp/cc3zLDNg.s:124101  .debug_str:0000000000049a69 .LASF893
     /tmp/cc3zLDNg.s:106457  .debug_str:0000000000002812 .LASF894
     /tmp/cc3zLDNg.s:118401  .debug_str:000000000003251d .LASF895
     /tmp/cc3zLDNg.s:111885  .debug_str:0000000000018333 .LASF896
     /tmp/cc3zLDNg.s:122187  .debug_str:000000000004185f .LASF897
     /tmp/cc3zLDNg.s:107051  .debug_str:0000000000004fbf .LASF898
     /tmp/cc3zLDNg.s:107641  .debug_str:000000000000766d .LASF899
     /tmp/cc3zLDNg.s:124437  .debug_str:000000000004b072 .LASF900
     /tmp/cc3zLDNg.s:120085  .debug_str:00000000000394eb .LASF901
     /tmp/cc3zLDNg.s:123625  .debug_str:0000000000047b28 .LASF902
     /tmp/cc3zLDNg.s:109339  .debug_str:000000000000e740 .LASF903
     /tmp/cc3zLDNg.s:110445  .debug_str:0000000000012651 .LASF904
     /tmp/cc3zLDNg.s:124501  .debug_str:000000000004b416 .LASF905
     /tmp/cc3zLDNg.s:106211  .debug_str:0000000000001644 .LASF906
     /tmp/cc3zLDNg.s:114789  .debug_str:00000000000241d1 .LASF907
     /tmp/cc3zLDNg.s:106303  .debug_str:0000000000001e06 .LASF908
     /tmp/cc3zLDNg.s:123901  .debug_str:0000000000048c58 .LASF909
     /tmp/cc3zLDNg.s:117609  .debug_str:000000000002f1ee .LASF910
     /tmp/cc3zLDNg.s:117369  .debug_str:000000000002e2b1 .LASF911
     /tmp/cc3zLDNg.s:118795  .debug_str:0000000000033fa6 .LASF912
     /tmp/cc3zLDNg.s:124947  .debug_str:000000000004d257 .LASF913
     /tmp/cc3zLDNg.s:119029  .debug_str:0000000000034f50 .LASF914
     /tmp/cc3zLDNg.s:112673  .debug_str:000000000001b597 .LASF915
     /tmp/cc3zLDNg.s:123777  .debug_str:000000000004846d .LASF916
     /tmp/cc3zLDNg.s:107041  .debug_str:0000000000004f47 .LASF917
     /tmp/cc3zLDNg.s:107441  .debug_str:000000000000684e .LASF918
     /tmp/cc3zLDNg.s:117771  .debug_str:000000000002fce9 .LASF919
     /tmp/cc3zLDNg.s:123347  .debug_str:0000000000046971 .LASF920
     /tmp/cc3zLDNg.s:116951  .debug_str:000000000002c988 .LASF921
     /tmp/cc3zLDNg.s:123929  .debug_str:0000000000048e8d .LASF922
     /tmp/cc3zLDNg.s:117425  .debug_str:000000000002e5d4 .LASF923
     /tmp/cc3zLDNg.s:116103  .debug_str:0000000000029269 .LASF924
     /tmp/cc3zLDNg.s:114401  .debug_str:00000000000228f3 .LASF925
     /tmp/cc3zLDNg.s:119563  .debug_str:0000000000037414 .LASF926
     /tmp/cc3zLDNg.s:125573  .debug_str:000000000004fc88 .LASF927
     /tmp/cc3zLDNg.s:125403  .debug_str:000000000004efb7 .LASF928
     /tmp/cc3zLDNg.s:122147  .debug_str:0000000000041605 .LASF929
     /tmp/cc3zLDNg.s:119849  .debug_str:00000000000386af .LASF930
     /tmp/cc3zLDNg.s:111489  .debug_str:000000000001689e .LASF931
     /tmp/cc3zLDNg.s:119737  .debug_str:0000000000037f6a .LASF932
     /tmp/cc3zLDNg.s:124623  .debug_str:000000000004bc61 .LASF933
     /tmp/cc3zLDNg.s:123819  .debug_str:0000000000048790 .LASF934
     /tmp/cc3zLDNg.s:109877  .debug_str:000000000001059f .LASF935
     /tmp/cc3zLDNg.s:110903  .debug_str:000000000001448f .LASF936
     /tmp/cc3zLDNg.s:107537  .debug_str:0000000000007006 .LASF938
     /tmp/cc3zLDNg.s:125151  .debug_str:000000000004df37 .LASF939
     /tmp/cc3zLDNg.s:113297  .debug_str:000000000001dc22 .LASF940
     /tmp/cc3zLDNg.s:113719  .debug_str:000000000001f842 .LASF941
     /tmp/cc3zLDNg.s:120667  .debug_str:000000000003b4e8 .LASF942
     /tmp/cc3zLDNg.s:115017  .debug_str:0000000000025073 .LASF943
     /tmp/cc3zLDNg.s:119631  .debug_str:000000000003788a .LASF944
     /tmp/cc3zLDNg.s:124733  .debug_str:000000000004c314 .LASF945
     /tmp/cc3zLDNg.s:109871  .debug_str:000000000001052f .LASF946
     /tmp/cc3zLDNg.s:115039  .debug_str:000000000002525e .LASF947
     /tmp/cc3zLDNg.s:119995  .debug_str:0000000000038eed .LASF948
     /tmp/cc3zLDNg.s:124977  .debug_str:000000000004d41b .LASF949
     /tmp/cc3zLDNg.s:109761  .debug_str:000000000000fe47 .LASF950
     /tmp/cc3zLDNg.s:113129  .debug_str:000000000001d111 .LASF951
     /tmp/cc3zLDNg.s:110067  .debug_str:0000000000010ebd .LASF952
     /tmp/cc3zLDNg.s:123421  .debug_str:0000000000046d9c .LASF953
     /tmp/cc3zLDNg.s:113951  .debug_str:0000000000020975 .LASF954
     /tmp/cc3zLDNg.s:120533  .debug_str:000000000003aca2 .LASF955
     /tmp/cc3zLDNg.s:106955  .debug_str:0000000000004949 .LASF956
     /tmp/cc3zLDNg.s:108711  .debug_str:000000000000c05e .LASF957
     /tmp/cc3zLDNg.s:118845  .debug_str:00000000000342b5 .LASF958
     /tmp/cc3zLDNg.s:108311  .debug_str:000000000000a3cc .LASF959
     /tmp/cc3zLDNg.s:113113  .debug_str:000000000001cfee .LASF960
     /tmp/cc3zLDNg.s:124845  .debug_str:000000000004cb30 .LASF961
     /tmp/cc3zLDNg.s:114621  .debug_str:0000000000023675 .LASF962
     /tmp/cc3zLDNg.s:113315  .debug_str:000000000001dd06 .LASF963
     /tmp/cc3zLDNg.s:114417  .debug_str:0000000000022998 .LASF964
     /tmp/cc3zLDNg.s:118659  .debug_str:0000000000033656 .LASF965
     /tmp/cc3zLDNg.s:122405  .debug_str:0000000000042854 .LASF966
     /tmp/cc3zLDNg.s:108589  .debug_str:000000000000b765 .LASF967
     /tmp/cc3zLDNg.s:118715  .debug_str:0000000000033a16 .LASF968
     /tmp/cc3zLDNg.s:105921  .debug_str:0000000000000343 .LASF969
     /tmp/cc3zLDNg.s:118473  .debug_str:0000000000032a4a .LASF970
     /tmp/cc3zLDNg.s:124721  .debug_str:000000000004c255 .LASF971
     /tmp/cc3zLDNg.s:114501  .debug_str:0000000000022f14 .LASF972
     /tmp/cc3zLDNg.s:124509  .debug_str:000000000004b487 .LASF973
     /tmp/cc3zLDNg.s:114291  .debug_str:000000000002206c .LASF974
     /tmp/cc3zLDNg.s:108673  .debug_str:000000000000bcf7 .LASF975
     /tmp/cc3zLDNg.s:118807  .debug_str:0000000000034082 .LASF976
     /tmp/cc3zLDNg.s:108459  .debug_str:000000000000ada2 .LASF977
     /tmp/cc3zLDNg.s:118575  .debug_str:0000000000033024 .LASF978
     /tmp/cc3zLDNg.s:108053  .debug_str:00000000000091ed .LASF979
     /tmp/cc3zLDNg.s:116207  .debug_str:000000000002999b .LASF980
     /tmp/cc3zLDNg.s:124601  .debug_str:000000000004ba73 .LASF981
     /tmp/cc3zLDNg.s:114381  .debug_str:00000000000226f3 .LASF982
     /tmp/cc3zLDNg.s:124389  .debug_str:000000000004ad24 .LASF983
     /tmp/cc3zLDNg.s:124319  .debug_str:000000000004a878 .LASF984
     /tmp/cc3zLDNg.s:108555  .debug_str:000000000000b4e7 .LASF985
     /tmp/cc3zLDNg.s:118681  .debug_str:00000000000337e3 .LASF986
     /tmp/cc3zLDNg.s:108329  .debug_str:000000000000a546 .LASF987
     /tmp/cc3zLDNg.s:118439  .debug_str:00000000000327ab .LASF988
     /tmp/cc3zLDNg.s:115207  .debug_str:0000000000025c56 .LASF989
     /tmp/cc3zLDNg.s:108927  .debug_str:000000000000cea1 .LASF990
     /tmp/cc3zLDNg.s:123123  .debug_str:0000000000045b1e .LASF991
     /tmp/cc3zLDNg.s:122969  .debug_str:0000000000045172 .LASF992
     /tmp/cc3zLDNg.s:116183  .debug_str:0000000000029835 .LASF993
     /tmp/cc3zLDNg.s:119217  .debug_str:0000000000035acb .LASF994
     /tmp/cc3zLDNg.s:118907  .debug_str:00000000000346dd .LASF995
     /tmp/cc3zLDNg.s:118613  .debug_str:000000000003329e .LASF996
     /tmp/cc3zLDNg.s:111375  .debug_str:00000000000161af .LASF997
     /tmp/cc3zLDNg.s:125995  .debug_str:00000000000517cb .LASF998
     /tmp/cc3zLDNg.s:119275  .debug_str:0000000000035fd1 .LASF999
     /tmp/cc3zLDNg.s:123561  .debug_str:0000000000047717 .LASF1000
     /tmp/cc3zLDNg.s:123237  .debug_str:0000000000046253 .LASF1001
     /tmp/cc3zLDNg.s:122963  .debug_str:00000000000450f6 .LASF1002
     /tmp/cc3zLDNg.s:106267  .debug_str:0000000000001afa .LASF1003
     /tmp/cc3zLDNg.s:122385  .debug_str:0000000000042700 .LASF1004
     /tmp/cc3zLDNg.s:115787  .debug_str:0000000000027e49 .LASF1005
     /tmp/cc3zLDNg.s:119831  .debug_str:000000000003854d .LASF1006
     /tmp/cc3zLDNg.s:113859  .debug_str:0000000000020312 .LASF1007
     /tmp/cc3zLDNg.s:113541  .debug_str:000000000001ec9f .LASF1008
     /tmp/cc3zLDNg.s:111511  .debug_str:00000000000169be .LASF1009
     /tmp/cc3zLDNg.s:125429  .debug_str:000000000004f18c .LASF1010
     /tmp/cc3zLDNg.s:118881  .debug_str:0000000000034520 .LASF1011
     /tmp/cc3zLDNg.s:118421  .debug_str:0000000000032616 .LASF1012
     /tmp/cc3zLDNg.s:118153  .debug_str:000000000003158b .LASF1013
     /tmp/cc3zLDNg.s:117867  .debug_str:0000000000030335 .LASF1014
     /tmp/cc3zLDNg.s:106407  .debug_str:0000000000002487 .LASF1015
     /tmp/cc3zLDNg.s:118121  .debug_str:00000000000313b1 .LASF1016
     /tmp/cc3zLDNg.s:120967  .debug_str:000000000003c8a4 .LASF1017
     /tmp/cc3zLDNg.s:108181  .debug_str:0000000000009a88 .LASF1018
     /tmp/cc3zLDNg.s:110293  .debug_str:0000000000011c20 .LASF1019
     /tmp/cc3zLDNg.s:125421  .debug_str:000000000004f0d3 .LASF1020
     /tmp/cc3zLDNg.s:119945  .debug_str:0000000000038c86 .LASF1021
     /tmp/cc3zLDNg.s:106867  .debug_str:0000000000004385 .LASF1022
     /tmp/cc3zLDNg.s:106113  .debug_str:0000000000000fe0 .LASF1023
     /tmp/cc3zLDNg.s:117653  .debug_str:000000000002f488 .LASF1024
     /tmp/cc3zLDNg.s:111349  .debug_str:0000000000015fa3 .LASF1025
     /tmp/cc3zLDNg.s:125443  .debug_str:000000000004f2a3 .LASF1026
     /tmp/cc3zLDNg.s:125207  .debug_str:000000000004e2f8 .LASF1027
     /tmp/cc3zLDNg.s:126001  .debug_str:0000000000051840 .LASF1028
     /tmp/cc3zLDNg.s:111387  .debug_str:00000000000162ca .LASF1029
     /tmp/cc3zLDNg.s:117179  .debug_str:000000000002d73b .LASF1030
     /tmp/cc3zLDNg.s:122687  .debug_str:0000000000043f1e .LASF1031
     /tmp/cc3zLDNg.s:110121  .debug_str:000000000001120c .LASF1032
     /tmp/cc3zLDNg.s:106807  .debug_str:0000000000003f36 .LASF1033
     /tmp/cc3zLDNg.s:121489  .debug_str:000000000003eb49 .LASF1034
     /tmp/cc3zLDNg.s:118237  .debug_str:0000000000031b6f .LASF1035
     /tmp/cc3zLDNg.s:123791  .debug_str:000000000004855b .LASF1036
     /tmp/cc3zLDNg.s:118201  .debug_str:000000000003194b .LASF1037
     /tmp/cc3zLDNg.s:124031  .debug_str:000000000004955c .LASF1038
     /tmp/cc3zLDNg.s:113789  .debug_str:000000000001fe06 .LASF1039
     /tmp/cc3zLDNg.s:123663  .debug_str:0000000000047d7b .LASF1040
     /tmp/cc3zLDNg.s:113549  .debug_str:000000000001ed32 .LASF1041
     /tmp/cc3zLDNg.s:119933  .debug_str:0000000000038b91 .LASF1042
     /tmp/cc3zLDNg.s:109443  .debug_str:000000000000ecb6 .LASF1043
     /tmp/cc3zLDNg.s:119701  .debug_str:0000000000037ce7 .LASF1044
     /tmp/cc3zLDNg.s:106301  .debug_str:0000000000001dc4 .LASF1045
     /tmp/cc3zLDNg.s:119351  .debug_str:0000000000036473 .LASF1046
     /tmp/cc3zLDNg.s:122317  .debug_str:00000000000420cd .LASF1047
     /tmp/cc3zLDNg.s:123909  .debug_str:0000000000048ce4 .LASF1048
     /tmp/cc3zLDNg.s:113641  .debug_str:000000000001f38f .LASF1049
     /tmp/cc3zLDNg.s:123541  .debug_str:00000000000475b0 .LASF1050
     /tmp/cc3zLDNg.s:113435  .debug_str:000000000001e50b .LASF1051
     /tmp/cc3zLDNg.s:107363  .debug_str:0000000000006339 .LASF1052
     /tmp/cc3zLDNg.s:109297  .debug_str:000000000000e4e6 .LASF1053
     /tmp/cc3zLDNg.s:119585  .debug_str:000000000003753c .LASF1054
     /tmp/cc3zLDNg.s:106539  .debug_str:0000000000002d2e .LASF1055
     /tmp/cc3zLDNg.s:119223  .debug_str:0000000000035b55 .LASF1056
     /tmp/cc3zLDNg.s:108677  .debug_str:000000000000bd66 .LASF1057
     /tmp/cc3zLDNg.s:123789  .debug_str:0000000000048519 .LASF1058
     /tmp/cc3zLDNg.s:113513  .debug_str:000000000001ea94 .LASF1059
     /tmp/cc3zLDNg.s:116627  .debug_str:000000000002b572 .LASF1060
     /tmp/cc3zLDNg.s:107631  .debug_str:00000000000075ec .LASF1061
     /tmp/cc3zLDNg.s:118285  .debug_str:0000000000031e83 .LASF1062
     /tmp/cc3zLDNg.s:113237  .debug_str:000000000001d8d9 .LASF1063
     /tmp/cc3zLDNg.s:114339  .debug_str:00000000000223a6 .LASF1064
     /tmp/cc3zLDNg.s:119595  .debug_str:0000000000037644 .LASF1065
     /tmp/cc3zLDNg.s:108095  .debug_str:00000000000094e1 .LASF1066
     /tmp/cc3zLDNg.s:117079  .debug_str:000000000002d164 .LASF1067
     /tmp/cc3zLDNg.s:125867  .debug_str:0000000000050ef8 .LASF1068
     /tmp/cc3zLDNg.s:114443  .debug_str:0000000000022af0 .LASF1069
     /tmp/cc3zLDNg.s:112425  .debug_str:000000000001a5e8 .LASF1070
     /tmp/cc3zLDNg.s:125229  .debug_str:000000000004e4aa .LASF1071
     /tmp/cc3zLDNg.s:117929  .debug_str:0000000000030806 .LASF1072
     /tmp/cc3zLDNg.s:117237  .debug_str:000000000002da95 .LASF1073
     /tmp/cc3zLDNg.s:115061  .debug_str:00000000000253d3 .LASF1074
     /tmp/cc3zLDNg.s:106933  .debug_str:00000000000047de .LASF1075
     /tmp/cc3zLDNg.s:117769  .debug_str:000000000002fcd0 .LASF1076
     /tmp/cc3zLDNg.s:117031  .debug_str:000000000002cdfb .LASF1077
     /tmp/cc3zLDNg.s:122885  .debug_str:0000000000044b8b .LASF1078
     /tmp/cc3zLDNg.s:110313  .debug_str:0000000000011d77 .LASF1079
     /tmp/cc3zLDNg.s:121679  .debug_str:000000000003f8b0 .LASF1080
     /tmp/cc3zLDNg.s:112495  .debug_str:000000000001aa38 .LASF1081
     /tmp/cc3zLDNg.s:123587  .debug_str:00000000000478ce .LASF1082
     /tmp/cc3zLDNg.s:114457  .debug_str:0000000000022b9c .LASF1083
     /tmp/cc3zLDNg.s:110641  .debug_str:0000000000013351 .LASF1084
     /tmp/cc3zLDNg.s:125575  .debug_str:000000000004fc9e .LASF1085
     /tmp/cc3zLDNg.s:112755  .debug_str:000000000001ba6d .LASF1086
     /tmp/cc3zLDNg.s:123807  .debug_str:00000000000486a1 .LASF1087
     /tmp/cc3zLDNg.s:114679  .debug_str:0000000000023a33 .LASF1088
     /tmp/cc3zLDNg.s:125697  .debug_str:000000000005047c .LASF1089
     /tmp/cc3zLDNg.s:116723  .debug_str:000000000002bad8 .LASF1090
     /tmp/cc3zLDNg.s:107549  .debug_str:00000000000070d3 .LASF1091
     /tmp/cc3zLDNg.s:118773  .debug_str:0000000000033e8d .LASF1092
     /tmp/cc3zLDNg.s:109393  .debug_str:000000000000eaa7 .LASF1093
     /tmp/cc3zLDNg.s:126003  .debug_str:0000000000051880 .LASF1094
     /tmp/cc3zLDNg.s:123323  .debug_str:0000000000046814 .LASF1095
     /tmp/cc3zLDNg.s:107607  .debug_str:00000000000074a5 .LASF1096
     /tmp/cc3zLDNg.s:118831  .debug_str:00000000000341fc .LASF1097
     /tmp/cc3zLDNg.s:109651  .debug_str:000000000000f728 .LASF1098
     /tmp/cc3zLDNg.s:120929  .debug_str:000000000003c650 .LASF1099
     /tmp/cc3zLDNg.s:121485  .debug_str:000000000003eb17 .LASF1100
     /tmp/cc3zLDNg.s:122757  .debug_str:0000000000044444 .LASF1101
     /tmp/cc3zLDNg.s:124405  .debug_str:000000000004ae62 .LASF1102
     /tmp/cc3zLDNg.s:124795  .debug_str:000000000004c797 .LASF1103
     /tmp/cc3zLDNg.s:108649  .debug_str:000000000000bb90 .LASF1104
     /tmp/cc3zLDNg.s:111907  .debug_str:00000000000184de .LASF1105
     /tmp/cc3zLDNg.s:123027  .debug_str:0000000000045517 .LASF1106
     /tmp/cc3zLDNg.s:113905  .debug_str:0000000000020617 .LASF1107
     /tmp/cc3zLDNg.s:109787  .debug_str:0000000000010092 .LASF1108
     /tmp/cc3zLDNg.s:122455  .debug_str:0000000000042ce1 .LASF1109
     /tmp/cc3zLDNg.s:114871  .debug_str:0000000000024712 .LASF1110
     /tmp/cc3zLDNg.s:107149  .debug_str:00000000000055e0 .LASF1111
     /tmp/cc3zLDNg.s:119885  .debug_str:0000000000038893 .LASF1112
     /tmp/cc3zLDNg.s:118975  .debug_str:0000000000034baf .LASF1113
     /tmp/cc3zLDNg.s:111821  .debug_str:0000000000017e82 .LASF1114
     /tmp/cc3zLDNg.s:110959  .debug_str:00000000000147d3 .LASF1115
     /tmp/cc3zLDNg.s:123615  .debug_str:0000000000047ab7 .LASF1116
     /tmp/cc3zLDNg.s:115841  .debug_str:000000000002810a .LASF1117
     /tmp/cc3zLDNg.s:111055  .debug_str:0000000000014e58 .LASF1118
     /tmp/cc3zLDNg.s:109875  .debug_str:000000000001058b .LASF1119
     /tmp/cc3zLDNg.s:119381  .debug_str:00000000000366fb .LASF1120
     /tmp/cc3zLDNg.s:124963  .debug_str:000000000004d35f .LASF1121
     /tmp/cc3zLDNg.s:111831  .debug_str:0000000000017f22 .LASF1122
     /tmp/cc3zLDNg.s:112143  .debug_str:0000000000019291 .LASF1123
     /tmp/cc3zLDNg.s:125599  .debug_str:000000000004fe39 .LASF1124
     /tmp/cc3zLDNg.s:116531  .debug_str:000000000002af21 .LASF1125
     /tmp/cc3zLDNg.s:107135  .debug_str:00000000000054e9 .LASF1126
     /tmp/cc3zLDNg.s:118493  .debug_str:0000000000032b58 .LASF1127
     /tmp/cc3zLDNg.s:109287  .debug_str:000000000000e442 .LASF1128
     /tmp/cc3zLDNg.s:120581  .debug_str:000000000003b06d .LASF1129
     /tmp/cc3zLDNg.s:111283  .debug_str:0000000000015b97 .LASF1130
     /tmp/cc3zLDNg.s:122365  .debug_str:000000000004258e .LASF1131
     /tmp/cc3zLDNg.s:113277  .debug_str:000000000001dab6 .LASF1132
     /tmp/cc3zLDNg.s:116123  .debug_str:00000000000293dc .LASF1133
     /tmp/cc3zLDNg.s:106831  .debug_str:0000000000004111 .LASF1134
     /tmp/cc3zLDNg.s:118067  .debug_str:00000000000310c8 .LASF1135
     /tmp/cc3zLDNg.s:108659  .debug_str:000000000000bc53 .LASF1136
     /tmp/cc3zLDNg.s:125213  .debug_str:000000000004e377 .LASF1137
     /tmp/cc3zLDNg.s:114659  .debug_str:00000000000238ec .LASF1138
     /tmp/cc3zLDNg.s:121969  .debug_str:0000000000040add .LASF1139
     /tmp/cc3zLDNg.s:112841  .debug_str:000000000001bf12 .LASF1140
     /tmp/cc3zLDNg.s:108839  .debug_str:000000000000c84b .LASF1141
     /tmp/cc3zLDNg.s:114745  .debug_str:0000000000023e36 .LASF1142
     /tmp/cc3zLDNg.s:110949  .debug_str:000000000001475a .LASF1143
     /tmp/cc3zLDNg.s:122029  .debug_str:0000000000040e83 .LASF1144
     /tmp/cc3zLDNg.s:113115  .debug_str:000000000001d030 .LASF1145
     /tmp/cc3zLDNg.s:124111  .debug_str:0000000000049af0 .LASF1146
     /tmp/cc3zLDNg.s:115027  .debug_str:0000000000025169 .LASF1147
     /tmp/cc3zLDNg.s:111641  .debug_str:0000000000017295 .LASF1148
     /tmp/cc3zLDNg.s:117041  .debug_str:000000000002cec5 .LASF1149
     /tmp/cc3zLDNg.s:107825  .debug_str:000000000000825a .LASF1150
     /tmp/cc3zLDNg.s:106655  .debug_str:00000000000034bb .LASF1151
     /tmp/cc3zLDNg.s:109721  .debug_str:000000000000fb3d .LASF1152
     /tmp/cc3zLDNg.s:106069  .debug_str:0000000000000cdd .LASF1153
     /tmp/cc3zLDNg.s:117277  .debug_str:000000000002dd6c .LASF1154
     /tmp/cc3zLDNg.s:110957  .debug_str:00000000000147a8 .LASF1155
     /tmp/cc3zLDNg.s:106623  .debug_str:00000000000032ec .LASF1156
     /tmp/cc3zLDNg.s:119149  .debug_str:00000000000356d1 .LASF1157
     /tmp/cc3zLDNg.s:112487  .debug_str:000000000001a993 .LASF1158
     /tmp/cc3zLDNg.s:119035  .debug_str:0000000000034fd0 .LASF1159
     /tmp/cc3zLDNg.s:115245  .debug_str:0000000000025ea2 .LASF1160
     /tmp/cc3zLDNg.s:120753  .debug_str:000000000003ba5a .LASF1161
     /tmp/cc3zLDNg.s:114673  .debug_str:00000000000239b5 .LASF1162
     /tmp/cc3zLDNg.s:121821  .debug_str:0000000000040254 .LASF1163
     /tmp/cc3zLDNg.s:114113  .debug_str:000000000002157b .LASF1164
     /tmp/cc3zLDNg.s:121457  .debug_str:000000000003e93b .LASF1165
     /tmp/cc3zLDNg.s:110261  .debug_str:00000000000119e8 .LASF1166
     /tmp/cc3zLDNg.s:124547  .debug_str:000000000004b796 .LASF1167
     /tmp/cc3zLDNg.s:123223  .debug_str:0000000000046145 .LASF1168
     /tmp/cc3zLDNg.s:112573  .debug_str:000000000001aef3 .LASF1169
     /tmp/cc3zLDNg.s:112315  .debug_str:0000000000019e67 .LASF1170
     /tmp/cc3zLDNg.s:111879  .debug_str:0000000000018298 .LASF1171
     /tmp/cc3zLDNg.s:111645  .debug_str:00000000000172bb .LASF1172
     /tmp/cc3zLDNg.s:111215  .debug_str:000000000001570c .LASF1173
     /tmp/cc3zLDNg.s:110967  .debug_str:0000000000014831 .LASF1174
     /tmp/cc3zLDNg.s:110547  .debug_str:0000000000012c9b .LASF1175
     /tmp/cc3zLDNg.s:110285  .debug_str:0000000000011b2a .LASF1176
     /tmp/cc3zLDNg.s:109829  .debug_str:00000000000102c6 .LASF1177
     /tmp/cc3zLDNg.s:110097  .debug_str:0000000000011068 .LASF1178
     /tmp/cc3zLDNg.s:108203  .debug_str:0000000000009c43 .LASF1179
     /tmp/cc3zLDNg.s:106449  .debug_str:0000000000002779 .LASF1180
     /tmp/cc3zLDNg.s:124837  .debug_str:000000000004ca38 .LASF1181
     /tmp/cc3zLDNg.s:108633  .debug_str:000000000000ba38 .LASF1182
     /tmp/cc3zLDNg.s:113797  .debug_str:000000000001fe82 .LASF1183
     /tmp/cc3zLDNg.s:119011  .debug_str:0000000000034e20 .LASF1184
     /tmp/cc3zLDNg.s:124059  .debug_str:000000000004971b .LASF1185
     /tmp/cc3zLDNg.s:108699  .debug_str:000000000000bf36 .LASF1186
     /tmp/cc3zLDNg.s:114053  .debug_str:0000000000021118 .LASF1187
     /tmp/cc3zLDNg.s:108681  .debug_str:000000000000bdcf .LASF1188
     /tmp/cc3zLDNg.s:120087  .debug_str:0000000000039511 .LASF1189
     /tmp/cc3zLDNg.s:113201  .debug_str:000000000001d613 .LASF1190
     /tmp/cc3zLDNg.s:121385  .debug_str:000000000003e46e .LASF1191
     /tmp/cc3zLDNg.s:114073  .debug_str:0000000000021316 .LASF1192
     /tmp/cc3zLDNg.s:125279  .debug_str:000000000004e7dc .LASF1193
     /tmp/cc3zLDNg.s:116239  .debug_str:0000000000029c06 .LASF1194
     /tmp/cc3zLDNg.s:107179  .debug_str:0000000000005792 .LASF1195
     /tmp/cc3zLDNg.s:118423  .debug_str:000000000003265d .LASF1196
     /tmp/cc3zLDNg.s:109269  .debug_str:000000000000e2e9 .LASF1197
     /tmp/cc3zLDNg.s:113845  .debug_str:0000000000020232 .LASF1198
     /tmp/cc3zLDNg.s:125045  .debug_str:000000000004d845 .LASF1199
     /tmp/cc3zLDNg.s:117705  .debug_str:000000000002f877 .LASF1200
     /tmp/cc3zLDNg.s:115229  .debug_str:0000000000025da3 .LASF1201
     /tmp/cc3zLDNg.s:121197  .debug_str:000000000003d89e .LASF1202
     /tmp/cc3zLDNg.s:118867  .debug_str:0000000000034426 .LASF1203
     /tmp/cc3zLDNg.s:116743  .debug_str:000000000002bbf7 .LASF1204
     /tmp/cc3zLDNg.s:114353  .debug_str:00000000000224c5 .LASF1205
     /tmp/cc3zLDNg.s:110565  .debug_str:0000000000012ded .LASF1206
     /tmp/cc3zLDNg.s:116759  .debug_str:000000000002bce4 .LASF1207
     /tmp/cc3zLDNg.s:109825  .debug_str:0000000000010259 .LASF1208
     /tmp/cc3zLDNg.s:109553  .debug_str:000000000000f199 .LASF1209
     /tmp/cc3zLDNg.s:111341  .debug_str:0000000000015f1b .LASF1210
     /tmp/cc3zLDNg.s:111627  .debug_str:0000000000017135 .LASF1211
     /tmp/cc3zLDNg.s:107971  .debug_str:0000000000008c82 .LASF1212
     /tmp/cc3zLDNg.s:117059  .debug_str:000000000002cfd3 .LASF1213
     /tmp/cc3zLDNg.s:113917  .debug_str:00000000000206b7 .LASF1214
     /tmp/cc3zLDNg.s:113391  .debug_str:000000000001e1cf .LASF1215
     /tmp/cc3zLDNg.s:122379  .debug_str:0000000000042679 .LASF1216
     /tmp/cc3zLDNg.s:121923  .debug_str:000000000004081f .LASF1217
     /tmp/cc3zLDNg.s:106631  .debug_str:0000000000003382 .LASF1218
     /tmp/cc3zLDNg.s:117359  .debug_str:000000000002e1dc .LASF1219
     /tmp/cc3zLDNg.s:126029  .debug_str:0000000000051a4c .LASF1220
     /tmp/cc3zLDNg.s:125785  .debug_str:0000000000050a51 .LASF1221
     /tmp/cc3zLDNg.s:116291  .debug_str:000000000002a019 .LASF1222
     /tmp/cc3zLDNg.s:113741  .debug_str:000000000001f9c5 .LASF1223
     /tmp/cc3zLDNg.s:112431  .debug_str:000000000001a634 .LASF1224
     /tmp/cc3zLDNg.s:118657  .debug_str:0000000000033624 .LASF1225
     /tmp/cc3zLDNg.s:116139  .debug_str:0000000000029511 .LASF1226
     /tmp/cc3zLDNg.s:121251  .debug_str:000000000003dc26 .LASF1227
     /tmp/cc3zLDNg.s:119693  .debug_str:0000000000037c78 .LASF1228
     /tmp/cc3zLDNg.s:117173  .debug_str:000000000002d6b6 .LASF1229
     /tmp/cc3zLDNg.s:121479  .debug_str:000000000003eac4 .LASF1230
     /tmp/cc3zLDNg.s:118909  .debug_str:0000000000034724 .LASF1231
     /tmp/cc3zLDNg.s:109187  .debug_str:000000000000df34 .LASF1232
     /tmp/cc3zLDNg.s:123085  .debug_str:00000000000458d4 .LASF1233
     /tmp/cc3zLDNg.s:116113  .debug_str:0000000000029318 .LASF1234
     /tmp/cc3zLDNg.s:106109  .debug_str:0000000000000f7e .LASF1235
     /tmp/cc3zLDNg.s:115505  .debug_str:0000000000026bff .LASF1236
     /tmp/cc3zLDNg.s:119855  .debug_str:00000000000386f0 .LASF1237
     /tmp/cc3zLDNg.s:122683  .debug_str:0000000000043eca .LASF1238
     /tmp/cc3zLDNg.s:107511  .debug_str:0000000000006d8d .LASF1239
     /tmp/cc3zLDNg.s:109561  .debug_str:000000000000f248 .LASF1240
     /tmp/cc3zLDNg.s:114967  .debug_str:0000000000024d2c .LASF1241
     /tmp/cc3zLDNg.s:115969  .debug_str:0000000000028a37 .LASF1242
     /tmp/cc3zLDNg.s:122611  .debug_str:0000000000043983 .LASF1243
     /tmp/cc3zLDNg.s:116385  .debug_str:000000000002a53b .LASF1244
     /tmp/cc3zLDNg.s:115155  .debug_str:0000000000025955 .LASF1245
     /tmp/cc3zLDNg.s:114009  .debug_str:0000000000020df9 .LASF1246
     /tmp/cc3zLDNg.s:106671  .debug_str:000000000000357d .LASF1247
     /tmp/cc3zLDNg.s:121169  .debug_str:000000000003d692 .LASF1248
     /tmp/cc3zLDNg.s:112415  .debug_str:000000000001a560 .LASF1249
     /tmp/cc3zLDNg.s:122851  .debug_str:0000000000044948 .LASF1250
     /tmp/cc3zLDNg.s:125033  .debug_str:000000000004d7a6 .LASF1251
     /tmp/cc3zLDNg.s:114625  .debug_str:00000000000236df .LASF1252
     /tmp/cc3zLDNg.s:114547  .debug_str:000000000002314d .LASF1253
     /tmp/cc3zLDNg.s:120111  .debug_str:000000000003968b .LASF1254
     /tmp/cc3zLDNg.s:117657  .debug_str:000000000002f4ea .LASF1255
     /tmp/cc3zLDNg.s:124391  .debug_str:000000000004ad66 .LASF1256
     /tmp/cc3zLDNg.s:110839  .debug_str:0000000000014097 .LASF1257
     /tmp/cc3zLDNg.s:117875  .debug_str:00000000000303d0 .LASF1258
     /tmp/cc3zLDNg.s:115517  .debug_str:0000000000026d16 .LASF1259
     /tmp/cc3zLDNg.s:114035  .debug_str:0000000000020fc4 .LASF1260
     /tmp/cc3zLDNg.s:112823  .debug_str:000000000001be08 .LASF1261
     /tmp/cc3zLDNg.s:107035  .debug_str:0000000000004ec1 .LASF1262
     /tmp/cc3zLDNg.s:109685  .debug_str:000000000000fa24 .LASF1263
     /tmp/cc3zLDNg.s:120819  .debug_str:000000000003bedb .LASF1264
     /tmp/cc3zLDNg.s:125877  .debug_str:0000000000050fa0 .LASF1265
     /tmp/cc3zLDNg.s:112497  .debug_str:000000000001aa51 .LASF1266
     /tmp/cc3zLDNg.s:120609  .debug_str:000000000003b16d .LASF1267
     /tmp/cc3zLDNg.s:113629  .debug_str:000000000001f284 .LASF1268
     /tmp/cc3zLDNg.s:106179  .debug_str:0000000000001409 .LASF1269
     /tmp/cc3zLDNg.s:120561  .debug_str:000000000003aec9 .LASF1270
     /tmp/cc3zLDNg.s:106439  .debug_str:000000000000268f .LASF1271
     /tmp/cc3zLDNg.s:116767  .debug_str:000000000002bd7e .LASF1272
     /tmp/cc3zLDNg.s:118753  .debug_str:0000000000033cf7 .LASF1273
     /tmp/cc3zLDNg.s:126005  .debug_str:0000000000051899 .LASF1274
     /tmp/cc3zLDNg.s:113213  .debug_str:000000000001d710 .LASF1275
     /tmp/cc3zLDNg.s:120619  .debug_str:000000000003b22c .LASF1276
     /tmp/cc3zLDNg.s:112019  .debug_str:0000000000018be7 .LASF1277
     /tmp/cc3zLDNg.s:115005  .debug_str:0000000000024fbf .LASF1278
     /tmp/cc3zLDNg.s:121595  .debug_str:000000000003f2c8 .LASF1279
     /tmp/cc3zLDNg.s:106083  .debug_str:0000000000000dc0 .LASF1280
     /tmp/cc3zLDNg.s:116979  .debug_str:000000000002ca7f .LASF1281
     /tmp/cc3zLDNg.s:121811  .debug_str:0000000000040175 .LASF1282
     /tmp/cc3zLDNg.s:115961  .debug_str:0000000000028964 .LASF1283
     /tmp/cc3zLDNg.s:123687  .debug_str:0000000000047eee .LASF1284
     /tmp/cc3zLDNg.s:121703  .debug_str:000000000003fa51 .LASF1285
     /tmp/cc3zLDNg.s:122675  .debug_str:0000000000043dfb .LASF1286
     /tmp/cc3zLDNg.s:107401  .debug_str:00000000000065ae .LASF1287
     /tmp/cc3zLDNg.s:110493  .debug_str:0000000000012945 .LASF1288
     /tmp/cc3zLDNg.s:113469  .debug_str:000000000001e772 .LASF1289
     /tmp/cc3zLDNg.s:116407  .debug_str:000000000002a71b .LASF1290
     /tmp/cc3zLDNg.s:119493  .debug_str:0000000000036f22 .LASF1291
     /tmp/cc3zLDNg.s:122283  .debug_str:0000000000041e5b .LASF1292
     /tmp/cc3zLDNg.s:113683  .debug_str:000000000001f640 .LASF1293
     /tmp/cc3zLDNg.s:115627  .debug_str:000000000002736f .LASF1294
     /tmp/cc3zLDNg.s:118569  .debug_str:0000000000032f8c .LASF1295
     /tmp/cc3zLDNg.s:121579  .debug_str:000000000003f1af .LASF1296
     /tmp/cc3zLDNg.s:124021  .debug_str:00000000000494a8 .LASF1297
     /tmp/cc3zLDNg.s:107247  .debug_str:0000000000005c09 .LASF1298
     /tmp/cc3zLDNg.s:110125  .debug_str:000000000001126d .LASF1299
     /tmp/cc3zLDNg.s:113169  .debug_str:000000000001d423 .LASF1300
     /tmp/cc3zLDNg.s:116247  .debug_str:0000000000029cd8 .LASF1301
     /tmp/cc3zLDNg.s:119187  .debug_str:00000000000358d9 .LASF1302
     /tmp/cc3zLDNg.s:109337  .debug_str:000000000000e70b .LASF1303
     /tmp/cc3zLDNg.s:112337  .debug_str:000000000001a005 .LASF1304
     /tmp/cc3zLDNg.s:115281  .debug_str:00000000000260eb .LASF1305
     /tmp/cc3zLDNg.s:110009  .debug_str:0000000000010c1d .LASF1306
     /tmp/cc3zLDNg.s:121299  .debug_str:000000000003dee5 .LASF1307
     /tmp/cc3zLDNg.s:124309  .debug_str:000000000004a7b2 .LASF1308
     /tmp/cc3zLDNg.s:117423  .debug_str:000000000002e59f .LASF1309
     /tmp/cc3zLDNg.s:109989  .debug_str:0000000000010a9f .LASF1310
     /tmp/cc3zLDNg.s:113011  .debug_str:000000000001c9c3 .LASF1311
     /tmp/cc3zLDNg.s:115927  .debug_str:0000000000028707 .LASF1312
     /tmp/cc3zLDNg.s:106217  .debug_str:00000000000016d7 .LASF1313
     /tmp/cc3zLDNg.s:109029  .debug_str:000000000000d582 .LASF1314
     /tmp/cc3zLDNg.s:112183  .debug_str:00000000000194be .LASF1315
     /tmp/cc3zLDNg.s:115135  .debug_str:000000000002583e .LASF1316
     /tmp/cc3zLDNg.s:118123  .debug_str:00000000000313f6 .LASF1317
     /tmp/cc3zLDNg.s:121157  .debug_str:000000000003d5ae .LASF1318
     /tmp/cc3zLDNg.s:123989  .debug_str:0000000000049259 .LASF1319
     /tmp/cc3zLDNg.s:106787  .debug_str:0000000000003dd2 .LASF1320
     /tmp/cc3zLDNg.s:109653  .debug_str:000000000000f741 .LASF1321
     /tmp/cc3zLDNg.s:112647  .debug_str:000000000001b3de .LASF1322
     /tmp/cc3zLDNg.s:123255  .debug_str:00000000000463b6 .LASF1323
     /tmp/cc3zLDNg.s:113765  .debug_str:000000000001fbc1 .LASF1324
     /tmp/cc3zLDNg.s:108879  .debug_str:000000000000cb11 .LASF1325
     /tmp/cc3zLDNg.s:106527  .debug_str:0000000000002c75 .LASF1326
     /tmp/cc3zLDNg.s:114833  .debug_str:000000000002448c .LASF1327
     /tmp/cc3zLDNg.s:124961  .debug_str:000000000004d32a .LASF1328
     /tmp/cc3zLDNg.s:120905  .debug_str:000000000003c475 .LASF1329
     /tmp/cc3zLDNg.s:123853  .debug_str:00000000000489dd .LASF1330
     /tmp/cc3zLDNg.s:106491  .debug_str:0000000000002a1c .LASF1331
     /tmp/cc3zLDNg.s:109301  .debug_str:000000000000e52f .LASF1332
     /tmp/cc3zLDNg.s:120117  .debug_str:0000000000039701 .LASF1333
     /tmp/cc3zLDNg.s:111177  .debug_str:00000000000154f1 .LASF1334
     /tmp/cc3zLDNg.s:119517  .debug_str:0000000000037128 .LASF1335
     /tmp/cc3zLDNg.s:108575  .debug_str:000000000000b601 .LASF1336
     /tmp/cc3zLDNg.s:113901  .debug_str:00000000000205aa .LASF1337
     /tmp/cc3zLDNg.s:117845  .debug_str:0000000000030188 .LASF1338
     /tmp/cc3zLDNg.s:117263  .debug_str:000000000002dc33 .LASF1339
     /tmp/cc3zLDNg.s:116667  .debug_str:000000000002b73f .LASF1340
     /tmp/cc3zLDNg.s:115851  .debug_str:00000000000281ad .LASF1341
     /tmp/cc3zLDNg.s:124939  .debug_str:000000000004d1b5 .LASF1342
     /tmp/cc3zLDNg.s:110653  .debug_str:00000000000133da .LASF1343
     /tmp/cc3zLDNg.s:123739  .debug_str:000000000004823e .LASF1344
     /tmp/cc3zLDNg.s:109025  .debug_str:000000000000d545 .LASF1345
     /tmp/cc3zLDNg.s:117117  .debug_str:000000000002d372 .LASF1346
     /tmp/cc3zLDNg.s:110095  .debug_str:0000000000011039 .LASF1347
     /tmp/cc3zLDNg.s:122475  .debug_str:0000000000042e1e .LASF1348
     /tmp/cc3zLDNg.s:108925  .debug_str:000000000000ce72 .LASF1349
     /tmp/cc3zLDNg.s:114689  .debug_str:0000000000023ab1 .LASF1350
     /tmp/cc3zLDNg.s:120259  .debug_str:0000000000039ea4 .LASF1351
     /tmp/cc3zLDNg.s:120941  .debug_str:000000000003c6ff .LASF1352
     /tmp/cc3zLDNg.s:124997  .debug_str:000000000004d579 .LASF1353
     /tmp/cc3zLDNg.s:122767  .debug_str:00000000000444af .LASF1354
     /tmp/cc3zLDNg.s:110693  .debug_str:0000000000013714 .LASF1355
     /tmp/cc3zLDNg.s:119993  .debug_str:0000000000038ea4 .LASF1356
     /tmp/cc3zLDNg.s:108601  .debug_str:000000000000b80f .LASF1357
     /tmp/cc3zLDNg.s:118037  .debug_str:0000000000030e6c .LASF1358
     /tmp/cc3zLDNg.s:106829  .debug_str:00000000000040c8 .LASF1359
     /tmp/cc3zLDNg.s:115967  .debug_str:00000000000289ee .LASF1360
     /tmp/cc3zLDNg.s:125075  .debug_str:000000000004daa7 .LASF1361
     /tmp/cc3zLDNg.s:113959  .debug_str:0000000000020a41 .LASF1362
     /tmp/cc3zLDNg.s:123103  .debug_str:00000000000459e4 .LASF1363
     /tmp/cc3zLDNg.s:112029  .debug_str:0000000000018c96 .LASF1364
     /tmp/cc3zLDNg.s:106357  .debug_str:0000000000002191 .LASF1365
     /tmp/cc3zLDNg.s:113327  .debug_str:000000000001ddd4 .LASF1366
     /tmp/cc3zLDNg.s:126025  .debug_str:00000000000519e4 .LASF1367
     /tmp/cc3zLDNg.s:106739  .debug_str:0000000000003a46 .LASF1368
     /tmp/cc3zLDNg.s:114911  .debug_str:0000000000024970 .LASF1369
     /tmp/cc3zLDNg.s:110929  .debug_str:00000000000145eb .LASF1370
     /tmp/cc3zLDNg.s:108211  .debug_str:0000000000009d01 .LASF1371
     /tmp/cc3zLDNg.s:113279  .debug_str:000000000001dad1 .LASF1372
     /tmp/cc3zLDNg.s:122015  .debug_str:0000000000040d50 .LASF1373
     /tmp/cc3zLDNg.s:108533  .debug_str:000000000000b2c4 .LASF1374
     /tmp/cc3zLDNg.s:111681  .debug_str:0000000000017510 .LASF1375
     /tmp/cc3zLDNg.s:118655  .debug_str:00000000000335d8 .LASF1376
     /tmp/cc3zLDNg.s:125199  .debug_str:000000000004e232 .LASF1377
     /tmp/cc3zLDNg.s:111811  .debug_str:0000000000017d9b .LASF1378
     /tmp/cc3zLDNg.s:118635  .debug_str:0000000000033421 .LASF1379
     /tmp/cc3zLDNg.s:125411  .debug_str:000000000004f012 .LASF1380
     /tmp/cc3zLDNg.s:112189  .debug_str:0000000000019536 .LASF1381
     /tmp/cc3zLDNg.s:119205  .debug_str:00000000000359e2 .LASF1382
     /tmp/cc3zLDNg.s:119615  .debug_str:000000000003778a .LASF1383
     /tmp/cc3zLDNg.s:112609  .debug_str:000000000001b0c7 .LASF1384
     /tmp/cc3zLDNg.s:112561  .debug_str:000000000001ae46 .LASF1385
     /tmp/cc3zLDNg.s:107009  .debug_str:0000000000004d32 .LASF1386
     /tmp/cc3zLDNg.s:108493  .debug_str:000000000000b047 .LASF1387
     /tmp/cc3zLDNg.s:108767  .debug_str:000000000000c3da .LASF1388
     /tmp/cc3zLDNg.s:107391  .debug_str:00000000000064fc .LASF1389
     /tmp/cc3zLDNg.s:122665  .debug_str:0000000000043d68 .LASF1390
     /tmp/cc3zLDNg.s:111805  .debug_str:0000000000017d19 .LASF1391
     /tmp/cc3zLDNg.s:113491  .debug_str:000000000001e8e4 .LASF1392
     /tmp/cc3zLDNg.s:120629  .debug_str:000000000003b2d1 .LASF1393
     /tmp/cc3zLDNg.s:117037  .debug_str:000000000002ce77 .LASF1394
     /tmp/cc3zLDNg.s:113355  .debug_str:000000000001dfab .LASF1395
     /tmp/cc3zLDNg.s:123383  .debug_str:0000000000046b63 .LASF1396
     /tmp/cc3zLDNg.s:123373  .debug_str:0000000000046aba .LASF1397
     /tmp/cc3zLDNg.s:113759  .debug_str:000000000001fb28 .LASF1398
     /tmp/cc3zLDNg.s:123313  .debug_str:0000000000046758 .LASF1399
     /tmp/cc3zLDNg.s:115557  .debug_str:0000000000026f78 .LASF1400
     /tmp/cc3zLDNg.s:119037  .debug_str:0000000000035009 .LASF1401
     /tmp/cc3zLDNg.s:109835  .debug_str:0000000000010340 .LASF1402
     /tmp/cc3zLDNg.s:120365  .debug_str:000000000003a449 .LASF1403
     /tmp/cc3zLDNg.s:123975  .debug_str:00000000000491ac .LASF1404
     /tmp/cc3zLDNg.s:116673  .debug_str:000000000002b7d0 .LASF1405
     /tmp/cc3zLDNg.s:122453  .debug_str:0000000000042cba .LASF1406
     /tmp/cc3zLDNg.s:116131  .debug_str:0000000000029468 .LASF1407
     /tmp/cc3zLDNg.s:108037  .debug_str:00000000000090cc .LASF1408
     /tmp/cc3zLDNg.s:120565  .debug_str:000000000003af1d .LASF1409
     /tmp/cc3zLDNg.s:105909  .debug_str:0000000000000295 .LASF1410
     /tmp/cc3zLDNg.s:114731  .debug_str:0000000000023d18 .LASF1411
     /tmp/cc3zLDNg.s:110997  .debug_str:0000000000014a4e .LASF1412
     /tmp/cc3zLDNg.s:111481  .debug_str:00000000000167f3 .LASF1413
     /tmp/cc3zLDNg.s:124429  .debug_str:000000000004afda .LASF1414
     /tmp/cc3zLDNg.s:115771  .debug_str:0000000000027d50 .LASF1415
     /tmp/cc3zLDNg.s:114233  .debug_str:0000000000021c99 .LASF1416
     /tmp/cc3zLDNg.s:110607  .debug_str:00000000000130cc .LASF1417
     /tmp/cc3zLDNg.s:107603  .debug_str:0000000000007470 .LASF1418
     /tmp/cc3zLDNg.s:115801  .debug_str:0000000000027f13 .LASF1419
     /tmp/cc3zLDNg.s:118437  .debug_str:0000000000032782 .LASF1420
     /tmp/cc3zLDNg.s:111229  .debug_str:000000000001580c .LASF1421
     /tmp/cc3zLDNg.s:111541  .debug_str:0000000000016bab .LASF1422
     /tmp/cc3zLDNg.s:112901  .debug_str:000000000001c25c .LASF1423
     /tmp/cc3zLDNg.s:116427  .debug_str:000000000002a85a .LASF1424
     /tmp/cc3zLDNg.s:112341  .debug_str:000000000001a04b .LASF1425
     /tmp/cc3zLDNg.s:106351  .debug_str:0000000000002128 .LASF1426
     /tmp/cc3zLDNg.s:118799  .debug_str:0000000000033ff6 .LASF1427
     /tmp/cc3zLDNg.s:121643  .debug_str:000000000003f664 .LASF1428
     /tmp/cc3zLDNg.s:113137  .debug_str:000000000001d1c6 .LASF1429
     /tmp/cc3zLDNg.s:124697  .debug_str:000000000004c0ae .LASF1430
     /tmp/cc3zLDNg.s:113675  .debug_str:000000000001f589 .LASF1431
     /tmp/cc3zLDNg.s:115603  .debug_str:00000000000271e9 .LASF1432
     /tmp/cc3zLDNg.s:122297  .debug_str:0000000000041f62 .LASF1433
     /tmp/cc3zLDNg.s:118745  .debug_str:0000000000033c3f .LASF1434
     /tmp/cc3zLDNg.s:114995  .debug_str:0000000000024f36 .LASF1435
     /tmp/cc3zLDNg.s:111289  .debug_str:0000000000015beb .LASF1436
     /tmp/cc3zLDNg.s:123885  .debug_str:0000000000048b9e .LASF1437
     /tmp/cc3zLDNg.s:109199  .debug_str:000000000000dfb7 .LASF1438
     /tmp/cc3zLDNg.s:107011  .debug_str:0000000000004d80 .LASF1439
     /tmp/cc3zLDNg.s:110031  .debug_str:0000000000010d57 .LASF1440
     /tmp/cc3zLDNg.s:122719  .debug_str:000000000004419c .LASF1441
     /tmp/cc3zLDNg.s:125451  .debug_str:000000000004f328 .LASF1442
     /tmp/cc3zLDNg.s:111889  .debug_str:0000000000018372 .LASF1443
     /tmp/cc3zLDNg.s:118725  .debug_str:0000000000033af0 .LASF1444
     /tmp/cc3zLDNg.s:125319  .debug_str:000000000004eb11 .LASF1445
     /tmp/cc3zLDNg.s:111915  .debug_str:0000000000018559 .LASF1446
     /tmp/cc3zLDNg.s:110495  .debug_str:000000000001297a .LASF1447
     /tmp/cc3zLDNg.s:117365  .debug_str:000000000002e24d .LASF1448
     /tmp/cc3zLDNg.s:123927  .debug_str:0000000000048e62 .LASF1449
     /tmp/cc3zLDNg.s:110357  .debug_str:0000000000012058 .LASF1450
     /tmp/cc3zLDNg.s:117229  .debug_str:000000000002da06 .LASF1451
     /tmp/cc3zLDNg.s:123077  .debug_str:0000000000045882 .LASF1452
     /tmp/cc3zLDNg.s:107573  .debug_str:000000000000727c .LASF1453
     /tmp/cc3zLDNg.s:122739  .debug_str:0000000000044300 .LASF1454
     /tmp/cc3zLDNg.s:118045  .debug_str:0000000000030f29 .LASF1455
     /tmp/cc3zLDNg.s:113979  .debug_str:0000000000020be0 .LASF1456
     /tmp/cc3zLDNg.s:109925  .debug_str:00000000000107a2 .LASF1457
     /tmp/cc3zLDNg.s:109045  .debug_str:000000000000d690 .LASF1458
     /tmp/cc3zLDNg.s:122189  .debug_str:000000000004187e .LASF1459
     /tmp/cc3zLDNg.s:113799  .debug_str:000000000001fed9 .LASF1460
     /tmp/cc3zLDNg.s:125327  .debug_str:000000000004eb9a .LASF1461
     /tmp/cc3zLDNg.s:114253  .debug_str:0000000000021dec .LASF1462
     /tmp/cc3zLDNg.s:108129  .debug_str:0000000000009721 .LASF1463
     /tmp/cc3zLDNg.s:120097  .debug_str:00000000000395f3 .LASF1464
     /tmp/cc3zLDNg.s:111371  .debug_str:0000000000016145 .LASF1465
     /tmp/cc3zLDNg.s:123165  .debug_str:0000000000045e28 .LASF1466
     /tmp/cc3zLDNg.s:114595  .debug_str:00000000000234bd .LASF1467
     /tmp/cc3zLDNg.s:106049  .debug_str:0000000000000b9c .LASF1468
     /tmp/cc3zLDNg.s:108359  .debug_str:000000000000a6ed .LASF1469
     /tmp/cc3zLDNg.s:118637  .debug_str:000000000003346f .LASF1470
     /tmp/cc3zLDNg.s:108075  .debug_str:0000000000009334 .LASF1471
     /tmp/cc3zLDNg.s:118189  .debug_str:000000000003184f .LASF1472
     /tmp/cc3zLDNg.s:107827  .debug_str:0000000000008276 .LASF1473
     /tmp/cc3zLDNg.s:117931  .debug_str:0000000000030816 .LASF1474
     /tmp/cc3zLDNg.s:107581  .debug_str:00000000000072f4 .LASF1475
     /tmp/cc3zLDNg.s:117677  .debug_str:000000000002f629 .LASF1476
     /tmp/cc3zLDNg.s:107323  .debug_str:0000000000006093 .LASF1477
     /tmp/cc3zLDNg.s:117407  .debug_str:000000000002e495 .LASF1478
     /tmp/cc3zLDNg.s:108869  .debug_str:000000000000ca27 .LASF1479
     /tmp/cc3zLDNg.s:113589  .debug_str:000000000001effa .LASF1480
     /tmp/cc3zLDNg.s:108425  .debug_str:000000000000abae .LASF1481
     /tmp/cc3zLDNg.s:118711  .debug_str:00000000000339c5 .LASF1482
     /tmp/cc3zLDNg.s:121693  .debug_str:000000000003f988 .LASF1483
     /tmp/cc3zLDNg.s:124583  .debug_str:000000000004b97f .LASF1484
     /tmp/cc3zLDNg.s:107907  .debug_str:0000000000008819 .LASF1485
     /tmp/cc3zLDNg.s:118167  .debug_str:00000000000316a5 .LASF1486
     /tmp/cc3zLDNg.s:107653  .debug_str:000000000000774d .LASF1487
     /tmp/cc3zLDNg.s:109043  .debug_str:000000000000d666 .LASF1488
     /tmp/cc3zLDNg.s:122171  .debug_str:0000000000041762 .LASF1489
     /tmp/cc3zLDNg.s:119343  .debug_str:0000000000036407 .LASF1490
     /tmp/cc3zLDNg.s:108953  .debug_str:000000000000d067 .LASF1491
     /tmp/cc3zLDNg.s:119071  .debug_str:0000000000035226 .LASF1492
     /tmp/cc3zLDNg.s:113611  .debug_str:000000000001f142 .LASF1493
     /tmp/cc3zLDNg.s:118791  .debug_str:0000000000033f6a .LASF1494
     /tmp/cc3zLDNg.s:108411  .debug_str:000000000000aad7 .LASF1495
     /tmp/cc3zLDNg.s:118503  .debug_str:0000000000032be8 .LASF1496
     /tmp/cc3zLDNg.s:111357  .debug_str:000000000001603c .LASF1497
     /tmp/cc3zLDNg.s:118233  .debug_str:0000000000031b2b .LASF1498
     /tmp/cc3zLDNg.s:109597  .debug_str:000000000000f484 .LASF1499
     /tmp/cc3zLDNg.s:119823  .debug_str:00000000000384b6 .LASF1500
     /tmp/cc3zLDNg.s:109295  .debug_str:000000000000e4bc .LASF1501
     /tmp/cc3zLDNg.s:115835  .debug_str:000000000002809a .LASF1502
     /tmp/cc3zLDNg.s:109033  .debug_str:000000000000d5c5 .LASF1503
     /tmp/cc3zLDNg.s:119327  .debug_str:00000000000362df .LASF1504
     /tmp/cc3zLDNg.s:108753  .debug_str:000000000000c2fc .LASF1505
     /tmp/cc3zLDNg.s:118861  .debug_str:00000000000343cb .LASF1506
     /tmp/cc3zLDNg.s:108489  .debug_str:000000000000affc .LASF1507
     /tmp/cc3zLDNg.s:118585  .debug_str:00000000000330cb .LASF1508
     /tmp/cc3zLDNg.s:110149  .debug_str:0000000000011357 .LASF1509
     /tmp/cc3zLDNg.s:120189  .debug_str:0000000000039b2a .LASF1510
     /tmp/cc3zLDNg.s:109865  .debug_str:00000000000104da .LASF1511
     /tmp/cc3zLDNg.s:119909  .debug_str:000000000003897f .LASF1512
     /tmp/cc3zLDNg.s:109307  .debug_str:000000000000e592 .LASF1513
     /tmp/cc3zLDNg.s:119623  .debug_str:0000000000037808 .LASF1514
     /tmp/cc3zLDNg.s:109099  .debug_str:000000000000d9b6 .LASF1515
     /tmp/cc3zLDNg.s:119405  .debug_str:00000000000368a6 .LASF1516
     /tmp/cc3zLDNg.s:108831  .debug_str:000000000000c7b0 .LASF1517
     /tmp/cc3zLDNg.s:119135  .debug_str:00000000000355d0 .LASF1518
     /tmp/cc3zLDNg.s:110541  .debug_str:0000000000012c2b .LASF1519
     /tmp/cc3zLDNg.s:120759  .debug_str:000000000003bab6 .LASF1520
     /tmp/cc3zLDNg.s:110237  .debug_str:0000000000011900 .LASF1521
     /tmp/cc3zLDNg.s:120275  .debug_str:0000000000039fc9 .LASF1522
     /tmp/cc3zLDNg.s:110179  .debug_str:0000000000011548 .LASF1523
     /tmp/cc3zLDNg.s:111081  .debug_str:0000000000014fdd .LASF1524
     /tmp/cc3zLDNg.s:105875  .debug_str:0000000000000021 .LASF1525
     /tmp/cc3zLDNg.s:120841  .debug_str:000000000003c035 .LASF1526
     /tmp/cc3zLDNg.s:114343  .debug_str:00000000000223d8 .LASF1527
     /tmp/cc3zLDNg.s:123009  .debug_str:00000000000453e8 .LASF1528
     /tmp/cc3zLDNg.s:106253  .debug_str:00000000000019ed .LASF1529
     /tmp/cc3zLDNg.s:107003  .debug_str:0000000000004c90 .LASF1530
     /tmp/cc3zLDNg.s:107007  .debug_str:0000000000004d01 .LASF1531
     /tmp/cc3zLDNg.s:107819  .debug_str:00000000000081e0 .LASF1532
     /tmp/cc3zLDNg.s:110829  .debug_str:0000000000013fc6 .LASF1533
     /tmp/cc3zLDNg.s:120779  .debug_str:000000000003bbe5 .LASF1534
     /tmp/cc3zLDNg.s:119429  .debug_str:0000000000036a6b .LASF1535
     /tmp/cc3zLDNg.s:122021  .debug_str:0000000000040dc9 .LASF1536
     /tmp/cc3zLDNg.s:124713  .debug_str:000000000004c1da .LASF1537
     /tmp/cc3zLDNg.s:107449  .debug_str:00000000000068f6 .LASF1538
     /tmp/cc3zLDNg.s:106403  .debug_str:000000000000244f .LASF1539
     /tmp/cc3zLDNg.s:106781  .debug_str:0000000000003d72 .LASF1540
     /tmp/cc3zLDNg.s:122871  .debug_str:0000000000044a6a .LASF1541
     /tmp/cc3zLDNg.s:123531  .debug_str:000000000004753c .LASF1542
     /tmp/cc3zLDNg.s:122215  .debug_str:0000000000041a45 .LASF1543
     /tmp/cc3zLDNg.s:122407  .debug_str:0000000000042896 .LASF1544
     /tmp/cc3zLDNg.s:112363  .debug_str:000000000001a1c1 .LASF1545
     /tmp/cc3zLDNg.s:124237  .debug_str:000000000004a337 .LASF1546
     /tmp/cc3zLDNg.s:125751  .debug_str:00000000000507d8 .LASF1547
     /tmp/cc3zLDNg.s:116793  .debug_str:000000000002bfbf .LASF1548
     /tmp/cc3zLDNg.s:109939  .debug_str:0000000000010852 .LASF1549
     /tmp/cc3zLDNg.s:119147  .debug_str:00000000000356bb .LASF1550
     /tmp/cc3zLDNg.s:108261  .debug_str:000000000000a0b2 .LASF1551
     /tmp/cc3zLDNg.s:105885  .debug_str:00000000000000c4 .LASF1552
     /tmp/cc3zLDNg.s:114637  .debug_str:000000000002378b .LASF1553
     /tmp/cc3zLDNg.s:114907  .debug_str:0000000000024945 .LASF1554
     /tmp/cc3zLDNg.s:121207  .debug_str:000000000003d97a .LASF1555
     /tmp/cc3zLDNg.s:123499  .debug_str:000000000004737b .LASF1556
     /tmp/cc3zLDNg.s:125065  .debug_str:000000000004da12 .LASF1557
     /tmp/cc3zLDNg.s:114027  .debug_str:0000000000020f6d .LASF1558
     /tmp/cc3zLDNg.s:117971  .debug_str:0000000000030a97 .LASF1559
     /tmp/cc3zLDNg.s:110189  .debug_str:0000000000011626 .LASF1561
     /tmp/cc3zLDNg.s:124383  .debug_str:000000000004acd1 .LASF1562
     /tmp/cc3zLDNg.s:111515  .debug_str:0000000000016a14 .LASF1563
     /tmp/cc3zLDNg.s:116363  .debug_str:000000000002a424 .LASF1564
     /tmp/cc3zLDNg.s:111351  .debug_str:0000000000015fde .LASF1565
     /tmp/cc3zLDNg.s:111287  .debug_str:0000000000015bdd .LASF1566
     /tmp/cc3zLDNg.s:117937  .debug_str:0000000000030893 .LASF1567
     /tmp/cc3zLDNg.s:105935  .debug_str:000000000000041e .LASF1568
     /tmp/cc3zLDNg.s:111607  .debug_str:0000000000017005 .LASF1569
     /tmp/cc3zLDNg.s:113779  .debug_str:000000000001fd4f .LASF1570
     /tmp/cc3zLDNg.s:114989  .debug_str:0000000000024ec6 .LASF1571
     /tmp/cc3zLDNg.s:122699  .debug_str:0000000000044050 .LASF1572
     /tmp/cc3zLDNg.s:109641  .debug_str:000000000000f67d .LASF1573
     /tmp/cc3zLDNg.s:116615  .debug_str:000000000002b486 .LASF1574
     /tmp/cc3zLDNg.s:107475  .debug_str:0000000000006b11 .LASF1575
     /tmp/cc3zLDNg.s:108401  .debug_str:000000000000aa04 .LASF1576
     /tmp/cc3zLDNg.s:114707  .debug_str:0000000000023bc1 .LASF1577
     /tmp/cc3zLDNg.s:108395  .debug_str:000000000000a9ab .LASF1578
     /tmp/cc3zLDNg.s:113645  .debug_str:000000000001f3e1 .LASF1579
     /tmp/cc3zLDNg.s:119001  .debug_str:0000000000034d51 .LASF1580
     /tmp/cc3zLDNg.s:114793  .debug_str:0000000000024224 .LASF1581
     /tmp/cc3zLDNg.s:106597  .debug_str:000000000000315b .LASF1582
     /tmp/cc3zLDNg.s:116459  .debug_str:000000000002aa37 .LASF1583
     /tmp/cc3zLDNg.s:107019  .debug_str:0000000000004e03 .LASF1584
     /tmp/cc3zLDNg.s:109275  .debug_str:000000000000e38f .LASF1585
     /tmp/cc3zLDNg.s:126007  .debug_str:00000000000518cc .LASF1586
     /tmp/cc3zLDNg.s:116221  .debug_str:0000000000029a8b .LASF1587
     /tmp/cc3zLDNg.s:120737  .debug_str:000000000003b95b .LASF1588
     /tmp/cc3zLDNg.s:116611  .debug_str:000000000002b43b .LASF1589
     /tmp/cc3zLDNg.s:124035  .debug_str:00000000000495d6 .LASF1590
     /tmp/cc3zLDNg.s:119213  .debug_str:0000000000035a7a .LASF1591
     /tmp/cc3zLDNg.s:109669  .debug_str:000000000000f8cd .LASF1592
     /tmp/cc3zLDNg.s:124579  .debug_str:000000000004b947 .LASF1593
     /tmp/cc3zLDNg.s:106969  .debug_str:0000000000004aba .LASF1594
     /tmp/cc3zLDNg.s:112371  .debug_str:000000000001a23c .LASF1595
     /tmp/cc3zLDNg.s:116583  .debug_str:000000000002b284 .LASF1596
     /tmp/cc3zLDNg.s:107887  .debug_str:000000000000867e .LASF1597
     /tmp/cc3zLDNg.s:110185  .debug_str:00000000000115cd .LASF1598
     /tmp/cc3zLDNg.s:118775  .debug_str:0000000000033ea6 .LASF1599
     /tmp/cc3zLDNg.s:109385  .debug_str:000000000000ea18 .LASF1600
     /tmp/cc3zLDNg.s:124453  .debug_str:000000000004b148 .LASF1601
     /tmp/cc3zLDNg.s:112441  .debug_str:000000000001a6e9 .LASF1602
     /tmp/cc3zLDNg.s:125799  .debug_str:0000000000050b91 .LASF1603
     /tmp/cc3zLDNg.s:109985  .debug_str:0000000000010a4c .LASF1604
     /tmp/cc3zLDNg.s:119191  .debug_str:0000000000035926 .LASF1605
     /tmp/cc3zLDNg.s:125631  .debug_str:000000000005004c .LASF1606
     /tmp/cc3zLDNg.s:118065  .debug_str:00000000000310a9 .LASF1607
     /tmp/cc3zLDNg.s:115917  .debug_str:0000000000028673 .LASF1608
     /tmp/cc3zLDNg.s:118945  .debug_str:0000000000034a0b .LASF1609
     /tmp/cc3zLDNg.s:112655  .debug_str:000000000001b46d .LASF1610
     /tmp/cc3zLDNg.s:119955  .debug_str:0000000000038d5a .LASF1611
     /tmp/cc3zLDNg.s:122623  .debug_str:0000000000043a70 .LASF1612
     /tmp/cc3zLDNg.s:121351  .debug_str:000000000003e2a0 .LASF1613
     /tmp/cc3zLDNg.s:113047  .debug_str:000000000001cbcd .LASF1614
     /tmp/cc3zLDNg.s:117353  .debug_str:000000000002e17f .LASF1615
     /tmp/cc3zLDNg.s:125169  .debug_str:000000000004e0bd .LASF1616
     /tmp/cc3zLDNg.s:110029  .debug_str:0000000000010d2d .LASF1617
     /tmp/cc3zLDNg.s:108959  .debug_str:000000000000d0da .LASF1618
     /tmp/cc3zLDNg.s:108651  .debug_str:000000000000bba9 .LASF1619
     /tmp/cc3zLDNg.s:106289  .debug_str:0000000000001cc9 .LASF1620
     /tmp/cc3zLDNg.s:118643  .debug_str:00000000000334c4 .LASF1621
     /tmp/cc3zLDNg.s:111339  .debug_str:0000000000015ef0 .LASF1622
     /tmp/cc3zLDNg.s:116549  .debug_str:000000000002b01f .LASF1623
     /tmp/cc3zLDNg.s:118871  .debug_str:0000000000034477 .LASF1624
     /tmp/cc3zLDNg.s:113787  .debug_str:000000000001fdd3 .LASF1625
     /tmp/cc3zLDNg.s:112255  .debug_str:00000000000199a5 .LASF1626
     /tmp/cc3zLDNg.s:119591  .debug_str:0000000000037609 .LASF1627
     /tmp/cc3zLDNg.s:108161  .debug_str:00000000000098dd .LASF1628
     /tmp/cc3zLDNg.s:118251  .debug_str:0000000000031c58 .LASF1629
     /tmp/cc3zLDNg.s:122633  .debug_str:0000000000043b09 .LASF1630
     /tmp/cc3zLDNg.s:113477  .debug_str:000000000001e80b .LASF1631
     /tmp/cc3zLDNg.s:125757  .debug_str:0000000000050817 .LASF1632
     /tmp/cc3zLDNg.s:122627  .debug_str:0000000000043acc .LASF1633
     /tmp/cc3zLDNg.s:125779  .debug_str:00000000000509f6 .LASF1634
     /tmp/cc3zLDNg.s:109175  .debug_str:000000000000de72 .LASF1635
     /tmp/cc3zLDNg.s:125225  .debug_str:000000000004e44d .LASF1636
     /tmp/cc3zLDNg.s:113711  .debug_str:000000000001f79c .LASF1637
     /tmp/cc3zLDNg.s:124541  .debug_str:000000000004b74a .LASF1638
     /tmp/cc3zLDNg.s:107131  .debug_str:00000000000054a3 .LASF1639
     /tmp/cc3zLDNg.s:111839  .debug_str:0000000000017f9f .LASF1640
     /tmp/cc3zLDNg.s:122931  .debug_str:0000000000044e9b .LASF1641
     /tmp/cc3zLDNg.s:112219  .debug_str:000000000001973e .LASF1642
     /tmp/cc3zLDNg.s:115125  .debug_str:00000000000256d8 .LASF1643
     /tmp/cc3zLDNg.s:114519  .debug_str:0000000000023056 .LASF1644
     /tmp/cc3zLDNg.s:125977  .debug_str:00000000000516b9 .LASF1645
     /tmp/cc3zLDNg.s:118629  .debug_str:00000000000333ac .LASF1646
     /tmp/cc3zLDNg.s:110781  .debug_str:0000000000013cc8 .LASF1647
     /tmp/cc3zLDNg.s:115457  .debug_str:0000000000026a66 .LASF1648
     /tmp/cc3zLDNg.s:119231  .debug_str:0000000000035be0 .LASF1649
     /tmp/cc3zLDNg.s:106753  .debug_str:0000000000003b93 .LASF1650
     /tmp/cc3zLDNg.s:109599  .debug_str:000000000000f4ae .LASF1651
     /tmp/cc3zLDNg.s:125897  .debug_str:00000000000510ae .LASF1652
     /tmp/cc3zLDNg.s:124903  .debug_str:000000000004cf50 .LASF1653
     /tmp/cc3zLDNg.s:116861  .debug_str:000000000002c306 .LASF1654
     /tmp/cc3zLDNg.s:115567  .debug_str:0000000000026fff .LASF1655
     /tmp/cc3zLDNg.s:108913  .debug_str:000000000000cd67 .LASF1656
     /tmp/cc3zLDNg.s:114623  .debug_str:00000000000236b7 .LASF1657
     /tmp/cc3zLDNg.s:118999  .debug_str:0000000000034d1b .LASF1658
     /tmp/cc3zLDNg.s:124335  .debug_str:000000000004a97f .LASF1659
     /tmp/cc3zLDNg.s:126039  .debug_str:0000000000051afe .LASF1660
     /tmp/cc3zLDNg.s:121439  .debug_str:000000000003e80c .LASF1661
     /tmp/cc3zLDNg.s:117011  .debug_str:000000000002cc3b .LASF1662
     /tmp/cc3zLDNg.s:111943  .debug_str:00000000000186db .LASF1663
     /tmp/cc3zLDNg.s:107797  .debug_str:000000000000807e .LASF1664
     /tmp/cc3zLDNg.s:122775  .debug_str:0000000000044522 .LASF1665
     /tmp/cc3zLDNg.s:119063  .debug_str:0000000000035195 .LASF1666
     /tmp/cc3zLDNg.s:113419  .debug_str:000000000001e3c4 .LASF1667
     /tmp/cc3zLDNg.s:109687  .debug_str:000000000000fa5a .LASF1668
     /tmp/cc3zLDNg.s:124161  .debug_str:0000000000049df7 .LASF1669
     /tmp/cc3zLDNg.s:124375  .debug_str:000000000004ac67 .LASF1670
     /tmp/cc3zLDNg.s:124877  .debug_str:000000000004cd60 .LASF1671
     /tmp/cc3zLDNg.s:115231  .debug_str:0000000000025dde .LASF1672
     /tmp/cc3zLDNg.s:123319  .debug_str:00000000000467c9 .LASF1673
     /tmp/cc3zLDNg.s:115633  .debug_str:00000000000273de .LASF1674
     /tmp/cc3zLDNg.s:113957  .debug_str:0000000000020a1e .LASF1675
     /tmp/cc3zLDNg.s:117239  .debug_str:000000000002daac .LASF1676
     /tmp/cc3zLDNg.s:110911  .debug_str:0000000000014503 .LASF1677
     /tmp/cc3zLDNg.s:107851  .debug_str:000000000000842f .LASF1678
     /tmp/cc3zLDNg.s:124283  .debug_str:000000000004a5db .LASF1679
     /tmp/cc3zLDNg.s:122597  .debug_str:00000000000438c4 .LASF1680
     /tmp/cc3zLDNg.s:111067  .debug_str:0000000000014f09 .LASF1681
     /tmp/cc3zLDNg.s:121045  .debug_str:000000000003ce24 .LASF1682
     /tmp/cc3zLDNg.s:121893  .debug_str:00000000000405f4 .LASF1683
     /tmp/cc3zLDNg.s:107359  .debug_str:00000000000062be .LASF1684
     /tmp/cc3zLDNg.s:115593  .debug_str:0000000000027159 .LASF1685
     /tmp/cc3zLDNg.s:118559  .debug_str:0000000000032f01 .LASF1686
     /tmp/cc3zLDNg.s:106097  .debug_str:0000000000000ebc .LASF1687
     /tmp/cc3zLDNg.s:119735  .debug_str:0000000000037f50 .LASF1688
     /tmp/cc3zLDNg.s:111445  .debug_str:00000000000165e2 .LASF1689
     /tmp/cc3zLDNg.s:110481  .debug_str:0000000000012899 .LASF1690
     /tmp/cc3zLDNg.s:122271  .debug_str:0000000000041d7a .LASF1691
     /tmp/cc3zLDNg.s:120151  .debug_str:0000000000039923 .LASF1692
     /tmp/cc3zLDNg.s:113731  .debug_str:000000000001f934 .LASF1693
     /tmp/cc3zLDNg.s:125119  .debug_str:000000000004dd72 .LASF1694
     /tmp/cc3zLDNg.s:123569  .debug_str:00000000000477c7 .LASF1695
     /tmp/cc3zLDNg.s:112869  .debug_str:000000000001c0d4 .LASF1696
     /tmp/cc3zLDNg.s:120871  .debug_str:000000000003c242 .LASF1697
     /tmp/cc3zLDNg.s:125103  .debug_str:000000000004dc5b .LASF1698
     /tmp/cc3zLDNg.s:122725  .debug_str:0000000000044226 .LASF1699
     /tmp/cc3zLDNg.s:108899  .debug_str:000000000000cc30 .LASF1700
     /tmp/cc3zLDNg.s:114755  .debug_str:0000000000023edb .LASF1701
     /tmp/cc3zLDNg.s:106543  .debug_str:0000000000002d92 .LASF1702
     /tmp/cc3zLDNg.s:120279  .debug_str:000000000003a01a .LASF1703
     /tmp/cc3zLDNg.s:120695  .debug_str:000000000003b689 .LASF1704
     /tmp/cc3zLDNg.s:112887  .debug_str:000000000001c193 .LASF1705
     /tmp/cc3zLDNg.s:119913  .debug_str:00000000000389c9 .LASF1706
     /tmp/cc3zLDNg.s:122247  .debug_str:0000000000041bea .LASF1707
     /tmp/cc3zLDNg.s:116423  .debug_str:000000000002a818 .LASF1708
     /tmp/cc3zLDNg.s:117815  .debug_str:000000000002ffa5 .LASF1709
     /tmp/cc3zLDNg.s:115029  .debug_str:0000000000025185 .LASF1710
     /tmp/cc3zLDNg.s:115403  .debug_str:00000000000266e4 .LASF1711
     /tmp/cc3zLDNg.s:109751  .debug_str:000000000000fd66 .LASF1712
     /tmp/cc3zLDNg.s:106175  .debug_str:00000000000013e1 .LASF1713
     /tmp/cc3zLDNg.s:122163  .debug_str:00000000000416f5 .LASF1714
     /tmp/cc3zLDNg.s:115977  .debug_str:0000000000028aa6 .LASF1715
     /tmp/cc3zLDNg.s:112381  .debug_str:000000000001a2e7 .LASF1716
     /tmp/cc3zLDNg.s:117699  .debug_str:000000000002f7f1 .LASF1717
     /tmp/cc3zLDNg.s:117765  .debug_str:000000000002fc90 .LASF1718
     /tmp/cc3zLDNg.s:119875  .debug_str:000000000003881a .LASF1719
     /tmp/cc3zLDNg.s:114635  .debug_str:0000000000023760 .LASF1720
     /tmp/cc3zLDNg.s:120549  .debug_str:000000000003adf6 .LASF1721
     /tmp/cc3zLDNg.s:117193  .debug_str:000000000002d800 .LASF1722
     /tmp/cc3zLDNg.s:111245  .debug_str:000000000001594a .LASF1723
     /tmp/cc3zLDNg.s:116035  .debug_str:0000000000028e1d .LASF1724
     /tmp/cc3zLDNg.s:114857  .debug_str:0000000000024619 .LASF1725
     /tmp/cc3zLDNg.s:106507  .debug_str:0000000000002b12 .LASF1726
     /tmp/cc3zLDNg.s:113407  .debug_str:000000000001e308 .LASF1727
     /tmp/cc3zLDNg.s:117493  .debug_str:000000000002e9fb .LASF1728
     /tmp/cc3zLDNg.s:125921  .debug_str:00000000000512c0 .LASF1729
     /tmp/cc3zLDNg.s:121889  .debug_str:00000000000405b1 .LASF1730
     /tmp/cc3zLDNg.s:116879  .debug_str:000000000002c4e6 .LASF1731
     /tmp/cc3zLDNg.s:118425  .debug_str:00000000000326b6 .LASF1732
     /tmp/cc3zLDNg.s:123535  .debug_str:000000000004757a .LASF1733
     /tmp/cc3zLDNg.s:106089  .debug_str:0000000000000e1f .LASF1734
     /tmp/cc3zLDNg.s:114913  .debug_str:00000000000249bc .LASF1735
     /tmp/cc3zLDNg.s:117047  .debug_str:000000000002cf26 .LASF1736
     /tmp/cc3zLDNg.s:122843  .debug_str:00000000000448e7 .LASF1737
     /tmp/cc3zLDNg.s:122263  .debug_str:0000000000041cf9 .LASF1738
     /tmp/cc3zLDNg.s:123907  .debug_str:0000000000048cc4 .LASF1739
     /tmp/cc3zLDNg.s:122491  .debug_str:0000000000042f61 .LASF1740
     /tmp/cc3zLDNg.s:111303  .debug_str:0000000000015c99 .LASF1741
     /tmp/cc3zLDNg.s:124257  .debug_str:000000000004a440 .LASF1742
     /tmp/cc3zLDNg.s:120671  .debug_str:000000000003b53c .LASF1743
     /tmp/cc3zLDNg.s:111801  .debug_str:0000000000017ca9 .LASF1744
     /tmp/cc3zLDNg.s:119427  .debug_str:0000000000036a4b .LASF1745
     /tmp/cc3zLDNg.s:123325  .debug_str:000000000004682d .LASF1746
     /tmp/cc3zLDNg.s:111995  .debug_str:0000000000018a2d .LASF1747
     /tmp/cc3zLDNg.s:107455  .debug_str:000000000000697e .LASF1748
     /tmp/cc3zLDNg.s:107021  .debug_str:0000000000004e2b .LASF1749
     /tmp/cc3zLDNg.s:111795  .debug_str:0000000000017c4b .LASF1750
     /tmp/cc3zLDNg.s:122323  .debug_str:0000000000042163 .LASF1751
     /tmp/cc3zLDNg.s:125291  .debug_str:000000000004e8e7 .LASF1752
     /tmp/cc3zLDNg.s:117505  .debug_str:000000000002eb50 .LASF1753
     /tmp/cc3zLDNg.s:114963  .debug_str:0000000000024cc7 .LASF1754
     /tmp/cc3zLDNg.s:114249  .debug_str:0000000000021dba .LASF1755
     /tmp/cc3zLDNg.s:117219  .debug_str:000000000002d95c .LASF1756
     /tmp/cc3zLDNg.s:113583  .debug_str:000000000001efa5 .LASF1757
     /tmp/cc3zLDNg.s:112911  .debug_str:000000000001c327 .LASF1758
     /tmp/cc3zLDNg.s:108457  .debug_str:000000000000ad81 .LASF1759
     /tmp/cc3zLDNg.s:122933  .debug_str:0000000000044eb7 .LASF1760
     /tmp/cc3zLDNg.s:123831  .debug_str:000000000004882c .LASF1761
     /tmp/cc3zLDNg.s:113211  .debug_str:000000000001d6e7 .LASF1762
     /tmp/cc3zLDNg.s:109293  .debug_str:000000000000e49b .LASF1763
     /tmp/cc3zLDNg.s:123033  .debug_str:000000000004556b .LASF1764
     /tmp/cc3zLDNg.s:108797  .debug_str:000000000000c5b7 .LASF1765
     /tmp/cc3zLDNg.s:122175  .debug_str:000000000004179b .LASF1766
     /tmp/cc3zLDNg.s:114813  .debug_str:0000000000024345 .LASF1767
     /tmp/cc3zLDNg.s:117289  .debug_str:000000000002de07 .LASF1768
     /tmp/cc3zLDNg.s:123723  .debug_str:000000000004811a .LASF1769
     /tmp/cc3zLDNg.s:115441  .debug_str:000000000002693c .LASF1770
     /tmp/cc3zLDNg.s:115669  .debug_str:0000000000027693 .LASF1771
     /tmp/cc3zLDNg.s:120597  .debug_str:000000000003b131 .LASF1772
     /tmp/cc3zLDNg.s:121967  .debug_str:0000000000040ab7 .LASF1773
     /tmp/cc3zLDNg.s:111297  .debug_str:0000000000015c5a .LASF1774
     /tmp/cc3zLDNg.s:112819  .debug_str:000000000001bdca .LASF1775
     /tmp/cc3zLDNg.s:123677  .debug_str:0000000000047e2e .LASF1776
     /tmp/cc3zLDNg.s:122889  .debug_str:0000000000044bde .LASF1777
     /tmp/cc3zLDNg.s:107619  .debug_str:000000000000757e .LASF1778
     /tmp/cc3zLDNg.s:108385  .debug_str:000000000000a8fe .LASF1779
     /tmp/cc3zLDNg.s:118741  .debug_str:0000000000033c04 .LASF1780
     /tmp/cc3zLDNg.s:114383  .debug_str:0000000000022735 .LASF1781
     /tmp/cc3zLDNg.s:124495  .debug_str:000000000004b3bb .LASF1782
     /tmp/cc3zLDNg.s:125087  .debug_str:000000000004db52 .LASF1783
     /tmp/cc3zLDNg.s:123935  .debug_str:0000000000048f30 .LASF1784
     /tmp/cc3zLDNg.s:115565  .debug_str:0000000000026fd6 .LASF1785
     /tmp/cc3zLDNg.s:114803  .debug_str:000000000002429b .LASF1786
     /tmp/cc3zLDNg.s:108325  .debug_str:000000000000a4fc .LASF1787
     /tmp/cc3zLDNg.s:125823  .debug_str:0000000000050cf3 .LASF1788
     /tmp/cc3zLDNg.s:117021  .debug_str:000000000002cd3c .LASF1789
     /tmp/cc3zLDNg.s:110791  .debug_str:0000000000013d76 .LASF1790
     /tmp/cc3zLDNg.s:118241  .debug_str:0000000000031bd9 .LASF1791
     /tmp/cc3zLDNg.s:121885  .debug_str:0000000000040574 .LASF1792
     /tmp/cc3zLDNg.s:106711  .debug_str:0000000000003862 .LASF1793
     /tmp/cc3zLDNg.s:115943  .debug_str:0000000000028810 .LASF1794
     /tmp/cc3zLDNg.s:118581  .debug_str:0000000000033093 .LASF1795
     /tmp/cc3zLDNg.s:118215  .debug_str:0000000000031a4e .LASF1796
     /tmp/cc3zLDNg.s:108947  .debug_str:000000000000d00d .LASF1797
     /tmp/cc3zLDNg.s:107659  .debug_str:00000000000077dc .LASF1798
     /tmp/cc3zLDNg.s:114641  .debug_str:00000000000237ad .LASF1799
     /tmp/cc3zLDNg.s:118885  .debug_str:0000000000034575 .LASF1800
     /tmp/cc3zLDNg.s:125401  .debug_str:000000000004ef91 .LASF1801
     /tmp/cc3zLDNg.s:109105  .debug_str:000000000000da0c .LASF1802
     /tmp/cc3zLDNg.s:116705  .debug_str:000000000002b9b8 .LASF1803
     /tmp/cc3zLDNg.s:117199  .debug_str:000000000002d849 .LASF1804
     /tmp/cc3zLDNg.s:105987  .debug_str:000000000000079c .LASF1805
     /tmp/cc3zLDNg.s:124433  .debug_str:000000000004b03f .LASF1806
     /tmp/cc3zLDNg.s:125467  .debug_str:000000000004f472 .LASF1807
     /tmp/cc3zLDNg.s:110735  .debug_str:0000000000013a3f .LASF1808
     /tmp/cc3zLDNg.s:113427  .debug_str:000000000001e44f .LASF1809
     /tmp/cc3zLDNg.s:117951  .debug_str:0000000000030929 .LASF1810
     /tmp/cc3zLDNg.s:113755  .debug_str:000000000001fac0 .LASF1811
     /tmp/cc3zLDNg.s:112889  .debug_str:000000000001c1b5 .LASF1812
     /tmp/cc3zLDNg.s:123591  .debug_str:000000000004791e .LASF1813
     /tmp/cc3zLDNg.s:107783  .debug_str:0000000000007f8e .LASF1814
     /tmp/cc3zLDNg.s:125431  .debug_str:000000000004f1cf .LASF1815
     /tmp/cc3zLDNg.s:124511  .debug_str:000000000004b4c9 .LASF1816
     /tmp/cc3zLDNg.s:113947  .debug_str:0000000000020917 .LASF1817
     /tmp/cc3zLDNg.s:118579  .debug_str:0000000000033074 .LASF1818
     /tmp/cc3zLDNg.s:118835  .debug_str:0000000000034224 .LASF1819
     /tmp/cc3zLDNg.s:116631  .debug_str:000000000002b5ae .LASF1820
     /tmp/cc3zLDNg.s:108259  .debug_str:000000000000a08b .LASF1821
     /tmp/cc3zLDNg.s:115535  .debug_str:0000000000026e57 .LASF1822
     /tmp/cc3zLDNg.s:124949  .debug_str:000000000004d27b .LASF1823
     /tmp/cc3zLDNg.s:117573  .debug_str:000000000002ef7b .LASF1824
     /tmp/cc3zLDNg.s:108365  .debug_str:000000000000a750 .LASF1825
     /tmp/cc3zLDNg.s:121449  .debug_str:000000000003e8aa .LASF1826
     /tmp/cc3zLDNg.s:121731  .debug_str:000000000003fc25 .LASF1827
     /tmp/cc3zLDNg.s:120575  .debug_str:000000000003afc0 .LASF1828
     /tmp/cc3zLDNg.s:109153  .debug_str:000000000000dd31 .LASF1829
     /tmp/cc3zLDNg.s:116989  .debug_str:000000000002cb1c .LASF1830
     /tmp/cc3zLDNg.s:119007  .debug_str:0000000000034dce .LASF1831
     /tmp/cc3zLDNg.s:105937  .debug_str:0000000000000440 .LASF1832
     /tmp/cc3zLDNg.s:108541  .debug_str:000000000000b386 .LASF1833
     /tmp/cc3zLDNg.s:112467  .debug_str:000000000001a822 .LASF1834
     /tmp/cc3zLDNg.s:108393  .debug_str:000000000000a98c .LASF1835
     /tmp/cc3zLDNg.s:115747  .debug_str:0000000000027c05 .LASF1836
     /tmp/cc3zLDNg.s:122197  .debug_str:000000000004191c .LASF1837
     /tmp/cc3zLDNg.s:112231  .debug_str:00000000000197f1 .LASF1838
     /tmp/cc3zLDNg.s:125795  .debug_str:0000000000050b38 .LASF1839
     /tmp/cc3zLDNg.s:112885  .debug_str:000000000001c169 .LASF1840
     /tmp/cc3zLDNg.s:119625  .debug_str:0000000000037832 .LASF1841
     /tmp/cc3zLDNg.s:124427  .debug_str:000000000004afb9 .LASF1842
     /tmp/cc3zLDNg.s:122023  .debug_str:0000000000040e00 .LASF1843
     /tmp/cc3zLDNg.s:118063  .debug_str:0000000000031088 .LASF1844
     /tmp/cc3zLDNg.s:107521  .debug_str:0000000000006e94 .LASF1845
     /tmp/cc3zLDNg.s:122663  .debug_str:0000000000043d52 .LASF1846
     /tmp/cc3zLDNg.s:115705  .debug_str:00000000000278e6 .LASF1847
     /tmp/cc3zLDNg.s:107809  .debug_str:0000000000008151 .LASF1848
     /tmp/cc3zLDNg.s:116771  .debug_str:000000000002bdfc .LASF1849
     /tmp/cc3zLDNg.s:116305  .debug_str:000000000002a120 .LASF1850
     /tmp/cc3zLDNg.s:110913  .debug_str:0000000000014526 .LASF1851
     /tmp/cc3zLDNg.s:118391  .debug_str:000000000003249a .LASF1852
     /tmp/cc3zLDNg.s:111769  .debug_str:0000000000017aa5 .LASF1853
     /tmp/cc3zLDNg.s:116999  .debug_str:000000000002cb93 .LASF1854
     /tmp/cc3zLDNg.s:108119  .debug_str:000000000000964a .LASF1855
     /tmp/cc3zLDNg.s:123823  .debug_str:00000000000487ba .LASF1856
     /tmp/cc3zLDNg.s:118049  .debug_str:0000000000030f67 .LASF1857
     /tmp/cc3zLDNg.s:107145  .debug_str:000000000000557d .LASF1858
     /tmp/cc3zLDNg.s:114011  .debug_str:0000000000020e29 .LASF1859
     /tmp/cc3zLDNg.s:106835  .debug_str:000000000000415a .LASF1860
     /tmp/cc3zLDNg.s:111673  .debug_str:0000000000017475 .LASF1861
     /tmp/cc3zLDNg.s:108055  .debug_str:000000000000922f .LASF1862
     /tmp/cc3zLDNg.s:118091  .debug_str:000000000003120c .LASF1863
     /tmp/cc3zLDNg.s:119431  .debug_str:0000000000036aa2 .LASF1864
     /tmp/cc3zLDNg.s:115751  .debug_str:0000000000027c41 .LASF1865
     /tmp/cc3zLDNg.s:115933  .debug_str:000000000002875a .LASF1866
     /tmp/cc3zLDNg.s:110561  .debug_str:0000000000012da4 .LASF1867
     /tmp/cc3zLDNg.s:120215  .debug_str:0000000000039cea .LASF1868
     /tmp/cc3zLDNg.s:109577  .debug_str:000000000000f32c .LASF1869
     /tmp/cc3zLDNg.s:106721  .debug_str:0000000000003924 .LASF1870
     /tmp/cc3zLDNg.s:125661  .debug_str:00000000000502b5 .LASF1871
     /tmp/cc3zLDNg.s:117489  .debug_str:000000000002e9b3 .LASF1872
     /tmp/cc3zLDNg.s:120173  .debug_str:0000000000039a31 .LASF1873
     /tmp/cc3zLDNg.s:125389  .debug_str:000000000004eeea .LASF1874
     /tmp/cc3zLDNg.s:114193  .debug_str:00000000000219ed .LASF1875
     /tmp/cc3zLDNg.s:114323  .debug_str:00000000000222b9 .LASF1876
     /tmp/cc3zLDNg.s:120031  .debug_str:000000000003917e .LASF1877
     /tmp/cc3zLDNg.s:117589  .debug_str:000000000002f09d .LASF1878
     /tmp/cc3zLDNg.s:119669  .debug_str:0000000000037ada .LASF1879
     /tmp/cc3zLDNg.s:119345  .debug_str:0000000000036431 .LASF1880
     /tmp/cc3zLDNg.s:108713  .debug_str:000000000000c0a0 .LASF1881
     /tmp/cc3zLDNg.s:110435  .debug_str:00000000000125b1 .LASF1882
     /tmp/cc3zLDNg.s:123837  .debug_str:0000000000048897 .LASF1883
     /tmp/cc3zLDNg.s:109133  .debug_str:000000000000dbd5 .LASF1884
     /tmp/cc3zLDNg.s:121771  .debug_str:000000000003fef1 .LASF1885
     /tmp/cc3zLDNg.s:106499  .debug_str:0000000000002ab1 .LASF1886
     /tmp/cc3zLDNg.s:118571  .debug_str:0000000000032fc1 .LASF1887
     /tmp/cc3zLDNg.s:120809  .debug_str:000000000003be2c .LASF1888
     /tmp/cc3zLDNg.s:122347  .debug_str:0000000000042324 .LASF1889
     /tmp/cc3zLDNg.s:112313  .debug_str:0000000000019e4e .LASF1890
     /tmp/cc3zLDNg.s:117719  .debug_str:000000000002f938 .LASF1891
     /tmp/cc3zLDNg.s:118329  .debug_str:000000000003209d .LASF1892
     /tmp/cc3zLDNg.s:111097  .debug_str:00000000000150c2 .LASF1893
     /tmp/cc3zLDNg.s:118231  .debug_str:0000000000031b02 .LASF1894
     /tmp/cc3zLDNg.s:109123  .debug_str:000000000000daf6 .LASF1895
     /tmp/cc3zLDNg.s:114987  .debug_str:0000000000024ea6 .LASF1896
     /tmp/cc3zLDNg.s:118203  .debug_str:000000000003198b .LASF1897
     /tmp/cc3zLDNg.s:125097  .debug_str:000000000004dc14 .LASF1898
     /tmp/cc3zLDNg.s:106367  .debug_str:0000000000002284 .LASF1899
     /tmp/cc3zLDNg.s:113135  .debug_str:000000000001d1a2 .LASF1900
     /tmp/cc3zLDNg.s:109273  .debug_str:000000000000e363 .LASF1901
     /tmp/cc3zLDNg.s:120783  .debug_str:000000000003bc38 .LASF1902
     /tmp/cc3zLDNg.s:118239  .debug_str:0000000000031baf .LASF1903
     /tmp/cc3zLDNg.s:113039  .debug_str:000000000001cb35 .LASF1904
     /tmp/cc3zLDNg.s:116629  .debug_str:000000000002b588 .LASF1905
     /tmp/cc3zLDNg.s:123601  .debug_str:0000000000047a0d .LASF1906
     /tmp/cc3zLDNg.s:108105  .debug_str:0000000000009565 .LASF1907
     /tmp/cc3zLDNg.s:121621  .debug_str:000000000003f4d9 .LASF1908
     /tmp/cc3zLDNg.s:114861  .debug_str:0000000000024651 .LASF1909
     /tmp/cc3zLDNg.s:118367  .debug_str:0000000000032304 .LASF1910
     /tmp/cc3zLDNg.s:108301  .debug_str:000000000000a315 .LASF1911
     /tmp/cc3zLDNg.s:111951  .debug_str:0000000000018776 .LASF1912
     /tmp/cc3zLDNg.s:113867  .debug_str:000000000002039a .LASF1913
     /tmp/cc3zLDNg.s:117561  .debug_str:000000000002eed2 .LASF1914
     /tmp/cc3zLDNg.s:109689  .debug_str:000000000000fa77 .LASF1915
     /tmp/cc3zLDNg.s:113529  .debug_str:000000000001ebcb .LASF1916
     /tmp/cc3zLDNg.s:109945  .debug_str:000000000001088d .LASF1917
     /tmp/cc3zLDNg.s:115723  .debug_str:0000000000027a47 .LASF1918
     /tmp/cc3zLDNg.s:110211  .debug_str:0000000000011779 .LASF1919
     /tmp/cc3zLDNg.s:122685  .debug_str:0000000000043ef8 .LASF1920
     /tmp/cc3zLDNg.s:123937  .debug_str:0000000000048f51 .LASF1921
     /tmp/cc3zLDNg.s:107369  .debug_str:0000000000006399 .LASF1922
     /tmp/cc3zLDNg.s:109727  .debug_str:000000000000fb81 .LASF1923
     /tmp/cc3zLDNg.s:118289  .debug_str:0000000000031ea5 .LASF1924
     /tmp/cc3zLDNg.s:122095  .debug_str:00000000000412ed .LASF1925
     /tmp/cc3zLDNg.s:115141  .debug_str:0000000000025889 .LASF1926
     /tmp/cc3zLDNg.s:121995  .debug_str:0000000000040c74 .LASF1927
     /tmp/cc3zLDNg.s:107317  .debug_str:0000000000006048 .LASF1928
     /tmp/cc3zLDNg.s:112927  .debug_str:000000000001c432 .LASF1929
     /tmp/cc3zLDNg.s:124889  .debug_str:000000000004ce47 .LASF1930
     /tmp/cc3zLDNg.s:116939  .debug_str:000000000002c87f .LASF1931
     /tmp/cc3zLDNg.s:112957  .debug_str:000000000001c648 .LASF1932
     /tmp/cc3zLDNg.s:114873  .debug_str:0000000000024728 .LASF1933
     /tmp/cc3zLDNg.s:107107  .debug_str:0000000000005337 .LASF1934
     /tmp/cc3zLDNg.s:114239  .debug_str:0000000000021cfd .LASF1935
     /tmp/cc3zLDNg.s:110335  .debug_str:0000000000011f05 .LASF1936
     /tmp/cc3zLDNg.s:106293  .debug_str:0000000000001d12 .LASF1937
     /tmp/cc3zLDNg.s:112859  .debug_str:000000000001c059 .LASF1938
     /tmp/cc3zLDNg.s:122949  .debug_str:0000000000045015 .LASF1939
     /tmp/cc3zLDNg.s:116127  .debug_str:0000000000029417 .LASF1940
     /tmp/cc3zLDNg.s:113687  .debug_str:000000000001f68f .LASF1941
     /tmp/cc3zLDNg.s:118923  .debug_str:0000000000034850 .LASF1942
     /tmp/cc3zLDNg.s:106419  .debug_str:00000000000025a6 .LASF1943
     /tmp/cc3zLDNg.s:120969  .debug_str:000000000003c8e5 .LASF1944
     /tmp/cc3zLDNg.s:122225  .debug_str:0000000000041aea .LASF1945
     /tmp/cc3zLDNg.s:123919  .debug_str:0000000000048dd9 .LASF1946
     /tmp/cc3zLDNg.s:107823  .debug_str:0000000000008231 .LASF1947
     /tmp/cc3zLDNg.s:108581  .debug_str:000000000000b6a3 .LASF1948
     /tmp/cc3zLDNg.s:111667  .debug_str:0000000000017434 .LASF1949
     /tmp/cc3zLDNg.s:124097  .debug_str:0000000000049a35 .LASF1950
     /tmp/cc3zLDNg.s:118771  .debug_str:0000000000033e5f .LASF1951
     /tmp/cc3zLDNg.s:124603  .debug_str:000000000004bab5 .LASF1952
     /tmp/cc3zLDNg.s:114495  .debug_str:0000000000022eaa .LASF1953
     /tmp/cc3zLDNg.s:119065  .debug_str:00000000000351b2 .LASF1954
     /tmp/cc3zLDNg.s:107685  .debug_str:00000000000079cd .LASF1955
     /tmp/cc3zLDNg.s:124513  .debug_str:000000000004b4e8 .LASF1956
     /tmp/cc3zLDNg.s:112201  .debug_str:000000000001962c .LASF1957
     /tmp/cc3zLDNg.s:120091  .debug_str:0000000000039592 .LASF1958
     /tmp/cc3zLDNg.s:123639  .debug_str:0000000000047c46 .LASF1959
     /tmp/cc3zLDNg.s:113931  .debug_str:00000000000207c8 .LASF1960
     /tmp/cc3zLDNg.s:116203  .debug_str:0000000000029964 .LASF1961
     /tmp/cc3zLDNg.s:111913  .debug_str:0000000000018530 .LASF1962
     /tmp/cc3zLDNg.s:106915  .debug_str:000000000000468c .LASF1963
     /tmp/cc3zLDNg.s:115263  .debug_str:0000000000025fc6 .LASF1964
     /tmp/cc3zLDNg.s:109951  .debug_str:000000000001093e .LASF1965
     /tmp/cc3zLDNg.s:121919  .debug_str:00000000000407c8 .LASF1966
     /tmp/cc3zLDNg.s:107995  .debug_str:0000000000008dbc .LASF1967
     /tmp/cc3zLDNg.s:124735  .debug_str:000000000004c356 .LASF1968
     /tmp/cc3zLDNg.s:119265  .debug_str:0000000000035f39 .LASF1969
     /tmp/cc3zLDNg.s:125117  .debug_str:000000000004dd49 .LASF1970
     /tmp/cc3zLDNg.s:114703  .debug_str:0000000000023b73 .LASF1971
     /tmp/cc3zLDNg.s:112669  .debug_str:000000000001b561 .LASF1972
     /tmp/cc3zLDNg.s:125619  .debug_str:000000000004ff63 .LASF1973
     /tmp/cc3zLDNg.s:109613  .debug_str:000000000000f5b6 .LASF1974
     /tmp/cc3zLDNg.s:121927  .debug_str:000000000004086b .LASF1975
     /tmp/cc3zLDNg.s:122711  .debug_str:00000000000440f9 .LASF1976
     /tmp/cc3zLDNg.s:124105  .debug_str:0000000000049a97 .LASF1977
     /tmp/cc3zLDNg.s:115429  .debug_str:00000000000268b0 .LASF1978
     /tmp/cc3zLDNg.s:117005  .debug_str:000000000002cbe8 .LASF1979
     /tmp/cc3zLDNg.s:123717  .debug_str:00000000000480ac .LASF1980
     /tmp/cc3zLDNg.s:105881  .debug_str:0000000000000080 .LASF1981
     /tmp/cc3zLDNg.s:114609  .debug_str:00000000000235a2 .LASF1982
     /tmp/cc3zLDNg.s:116821  .debug_str:000000000002c10a .LASF1983
     /tmp/cc3zLDNg.s:125595  .debug_str:000000000004fdd9 .LASF1984
     /tmp/cc3zLDNg.s:107209  .debug_str:00000000000059fa .LASF1985
     /tmp/cc3zLDNg.s:121533  .debug_str:000000000003ee3a .LASF1986
     /tmp/cc3zLDNg.s:115837  .debug_str:00000000000280c4 .LASF1987
     /tmp/cc3zLDNg.s:108645  .debug_str:000000000000bb52 .LASF1988
     /tmp/cc3zLDNg.s:116917  .debug_str:000000000002c722 .LASF1989
     /tmp/cc3zLDNg.s:117707  .debug_str:000000000002f8b2 .LASF1990
     /tmp/cc3zLDNg.s:107313  .debug_str:0000000000005fd8 .LASF1991
     /tmp/cc3zLDNg.s:111875  .debug_str:0000000000018244 .LASF1992
     /tmp/cc3zLDNg.s:108545  .debug_str:000000000000b3e4 .LASF1993
     /tmp/cc3zLDNg.s:123855  .debug_str:0000000000048a12 .LASF1994
     /tmp/cc3zLDNg.s:120955  .debug_str:000000000003c7c3 .LASF1995
     /tmp/cc3zLDNg.s:114869  .debug_str:00000000000246ec .LASF1996
     /tmp/cc3zLDNg.s:113493  .debug_str:000000000001e914 .LASF1997
     /tmp/cc3zLDNg.s:124801  .debug_str:000000000004c7d8 .LASF1998
     /tmp/cc3zLDNg.s:125913  .debug_str:000000000005122e .LASF1999
     /tmp/cc3zLDNg.s:115023  .debug_str:0000000000025118 .LASF2000
     /tmp/cc3zLDNg.s:110307  .debug_str:0000000000011d0f .LASF2001
     /tmp/cc3zLDNg.s:120209  .debug_str:0000000000039c6e .LASF2002
     /tmp/cc3zLDNg.s:113965  .debug_str:0000000000020ad4 .LASF2003
     /tmp/cc3zLDNg.s:121131  .debug_str:000000000003d3de .LASF2004
     /tmp/cc3zLDNg.s:113383  .debug_str:000000000001e152 .LASF2005
     /tmp/cc3zLDNg.s:110331  .debug_str:0000000000011eae .LASF2006
     /tmp/cc3zLDNg.s:107403  .debug_str:00000000000065e3 .LASF2007
     /tmp/cc3zLDNg.s:118359  .debug_str:0000000000032298 .LASF2008
     /tmp/cc3zLDNg.s:111239  .debug_str:00000000000158dc .LASF2009
     /tmp/cc3zLDNg.s:125191  .debug_str:000000000004e1ca .LASF2010
     /tmp/cc3zLDNg.s:113445  .debug_str:000000000001e5ee .LASF2011
     /tmp/cc3zLDNg.s:110129  .debug_str:00000000000112b2 .LASF2012
     /tmp/cc3zLDNg.s:123391  .debug_str:0000000000046bfe .LASF2013
     /tmp/cc3zLDNg.s:117317  .debug_str:000000000002df9d .LASF2014
     /tmp/cc3zLDNg.s:118305  .debug_str:0000000000031f7c .LASF2015
     /tmp/cc3zLDNg.s:106775  .debug_str:0000000000003d16 .LASF2016
     /tmp/cc3zLDNg.s:106529  .debug_str:0000000000002caa .LASF2017
     /tmp/cc3zLDNg.s:108495  .debug_str:000000000000b077 .LASF2018
     /tmp/cc3zLDNg.s:121817  .debug_str:00000000000401fb .LASF2019
     /tmp/cc3zLDNg.s:109921  .debug_str:0000000000010738 .LASF2020
     /tmp/cc3zLDNg.s:108643  .debug_str:000000000000bb37 .LASF2021
     /tmp/cc3zLDNg.s:122037  .debug_str:0000000000040f1f .LASF2022
     /tmp/cc3zLDNg.s:106043  .debug_str:0000000000000b3c .LASF2023
     /tmp/cc3zLDNg.s:109463  .debug_str:000000000000ed8b .LASF2024
     /tmp/cc3zLDNg.s:106375  .debug_str:00000000000022f3 .LASF2025
     /tmp/cc3zLDNg.s:113665  .debug_str:000000000001f4d1 .LASF2026
     /tmp/cc3zLDNg.s:121677  .debug_str:000000000003f895 .LASF2027
     /tmp/cc3zLDNg.s:123515  .debug_str:0000000000047430 .LASF2028
     /tmp/cc3zLDNg.s:120875  .debug_str:000000000003c293 .LASF2029
     /tmp/cc3zLDNg.s:124813  .debug_str:000000000004c88c .LASF2030
     /tmp/cc3zLDNg.s:115819  .debug_str:0000000000027fea .LASF2031
     /tmp/cc3zLDNg.s:113401  .debug_str:000000000001e26b .LASF2032
     /tmp/cc3zLDNg.s:107141  .debug_str:0000000000005553 .LASF2033
     /tmp/cc3zLDNg.s:119109  .debug_str:0000000000035432 .LASF2034
     /tmp/cc3zLDNg.s:122469  .debug_str:0000000000042db9 .LASF2035
     /tmp/cc3zLDNg.s:111963  .debug_str:000000000001884a .LASF2036
     /tmp/cc3zLDNg.s:125083  .debug_str:000000000004db2d .LASF2037
     /tmp/cc3zLDNg.s:110875  .debug_str:00000000000142e5 .LASF2038
     /tmp/cc3zLDNg.s:120207  .debug_str:0000000000039c53 .LASF2039
     /tmp/cc3zLDNg.s:125909  .debug_str:00000000000511cd .LASF2040
     /tmp/cc3zLDNg.s:123317  .debug_str:00000000000467ae .LASF2041
     /tmp/cc3zLDNg.s:125305  .debug_str:000000000004e9f6 .LASF2042
     /tmp/cc3zLDNg.s:114237  .debug_str:0000000000021cd5 .LASF2043
     /tmp/cc3zLDNg.s:112213  .debug_str:0000000000019714 .LASF2044
     /tmp/cc3zLDNg.s:124017  .debug_str:0000000000049465 .LASF2045
     /tmp/cc3zLDNg.s:113385  .debug_str:000000000001e17b .LASF2046
     /tmp/cc3zLDNg.s:124553  .debug_str:000000000004b7ff .LASF2047
     /tmp/cc3zLDNg.s:108227  .debug_str:0000000000009e81 .LASF2048
     /tmp/cc3zLDNg.s:114295  .debug_str:00000000000220b7 .LASF2049
     /tmp/cc3zLDNg.s:115579  .debug_str:00000000000270be .LASF2050
     /tmp/cc3zLDNg.s:115719  .debug_str:00000000000279e2 .LASF2051
     /tmp/cc3zLDNg.s:110517  .debug_str:0000000000012aad .LASF2052
     /tmp/cc3zLDNg.s:115679  .debug_str:0000000000027741 .LASF2053
     /tmp/cc3zLDNg.s:119981  .debug_str:0000000000038e40 .LASF2054
     /tmp/cc3zLDNg.s:109227  .debug_str:000000000000e09f .LASF2055
     /tmp/cc3zLDNg.s:108081  .debug_str:0000000000009375 .LASF2056
     /tmp/cc3zLDNg.s:119499  .debug_str:0000000000036faf .LASF2057
     /tmp/cc3zLDNg.s:122669  .debug_str:0000000000043d9d .LASF2058
     /tmp/cc3zLDNg.s:116465  .debug_str:000000000002aa93 .LASF2059
     /tmp/cc3zLDNg.s:117825  .debug_str:0000000000030035 .LASF2060
     /tmp/cc3zLDNg.s:110263  .debug_str:0000000000011a1d .LASF2061
     /tmp/cc3zLDNg.s:114055  .debug_str:000000000002116f .LASF2062
     /tmp/cc3zLDNg.s:118193  .debug_str:00000000000318ab .LASF2063
     /tmp/cc3zLDNg.s:114213  .debug_str:0000000000021b27 .LASF2064
     /tmp/cc3zLDNg.s:107657  .debug_str:00000000000077b3 .LASF2065
     /tmp/cc3zLDNg.s:111797  .debug_str:0000000000017c75 .LASF2066
     /tmp/cc3zLDNg.s:119219  .debug_str:0000000000035b12 .LASF2067
     /tmp/cc3zLDNg.s:111529  .debug_str:0000000000016acf .LASF2068
     /tmp/cc3zLDNg.s:121665  .debug_str:000000000003f7ca .LASF2069
     /tmp/cc3zLDNg.s:107119  .debug_str:00000000000053f0 .LASF2070
     /tmp/cc3zLDNg.s:107437  .debug_str:0000000000006821 .LASF2071
     /tmp/cc3zLDNg.s:119783  .debug_str:0000000000038204 .LASF2072
     /tmp/cc3zLDNg.s:116809  .debug_str:000000000002c087 .LASF2073
     /tmp/cc3zLDNg.s:113281  .debug_str:000000000001db1d .LASF2074
     /tmp/cc3zLDNg.s:123439  .debug_str:0000000000046f49 .LASF2075
     /tmp/cc3zLDNg.s:115745  .debug_str:0000000000027bea .LASF2076
     /tmp/cc3zLDNg.s:114047  .debug_str:00000000000210c5 .LASF2077
     /tmp/cc3zLDNg.s:124589  .debug_str:000000000004b9c2 .LASF2078
     /tmp/cc3zLDNg.s:107281  .debug_str:0000000000005e44 .LASF2079
     /tmp/cc3zLDNg.s:125175  .debug_str:000000000004e117 .LASF2080
     /tmp/cc3zLDNg.s:113299  .debug_str:000000000001dc38 .LASF2081
     /tmp/cc3zLDNg.s:118235  .debug_str:0000000000031b55 .LASF2082
     /tmp/cc3zLDNg.s:125283  .debug_str:000000000004e85f .LASF2083
     /tmp/cc3zLDNg.s:124275  .debug_str:000000000004a559 .LASF2084
     /tmp/cc3zLDNg.s:117563  .debug_str:000000000002eefa .LASF2085
     /tmp/cc3zLDNg.s:112383  .debug_str:000000000001a30e .LASF2086
     /tmp/cc3zLDNg.s:117275  .debug_str:000000000002dd44 .LASF2087
     /tmp/cc3zLDNg.s:119895  .debug_str:000000000003891a .LASF2088
     /tmp/cc3zLDNg.s:122961  .debug_str:00000000000450d7 .LASF2089
     /tmp/cc3zLDNg.s:125839  .debug_str:0000000000050d6c .LASF2090
     /tmp/cc3zLDNg.s:108477  .debug_str:000000000000aec0 .LASF2091
     /tmp/cc3zLDNg.s:120309  .debug_str:000000000003a211 .LASF2092
     /tmp/cc3zLDNg.s:114985  .debug_str:0000000000024e7d .LASF2093
     /tmp/cc3zLDNg.s:120979  .debug_str:000000000003c9bd .LASF2094
     /tmp/cc3zLDNg.s:115073  .debug_str:0000000000025455 .LASF2095
     /tmp/cc3zLDNg.s:108141  .debug_str:00000000000097c8 .LASF2096
     /tmp/cc3zLDNg.s:119329  .debug_str:0000000000036309 .LASF2097
     /tmp/cc3zLDNg.s:123489  .debug_str:00000000000472cc .LASF2098
     /tmp/cc3zLDNg.s:108745  .debug_str:000000000000c249 .LASF2099
     /tmp/cc3zLDNg.s:110423  .debug_str:00000000000124da .LASF2100
     /tmp/cc3zLDNg.s:110253  .debug_str:0000000000011972 .LASF2101
     /tmp/cc3zLDNg.s:109819  .debug_str:00000000000101e6 .LASF2102
     /tmp/cc3zLDNg.s:125023  .debug_str:000000000004d725 .LASF2103
     /tmp/cc3zLDNg.s:108007  .debug_str:0000000000008e86 .LASF2104
     /tmp/cc3zLDNg.s:124231  .debug_str:000000000004a2dd .LASF2105
     /tmp/cc3zLDNg.s:123369  .debug_str:0000000000046a81 .LASF2106
     /tmp/cc3zLDNg.s:113933  .debug_str:00000000000207f1 .LASF2107
     /tmp/cc3zLDNg.s:121747  .debug_str:000000000003fd0e .LASF2108
     /tmp/cc3zLDNg.s:121527  .debug_str:000000000003ede8 .LASF2109
     /tmp/cc3zLDNg.s:116895  .debug_str:000000000002c5a8 .LASF2110
     /tmp/cc3zLDNg.s:111105  .debug_str:000000000001512a .LASF2111
     /tmp/cc3zLDNg.s:108795  .debug_str:000000000000c595 .LASF2112
     /tmp/cc3zLDNg.s:112749  .debug_str:000000000001ba29 .LASF2113
     /tmp/cc3zLDNg.s:123993  .debug_str:000000000004929b .LASF2114
     /tmp/cc3zLDNg.s:122615  .debug_str:00000000000439e8 .LASF2115
     /tmp/cc3zLDNg.s:106541  .debug_str:0000000000002d70 .LASF2116
     /tmp/cc3zLDNg.s:112301  .debug_str:0000000000019d08 .LASF2117
     /tmp/cc3zLDNg.s:106005  .debug_str:00000000000008de .LASF2118
     /tmp/cc3zLDNg.s:116379  .debug_str:000000000002a4da .LASF2119
     /tmp/cc3zLDNg.s:119293  .debug_str:00000000000360b5 .LASF2120
     /tmp/cc3zLDNg.s:115081  .debug_str:00000000000254bb .LASF2121
     /tmp/cc3zLDNg.s:123961  .debug_str:00000000000490d4 .LASF2122
     /tmp/cc3zLDNg.s:119813  .debug_str:00000000000383de .LASF2123
     /tmp/cc3zLDNg.s:116415  .debug_str:000000000002a7ac .LASF2124
     /tmp/cc3zLDNg.s:115979  .debug_str:0000000000028ac5 .LASF2125
     /tmp/cc3zLDNg.s:121407  .debug_str:000000000003e60f .LASF2126
     /tmp/cc3zLDNg.s:114791  .debug_str:00000000000241f5 .LASF2127
     /tmp/cc3zLDNg.s:117725  .debug_str:000000000002f994 .LASF2128
     /tmp/cc3zLDNg.s:121699  .debug_str:000000000003fa00 .LASF2129
     /tmp/cc3zLDNg.s:112129  .debug_str:0000000000019187 .LASF2130
     /tmp/cc3zLDNg.s:119235  .debug_str:0000000000035c24 .LASF2131
     /tmp/cc3zLDNg.s:123011  .debug_str:0000000000045417 .LASF2132
     /tmp/cc3zLDNg.s:121265  .debug_str:000000000003dd4f .LASF2133
     /tmp/cc3zLDNg.s:112447  .debug_str:000000000001a737 .LASF2134
     /tmp/cc3zLDNg.s:118941  .debug_str:00000000000349c8 .LASF2135
     /tmp/cc3zLDNg.s:106219  .debug_str:000000000000170c .LASF2136
     /tmp/cc3zLDNg.s:107795  .debug_str:0000000000008055 .LASF2137
     /tmp/cc3zLDNg.s:108281  .debug_str:000000000000a18e .LASF2138
     /tmp/cc3zLDNg.s:116797  .debug_str:000000000002bfe7 .LASF2139
     /tmp/cc3zLDNg.s:124681  .debug_str:000000000004bfa0 .LASF2140
     /tmp/cc3zLDNg.s:114105  .debug_str:00000000000214ed .LASF2141
     /tmp/cc3zLDNg.s:110539  .debug_str:0000000000012bf9 .LASF2142
     /tmp/cc3zLDNg.s:106037  .debug_str:0000000000000ad7 .LASF2143
     /tmp/cc3zLDNg.s:119931  .debug_str:0000000000038b5e .LASF2144
     /tmp/cc3zLDNg.s:124885  .debug_str:000000000004cdff .LASF2145
     /tmp/cc3zLDNg.s:114593  .debug_str:0000000000023487 .LASF2146
     /tmp/cc3zLDNg.s:120503  .debug_str:000000000003abef .LASF2147
     /tmp/cc3zLDNg.s:125521  .debug_str:000000000004f91a .LASF2148
     /tmp/cc3zLDNg.s:118157  .debug_str:0000000000031604 .LASF2149
     /tmp/cc3zLDNg.s:119249  .debug_str:0000000000035d7f .LASF2150
     /tmp/cc3zLDNg.s:115949  .debug_str:000000000002887b .LASF2151
     /tmp/cc3zLDNg.s:112905  .debug_str:000000000001c291 .LASF2152
     /tmp/cc3zLDNg.s:114741  .debug_str:0000000000023dc2 .LASF2153
     /tmp/cc3zLDNg.s:106667  .debug_str:0000000000003537 .LASF2154
     /tmp/cc3zLDNg.s:117309  .debug_str:000000000002def6 .LASF2155
     /tmp/cc3zLDNg.s:123229  .debug_str:00000000000461be .LASF2156
     /tmp/cc3zLDNg.s:115515  .debug_str:0000000000026ce6 .LASF2157
     /tmp/cc3zLDNg.s:118897  .debug_str:0000000000034629 .LASF2158
     /tmp/cc3zLDNg.s:108903  .debug_str:000000000000cc82 .LASF2159
     /tmp/cc3zLDNg.s:108013  .debug_str:0000000000008ef4 .LASF2160
     /tmp/cc3zLDNg.s:119455  .debug_str:0000000000036c82 .LASF2161
     /tmp/cc3zLDNg.s:125321  .debug_str:000000000004eb3c .LASF2162
     /tmp/cc3zLDNg.s:122729  .debug_str:000000000004428e .LASF2163
     /tmp/cc3zLDNg.s:113441  .debug_str:000000000001e5a9 .LASF2164
     /tmp/cc3zLDNg.s:114981  .debug_str:0000000000024e2b .LASF2165
     /tmp/cc3zLDNg.s:122521  .debug_str:00000000000430db .LASF2166
     /tmp/cc3zLDNg.s:118219  .debug_str:0000000000031a7a .LASF2167
     /tmp/cc3zLDNg.s:109617  .debug_str:000000000000f5f6 .LASF2168
     /tmp/cc3zLDNg.s:116617  .debug_str:000000000002b4aa .LASF2169
     /tmp/cc3zLDNg.s:106411  .debug_str:00000000000024dd .LASF2170
     /tmp/cc3zLDNg.s:107325  .debug_str:00000000000060bd .LASF2171
     /tmp/cc3zLDNg.s:107137  .debug_str:0000000000005504 .LASF2172
     /tmp/cc3zLDNg.s:124815  .debug_str:000000000004c8ae .LASF2173
     /tmp/cc3zLDNg.s:115611  .debug_str:0000000000027281 .LASF2174
     /tmp/cc3zLDNg.s:118717  .debug_str:0000000000033a58 .LASF2175
     /tmp/cc3zLDNg.s:122563  .debug_str:00000000000433b9 .LASF2176
     /tmp/cc3zLDNg.s:120303  .debug_str:000000000003a185 .LASF2177
     /tmp/cc3zLDNg.s:105955  .debug_str:00000000000005ae .LASF2178
     /tmp/cc3zLDNg.s:113781  .debug_str:000000000001fd65 .LASF2179
     /tmp/cc3zLDNg.s:112457  .debug_str:000000000001a79a .LASF2180
     /tmp/cc3zLDNg.s:114709  .debug_str:0000000000023bec .LASF2181
     /tmp/cc3zLDNg.s:116897  .debug_str:000000000002c5c9 .LASF2182
     /tmp/cc3zLDNg.s:118109  .debug_str:000000000003131c .LASF2183
     /tmp/cc3zLDNg.s:121979  .debug_str:0000000000040b8f .LASF2184
     /tmp/cc3zLDNg.s:115325  .debug_str:00000000000262cf .LASF2185
     /tmp/cc3zLDNg.s:113623  .debug_str:000000000001f1e5 .LASF2186
     /tmp/cc3zLDNg.s:124577  .debug_str:000000000004b920 .LASF2187
     /tmp/cc3zLDNg.s:116569  .debug_str:000000000002b171 .LASF2188
     /tmp/cc3zLDNg.s:117189  .debug_str:000000000002d7b1 .LASF2189
     /tmp/cc3zLDNg.s:112241  .debug_str:00000000000198db .LASF2190
     /tmp/cc3zLDNg.s:112993  .debug_str:000000000001c88c .LASF2191
     /tmp/cc3zLDNg.s:111877  .debug_str:000000000001826a .LASF2192
     /tmp/cc3zLDNg.s:111037  .debug_str:0000000000014d1c .LASF2193
     /tmp/cc3zLDNg.s:123703  .debug_str:0000000000047fd8 .LASF2194
     /tmp/cc3zLDNg.s:115411  .debug_str:0000000000026743 .LASF2195
     /tmp/cc3zLDNg.s:108737  .debug_str:000000000000c1f8 .LASF2196
     /tmp/cc3zLDNg.s:107249  .debug_str:0000000000005c3e .LASF2197
     /tmp/cc3zLDNg.s:122081  .debug_str:00000000000411f7 .LASF2198
     /tmp/cc3zLDNg.s:121213  .debug_str:000000000003d9a6 .LASF2199
     /tmp/cc3zLDNg.s:118019  .debug_str:0000000000030d68 .LASF2200
     /tmp/cc3zLDNg.s:107747  .debug_str:0000000000007da3 .LASF2201
     /tmp/cc3zLDNg.s:119655  .debug_str:00000000000379e6 .LASF2202
     /tmp/cc3zLDNg.s:123573  .debug_str:00000000000477f4 .LASF2203
     /tmp/cc3zLDNg.s:106685  .debug_str:000000000000364d .LASF2204
     /tmp/cc3zLDNg.s:121421  .debug_str:000000000003e705 .LASF2205
     /tmp/cc3zLDNg.s:120685  .debug_str:000000000003b5d2 .LASF2206
     /tmp/cc3zLDNg.s:119313  .debug_str:00000000000361e8 .LASF2207
     /tmp/cc3zLDNg.s:114245  .debug_str:0000000000021d71 .LASF2208
     /tmp/cc3zLDNg.s:119847  .debug_str:0000000000038681 .LASF2209
     /tmp/cc3zLDNg.s:111525  .debug_str:0000000000016a74 .LASF2210
     /tmp/cc3zLDNg.s:109755  .debug_str:000000000000fdaf .LASF2211
     /tmp/cc3zLDNg.s:123025  .debug_str:00000000000454e1 .LASF2212
     /tmp/cc3zLDNg.s:118985  .debug_str:0000000000034c5e .LASF2213
     /tmp/cc3zLDNg.s:110821  .debug_str:0000000000013f4b .LASF2214
     /tmp/cc3zLDNg.s:110515  .debug_str:0000000000012a7f .LASF2215
     /tmp/cc3zLDNg.s:117479  .debug_str:000000000002e90b .LASF2216
     /tmp/cc3zLDNg.s:121147  .debug_str:000000000003d505 .LASF2217
     /tmp/cc3zLDNg.s:123403  .debug_str:0000000000046c77 .LASF2218
     /tmp/cc3zLDNg.s:110569  .debug_str:0000000000012e5d .LASF2219
     /tmp/cc3zLDNg.s:107937  .debug_str:0000000000008a46 .LASF2220
     /tmp/cc3zLDNg.s:115671  .debug_str:00000000000276b9 .LASF2221
     /tmp/cc3zLDNg.s:125217  .debug_str:000000000004e3d6 .LASF2222
     /tmp/cc3zLDNg.s:108039  .debug_str:00000000000090f9 .LASF2223
     /tmp/cc3zLDNg.s:122117  .debug_str:0000000000041418 .LASF2224
     /tmp/cc3zLDNg.s:110265  .debug_str:0000000000011a45 .LASF2225
     /tmp/cc3zLDNg.s:113597  .debug_str:000000000001f055 .LASF2226
     /tmp/cc3zLDNg.s:110681  .debug_str:0000000000013623 .LASF2227
     /tmp/cc3zLDNg.s:116551  .debug_str:000000000002b052 .LASF2228
     /tmp/cc3zLDNg.s:105905  .debug_str:0000000000000242 .LASF2229
     /tmp/cc3zLDNg.s:106093  .debug_str:0000000000000e75 .LASF2230
     /tmp/cc3zLDNg.s:122413  .debug_str:00000000000428fb .LASF2231
     /tmp/cc3zLDNg.s:106777  .debug_str:0000000000003d38 .LASF2232
     /tmp/cc3zLDNg.s:113821  .debug_str:000000000002006a .LASF2233
     /tmp/cc3zLDNg.s:114883  .debug_str:00000000000247a2 .LASF2234
     /tmp/cc3zLDNg.s:114895  .debug_str:0000000000024870 .LASF2235
     /tmp/cc3zLDNg.s:116015  .debug_str:0000000000028cda .LASF2236
     /tmp/cc3zLDNg.s:109023  .debug_str:000000000000d515 .LASF2237
     /tmp/cc3zLDNg.s:108805  .debug_str:000000000000c612 .LASF2238
     /tmp/cc3zLDNg.s:112461  .debug_str:000000000001a7dc .LASF2239
     /tmp/cc3zLDNg.s:111171  .debug_str:0000000000015481 .LASF2240
     /tmp/cc3zLDNg.s:117537  .debug_str:000000000002ed30 .LASF2241
     /tmp/cc3zLDNg.s:115051  .debug_str:0000000000025330 .LASF2242
     /tmp/cc3zLDNg.s:121503  .debug_str:000000000003ec36 .LASF2243
     /tmp/cc3zLDNg.s:117383  .debug_str:000000000002e35b .LASF2244
     /tmp/cc3zLDNg.s:124351  .debug_str:000000000004aaa0 .LASF2245
     /tmp/cc3zLDNg.s:121739  .debug_str:000000000003fc7a .LASF2246
     /tmp/cc3zLDNg.s:111651  .debug_str:000000000001736d .LASF2247
     /tmp/cc3zLDNg.s:108387  .debug_str:000000000000a925 .LASF2248
     /tmp/cc3zLDNg.s:113991  .debug_str:0000000000020ce1 .LASF2249
     /tmp/cc3zLDNg.s:114953  .debug_str:0000000000024c0f .LASF2250
     /tmp/cc3zLDNg.s:123767  .debug_str:00000000000483b7 .LASF2251
     /tmp/cc3zLDNg.s:121577  .debug_str:000000000003f184 .LASF2252
     /tmp/cc3zLDNg.s:119663  .debug_str:0000000000037a4f .LASF2253
     /tmp/cc3zLDNg.s:107749  .debug_str:0000000000007dcf .LASF2254
     /tmp/cc3zLDNg.s:116329  .debug_str:000000000002a295 .LASF2255
     /tmp/cc3zLDNg.s:114355  .debug_str:0000000000022500 .LASF2256
     /tmp/cc3zLDNg.s:122001  .debug_str:0000000000040cc9 .LASF2257
     /tmp/cc3zLDNg.s:112521  .debug_str:000000000001ab5c .LASF2258
     /tmp/cc3zLDNg.s:115573  .debug_str:000000000002705f .LASF2259
     /tmp/cc3zLDNg.s:110943  .debug_str:00000000000146d8 .LASF2260
     /tmp/cc3zLDNg.s:124991  .debug_str:000000000004d4f3 .LASF2261
     /tmp/cc3zLDNg.s:117113  .debug_str:000000000002d334 .LASF2262
     /tmp/cc3zLDNg.s:106575  .debug_str:0000000000003008 .LASF2263
     /tmp/cc3zLDNg.s:108705  .debug_str:000000000000bffc .LASF2264
     /tmp/cc3zLDNg.s:124565  .debug_str:000000000004b8a7 .LASF2265
     /tmp/cc3zLDNg.s:112321  .debug_str:0000000000019edc .LASF2266
     /tmp/cc3zLDNg.s:121497  .debug_str:000000000003ebe1 .LASF2267
     /tmp/cc3zLDNg.s:109107  .debug_str:000000000000da2a .LASF2268
     /tmp/cc3zLDNg.s:112533  .debug_str:000000000001ac22 .LASF2269
     /tmp/cc3zLDNg.s:125469  .debug_str:000000000004f498 .LASF2270
     /tmp/cc3zLDNg.s:110625  .debug_str:000000000001321c .LASF2271
     /tmp/cc3zLDNg.s:121223  .debug_str:000000000003da87 .LASF2272
     /tmp/cc3zLDNg.s:113159  .debug_str:000000000001d351 .LASF2273
     /tmp/cc3zLDNg.s:117467  .debug_str:000000000002e851 .LASF2274
     /tmp/cc3zLDNg.s:111843  .debug_str:0000000000018005 .LASF2275
     /tmp/cc3zLDNg.s:113235  .debug_str:000000000001d8b6 .LASF2276
     /tmp/cc3zLDNg.s:118393  .debug_str:00000000000324c5 .LASF2277
     /tmp/cc3zLDNg.s:123429  .debug_str:0000000000046e0a .LASF2278
     /tmp/cc3zLDNg.s:126073  .debug_str:0000000000051d36 .LASF2279
     /tmp/cc3zLDNg.s:117049  .debug_str:000000000002cf4e .LASF2280
     /tmp/cc3zLDNg.s:123981  .debug_str:0000000000049205 .LASF2281
     /tmp/cc3zLDNg.s:110389  .debug_str:000000000001224a .LASF2282
     /tmp/cc3zLDNg.s:123207  .debug_str:0000000000046087 .LASF2283
     /tmp/cc3zLDNg.s:124167  .debug_str:0000000000049e65 .LASF2284
     /tmp/cc3zLDNg.s:124285  .debug_str:000000000004a5fe .LASF2285
     /tmp/cc3zLDNg.s:117801  .debug_str:000000000002ff15 .LASF2286
     /tmp/cc3zLDNg.s:120395  .debug_str:000000000003a619 .LASF2287
     /tmp/cc3zLDNg.s:109497  .debug_str:000000000000efe4 .LASF2288
     /tmp/cc3zLDNg.s:109127  .debug_str:000000000000db52 .LASF2289
     /tmp/cc3zLDNg.s:119809  .debug_str:0000000000038393 .LASF2290
     /tmp/cc3zLDNg.s:114713  .debug_str:0000000000023c18 .LASF2291
     /tmp/cc3zLDNg.s:107611  .debug_str:00000000000074de .LASF2292
     /tmp/cc3zLDNg.s:119637  .debug_str:0000000000037918 .LASF2293
     /tmp/cc3zLDNg.s:111911  .debug_str:0000000000018508 .LASF2294
     /tmp/cc3zLDNg.s:122517  .debug_str:0000000000043087 .LASF2295
     /tmp/cc3zLDNg.s:116301  .debug_str:000000000002a0ea .LASF2296
     /tmp/cc3zLDNg.s:108435  .debug_str:000000000000ac3b .LASF2297
     /tmp/cc3zLDNg.s:108353  .debug_str:000000000000a648 .LASF2298
     /tmp/cc3zLDNg.s:125957  .debug_str:0000000000051552 .LASF2299
     /tmp/cc3zLDNg.s:121335  .debug_str:000000000003e15e .LASF2300
     /tmp/cc3zLDNg.s:117841  .debug_str:0000000000030148 .LASF2301
     /tmp/cc3zLDNg.s:111825  .debug_str:0000000000017eb7 .LASF2302
     /tmp/cc3zLDNg.s:109139  .debug_str:000000000000dc33 .LASF2303
     /tmp/cc3zLDNg.s:120645  .debug_str:000000000003b3c5 .LASF2304
     /tmp/cc3zLDNg.s:107427  .debug_str:000000000000677d .LASF2305
     /tmp/cc3zLDNg.s:106161  .debug_str:00000000000012de .LASF2306
     /tmp/cc3zLDNg.s:122025  .debug_str:0000000000040e29 .LASF2307
     /tmp/cc3zLDNg.s:109513  .debug_str:000000000000f06b .LASF2308
     /tmp/cc3zLDNg.s:118521  .debug_str:0000000000032d08 .LASF2309
     /tmp/cc3zLDNg.s:106195  .debug_str:000000000000150e .LASF2310
     /tmp/cc3zLDNg.s:117451  .debug_str:000000000002e732 .LASF2311
     /tmp/cc3zLDNg.s:113883  .debug_str:00000000000204ad .LASF2312
     /tmp/cc3zLDNg.s:111423  .debug_str:00000000000164d8 .LASF2313
     /tmp/cc3zLDNg.s:125699  .debug_str:0000000000050495 .LASF2314
     /tmp/cc3zLDNg.s:110485  .debug_str:00000000000128c2 .LASF2315
     /tmp/cc3zLDNg.s:111353  .debug_str:0000000000015ff2 .LASF2316
     /tmp/cc3zLDNg.s:123763  .debug_str:000000000004838c .LASF2317
     /tmp/cc3zLDNg.s:115613  .debug_str:00000000000272ad .LASF2318
     /tmp/cc3zLDNg.s:122211  .debug_str:00000000000419f1 .LASF2319
     /tmp/cc3zLDNg.s:106683  .debug_str:0000000000003622 .LASF2320
     /tmp/cc3zLDNg.s:125649  .debug_str:00000000000501b3 .LASF2321
     /tmp/cc3zLDNg.s:117663  .debug_str:000000000002f558 .LASF2322
     /tmp/cc3zLDNg.s:116791  .debug_str:000000000002bf9c .LASF2323
     /tmp/cc3zLDNg.s:117495  .debug_str:000000000002ea26 .LASF2324
     /tmp/cc3zLDNg.s:125991  .debug_str:0000000000051794 .LASF2325
     /tmp/cc3zLDNg.s:121511  .debug_str:000000000003ecd8 .LASF2326
     /tmp/cc3zLDNg.s:125043  .debug_str:000000000004d827 .LASF2327
     /tmp/cc3zLDNg.s:119303  .debug_str:0000000000036159 .LASF2328
     /tmp/cc3zLDNg.s:125683  .debug_str:00000000000503c6 .LASF2329
     /tmp/cc3zLDNg.s:110537  .debug_str:0000000000012bd8 .LASF2330
     /tmp/cc3zLDNg.s:121615  .debug_str:000000000003f45f .LASF2331
     /tmp/cc3zLDNg.s:112995  .debug_str:000000000001c8b2 .LASF2332
     /tmp/cc3zLDNg.s:108571  .debug_str:000000000000b5b7 .LASF2333
     /tmp/cc3zLDNg.s:105873  .debug_str:0000000000000000 .LASF2334
     /tmp/cc3zLDNg.s:110725  .debug_str:000000000001397a .LASF2335
     /tmp/cc3zLDNg.s:117065  .debug_str:000000000002d07d .LASF2336
     /tmp/cc3zLDNg.s:121585  .debug_str:000000000003f1fd .LASF2337
     /tmp/cc3zLDNg.s:124145  .debug_str:0000000000049d4d .LASF2338
     /tmp/cc3zLDNg.s:111149  .debug_str:0000000000015345 .LASF2339
     /tmp/cc3zLDNg.s:112003  .debug_str:0000000000018ac9 .LASF2340
     /tmp/cc3zLDNg.s:121205  .debug_str:000000000003d94f .LASF2341
     /tmp/cc3zLDNg.s:109769  .debug_str:000000000000fee7 .LASF2342
     /tmp/cc3zLDNg.s:110165  .debug_str:000000000001144c .LASF2343
     /tmp/cc3zLDNg.s:112725  .debug_str:000000000001b868 .LASF2344
     /tmp/cc3zLDNg.s:118361  .debug_str:00000000000322bb .LASF2345
     /tmp/cc3zLDNg.s:114397  .debug_str:0000000000022899 .LASF2346
     /tmp/cc3zLDNg.s:110683  .debug_str:000000000001364f .LASF2347
     /tmp/cc3zLDNg.s:125395  .debug_str:000000000004ef4b .LASF2348
     /tmp/cc3zLDNg.s:107187  .debug_str:000000000000588c .LASF2349
     /tmp/cc3zLDNg.s:109571  .debug_str:000000000000f2e1 .LASF2350
     /tmp/cc3zLDNg.s:123581  .debug_str:0000000000047886 .LASF2351
     /tmp/cc3zLDNg.s:107185  .debug_str:000000000000586a .LASF2352
     /tmp/cc3zLDNg.s:108505  .debug_str:000000000000b0f8 .LASF2353
     /tmp/cc3zLDNg.s:121453  .debug_str:000000000003e8e7 .LASF2354
     /tmp/cc3zLDNg.s:116265  .debug_str:0000000000029e15 .LASF2355
     /tmp/cc3zLDNg.s:109485  .debug_str:000000000000ef35 .LASF2356
     /tmp/cc3zLDNg.s:122299  .debug_str:0000000000041f87 .LASF2357
     /tmp/cc3zLDNg.s:125627  .debug_str:000000000004fff3 .LASF2358
     /tmp/cc3zLDNg.s:106551  .debug_str:0000000000002e32 .LASF2359
     /tmp/cc3zLDNg.s:116285  .debug_str:0000000000029f92 .LASF2360
     /tmp/cc3zLDNg.s:106263  .debug_str:0000000000001ac3 .LASF2361
     /tmp/cc3zLDNg.s:117457  .debug_str:000000000002e79f .LASF2362
     /tmp/cc3zLDNg.s:123483  .debug_str:0000000000047255 .LASF2363
     /tmp/cc3zLDNg.s:123385  .debug_str:0000000000046b82 .LASF2364
     /tmp/cc3zLDNg.s:114369  .debug_str:000000000002262d .LASF2365
     /tmp/cc3zLDNg.s:124323  .debug_str:000000000004a8d3 .LASF2366
     /tmp/cc3zLDNg.s:115085  .debug_str:000000000002550d .LASF2367
     /tmp/cc3zLDNg.s:111033  .debug_str:0000000000014cb4 .LASF2368
     /tmp/cc3zLDNg.s:113059  .debug_str:000000000001cccf .LASF2369
     /tmp/cc3zLDNg.s:124415  .debug_str:000000000004aeb7 .LASF2370
     /tmp/cc3zLDNg.s:107155  .debug_str:000000000000564f .LASF2371
     /tmp/cc3zLDNg.s:109739  .debug_str:000000000000fc7f .LASF2372
     /tmp/cc3zLDNg.s:109433  .debug_str:000000000000ec5c .LASF2373
     /tmp/cc3zLDNg.s:108219  .debug_str:0000000000009db2 .LASF2374
     /tmp/cc3zLDNg.s:120981  .debug_str:000000000003c9de .LASF2375
     /tmp/cc3zLDNg.s:106997  .debug_str:0000000000004c1a .LASF2376
     /tmp/cc3zLDNg.s:111855  .debug_str:00000000000180ea .LASF2377
     /tmp/cc3zLDNg.s:118529  .debug_str:0000000000032d72 .LASF2378
     /tmp/cc3zLDNg.s:122965  .debug_str:000000000004513d .LASF2379
     /tmp/cc3zLDNg.s:121911  .debug_str:0000000000040718 .LASF2380
     /tmp/cc3zLDNg.s:113839  .debug_str:00000000000201ce .LASF2381
     /tmp/cc3zLDNg.s:119889  .debug_str:00000000000388b5 .LASF2382
     /tmp/cc3zLDNg.s:116781  .debug_str:000000000002bed8 .LASF2383
     /tmp/cc3zLDNg.s:107301  .debug_str:0000000000005f0b .LASF2384
     /tmp/cc3zLDNg.s:125505  .debug_str:000000000004f7e7 .LASF2385
     /tmp/cc3zLDNg.s:120683  .debug_str:000000000003b5b0 .LASF2386
     /tmp/cc3zLDNg.s:124789  .debug_str:000000000004c741 .LASF2387
     /tmp/cc3zLDNg.s:108595  .debug_str:000000000000b7ce .LASF2388
     /tmp/cc3zLDNg.s:120713  .debug_str:000000000003b81e .LASF2389
     /tmp/cc3zLDNg.s:117619  .debug_str:000000000002f293 .LASF2390
     /tmp/cc3zLDNg.s:119125  .debug_str:0000000000035547 .LASF2391
     /tmp/cc3zLDNg.s:116175  .debug_str:0000000000029777 .LASF2392
     /tmp/cc3zLDNg.s:124277  .debug_str:000000000004a580 .LASF2393
     /tmp/cc3zLDNg.s:122443  .debug_str:0000000000042bdd .LASF2394
     /tmp/cc3zLDNg.s:118983  .debug_str:0000000000034c3d .LASF2395
     /tmp/cc3zLDNg.s:115117  .debug_str:000000000002562b .LASF2396
     /tmp/cc3zLDNg.s:106891  .debug_str:000000000000458d .LASF2397
     /tmp/cc3zLDNg.s:111019  .debug_str:0000000000014bf2 .LASF2398
     /tmp/cc3zLDNg.s:115503  .debug_str:0000000000026bde .LASF2399
     /tmp/cc3zLDNg.s:109397  .debug_str:000000000000ead5 .LASF2400
     /tmp/cc3zLDNg.s:123455  .debug_str:0000000000047065 .LASF2401
     /tmp/cc3zLDNg.s:118913  .debug_str:000000000003479e .LASF2402
     /tmp/cc3zLDNg.s:105929  .debug_str:00000000000003d8 .LASF2403
     /tmp/cc3zLDNg.s:117829  .debug_str:0000000000030067 .LASF2404
     /tmp/cc3zLDNg.s:107083  .debug_str:00000000000051d8 .LASF2405
     /tmp/cc3zLDNg.s:118057  .debug_str:0000000000031007 .LASF2406
     /tmp/cc3zLDNg.s:106865  .debug_str:0000000000004361 .LASF2407
     /tmp/cc3zLDNg.s:122905  .debug_str:0000000000044d21 .LASF2408
     /tmp/cc3zLDNg.s:119055  .debug_str:00000000000350fc .LASF2409
     /tmp/cc3zLDNg.s:114269  .debug_str:0000000000021ee8 .LASF2410
     /tmp/cc3zLDNg.s:112439  .debug_str:000000000001a6c5 .LASF2411
     /tmp/cc3zLDNg.s:112649  .debug_str:000000000001b413 .LASF2412
     /tmp/cc3zLDNg.s:116727  .debug_str:000000000002bb11 .LASF2413
     /tmp/cc3zLDNg.s:119009  .debug_str:0000000000034df6 .LASF2414
     /tmp/cc3zLDNg.s:108573  .debug_str:000000000000b5df .LASF2415
     /tmp/cc3zLDNg.s:121655  .debug_str:000000000003f6ed .LASF2416
     /tmp/cc3zLDNg.s:124187  .debug_str:0000000000049fd8 .LASF2417
     /tmp/cc3zLDNg.s:109261  .debug_str:000000000000e273 .LASF2418
     /tmp/cc3zLDNg.s:118551  .debug_str:0000000000032e7e .LASF2419
     /tmp/cc3zLDNg.s:120563  .debug_str:000000000003af03 .LASF2420
     /tmp/cc3zLDNg.s:109155  .debug_str:000000000000dd57 .LASF2421
     /tmp/cc3zLDNg.s:111263  .debug_str:0000000000015a6a .LASF2422
     /tmp/cc3zLDNg.s:120449  .debug_str:000000000003a86b .LASF2423
     /tmp/cc3zLDNg.s:124483  .debug_str:000000000004b2f1 .LASF2424
     /tmp/cc3zLDNg.s:111721  .debug_str:0000000000017777 .LASF2425
     /tmp/cc3zLDNg.s:114923  .debug_str:0000000000024a49 .LASF2426
     /tmp/cc3zLDNg.s:116109  .debug_str:00000000000292b4 .LASF2427
     /tmp/cc3zLDNg.s:118677  .debug_str:00000000000337a4 .LASF2428
     /tmp/cc3zLDNg.s:105923  .debug_str:0000000000000385 .LASF2429
     /tmp/cc3zLDNg.s:116215  .debug_str:0000000000029a30 .LASF2430
     /tmp/cc3zLDNg.s:111121  .debug_str:00000000000151c0 .LASF2431
     /tmp/cc3zLDNg.s:113439  .debug_str:000000000001e58e .LASF2432
     /tmp/cc3zLDNg.s:123109  .debug_str:0000000000045a79 .LASF2433
     /tmp/cc3zLDNg.s:120923  .debug_str:000000000003c5d8 .LASF2434
     /tmp/cc3zLDNg.s:107563  .debug_str:00000000000071ca .LASF2435
     /tmp/cc3zLDNg.s:120217  .debug_str:0000000000039d08 .LASF2436
     /tmp/cc3zLDNg.s:106021  .debug_str:00000000000009cb .LASF2437
     /tmp/cc3zLDNg.s:114725  .debug_str:0000000000023ccf .LASF2438
     /tmp/cc3zLDNg.s:116535  .debug_str:000000000002af45 .LASF2439
     /tmp/cc3zLDNg.s:109205  .debug_str:000000000000e008 .LASF2440
     /tmp/cc3zLDNg.s:107235  .debug_str:0000000000005b87 .LASF2441
     /tmp/cc3zLDNg.s:121059  .debug_str:000000000003cee6 .LASF2442
     /tmp/cc3zLDNg.s:125771  .debug_str:0000000000050947 .LASF2443
     /tmp/cc3zLDNg.s:112801  .debug_str:000000000001bcbe .LASF2444
     /tmp/cc3zLDNg.s:108063  .debug_str:00000000000092a0 .LASF2445
     /tmp/cc3zLDNg.s:122901  .debug_str:0000000000044cf6 .LASF2446
     /tmp/cc3zLDNg.s:121429  .debug_str:000000000003e766 .LASF2447
     /tmp/cc3zLDNg.s:124425  .debug_str:000000000004af9e .LASF2448
     /tmp/cc3zLDNg.s:109853  .debug_str:0000000000010437 .LASF2449
     /tmp/cc3zLDNg.s:121099  .debug_str:000000000003d1bf .LASF2450
     /tmp/cc3zLDNg.s:121073  .debug_str:000000000003cfca .LASF2451
     /tmp/cc3zLDNg.s:112011  .debug_str:0000000000018b68 .LASF2452
     /tmp/cc3zLDNg.s:111791  .debug_str:0000000000017c12 .LASF2453
     /tmp/cc3zLDNg.s:123117  .debug_str:0000000000045ae2 .LASF2454
     /tmp/cc3zLDNg.s:123461  .debug_str:00000000000470d6 .LASF2455
     /tmp/cc3zLDNg.s:113375  .debug_str:000000000001e103 .LASF2456
     /tmp/cc3zLDNg.s:116411  .debug_str:000000000002a771 .LASF2457
     /tmp/cc3zLDNg.s:114951  .debug_str:0000000000024bf3 .LASF2458
     /tmp/cc3zLDNg.s:107347  .debug_str:00000000000061de .LASF2459
     /tmp/cc3zLDNg.s:119549  .debug_str:0000000000037355 .LASF2460
     /tmp/cc3zLDNg.s:119667  .debug_str:0000000000037ab6 .LASF2461
     /tmp/cc3zLDNg.s:114581  .debug_str:00000000000233b4 .LASF2462
     /tmp/cc3zLDNg.s:120101  .debug_str:000000000003962a .LASF2463
     /tmp/cc3zLDNg.s:106513  .debug_str:0000000000002b77 .LASF2464
     /tmp/cc3zLDNg.s:112919  .debug_str:000000000001c397 .LASF2465
     /tmp/cc3zLDNg.s:117151  .debug_str:000000000002d564 .LASF2466
     /tmp/cc3zLDNg.s:123945  .debug_str:0000000000048fd8 .LASF2467
     /tmp/cc3zLDNg.s:108213  .debug_str:0000000000009d4d .LASF2468
     /tmp/cc3zLDNg.s:106555  .debug_str:0000000000002e77 .LASF2469
     /tmp/cc3zLDNg.s:115501  .debug_str:0000000000026bbb .LASF2470
     /tmp/cc3zLDNg.s:118301  .debug_str:0000000000031f37 .LASF2471
     /tmp/cc3zLDNg.s:125929  .debug_str:0000000000051361 .LASF2472
     /tmp/cc3zLDNg.s:119689  .debug_str:0000000000037c39 .LASF2473
     /tmp/cc3zLDNg.s:124345  .debug_str:000000000004aa26 .LASF2474
     /tmp/cc3zLDNg.s:123999  .debug_str:00000000000492fc .LASF2475
     /tmp/cc3zLDNg.s:121857  .debug_str:00000000000403b1 .LASF2476
     /tmp/cc3zLDNg.s:121015  .debug_str:000000000003cc84 .LASF2477
     /tmp/cc3zLDNg.s:112389  .debug_str:000000000001a366 .LASF2478
     /tmp/cc3zLDNg.s:118587  .debug_str:00000000000330f5 .LASF2479
     /tmp/cc3zLDNg.s:123111  .debug_str:0000000000045a9c .LASF2480
     /tmp/cc3zLDNg.s:105877  .debug_str:0000000000000058 .LASF2481
     /tmp/cc3zLDNg.s:115673  .debug_str:00000000000276e3 .LASF2482
     /tmp/cc3zLDNg.s:124883  .debug_str:000000000004cddc .LASF2483
     /tmp/cc3zLDNg.s:115743  .debug_str:0000000000027bcf .LASF2484
     /tmp/cc3zLDNg.s:115793  .debug_str:0000000000027eca .LASF2485
     /tmp/cc3zLDNg.s:112557  .debug_str:000000000001ae1a .LASF2486
     /tmp/cc3zLDNg.s:106533  .debug_str:0000000000002cce .LASF2487
     /tmp/cc3zLDNg.s:108431  .debug_str:000000000000ac00 .LASF2488
     /tmp/cc3zLDNg.s:118371  .debug_str:0000000000032347 .LASF2489
     /tmp/cc3zLDNg.s:125935  .debug_str:00000000000513dd .LASF2490
     /tmp/cc3zLDNg.s:112245  .debug_str:000000000001992f .LASF2491
     /tmp/cc3zLDNg.s:111291  .debug_str:0000000000015c10 .LASF2492
     /tmp/cc3zLDNg.s:118679  .debug_str:00000000000337bf .LASF2493
     /tmp/cc3zLDNg.s:113105  .debug_str:000000000001cf6d .LASF2494
     /tmp/cc3zLDNg.s:111697  .debug_str:00000000000175fe .LASF2495
     /tmp/cc3zLDNg.s:110819  .debug_str:0000000000013f2f .LASF2496
     /tmp/cc3zLDNg.s:123441  .debug_str:0000000000046f71 .LASF2497
     /tmp/cc3zLDNg.s:124763  .debug_str:000000000004c552 .LASF2498
     /tmp/cc3zLDNg.s:110659  .debug_str:0000000000013461 .LASF2499
     /tmp/cc3zLDNg.s:114225  .debug_str:0000000000021c09 .LASF2500
     /tmp/cc3zLDNg.s:122559  .debug_str:0000000000043364 .LASF2501
     /tmp/cc3zLDNg.s:116581  .debug_str:000000000002b260 .LASF2502
     /tmp/cc3zLDNg.s:125927  .debug_str:0000000000051340 .LASF2503
     /tmp/cc3zLDNg.s:116299  .debug_str:000000000002a0c1 .LASF2504
     /tmp/cc3zLDNg.s:123941  .debug_str:0000000000048f8f .LASF2505
     /tmp/cc3zLDNg.s:109879  .debug_str:00000000000105b9 .LASF2506
     /tmp/cc3zLDNg.s:111461  .debug_str:00000000000166ba .LASF2507
     /tmp/cc3zLDNg.s:120057  .debug_str:000000000003941d .LASF2508
     /tmp/cc3zLDNg.s:126023  .debug_str:00000000000519c8 .LASF2509
     /tmp/cc3zLDNg.s:106257  .debug_str:0000000000001a5d .LASF2510
     /tmp/cc3zLDNg.s:118769  .debug_str:0000000000033e40 .LASF2511
     /tmp/cc3zLDNg.s:119317  .debug_str:000000000003623a .LASF2512
     /tmp/cc3zLDNg.s:125205  .debug_str:000000000004e2d9 .LASF2513
     /tmp/cc3zLDNg.s:115425  .debug_str:0000000000026852 .LASF2514
     /tmp/cc3zLDNg.s:116125  .debug_str:00000000000293f8 .LASF2515
     /tmp/cc3zLDNg.s:120711  .debug_str:000000000003b7f7 .LASF2516
     /tmp/cc3zLDNg.s:123289  .debug_str:00000000000465f6 .LASF2517
     /tmp/cc3zLDNg.s:124423  .debug_str:000000000004af75 .LASF2518
     /tmp/cc3zLDNg.s:110935  .debug_str:0000000000014661 .LASF2519
     /tmp/cc3zLDNg.s:122585  .debug_str:0000000000043785 .LASF2520
     /tmp/cc3zLDNg.s:109431  .debug_str:000000000000ec2b .LASF2521
     /tmp/cc3zLDNg.s:108251  .debug_str:000000000000a024 .LASF2522
     /tmp/cc3zLDNg.s:108955  .debug_str:000000000000d091 .LASF2523
     /tmp/cc3zLDNg.s:124691  .debug_str:000000000004c057 .LASF2524
     /tmp/cc3zLDNg.s:114205  .debug_str:0000000000021ac0 .LASF2525
     /tmp/cc3zLDNg.s:122045  .debug_str:0000000000040fb4 .LASF2526
     /tmp/cc3zLDNg.s:125363  .debug_str:000000000004edab .LASF2527
     /tmp/cc3zLDNg.s:112639  .debug_str:000000000001b329 .LASF2528
     /tmp/cc3zLDNg.s:116263  .debug_str:0000000000029dda .LASF2529
     /tmp/cc3zLDNg.s:119829  .debug_str:000000000003850a .LASF2530
     /tmp/cc3zLDNg.s:125561  .debug_str:000000000004fbe7 .LASF2531
     /tmp/cc3zLDNg.s:114311  .debug_str:0000000000022203 .LASF2532
     /tmp/cc3zLDNg.s:120289  .debug_str:000000000003a0bc .LASF2533
     /tmp/cc3zLDNg.s:125009  .debug_str:000000000004d62f .LASF2534
     /tmp/cc3zLDNg.s:111173  .debug_str:00000000000154a8 .LASF2535
     /tmp/cc3zLDNg.s:115663  .debug_str:00000000000275fd .LASF2536
     /tmp/cc3zLDNg.s:122267  .debug_str:0000000000041d3c .LASF2537
     /tmp/cc3zLDNg.s:106167  .debug_str:0000000000001352 .LASF2538
     /tmp/cc3zLDNg.s:121229  .debug_str:000000000003dabf .LASF2539
     /tmp/cc3zLDNg.s:115167  .debug_str:0000000000025a76 .LASF2540
     /tmp/cc3zLDNg.s:107551  .debug_str:00000000000070ec .LASF2541
     /tmp/cc3zLDNg.s:122557  .debug_str:0000000000043323 .LASF2542
     /tmp/cc3zLDNg.s:108997  .debug_str:000000000000d30c .LASF2543
     /tmp/cc3zLDNg.s:116085  .debug_str:000000000002910e .LASF2544
     /tmp/cc3zLDNg.s:117879  .debug_str:0000000000030448 .LASF2545
     /tmp/cc3zLDNg.s:111447  .debug_str:0000000000016604 .LASF2546
     /tmp/cc3zLDNg.s:124419  .debug_str:000000000004af05 .LASF2547
     /tmp/cc3zLDNg.s:125479  .debug_str:000000000004f56e .LASF2548
     /tmp/cc3zLDNg.s:115127  .debug_str:0000000000025708 .LASF2549
     /tmp/cc3zLDNg.s:107517  .debug_str:0000000000006e37 .LASF2550
     /tmp/cc3zLDNg.s:121567  .debug_str:000000000003f0ce .LASF2551
     /tmp/cc3zLDNg.s:124065  .debug_str:00000000000497d0 .LASF2552
     /tmp/cc3zLDNg.s:124689  .debug_str:000000000004c018 .LASF2553
     /tmp/cc3zLDNg.s:112133  .debug_str:00000000000191cd .LASF2554
     /tmp/cc3zLDNg.s:114103  .debug_str:00000000000214b1 .LASF2555
     /tmp/cc3zLDNg.s:106213  .debug_str:000000000000166d .LASF2556
     /tmp/cc3zLDNg.s:115761  .debug_str:0000000000027cda .LASF2557
     /tmp/cc3zLDNg.s:116165  .debug_str:00000000000296f5 .LASF2558
     /tmp/cc3zLDNg.s:110699  .debug_str:00000000000137ba .LASF2559
     /tmp/cc3zLDNg.s:125971  .debug_str:0000000000051633 .LASF2560
     /tmp/cc3zLDNg.s:112615  .debug_str:000000000001b15b .LASF2561
     /tmp/cc3zLDNg.s:116121  .debug_str:000000000002939b .LASF2562
     /tmp/cc3zLDNg.s:117367  .debug_str:000000000002e278 .LASF2563
     /tmp/cc3zLDNg.s:114849  .debug_str:0000000000024580 .LASF2564
     /tmp/cc3zLDNg.s:122709  .debug_str:00000000000440c0 .LASF2565
     /tmp/cc3zLDNg.s:111367  .debug_str:00000000000160e3 .LASF2566
     /tmp/cc3zLDNg.s:117703  .debug_str:000000000002f83e .LASF2567
     /tmp/cc3zLDNg.s:110077  .debug_str:0000000000010f5f .LASF2568
     /tmp/cc3zLDNg.s:114491  .debug_str:0000000000022de1 .LASF2569
     /tmp/cc3zLDNg.s:110859  .debug_str:000000000001419d .LASF2570
     /tmp/cc3zLDNg.s:115729  .debug_str:0000000000027ac7 .LASF2571
     /tmp/cc3zLDNg.s:108355  .debug_str:000000000000a667 .LASF2572
     /tmp/cc3zLDNg.s:122261  .debug_str:0000000000041cbc .LASF2573
     /tmp/cc3zLDNg.s:110679  .debug_str:00000000000135de .LASF2574
     /tmp/cc3zLDNg.s:107535  .debug_str:0000000000006fcf .LASF2575
     /tmp/cc3zLDNg.s:125925  .debug_str:0000000000051301 .LASF2576
     /tmp/cc3zLDNg.s:115303  .debug_str:00000000000261a2 .LASF2577
     /tmp/cc3zLDNg.s:125605  .debug_str:000000000004fe75 .LASF2578
     /tmp/cc3zLDNg.s:109461  .debug_str:000000000000ed51 .LASF2579
     /tmp/cc3zLDNg.s:106977  .debug_str:0000000000004afd .LASF2580
     /tmp/cc3zLDNg.s:108163  .debug_str:0000000000009908 .LASF2581
     /tmp/cc3zLDNg.s:121441  .debug_str:000000000003e831 .LASF2582
     /tmp/cc3zLDNg.s:110419  .debug_str:0000000000012461 .LASF2583
     /tmp/cc3zLDNg.s:108553  .debug_str:000000000000b49f .LASF2584
     /tmp/cc3zLDNg.s:123809  .debug_str:00000000000486ba .LASF2585
     /tmp/cc3zLDNg.s:110221  .debug_str:0000000000011833 .LASF2586
     /tmp/cc3zLDNg.s:107745  .debug_str:0000000000007d60 .LASF2587
     /tmp/cc3zLDNg.s:121555  .debug_str:000000000003ef7f .LASF2588
     /tmp/cc3zLDNg.s:118727  .debug_str:0000000000033b1b .LASF2589
     /tmp/cc3zLDNg.s:112333  .debug_str:0000000000019f93 .LASF2590
     /tmp/cc3zLDNg.s:118355  .debug_str:0000000000032238 .LASF2591
     /tmp/cc3zLDNg.s:118553  .debug_str:0000000000032ea0 .LASF2592
     /tmp/cc3zLDNg.s:125233  .debug_str:000000000004e4c9 .LASF2593
     /tmp/cc3zLDNg.s:125761  .debug_str:000000000005086c .LASF2594
     /tmp/cc3zLDNg.s:108321  .debug_str:000000000000a4b1 .LASF2595
     /tmp/cc3zLDNg.s:112555  .debug_str:000000000001ade2 .LASF2596
     /tmp/cc3zLDNg.s:106363  .debug_str:0000000000002200 .LASF2597
     /tmp/cc3zLDNg.s:107541  .debug_str:000000000000703f .LASF2598
     /tmp/cc3zLDNg.s:117339  .debug_str:000000000002e0d9 .LASF2599
     /tmp/cc3zLDNg.s:106465  .debug_str:0000000000002861 .LASF2600
     /tmp/cc3zLDNg.s:125711  .debug_str:000000000005058a .LASF2601
     /tmp/cc3zLDNg.s:120865  .debug_str:000000000003c1ce .LASF2602
     /tmp/cc3zLDNg.s:106919  .debug_str:00000000000046c6 .LASF2603
     /tmp/cc3zLDNg.s:123737  .debug_str:0000000000048202 .LASF2604
     /tmp/cc3zLDNg.s:106345  .debug_str:000000000000208e .LASF2605
     /tmp/cc3zLDNg.s:124061  .debug_str:0000000000049772 .LASF2606
     /tmp/cc3zLDNg.s:113877  .debug_str:0000000000020447 .LASF2607
     /tmp/cc3zLDNg.s:116233  .debug_str:0000000000029b7f .LASF2608
     /tmp/cc3zLDNg.s:113985  .debug_str:0000000000020c4d .LASF2609
     /tmp/cc3zLDNg.s:121553  .debug_str:000000000003ef46 .LASF2610
     /tmp/cc3zLDNg.s:121255  .debug_str:000000000003dc87 .LASF2611
     /tmp/cc3zLDNg.s:123107  .debug_str:0000000000045a39 .LASF2612
     /tmp/cc3zLDNg.s:108531  .debug_str:000000000000b27c .LASF2613
     /tmp/cc3zLDNg.s:115953  .debug_str:00000000000288c0 .LASF2614
     /tmp/cc3zLDNg.s:122429  .debug_str:0000000000042a92 .LASF2615
     /tmp/cc3zLDNg.s:112953  .debug_str:000000000001c600 .LASF2616
     /tmp/cc3zLDNg.s:116947  .debug_str:000000000002c904 .LASF2617
     /tmp/cc3zLDNg.s:121241  .debug_str:000000000003db78 .LASF2618
     /tmp/cc3zLDNg.s:118813  .debug_str:00000000000340e6 .LASF2619
     /tmp/cc3zLDNg.s:116277  .debug_str:0000000000029ef7 .LASF2620
     /tmp/cc3zLDNg.s:116619  .debug_str:000000000002b4dc .LASF2621
     /tmp/cc3zLDNg.s:119143  .debug_str:000000000003564b .LASF2622
     /tmp/cc3zLDNg.s:122471  .debug_str:0000000000042dd4 .LASF2623
     /tmp/cc3zLDNg.s:114121  .debug_str:0000000000021625 .LASF2624
     /tmp/cc3zLDNg.s:118751  .debug_str:0000000000033cb6 .LASF2625
     /tmp/cc3zLDNg.s:108777  .debug_str:000000000000c462 .LASF2626
     /tmp/cc3zLDNg.s:107067  .debug_str:00000000000050dd .LASF2627
     /tmp/cc3zLDNg.s:114019  .debug_str:0000000000020eb8 .LASF2628
     /tmp/cc3zLDNg.s:118253  .debug_str:0000000000031c8b .LASF2629
     /tmp/cc3zLDNg.s:110191  .debug_str:0000000000011634 .LASF2630
     /tmp/cc3zLDNg.s:118077  .debug_str:0000000000031138 .LASF2631
     /tmp/cc3zLDNg.s:111847  .debug_str:0000000000018069 .LASF2632
     /tmp/cc3zLDNg.s:120023  .debug_str:00000000000390d3 .LASF2633
     /tmp/cc3zLDNg.s:125659  .debug_str:0000000000050278 .LASF2634
     /tmp/cc3zLDNg.s:113635  .debug_str:000000000001f2fc .LASF2635
     /tmp/cc3zLDNg.s:118003  .debug_str:0000000000030c62 .LASF2636
     /tmp/cc3zLDNg.s:120803  .debug_str:000000000003bd88 .LASF2637
     /tmp/cc3zLDNg.s:116671  .debug_str:000000000002b799 .LASF2638
     /tmp/cc3zLDNg.s:107499  .debug_str:0000000000006c84 .LASF2639
     /tmp/cc3zLDNg.s:108583  .debug_str:000000000000b6d4 .LASF2640
     /tmp/cc3zLDNg.s:115273  .debug_str:0000000000026058 .LASF2641
     /tmp/cc3zLDNg.s:122537  .debug_str:0000000000043229 .LASF2642
     /tmp/cc3zLDNg.s:120193  .debug_str:0000000000039b64 .LASF2643
     /tmp/cc3zLDNg.s:121349  .debug_str:000000000003e260 .LASF2644
     /tmp/cc3zLDNg.s:125503  .debug_str:000000000004f79f .LASF2645
     /tmp/cc3zLDNg.s:122917  .debug_str:0000000000044daa .LASF2646
     /tmp/cc3zLDNg.s:114885  .debug_str:00000000000247c8 .LASF2647
     /tmp/cc3zLDNg.s:113689  .debug_str:000000000001f6b7 .LASF2648
     /tmp/cc3zLDNg.s:122937  .debug_str:0000000000044f1b .LASF2649
     /tmp/cc3zLDNg.s:115447  .debug_str:000000000002699d .LASF2650
     /tmp/cc3zLDNg.s:108407  .debug_str:000000000000aa6e .LASF2651
     /tmp/cc3zLDNg.s:115035  .debug_str:0000000000025209 .LASF2652
     /tmp/cc3zLDNg.s:120371  .debug_str:000000000003a4c3 .LASF2653
     /tmp/cc3zLDNg.s:118477  .debug_str:0000000000032a92 .LASF2654
     /tmp/cc3zLDNg.s:111065  .debug_str:0000000000014ed1 .LASF2655
     /tmp/cc3zLDNg.s:106939  .debug_str:0000000000004844 .LASF2656
     /tmp/cc3zLDNg.s:114399  .debug_str:00000000000228bb .LASF2657
     /tmp/cc3zLDNg.s:115887  .debug_str:000000000002840d .LASF2658
     /tmp/cc3zLDNg.s:113233  .debug_str:000000000001d87e .LASF2659
     /tmp/cc3zLDNg.s:107729  .debug_str:0000000000007c05 .LASF2660
     /tmp/cc3zLDNg.s:113539  .debug_str:000000000001ec67 .LASF2661
     /tmp/cc3zLDNg.s:113003  .debug_str:000000000001c916 .LASF2662
     /tmp/cc3zLDNg.s:120537  .debug_str:000000000003ad26 .LASF2663
     /tmp/cc3zLDNg.s:110777  .debug_str:0000000000013c69 .LASF2664
     /tmp/cc3zLDNg.s:120133  .debug_str:0000000000039845 .LASF2665
     /tmp/cc3zLDNg.s:117097  .debug_str:000000000002d235 .LASF2666
     /tmp/cc3zLDNg.s:110071  .debug_str:0000000000010f0e .LASF2667
     /tmp/cc3zLDNg.s:112397  .debug_str:000000000001a421 .LASF2668
     /tmp/cc3zLDNg.s:116765  .debug_str:000000000002bd48 .LASF2669
     /tmp/cc3zLDNg.s:122593  .debug_str:000000000004382c .LASF2670
     /tmp/cc3zLDNg.s:107785  .debug_str:0000000000007fae .LASF2671
     /tmp/cc3zLDNg.s:117477  .debug_str:000000000002e8ca .LASF2672
     /tmp/cc3zLDNg.s:122311  .debug_str:0000000000042055 .LASF2673
     /tmp/cc3zLDNg.s:123877  .debug_str:0000000000048aea .LASF2674
     /tmp/cc3zLDNg.s:110599  .debug_str:0000000000013051 .LASF2675
     /tmp/cc3zLDNg.s:121873  .debug_str:0000000000040455 .LASF2676
     /tmp/cc3zLDNg.s:111549  .debug_str:0000000000016c3f .LASF2677
     /tmp/cc3zLDNg.s:117061  .debug_str:000000000002d019 .LASF2678
     /tmp/cc3zLDNg.s:106383  .debug_str:0000000000002364 .LASF2679
     /tmp/cc3zLDNg.s:114325  .debug_str:00000000000222dd .LASF2680
     /tmp/cc3zLDNg.s:121687  .debug_str:000000000003f912 .LASF2681
     /tmp/cc3zLDNg.s:106811  .debug_str:0000000000003f84 .LASF2682
     /tmp/cc3zLDNg.s:125437  .debug_str:000000000004f227 .LASF2683
     /tmp/cc3zLDNg.s:109229  .debug_str:000000000000e0c8 .LASF2684
     /tmp/cc3zLDNg.s:121715  .debug_str:000000000003faf8 .LASF2685
     /tmp/cc3zLDNg.s:121593  .debug_str:000000000003f287 .LASF2686
     /tmp/cc3zLDNg.s:115537  .debug_str:0000000000026e76 .LASF2687
     /tmp/cc3zLDNg.s:112099  .debug_str:0000000000019092 .LASF2688
     /tmp/cc3zLDNg.s:110287  .debug_str:0000000000011b80 .LASF2689
     /tmp/cc3zLDNg.s:106199  .debug_str:0000000000001546 .LASF2690
     /tmp/cc3zLDNg.s:117753  .debug_str:000000000002fb79 .LASF2691
     /tmp/cc3zLDNg.s:121799  .debug_str:00000000000400c7 .LASF2692
     /tmp/cc3zLDNg.s:115937  .debug_str:000000000002878e .LASF2693
     /tmp/cc3zLDNg.s:111373  .debug_str:000000000001616d .LASF2694
     /tmp/cc3zLDNg.s:114615  .debug_str:000000000002360a .LASF2695
     /tmp/cc3zLDNg.s:113361  .debug_str:000000000001e007 .LASF2696
     /tmp/cc3zLDNg.s:108185  .debug_str:0000000000009b05 .LASF2697
     /tmp/cc3zLDNg.s:125841  .debug_str:0000000000050d94 .LASF2698
     /tmp/cc3zLDNg.s:106475  .debug_str:000000000000291a .LASF2699
     /tmp/cc3zLDNg.s:120543  .debug_str:000000000003ad6d .LASF2700
     /tmp/cc3zLDNg.s:117525  .debug_str:000000000002ec47 .LASF2701
     /tmp/cc3zLDNg.s:106477  .debug_str:0000000000002951 .LASF2702
     /tmp/cc3zLDNg.s:106119  .debug_str:0000000000001053 .LASF2703
     /tmp/cc3zLDNg.s:118921  .debug_str:0000000000034807 .LASF2704
     /tmp/cc3zLDNg.s:118181  .debug_str:000000000003179c .LASF2705
     /tmp/cc3zLDNg.s:110325  .debug_str:0000000000011e2a .LASF2706
     /tmp/cc3zLDNg.s:122035  .debug_str:0000000000040ef8 .LASF2707
     /tmp/cc3zLDNg.s:121435  .debug_str:000000000003e7ae .LASF2708
     /tmp/cc3zLDNg.s:118601  .debug_str:00000000000331a6 .LASF2709
     /tmp/cc3zLDNg.s:111833  .debug_str:0000000000017f37 .LASF2710
     /tmp/cc3zLDNg.s:107761  .debug_str:0000000000007e75 .LASF2711
     /tmp/cc3zLDNg.s:125011  .debug_str:000000000004d66f .LASF2712
     /tmp/cc3zLDNg.s:120961  .debug_str:000000000003c829 .LASF2713
     /tmp/cc3zLDNg.s:125811  .debug_str:0000000000050c11 .LASF2714
     /tmp/cc3zLDNg.s:106611  .debug_str:000000000000322f .LASF2715
     /tmp/cc3zLDNg.s:116777  .debug_str:000000000002be6b .LASF2716
     /tmp/cc3zLDNg.s:106203  .debug_str:000000000000159b .LASF2717
     /tmp/cc3zLDNg.s:106887  .debug_str:0000000000004535 .LASF2718
     /tmp/cc3zLDNg.s:107925  .debug_str:0000000000008909 .LASF2719
     /tmp/cc3zLDNg.s:118645  .debug_str:00000000000334f1 .LASF2720
     /tmp/cc3zLDNg.s:118927  .debug_str:000000000003488b .LASF2721
     /tmp/cc3zLDNg.s:117583  .debug_str:000000000002f02e .LASF2722
     /tmp/cc3zLDNg.s:112151  .debug_str:0000000000019304 .LASF2723
     /tmp/cc3zLDNg.s:106579  .debug_str:0000000000003076 .LASF2724
     /tmp/cc3zLDNg.s:111035  .debug_str:0000000000014cdb .LASF2725
     /tmp/cc3zLDNg.s:125517  .debug_str:000000000004f8be .LASF2726
     /tmp/cc3zLDNg.s:124707  .debug_str:000000000004c142 .LASF2727
     /tmp/cc3zLDNg.s:124819  .debug_str:000000000004c8f2 .LASF2728
     /tmp/cc3zLDNg.s:110873  .debug_str:00000000000142a7 .LASF2729
     /tmp/cc3zLDNg.s:122421  .debug_str:00000000000429eb .LASF2730
     /tmp/cc3zLDNg.s:110981  .debug_str:000000000001494f .LASF2731
     /tmp/cc3zLDNg.s:114371  .debug_str:000000000002264d .LASF2732
     /tmp/cc3zLDNg.s:107873  .debug_str:000000000000856f .LASF2733
     /tmp/cc3zLDNg.s:120995  .debug_str:000000000003cb52 .LASF2734
     /tmp/cc3zLDNg.s:124779  .debug_str:000000000004c682 .LASF2735
     /tmp/cc3zLDNg.s:109917  .debug_str:00000000000106e3 .LASF2736
     /tmp/cc3zLDNg.s:106471  .debug_str:00000000000028ba .LASF2737
     /tmp/cc3zLDNg.s:108629  .debug_str:000000000000b9eb .LASF2738
     /tmp/cc3zLDNg.s:115527  .debug_str:0000000000026dcb .LASF2739
     /tmp/cc3zLDNg.s:125869  .debug_str:0000000000050f0d .LASF2740
     /tmp/cc3zLDNg.s:108995  .debug_str:000000000000d2c8 .LASF2741
     /tmp/cc3zLDNg.s:123453  .debug_str:0000000000047029 .LASF2742
     /tmp/cc3zLDNg.s:108715  .debug_str:000000000000c0c1 .LASF2743
     /tmp/cc3zLDNg.s:125789  .debug_str:0000000000050a91 .LASF2744
     /tmp/cc3zLDNg.s:117553  .debug_str:000000000002ee2f .LASF2745
     /tmp/cc3zLDNg.s:114359  .debug_str:0000000000022573 .LASF2746
     /tmp/cc3zLDNg.s:105901  .debug_str:00000000000001f7 .LASF2747
     /tmp/cc3zLDNg.s:121901  .debug_str:0000000000040671 .LASF2748
     /tmp/cc3zLDNg.s:115847  .debug_str:000000000002813f .LASF2749
     /tmp/cc3zLDNg.s:116871  .debug_str:000000000002c42c .LASF2750
     /tmp/cc3zLDNg.s:125653  .debug_str:0000000000050201 .LASF2751
     /tmp/cc3zLDNg.s:123259  .debug_str:00000000000463f5 .LASF2752
     /tmp/cc3zLDNg.s:125621  .debug_str:000000000004ff83 .LASF2753
     /tmp/cc3zLDNg.s:116037  .debug_str:0000000000028e48 .LASF2754
     /tmp/cc3zLDNg.s:124163  .debug_str:0000000000049e1c .LASF2755
     /tmp/cc3zLDNg.s:117283  .debug_str:000000000002dda6 .LASF2756
     /tmp/cc3zLDNg.s:124371  .debug_str:000000000004ac0f .LASF2757
     /tmp/cc3zLDNg.s:108111  .debug_str:00000000000095d5 .LASF2758
     /tmp/cc3zLDNg.s:110085  .debug_str:0000000000010fc2 .LASF2759
     /tmp/cc3zLDNg.s:123733  .debug_str:00000000000481b7 .LASF2760
     /tmp/cc3zLDNg.s:111815  .debug_str:0000000000017dfd .LASF2761
     /tmp/cc3zLDNg.s:126043  .debug_str:0000000000051b55 .LASF2762
     /tmp/cc3zLDNg.s:118105  .debug_str:00000000000312aa .LASF2763
     /tmp/cc3zLDNg.s:108577  .debug_str:000000000000b636 .LASF2764
     /tmp/cc3zLDNg.s:109015  .debug_str:000000000000d453 .LASF2765
     /tmp/cc3zLDNg.s:122923  .debug_str:0000000000044e0e .LASF2766
     /tmp/cc3zLDNg.s:113777  .debug_str:000000000001fd07 .LASF2767
     /tmp/cc3zLDNg.s:121203  .debug_str:000000000003d928 .LASF2768
     /tmp/cc3zLDNg.s:119117  .debug_str:00000000000354b5 .LASF2769
     /tmp/cc3zLDNg.s:111015  .debug_str:0000000000014b67 .LASF2770
     /tmp/cc3zLDNg.s:109745  .debug_str:000000000000fce6 .LASF2771
     /tmp/cc3zLDNg.s:116099  .debug_str:000000000002920f .LASF2772
     /tmp/cc3zLDNg.s:121127  .debug_str:000000000003d395 .LASF2773
     /tmp/cc3zLDNg.s:106571  .debug_str:0000000000002fb4 .LASF2774
     /tmp/cc3zLDNg.s:111125  .debug_str:00000000000151f1 .LASF2775
     /tmp/cc3zLDNg.s:116245  .debug_str:0000000000029c98 .LASF2776
     /tmp/cc3zLDNg.s:108613  .debug_str:000000000000b8fe .LASF2777
     /tmp/cc3zLDNg.s:107953  .debug_str:0000000000008b2c .LASF2778
     /tmp/cc3zLDNg.s:113101  .debug_str:000000000001cf23 .LASF2779
     /tmp/cc3zLDNg.s:118195  .debug_str:00000000000318d4 .LASF2780
     /tmp/cc3zLDNg.s:124093  .debug_str:00000000000499e0 .LASF2781
     /tmp/cc3zLDNg.s:122427  .debug_str:0000000000042a52 .LASF2782
     /tmp/cc3zLDNg.s:123681  .debug_str:0000000000047e88 .LASF2783
     /tmp/cc3zLDNg.s:110701  .debug_str:00000000000137f6 .LASF2784
     /tmp/cc3zLDNg.s:112181  .debug_str:0000000000019485 .LASF2785
     /tmp/cc3zLDNg.s:121477  .debug_str:000000000003ea83 .LASF2786
     /tmp/cc3zLDNg.s:110727  .debug_str:00000000000139a3 .LASF2787
     /tmp/cc3zLDNg.s:119665  .debug_str:0000000000037a72 .LASF2788
     /tmp/cc3zLDNg.s:122591  .debug_str:00000000000437f6 .LASF2789
     /tmp/cc3zLDNg.s:119633  .debug_str:00000000000378ce .LASF2790
     /tmp/cc3zLDNg.s:108901  .debug_str:000000000000cc4c .LASF2791
     /tmp/cc3zLDNg.s:119739  .debug_str:0000000000037f84 .LASF2792
     /tmp/cc3zLDNg.s:114815  .debug_str:0000000000024365 .LASF2793
     /tmp/cc3zLDNg.s:112263  .debug_str:0000000000019a00 .LASF2794
     /tmp/cc3zLDNg.s:119269  .debug_str:0000000000035f69 .LASF2795
     /tmp/cc3zLDNg.s:123149  .debug_str:0000000000045ce2 .LASF2796
     /tmp/cc3zLDNg.s:109011  .debug_str:000000000000d3fa .LASF2797
     /tmp/cc3zLDNg.s:113925  .debug_str:0000000000020741 .LASF2798
     /tmp/cc3zLDNg.s:119443  .debug_str:0000000000036bd6 .LASF2799
     /tmp/cc3zLDNg.s:108177  .debug_str:00000000000099f8 .LASF2800
     /tmp/cc3zLDNg.s:117033  .debug_str:000000000002ce14 .LASF2801
     /tmp/cc3zLDNg.s:118261  .debug_str:0000000000031cf6 .LASF2802
     /tmp/cc3zLDNg.s:112365  .debug_str:000000000001a1dd .LASF2803
     /tmp/cc3zLDNg.s:107739  .debug_str:0000000000007d06 .LASF2804
     /tmp/cc3zLDNg.s:116405  .debug_str:000000000002a6e2 .LASF2805
     /tmp/cc3zLDNg.s:120183  .debug_str:0000000000039acc .LASF2806
     /tmp/cc3zLDNg.s:116507  .debug_str:000000000002ad56 .LASF2807
     /tmp/cc3zLDNg.s:115597  .debug_str:0000000000027189 .LASF2808
     /tmp/cc3zLDNg.s:121829  .debug_str:00000000000402bc .LASF2809
     /tmp/cc3zLDNg.s:119681  .debug_str:0000000000037b69 .LASF2810
     /tmp/cc3zLDNg.s:119491  .debug_str:0000000000036ee9 .LASF2811
     /tmp/cc3zLDNg.s:109131  .debug_str:000000000000db94 .LASF2812
     /tmp/cc3zLDNg.s:113337  .debug_str:000000000001de7b .LASF2813
     /tmp/cc3zLDNg.s:121721  .debug_str:000000000003fb79 .LASF2814
     /tmp/cc3zLDNg.s:113471  .debug_str:000000000001e7a7 .LASF2815
     /tmp/cc3zLDNg.s:114215  .debug_str:0000000000021b48 .LASF2816
     /tmp/cc3zLDNg.s:115857  .debug_str:0000000000028226 .LASF2817
     /tmp/cc3zLDNg.s:123069  .debug_str:0000000000045807 .LASF2818
     /tmp/cc3zLDNg.s:119203  .debug_str:00000000000359ab .LASF2819
     /tmp/cc3zLDNg.s:109671  .debug_str:000000000000f8ec .LASF2820
     /tmp/cc3zLDNg.s:110901  .debug_str:0000000000014458 .LASF2821
     /tmp/cc3zLDNg.s:109841  .debug_str:000000000001037d .LASF2822
     /tmp/cc3zLDNg.s:106725  .debug_str:000000000000394a .LASF2823
     /tmp/cc3zLDNg.s:117503  .debug_str:000000000002eb0e .LASF2824
     /tmp/cc3zLDNg.s:113679  .debug_str:000000000001f5d9 .LASF2825
     /tmp/cc3zLDNg.s:121565  .debug_str:000000000003f085 .LASF2826
     /tmp/cc3zLDNg.s:113757  .debug_str:000000000001fae8 .LASF2827
     /tmp/cc3zLDNg.s:112047  .debug_str:0000000000018da8 .LASF2828
     /tmp/cc3zLDNg.s:120557  .debug_str:000000000003ae8c .LASF2829
     /tmp/cc3zLDNg.s:125911  .debug_str:00000000000511f0 .LASF2830
     /tmp/cc3zLDNg.s:114657  .debug_str:00000000000238a6 .LASF2831
     /tmp/cc3zLDNg.s:116873  .debug_str:000000000002c465 .LASF2832
     /tmp/cc3zLDNg.s:113267  .debug_str:000000000001da0a .LASF2833
     /tmp/cc3zLDNg.s:107527  .debug_str:0000000000006f1a .LASF2834
     /tmp/cc3zLDNg.s:119251  .debug_str:0000000000035db5 .LASF2835
     /tmp/cc3zLDNg.s:125475  .debug_str:000000000004f524 .LASF2836
     /tmp/cc3zLDNg.s:118377  .debug_str:00000000000323aa .LASF2837
     /tmp/cc3zLDNg.s:116395  .debug_str:000000000002a624 .LASF2838
     /tmp/cc3zLDNg.s:109791  .debug_str:00000000000100bc .LASF2839
     /tmp/cc3zLDNg.s:113167  .debug_str:000000000001d3e8 .LASF2840
     /tmp/cc3zLDNg.s:119733  .debug_str:0000000000037f0d .LASF2841
     /tmp/cc3zLDNg.s:125227  .debug_str:000000000004e46f .LASF2842
     /tmp/cc3zLDNg.s:110183  .debug_str:000000000001158a .LASF2843
     /tmp/cc3zLDNg.s:118207  .debug_str:00000000000319cf .LASF2844
     /tmp/cc3zLDNg.s:118855  .debug_str:0000000000034366 .LASF2845
     /tmp/cc3zLDNg.s:115197  .debug_str:0000000000025bbf .LASF2846
     /tmp/cc3zLDNg.s:106561  .debug_str:0000000000002edd .LASF2847
     /tmp/cc3zLDNg.s:122381  .debug_str:00000000000426ad .LASF2848
     /tmp/cc3zLDNg.s:125495  .debug_str:000000000004f6cd .LASF2849
     /tmp/cc3zLDNg.s:106191  .debug_str:00000000000014c3 .LASF2850
     /tmp/cc3zLDNg.s:116111  .debug_str:00000000000292d7 .LASF2851
     /tmp/cc3zLDNg.s:112711  .debug_str:000000000001b798 .LASF2852
     /tmp/cc3zLDNg.s:111203  .debug_str:000000000001563a .LASF2853
     /tmp/cc3zLDNg.s:117499  .debug_str:000000000002ea8d .LASF2854
     /tmp/cc3zLDNg.s:120767  .debug_str:000000000003bb2b .LASF2855
     /tmp/cc3zLDNg.s:119871  .debug_str:00000000000387be .LASF2856
     /tmp/cc3zLDNg.s:118761  .debug_str:0000000000033d97 .LASF2857
     /tmp/cc3zLDNg.s:108637  .debug_str:000000000000bad5 .LASF2858
     /tmp/cc3zLDNg.s:107733  .debug_str:0000000000007c86 .LASF2859
     /tmp/cc3zLDNg.s:113975  .debug_str:0000000000020b98 .LASF2860
     /tmp/cc3zLDNg.s:115957  .debug_str:0000000000028917 .LASF2861
     /tmp/cc3zLDNg.s:108809  .debug_str:000000000000c644 .LASF2862
     /tmp/cc3zLDNg.s:116397  .debug_str:000000000002a65f .LASF2863
     /tmp/cc3zLDNg.s:124191  .debug_str:000000000004a026 .LASF2864
     /tmp/cc3zLDNg.s:110615  .debug_str:000000000001313a .LASF2865
     /tmp/cc3zLDNg.s:114887  .debug_str:0000000000024803 .LASF2866
     /tmp/cc3zLDNg.s:122195  .debug_str:00000000000418d8 .LASF2867
     /tmp/cc3zLDNg.s:109609  .debug_str:000000000000f55b .LASF2868
     /tmp/cc3zLDNg.s:117455  .debug_str:000000000002e75b .LASF2869
     /tmp/cc3zLDNg.s:124925  .debug_str:000000000004d0e4 .LASF2870
     /tmp/cc3zLDNg.s:107669  .debug_str:00000000000078c8 .LASF2871
     /tmp/cc3zLDNg.s:121877  .debug_str:00000000000404c1 .LASF2872
     /tmp/cc3zLDNg.s:125427  .debug_str:000000000004f148 .LASF2873
     /tmp/cc3zLDNg.s:106065  .debug_str:0000000000000c9b .LASF2874
     /tmp/cc3zLDNg.s:117733  .debug_str:000000000002fa25 .LASF2875
     /tmp/cc3zLDNg.s:106701  .debug_str:000000000000379a .LASF2876
     /tmp/cc3zLDNg.s:109681  .debug_str:000000000000f9c6 .LASF2877
     /tmp/cc3zLDNg.s:120469  .debug_str:000000000003a9d7 .LASF2878
     /tmp/cc3zLDNg.s:122309  .debug_str:000000000004200d .LASF2879
     /tmp/cc3zLDNg.s:113743  .debug_str:000000000001f9f9 .LASF2880
     /tmp/cc3zLDNg.s:108139  .debug_str:0000000000009786 .LASF2881
     /tmp/cc3zLDNg.s:108829  .debug_str:000000000000c776 .LASF2882
     /tmp/cc3zLDNg.s:115449  .debug_str:00000000000269e0 .LASF2883
     /tmp/cc3zLDNg.s:108719  .debug_str:000000000000c11a .LASF2884
     /tmp/cc3zLDNg.s:125297  .debug_str:000000000004e94f .LASF2885
     /tmp/cc3zLDNg.s:121975  .debug_str:0000000000040b2b .LASF2886
     /tmp/cc3zLDNg.s:124521  .debug_str:000000000004b56d .LASF2887
     /tmp/cc3zLDNg.s:125215  .debug_str:000000000004e393 .LASF2888
     /tmp/cc3zLDNg.s:106745  .debug_str:0000000000003af8 .LASF2889
     /tmp/cc3zLDNg.s:111849  .debug_str:00000000000180a3 .LASF2890
     /tmp/cc3zLDNg.s:117797  .debug_str:000000000002fec2 .LASF2891
     /tmp/cc3zLDNg.s:123913  .debug_str:0000000000048d44 .LASF2892
     /tmp/cc3zLDNg.s:121177  .debug_str:000000000003d716 .LASF2893
     /tmp/cc3zLDNg.s:122367  .debug_str:00000000000425a9 .LASF2894
     /tmp/cc3zLDNg.s:119533  .debug_str:0000000000037251 .LASF2895
     /tmp/cc3zLDNg.s:108635  .debug_str:000000000000ba8f .LASF2896
     /tmp/cc3zLDNg.s:109783  .debug_str:0000000000010040 .LASF2897
     /tmp/cc3zLDNg.s:112017  .debug_str:0000000000018ba4 .LASF2898
     /tmp/cc3zLDNg.s:115867  .debug_str:00000000000282fe .LASF2899
     /tmp/cc3zLDNg.s:106305  .debug_str:0000000000001e2c .LASF2900
     /tmp/cc3zLDNg.s:124955  .debug_str:000000000004d2ce .LASF2901
     /tmp/cc3zLDNg.s:117271  .debug_str:000000000002dcf7 .LASF2902
     /tmp/cc3zLDNg.s:111747  .debug_str:0000000000017959 .LASF2903
     /tmp/cc3zLDNg.s:107649  .debug_str:00000000000076d8 .LASF2904
     /tmp/cc3zLDNg.s:110635  .debug_str:00000000000132e6 .LASF2905
     /tmp/cc3zLDNg.s:116309  .debug_str:000000000002a153 .LASF2906
     /tmp/cc3zLDNg.s:115711  .debug_str:0000000000027926 .LASF2907
     /tmp/cc3zLDNg.s:123745  .debug_str:00000000000482b6 .LASF2908
     /tmp/cc3zLDNg.s:113709  .debug_str:000000000001f75d .LASF2909
     /tmp/cc3zLDNg.s:109923  .debug_str:000000000001075b .LASF2910
     /tmp/cc3zLDNg.s:119123  .debug_str:000000000003550e .LASF2911
     /tmp/cc3zLDNg.s:122745  .debug_str:0000000000044368 .LASF2912
     /tmp/cc3zLDNg.s:121093  .debug_str:000000000003d11a .LASF2913
     /tmp/cc3zLDNg.s:107585  .debug_str:0000000000007340 .LASF2914
     /tmp/cc3zLDNg.s:123159  .debug_str:0000000000045d8a .LASF2915
     /tmp/cc3zLDNg.s:117853  .debug_str:000000000003025a .LASF2916
     /tmp/cc3zLDNg.s:117599  .debug_str:000000000002f136 .LASF2917
     /tmp/cc3zLDNg.s:119485  .debug_str:0000000000036e45 .LASF2918
     /tmp/cc3zLDNg.s:108091  .debug_str:000000000000945c .LASF2919
     /tmp/cc3zLDNg.s:107349  .debug_str:0000000000006202 .LASF2920
     /tmp/cc3zLDNg.s:114607  .debug_str:0000000000023563 .LASF2921
     /tmp/cc3zLDNg.s:112023  .debug_str:0000000000018c29 .LASF2922
     /tmp/cc3zLDNg.s:123635  .debug_str:0000000000047bef .LASF2923
     /tmp/cc3zLDNg.s:114649  .debug_str:0000000000023812 .LASF2924
     /tmp/cc3zLDNg.s:108871  .debug_str:000000000000ca51 .LASF2925
     /tmp/cc3zLDNg.s:106545  .debug_str:0000000000002dae .LASF2926
     /tmp/cc3zLDNg.s:108465  .debug_str:000000000000ae27 .LASF2927
     /tmp/cc3zLDNg.s:110299  .debug_str:0000000000011c80 .LASF2928
     /tmp/cc3zLDNg.s:115735  .debug_str:0000000000027b34 .LASF2929
     /tmp/cc3zLDNg.s:115019  .debug_str:00000000000250b9 .LASF2930
     /tmp/cc3zLDNg.s:110503  .debug_str:00000000000129db .LASF2931
     /tmp/cc3zLDNg.s:118767  .debug_str:0000000000033dfc .LASF2932
     /tmp/cc3zLDNg.s:115941  .debug_str:00000000000287d4 .LASF2933
     /tmp/cc3zLDNg.s:114743  .debug_str:0000000000023df2 .LASF2934
     /tmp/cc3zLDNg.s:111857  .debug_str:000000000001810b .LASF2935
     /tmp/cc3zLDNg.s:114571  .debug_str:00000000000232ec .LASF2936
     /tmp/cc3zLDNg.s:117403  .debug_str:000000000002e445 .LASF2937
     /tmp/cc3zLDNg.s:108751  .debug_str:000000000000c2b7 .LASF2938
     /tmp/cc3zLDNg.s:112947  .debug_str:000000000001c587 .LASF2939
     /tmp/cc3zLDNg.s:110889  .debug_str:000000000001438f .LASF2940
     /tmp/cc3zLDNg.s:112035  .debug_str:0000000000018d00 .LASF2941
     /tmp/cc3zLDNg.s:113057  .debug_str:000000000001cc8d .LASF2942
     /tmp/cc3zLDNg.s:107275  .debug_str:0000000000005db0 .LASF2943
     /tmp/cc3zLDNg.s:118125  .debug_str:000000000003142b .LASF2944
     /tmp/cc3zLDNg.s:110799  .debug_str:0000000000013df6 .LASF2945
     /tmp/cc3zLDNg.s:124227  .debug_str:000000000004a289 .LASF2946
     /tmp/cc3zLDNg.s:120083  .debug_str:00000000000394a7 .LASF2947
     /tmp/cc3zLDNg.s:110661  .debug_str:000000000001347e .LASF2948
     /tmp/cc3zLDNg.s:111953  .debug_str:000000000001878e .LASF2949
     /tmp/cc3zLDNg.s:106237  .debug_str:000000000000190c .LASF2950
     /tmp/cc3zLDNg.s:108143  .debug_str:00000000000097ea .LASF2951
     /tmp/cc3zLDNg.s:113647  .debug_str:000000000001f410 .LASF2952
     /tmp/cc3zLDNg.s:121717  .debug_str:000000000003fb31 .LASF2953
     /tmp/cc3zLDNg.s:114089  .debug_str:0000000000021440 .LASF2954
     /tmp/cc3zLDNg.s:114647  .debug_str:00000000000237e1 .LASF2955
     /tmp/cc3zLDNg.s:121547  .debug_str:000000000003ef03 .LASF2956
     /tmp/cc3zLDNg.s:118565  .debug_str:0000000000032f54 .LASF2957
     /tmp/cc3zLDNg.s:123649  .debug_str:0000000000047cfc .LASF2958
     /tmp/cc3zLDNg.s:124343  .debug_str:000000000004a9eb .LASF2959
     /tmp/cc3zLDNg.s:107159  .debug_str:0000000000005688 .LASF2960
     /tmp/cc3zLDNg.s:115777  .debug_str:0000000000027da7 .LASF2961
     /tmp/cc3zLDNg.s:120991  .debug_str:000000000003caf9 .LASF2962
     /tmp/cc3zLDNg.s:108905  .debug_str:000000000000ccb2 .LASF2963
     /tmp/cc3zLDNg.s:108481  .debug_str:000000000000aee3 .LASF2964
     /tmp/cc3zLDNg.s:121105  .debug_str:000000000003d1f7 .LASF2965
     /tmp/cc3zLDNg.s:121653  .debug_str:000000000003f6ad .LASF2966
     /tmp/cc3zLDNg.s:106857  .debug_str:00000000000042d1 .LASF2967
     /tmp/cc3zLDNg.s:120283  .debug_str:000000000003a05c .LASF2968
     /tmp/cc3zLDNg.s:114007  .debug_str:0000000000020dc1 .LASF2969
     /tmp/cc3zLDNg.s:110733  .debug_str:00000000000139ff .LASF2970
     /tmp/cc3zLDNg.s:114001  .debug_str:0000000000020d60 .LASF2971
     /tmp/cc3zLDNg.s:121597  .debug_str:000000000003f2fb .LASF2972
     /tmp/cc3zLDNg.s:112853  .debug_str:000000000001bffa .LASF2973
     /tmp/cc3zLDNg.s:115031  .debug_str:00000000000251ad .LASF2974
     /tmp/cc3zLDNg.s:117557  .debug_str:000000000002ee7e .LASF2975
     /tmp/cc3zLDNg.s:121657  .debug_str:000000000003f717 .LASF2976
     /tmp/cc3zLDNg.s:107377  .debug_str:0000000000006425 .LASF2977
     /tmp/cc3zLDNg.s:114721  .debug_str:0000000000023c79 .LASF2978
     /tmp/cc3zLDNg.s:119467  .debug_str:0000000000036d48 .LASF2979
     /tmp/cc3zLDNg.s:124737  .debug_str:000000000004c37f .LASF2980
     /tmp/cc3zLDNg.s:107487  .debug_str:0000000000006b99 .LASF2981
     /tmp/cc3zLDNg.s:108453  .debug_str:000000000000ad21 .LASF2982
     /tmp/cc3zLDNg.s:125063  .debug_str:000000000004d9d9 .LASF2983
     /tmp/cc3zLDNg.s:115683  .debug_str:0000000000027794 .LASF2984
     /tmp/cc3zLDNg.s:111051  .debug_str:0000000000014df4 .LASF2985
     /tmp/cc3zLDNg.s:112733  .debug_str:000000000001b8f2 .LASF2986
     /tmp/cc3zLDNg.s:123487  .debug_str:000000000004728d .LASF2987
     /tmp/cc3zLDNg.s:117911  .debug_str:0000000000030674 .LASF2988
     /tmp/cc3zLDNg.s:119279  .debug_str:000000000003601b .LASF2989
     /tmp/cc3zLDNg.s:125093  .debug_str:000000000004dbc4 .LASF2990
     /tmp/cc3zLDNg.s:114277  .debug_str:0000000000021f58 .LASF2991
     /tmp/cc3zLDNg.s:121005  .debug_str:000000000003cbdf .LASF2992
     /tmp/cc3zLDNg.s:118573  .debug_str:0000000000032fe8 .LASF2993
     /tmp/cc3zLDNg.s:121403  .debug_str:000000000003e5b9 .LASF2994
     /tmp/cc3zLDNg.s:122601  .debug_str:00000000000438f8 .LASF2995
     /tmp/cc3zLDNg.s:123273  .debug_str:000000000004651b .LASF2996
     /tmp/cc3zLDNg.s:111583  .debug_str:0000000000016e46 .LASF2997
     /tmp/cc3zLDNg.s:113437  .debug_str:000000000001e54d .LASF2998
     /tmp/cc3zLDNg.s:116709  .debug_str:000000000002ba0b .LASF2999
     /tmp/cc3zLDNg.s:122981  .debug_str:000000000004524e .LASF3000
     /tmp/cc3zLDNg.s:114227  .debug_str:0000000000021c2e .LASF3001
     /tmp/cc3zLDNg.s:112605  .debug_str:000000000001b04e .LASF3002
     /tmp/cc3zLDNg.s:112827  .debug_str:000000000001be84 .LASF3003
     /tmp/cc3zLDNg.s:112391  .debug_str:000000000001a38a .LASF3004
     /tmp/cc3zLDNg.s:119433  .debug_str:0000000000036ab6 .LASF3005
     /tmp/cc3zLDNg.s:110583  .debug_str:0000000000012f2d .LASF3006
     /tmp/cc3zLDNg.s:116639  .debug_str:000000000002b609 .LASF3007
     /tmp/cc3zLDNg.s:118187  .debug_str:000000000003180a .LASF3008
     /tmp/cc3zLDNg.s:107547  .debug_str:000000000000709c .LASF3009
     /tmp/cc3zLDNg.s:112843  .debug_str:000000000001bf2e .LASF3010
     /tmp/cc3zLDNg.s:122941  .debug_str:0000000000044f85 .LASF3011
     /tmp/cc3zLDNg.s:110655  .debug_str:0000000000013411 .LASF3012
     /tmp/cc3zLDNg.s:106967  .debug_str:0000000000004a80 .LASF3013
     /tmp/cc3zLDNg.s:125593  .debug_str:000000000004fd97 .LASF3014
     /tmp/cc3zLDNg.s:110193  .debug_str:000000000001166d .LASF3015
     /tmp/cc3zLDNg.s:107407  .debug_str:0000000000006622 .LASF3016
     /tmp/cc3zLDNg.s:121371  .debug_str:000000000003e373 .LASF3017
     /tmp/cc3zLDNg.s:119525  .debug_str:00000000000371be .LASF3018
     /tmp/cc3zLDNg.s:122717  .debug_str:0000000000044175 .LASF3019
     /tmp/cc3zLDNg.s:114905  .debug_str:000000000002490a .LASF3020
     /tmp/cc3zLDNg.s:113291  .debug_str:000000000001db78 .LASF3021
     /tmp/cc3zLDNg.s:111765  .debug_str:0000000000017a34 .LASF3022
     /tmp/cc3zLDNg.s:124009  .debug_str:00000000000493ac .LASF3023
     /tmp/cc3zLDNg.s:122859  .debug_str:00000000000449a9 .LASF3024
     /tmp/cc3zLDNg.s:119683  .debug_str:0000000000037baa .LASF3025
     /tmp/cc3zLDNg.s:106327  .debug_str:0000000000001f7e .LASF3026
     /tmp/cc3zLDNg.s:120987  .debug_str:000000000003ca78 .LASF3027
     /tmp/cc3zLDNg.s:119465  .debug_str:0000000000036d10 .LASF3028
     /tmp/cc3zLDNg.s:110945  .debug_str:0000000000014705 .LASF3029
     /tmp/cc3zLDNg.s:108315  .debug_str:000000000000a43a .LASF3030
     /tmp/cc3zLDNg.s:121783  .debug_str:000000000003ff9d .LASF3031
     /tmp/cc3zLDNg.s:119567  .debug_str:000000000003743f .LASF3032
     /tmp/cc3zLDNg.s:106845  .debug_str:00000000000041e0 .LASF3033
     /tmp/cc3zLDNg.s:118471  .debug_str:0000000000032a12 .LASF3034
     /tmp/cc3zLDNg.s:120983  .debug_str:000000000003c9ff .LASF3035
     /tmp/cc3zLDNg.s:111363  .debug_str:000000000001608a .LASF3036
     /tmp/cc3zLDNg.s:125473  .debug_str:000000000004f4e3 .LASF3037
     /tmp/cc3zLDNg.s:112935  .debug_str:000000000001c4f6 .LASF3038
     /tmp/cc3zLDNg.s:125245  .debug_str:000000000004e55d .LASF3039
     /tmp/cc3zLDNg.s:125671  .debug_str:0000000000050321 .LASF3040
     /tmp/cc3zLDNg.s:117247  .debug_str:000000000002db3c .LASF3041
     /tmp/cc3zLDNg.s:111897  .debug_str:000000000001841e .LASF3042
     /tmp/cc3zLDNg.s:120033  .debug_str:000000000003919e .LASF3043
     /tmp/cc3zLDNg.s:111241  .debug_str:0000000000015907 .LASF3044
     /tmp/cc3zLDNg.s:119435  .debug_str:0000000000036af0 .LASF3045
     /tmp/cc3zLDNg.s:121913  .debug_str:0000000000040741 .LASF3046
     /tmp/cc3zLDNg.s:113527  .debug_str:000000000001eb83 .LASF3047
     /tmp/cc3zLDNg.s:123021  .debug_str:0000000000045495 .LASF3048
     /tmp/cc3zLDNg.s:112991  .debug_str:000000000001c845 .LASF3049
     /tmp/cc3zLDNg.s:124619  .debug_str:000000000004bbfb .LASF3050
     /tmp/cc3zLDNg.s:123773  .debug_str:0000000000048412 .LASF3051
     /tmp/cc3zLDNg.s:119729  .debug_str:0000000000037ea9 .LASF3052
     /tmp/cc3zLDNg.s:106133  .debug_str:0000000000001111 .LASF3053
     /tmp/cc3zLDNg.s:114583  .debug_str:00000000000233d0 .LASF3054
     /tmp/cc3zLDNg.s:119295  .debug_str:00000000000360d7 .LASF3055
     /tmp/cc3zLDNg.s:108653  .debug_str:000000000000bbd9 .LASF3056
     /tmp/cc3zLDNg.s:106815  .debug_str:0000000000003fe5 .LASF3057
     /tmp/cc3zLDNg.s:123847  .debug_str:0000000000048973 .LASF3058
     /tmp/cc3zLDNg.s:122875  .debug_str:0000000000044ab2 .LASF3059
     /tmp/cc3zLDNg.s:118981  .debug_str:0000000000034c04 .LASF3060
     /tmp/cc3zLDNg.s:106355  .debug_str:0000000000002150 .LASF3061
     /tmp/cc3zLDNg.s:113967  .debug_str:0000000000020af1 .LASF3062
     /tmp/cc3zLDNg.s:116527  .debug_str:000000000002aea8 .LASF3063
     /tmp/cc3zLDNg.s:109821  .debug_str:0000000000010208 .LASF3064
     /tmp/cc3zLDNg.s:116315  .debug_str:000000000002a1bf .LASF3065
     /tmp/cc3zLDNg.s:107701  .debug_str:0000000000007a98 .LASF3066
     /tmp/cc3zLDNg.s:122091  .debug_str:0000000000041279 .LASF3067
     /tmp/cc3zLDNg.s:120181  .debug_str:0000000000039a8f .LASF3068
     /tmp/cc3zLDNg.s:122483  .debug_str:0000000000042eb1 .LASF3069
     /tmp/cc3zLDNg.s:121183  .debug_str:000000000003d7c4 .LASF3070
     /tmp/cc3zLDNg.s:107515  .debug_str:0000000000006df8 .LASF3071
     /tmp/cc3zLDNg.s:116479  .debug_str:000000000002ab77 .LASF3072
     /tmp/cc3zLDNg.s:113139  .debug_str:000000000001d1e9 .LASF3073
     /tmp/cc3zLDNg.s:123845  .debug_str:0000000000048939 .LASF3074
     /tmp/cc3zLDNg.s:117551  .debug_str:000000000002eded .LASF3075
     /tmp/cc3zLDNg.s:120127  .debug_str:00000000000397e1 .LASF3076
     /tmp/cc3zLDNg.s:124171  .debug_str:0000000000049e98 .LASF3077
     /tmp/cc3zLDNg.s:119941  .debug_str:0000000000038c2f .LASF3078
     /tmp/cc3zLDNg.s:106349  .debug_str:00000000000020e0 .LASF3079
     /tmp/cc3zLDNg.s:123695  .debug_str:0000000000047f86 .LASF3080
     /tmp/cc3zLDNg.s:117243  .debug_str:000000000002daee .LASF3081
     /tmp/cc3zLDNg.s:114043  .debug_str:0000000000021074 .LASF3082
     /tmp/cc3zLDNg.s:107853  .debug_str:000000000000844a .LASF3083
     /tmp/cc3zLDNg.s:122803  .debug_str:0000000000044629 .LASF3084
     /tmp/cc3zLDNg.s:118059  .debug_str:0000000000031033 .LASF3085
     /tmp/cc3zLDNg.s:113669  .debug_str:000000000001f520 .LASF3086
     /tmp/cc3zLDNg.s:116339  .debug_str:000000000002a32b .LASF3087
     /tmp/cc3zLDNg.s:110975  .debug_str:00000000000148c6 .LASF3088
     /tmp/cc3zLDNg.s:112223  .debug_str:0000000000019781 .LASF3089
     /tmp/cc3zLDNg.s:107935  .debug_str:0000000000008a06 .LASF3090
     /tmp/cc3zLDNg.s:115725  .debug_str:0000000000027a71 .LASF3091
     /tmp/cc3zLDNg.s:112373  .debug_str:000000000001a261 .LASF3092
     /tmp/cc3zLDNg.s:125021  .debug_str:000000000004d6ed .LASF3093
     /tmp/cc3zLDNg.s:123203  .debug_str:000000000004601e .LASF3094
     /tmp/cc3zLDNg.s:123949  .debug_str:000000000004901c .LASF3095
     /tmp/cc3zLDNg.s:111449  .debug_str:0000000000016642 .LASF3096
     /tmp/cc3zLDNg.s:110103  .debug_str:00000000000110ed .LASF3097
     /tmp/cc3zLDNg.s:108961  .debug_str:000000000000d102 .LASF3098
     /tmp/cc3zLDNg.s:118447  .debug_str:000000000003287b .LASF3099
     /tmp/cc3zLDNg.s:106003  .debug_str:000000000000089a .LASF3100
     /tmp/cc3zLDNg.s:116011  .debug_str:0000000000028c9c .LASF3101
     /tmp/cc3zLDNg.s:125791  .debug_str:0000000000050aca .LASF3102
     /tmp/cc3zLDNg.s:118323  .debug_str:0000000000032047 .LASF3103
     /tmp/cc3zLDNg.s:115511  .debug_str:0000000000026c6c .LASF3104
     /tmp/cc3zLDNg.s:117989  .debug_str:0000000000030b93 .LASF3105
     /tmp/cc3zLDNg.s:123129  .debug_str:0000000000045ba4 .LASF3106
     /tmp/cc3zLDNg.s:112705  .debug_str:000000000001b6f7 .LASF3107
     /tmp/cc3zLDNg.s:114487  .debug_str:0000000000022d78 .LASF3108
     /tmp/cc3zLDNg.s:123957  .debug_str:0000000000049081 .LASF3109
     /tmp/cc3zLDNg.s:117925  .debug_str:00000000000307a5 .LASF3110
     /tmp/cc3zLDNg.s:125901  .debug_str:000000000005111f .LASF3111
     /tmp/cc3zLDNg.s:126051  .debug_str:0000000000051bd6 .LASF3112
     /tmp/cc3zLDNg.s:115513  .debug_str:0000000000026caa .LASF3113
     /tmp/cc3zLDNg.s:111259  .debug_str:0000000000015a0d .LASF3114
     /tmp/cc3zLDNg.s:113087  .debug_str:000000000001ce61 .LASF3115
     /tmp/cc3zLDNg.s:125763  .debug_str:00000000000508a4 .LASF3116
     /tmp/cc3zLDNg.s:122561  .debug_str:0000000000043380 .LASF3117
     /tmp/cc3zLDNg.s:110675  .debug_str:0000000000013579 .LASF3118
     /tmp/cc3zLDNg.s:110131  .debug_str:00000000000112c7 .LASF3119
     /tmp/cc3zLDNg.s:120705  .debug_str:000000000003b739 .LASF3120
     /tmp/cc3zLDNg.s:125273  .debug_str:000000000004e752 .LASF3121
     /tmp/cc3zLDNg.s:119003  .debug_str:0000000000034d69 .LASF3122
     /tmp/cc3zLDNg.s:120411  .debug_str:000000000003a727 .LASF3123
     /tmp/cc3zLDNg.s:120169  .debug_str:00000000000399c1 .LASF3124
     /tmp/cc3zLDNg.s:106377  .debug_str:000000000000230e .LASF3125
     /tmp/cc3zLDNg.s:123813  .debug_str:000000000004870f .LASF3126
     /tmp/cc3zLDNg.s:116555  .debug_str:000000000002b09a .LASF3127
     /tmp/cc3zLDNg.s:113575  .debug_str:000000000001eee6 .LASF3128
     /tmp/cc3zLDNg.s:122345  .debug_str:00000000000422e7 .LASF3129
     /tmp/cc3zLDNg.s:111947  .debug_str:000000000001871c .LASF3130
     /tmp/cc3zLDNg.s:106073  .debug_str:0000000000000d12 .LASF3131
     /tmp/cc3zLDNg.s:122529  .debug_str:000000000004318e .LASF3132
     /tmp/cc3zLDNg.s:109775  .debug_str:000000000000ff7e .LASF3133
     /tmp/cc3zLDNg.s:107265  .debug_str:0000000000005cfc .LASF3134
     /tmp/cc3zLDNg.s:110229  .debug_str:00000000000118b1 .LASF3135
     /tmp/cc3zLDNg.s:108551  .debug_str:000000000000b45d .LASF3136
     /tmp/cc3zLDNg.s:124457  .debug_str:000000000004b178 .LASF3137
     /tmp/cc3zLDNg.s:120587  .debug_str:000000000003b0b9 .LASF3138
     /tmp/cc3zLDNg.s:107181  .debug_str:00000000000057eb .LASF3139
     /tmp/cc3zLDNg.s:109125  .debug_str:000000000000db0a .LASF3140
     /tmp/cc3zLDNg.s:121057  .debug_str:000000000003cebf .LASF3141
     /tmp/cc3zLDNg.s:119103  .debug_str:00000000000353c3 .LASF3142
     /tmp/cc3zLDNg.s:124993  .debug_str:000000000004d518 .LASF3143
     /tmp/cc3zLDNg.s:124331  .debug_str:000000000004a924 .LASF3144
     /tmp/cc3zLDNg.s:115275  .debug_str:000000000002609a .LASF3145
     /tmp/cc3zLDNg.s:115169  .debug_str:0000000000025ab6 .LASF3146
     /tmp/cc3zLDNg.s:106153  .debug_str:0000000000001247 .LASF3147
     /tmp/cc3zLDNg.s:117621  .debug_str:000000000002f2bc .LASF3148
     /tmp/cc3zLDNg.s:125413  .debug_str:000000000004f060 .LASF3149
     /tmp/cc3zLDNg.s:108183  .debug_str:0000000000009acd .LASF3150
     /tmp/cc3zLDNg.s:122133  .debug_str:00000000000414f0 .LASF3151
     /tmp/cc3zLDNg.s:116863  .debug_str:000000000002c32b .LASF3152
     /tmp/cc3zLDNg.s:116149  .debug_str:00000000000295bf .LASF3153
     /tmp/cc3zLDNg.s:110333  .debug_str:0000000000011ecd .LASF3154
     /tmp/cc3zLDNg.s:124879  .debug_str:000000000004cd83 .LASF3155
     /tmp/cc3zLDNg.s:121161  .debug_str:000000000003d606 .LASF3156
     /tmp/cc3zLDNg.s:122479  .debug_str:0000000000042e69 .LASF3157
     /tmp/cc3zLDNg.s:109377  .debug_str:000000000000e93d .LASF3158
     /tmp/cc3zLDNg.s:112959  .debug_str:000000000001c663 .LASF3159
     /tmp/cc3zLDNg.s:123833  .debug_str:000000000004884d .LASF3160
     /tmp/cc3zLDNg.s:105977  .debug_str:00000000000006e9 .LASF3161
     /tmp/cc3zLDNg.s:119503  .debug_str:0000000000036fe2 .LASF3162
     /tmp/cc3zLDNg.s:114299  .debug_str:00000000000220f0 .LASF3163
     /tmp/cc3zLDNg.s:116389  .debug_str:000000000002a58b .LASF3164
     /tmp/cc3zLDNg.s:114575  .debug_str:0000000000023344 .LASF3165
     /tmp/cc3zLDNg.s:112199  .debug_str:00000000000195f3 .LASF3166
     /tmp/cc3zLDNg.s:106693  .debug_str:00000000000036ec .LASF3167
     /tmp/cc3zLDNg.s:121915  .debug_str:0000000000040781 .LASF3168
     /tmp/cc3zLDNg.s:115195  .debug_str:0000000000025b77 .LASF3169
     /tmp/cc3zLDNg.s:112479  .debug_str:000000000001a8fe .LASF3170
     /tmp/cc3zLDNg.s:122659  .debug_str:0000000000043cf4 .LASF3171
     /tmp/cc3zLDNg.s:115393  .debug_str:000000000002662c .LASF3172
     /tmp/cc3zLDNg.s:114241  .debug_str:0000000000021d25 .LASF3173
     /tmp/cc3zLDNg.s:126037  .debug_str:0000000000051ac2 .LASF3174
     /tmp/cc3zLDNg.s:105945  .debug_str:00000000000004f2 .LASF3175
     /tmp/cc3zLDNg.s:123631  .debug_str:0000000000047b7b .LASF3176
     /tmp/cc3zLDNg.s:116179  .debug_str:00000000000297e0 .LASF3177
     /tmp/cc3zLDNg.s:121611  .debug_str:000000000003f40f .LASF3178
     /tmp/cc3zLDNg.s:116133  .debug_str:0000000000029495 .LASF3179
     /tmp/cc3zLDNg.s:121727  .debug_str:000000000003fbd1 .LASF3180
     /tmp/cc3zLDNg.s:124403  .debug_str:000000000004ae21 .LASF3181
     /tmp/cc3zLDNg.s:111617  .debug_str:000000000001709c .LASF3182
     /tmp/cc3zLDNg.s:114129  .debug_str:0000000000021684 .LASF3183
     /tmp/cc3zLDNg.s:125859  .debug_str:0000000000050e9e .LASF3184
     /tmp/cc3zLDNg.s:123931  .debug_str:0000000000048eac .LASF3185
     /tmp/cc3zLDNg.s:112851  .debug_str:000000000001bfc1 .LASF3186
     /tmp/cc3zLDNg.s:118339  .debug_str:0000000000032143 .LASF3187
     /tmp/cc3zLDNg.s:114949  .debug_str:0000000000024bb9 .LASF3188
     /tmp/cc3zLDNg.s:122487  .debug_str:0000000000042f0e .LASF3189
     /tmp/cc3zLDNg.s:107459  .debug_str:00000000000069b4 .LASF3190
     /tmp/cc3zLDNg.s:111231  .debug_str:0000000000015839 .LASF3191
     /tmp/cc3zLDNg.s:107963  .debug_str:0000000000008bba .LASF3192
     /tmp/cc3zLDNg.s:117417  .debug_str:000000000002e50e .LASF3193
     /tmp/cc3zLDNg.s:123589  .debug_str:00000000000478e7 .LASF3194
     /tmp/cc3zLDNg.s:122281  .debug_str:0000000000041e1c .LASF3195
     /tmp/cc3zLDNg.s:105997  .debug_str:000000000000080d .LASF3196
     /tmp/cc3zLDNg.s:118653  .debug_str:0000000000033596 .LASF3197
     /tmp/cc3zLDNg.s:107967  .debug_str:0000000000008c03 .LASF3198
     /tmp/cc3zLDNg.s:117103  .debug_str:000000000002d299 .LASF3199
     /tmp/cc3zLDNg.s:118171  .debug_str:00000000000316fb .LASF3200
     /tmp/cc3zLDNg.s:121903  .debug_str:00000000000406aa .LASF3201
     /tmp/cc3zLDNg.s:120137  .debug_str:00000000000398c1 .LASF3202
     /tmp/cc3zLDNg.s:106619  .debug_str:0000000000003298 .LASF3203
     /tmp/cc3zLDNg.s:121695  .debug_str:000000000003f9b2 .LASF3204
     /tmp/cc3zLDNg.s:120615  .debug_str:000000000003b1d7 .LASF3205
     /tmp/cc3zLDNg.s:112929  .debug_str:000000000001c463 .LASF3206
     /tmp/cc3zLDNg.s:111309  .debug_str:0000000000015cd8 .LASF3207
     /tmp/cc3zLDNg.s:119805  .debug_str:0000000000038344 .LASF3208
     /tmp/cc3zLDNg.s:123061  .debug_str:0000000000045785 .LASF3209
     /tmp/cc3zLDNg.s:121797  .debug_str:0000000000040087 .LASF3210
     /tmp/cc3zLDNg.s:113935  .debug_str:000000000002081b .LASF3211
     /tmp/cc3zLDNg.s:123457  .debug_str:0000000000047086 .LASF3212
     /tmp/cc3zLDNg.s:124899  .debug_str:000000000004cef1 .LASF3213
     /tmp/cc3zLDNg.s:114083  .debug_str:00000000000213dd .LASF3214
     /tmp/cc3zLDNg.s:106437  .debug_str:0000000000002657 .LASF3215
     /tmp/cc3zLDNg.s:124775  .debug_str:000000000004c627 .LASF3216
     /tmp/cc3zLDNg.s:120487  .debug_str:000000000003aad8 .LASF3217
     /tmp/cc3zLDNg.s:113165  .debug_str:000000000001d3a8 .LASF3218
     /tmp/cc3zLDNg.s:123185  .debug_str:0000000000045f61 .LASF3219
     /tmp/cc3zLDNg.s:116695  .debug_str:000000000002b8d1 .LASF3220
     /tmp/cc3zLDNg.s:110817  .debug_str:0000000000013ef3 .LASF3221
     /tmp/cc3zLDNg.s:116769  .debug_str:000000000002bdb8 .LASF3222
     /tmp/cc3zLDNg.s:124003  .debug_str:000000000004934d .LASF3223
     /tmp/cc3zLDNg.s:122895  .debug_str:0000000000044c58 .LASF3224
     /tmp/cc3zLDNg.s:110413  .debug_str:0000000000012405 .LASF3225
     /tmp/cc3zLDNg.s:123175  .debug_str:0000000000045ec2 .LASF3226
     /tmp/cc3zLDNg.s:110421  .debug_str:00000000000124a1 .LASF3227
     /tmp/cc3zLDNg.s:110533  .debug_str:0000000000012b79 .LASF3228
     /tmp/cc3zLDNg.s:114391  .debug_str:000000000002280d .LASF3229
     /tmp/cc3zLDNg.s:122751  .debug_str:00000000000443da .LASF3230
     /tmp/cc3zLDNg.s:107183  .debug_str:000000000000582b .LASF3231
     /tmp/cc3zLDNg.s:107233  .debug_str:0000000000005b40 .LASF3232
     /tmp/cc3zLDNg.s:120943  .debug_str:000000000003c72c .LASF3233
     /tmp/cc3zLDNg.s:108907  .debug_str:000000000000cced .LASF3234
     /tmp/cc3zLDNg.s:116491  .debug_str:000000000002ac50 .LASF3235
     /tmp/cc3zLDNg.s:121303  .debug_str:000000000003df2b .LASF3236
     /tmp/cc3zLDNg.s:114041  .debug_str:0000000000021038 .LASF3237
     /tmp/cc3zLDNg.s:106445  .debug_str:00000000000026f2 .LASF3238
     /tmp/cc3zLDNg.s:106173  .debug_str:00000000000013a8 .LASF3239
     /tmp/cc3zLDNg.s:118459  .debug_str:0000000000032961 .LASF3240
     /tmp/cc3zLDNg.s:123053  .debug_str:00000000000456c8 .LASF3241
     /tmp/cc3zLDNg.s:107927  .debug_str:0000000000008949 .LASF3242
     /tmp/cc3zLDNg.s:123705  .debug_str:0000000000048007 .LASF3243
     /tmp/cc3zLDNg.s:118017  .debug_str:0000000000030d27 .LASF3244
     /tmp/cc3zLDNg.s:113147  .debug_str:000000000001d2b4 .LASF3245
     /tmp/cc3zLDNg.s:107493  .debug_str:0000000000006bfa .LASF3246
     /tmp/cc3zLDNg.s:121627  .debug_str:000000000003f56a .LASF3247
     /tmp/cc3zLDNg.s:107279  .debug_str:0000000000005e03 .LASF3248
     /tmp/cc3zLDNg.s:109947  .debug_str:00000000000108be .LASF3249
     /tmp/cc3zLDNg.s:114865  .debug_str:000000000002468f .LASF3250
     /tmp/cc3zLDNg.s:110167  .debug_str:0000000000011475 .LASF3251
     /tmp/cc3zLDNg.s:117501  .debug_str:000000000002eac9 .LASF3252
     /tmp/cc3zLDNg.s:121769  .debug_str:000000000003feba .LASF3253
     /tmp/cc3zLDNg.s:111989  .debug_str:00000000000189c9 .LASF3254
     /tmp/cc3zLDNg.s:120553  .debug_str:000000000003ae2b .LASF3255
     /tmp/cc3zLDNg.s:118723  .debug_str:0000000000033ab1 .LASF3256
     /tmp/cc3zLDNg.s:114735  .debug_str:0000000000023d6c .LASF3257
     /tmp/cc3zLDNg.s:106271  .debug_str:0000000000001b5f .LASF3258
     /tmp/cc3zLDNg.s:110037  .debug_str:0000000000010db9 .LASF3259
     /tmp/cc3zLDNg.s:114069  .debug_str:000000000002128c .LASF3260
     /tmp/cc3zLDNg.s:108735  .debug_str:000000000000c1b8 .LASF3261
     /tmp/cc3zLDNg.s:126021  .debug_str:0000000000051980 .LASF3262
     /tmp/cc3zLDNg.s:111871  .debug_str:000000000001820b .LASF3263
     /tmp/cc3zLDNg.s:108877  .debug_str:000000000000cad3 .LASF3264
     /tmp/cc3zLDNg.s:112989  .debug_str:000000000001c7ff .LASF3265
     /tmp/cc3zLDNg.s:108287  .debug_str:000000000000a208 .LASF3266
     /tmp/cc3zLDNg.s:121765  .debug_str:000000000003fe5c .LASF3267
     /tmp/cc3zLDNg.s:111045  .debug_str:0000000000014d6b .LASF3268
     /tmp/cc3zLDNg.s:110319  .debug_str:0000000000011dca .LASF3269
     /tmp/cc3zLDNg.s:115989  .debug_str:0000000000028b2b .LASF3270
     /tmp/cc3zLDNg.s:107845  .debug_str:0000000000008399 .LASF3271
     /tmp/cc3zLDNg.s:106715  .debug_str:00000000000038a9 .LASF3272
     /tmp/cc3zLDNg.s:119389  .debug_str:000000000003676c .LASF3273
     /tmp/cc3zLDNg.s:117933  .debug_str:0000000000030840 .LASF3274
     /tmp/cc3zLDNg.s:125587  .debug_str:000000000004fd32 .LASF3275
     /tmp/cc3zLDNg.s:125989  .debug_str:0000000000051759 .LASF3276
     /tmp/cc3zLDNg.s:121509  .debug_str:000000000003ec95 .LASF3277
     /tmp/cc3zLDNg.s:107501  .debug_str:0000000000006cc3 .LASF3278
     /tmp/cc3zLDNg.s:122721  .debug_str:00000000000441ce .LASF3279
     /tmp/cc3zLDNg.s:108049  .debug_str:0000000000009190 .LASF3280
     /tmp/cc3zLDNg.s:125481  .debug_str:000000000004f5ac .LASF3281
     /tmp/cc3zLDNg.s:108511  .debug_str:000000000000b179 .LASF3282
     /tmp/cc3zLDNg.s:121475  .debug_str:000000000003ea3c .LASF3283
     /tmp/cc3zLDNg.s:116255  .debug_str:0000000000029d4a .LASF3284
     /tmp/cc3zLDNg.s:110689  .debug_str:00000000000136a3 .LASF3285
     /tmp/cc3zLDNg.s:122673  .debug_str:0000000000043dc2 .LASF3286
     /tmp/cc3zLDNg.s:120989  .debug_str:000000000003cab8 .LASF3287
     /tmp/cc3zLDNg.s:115721  .debug_str:0000000000027a0b .LASF3288
     /tmp/cc3zLDNg.s:119417  .debug_str:000000000003694e .LASF3289
     /tmp/cc3zLDNg.s:123689  .debug_str:0000000000047f23 .LASF3290
     /tmp/cc3zLDNg.s:111965  .debug_str:000000000001886d .LASF3291
     /tmp/cc3zLDNg.s:107525  .debug_str:0000000000006ed8 .LASF3292
     /tmp/cc3zLDNg.s:124253  .debug_str:000000000004a3e8 .LASF3293
     /tmp/cc3zLDNg.s:121261  .debug_str:000000000003dcf5 .LASF3294
     /tmp/cc3zLDNg.s:111803  .debug_str:0000000000017cd2 .LASF3295
     /tmp/cc3zLDNg.s:113599  .debug_str:000000000001f079 .LASF3296
     /tmp/cc3zLDNg.s:108373  .debug_str:000000000000a7d0 .LASF3297
     /tmp/cc3zLDNg.s:111047  .debug_str:0000000000014da9 .LASF3298
     /tmp/cc3zLDNg.s:111315  .debug_str:0000000000015d67 .LASF3299
     /tmp/cc3zLDNg.s:109019  .debug_str:000000000000d4ac .LASF3300
     /tmp/cc3zLDNg.s:122363  .debug_str:000000000004254a .LASF3301
     /tmp/cc3zLDNg.s:123923  .debug_str:0000000000048e13 .LASF3302
     /tmp/cc3zLDNg.s:116883  .debug_str:000000000002c510 .LASF3303
     /tmp/cc3zLDNg.s:124875  .debug_str:000000000004cd24 .LASF3304
     /tmp/cc3zLDNg.s:106365  .debug_str:0000000000002240 .LASF3305
     /tmp/cc3zLDNg.s:110361  .debug_str:00000000000120ab .LASF3306
     /tmp/cc3zLDNg.s:118663  .debug_str:00000000000336b3 .LASF3307
     /tmp/cc3zLDNg.s:124607  .debug_str:000000000004bb00 .LASF3308
     /tmp/cc3zLDNg.s:118935  .debug_str:000000000003495a .LASF3309
     /tmp/cc3zLDNg.s:122417  .debug_str:0000000000042967 .LASF3310
     /tmp/cc3zLDNg.s:118955  .debug_str:0000000000034a8c .LASF3311
     /tmp/cc3zLDNg.s:107005  .debug_str:0000000000004cc1 .LASF3312
     /tmp/cc3zLDNg.s:108241  .debug_str:0000000000009f6a .LASF3313
     /tmp/cc3zLDNg.s:122361  .debug_str:0000000000042510 .LASF3314
     /tmp/cc3zLDNg.s:112535  .debug_str:000000000001ac4d .LASF3315
     /tmp/cc3zLDNg.s:117487  .debug_str:000000000002e979 .LASF3316
     /tmp/cc3zLDNg.s:117697  .debug_str:000000000002f7af .LASF3317
     /tmp/cc3zLDNg.s:120791  .debug_str:000000000003bccd .LASF3318
     /tmp/cc3zLDNg.s:120707  .debug_str:000000000003b77a .LASF3319
     /tmp/cc3zLDNg.s:108437  .debug_str:000000000000ac6b .LASF3320
     /tmp/cc3zLDNg.s:114389  .debug_str:00000000000227c1 .LASF3321
     /tmp/cc3zLDNg.s:119957  .debug_str:0000000000038d7d .LASF3322
     /tmp/cc3zLDNg.s:117901  .debug_str:00000000000305e0 .LASF3323
     /tmp/cc3zLDNg.s:116603  .debug_str:000000000002b3d7 .LASF3324
     /tmp/cc3zLDNg.s:125313  .debug_str:000000000004ea74 .LASF3325
     /tmp/cc3zLDNg.s:122033  .debug_str:0000000000040eb2 .LASF3326
     /tmp/cc3zLDNg.s:124593  .debug_str:000000000004b9f1 .LASF3327
     /tmp/cc3zLDNg.s:112627  .debug_str:000000000001b24a .LASF3328
     /tmp/cc3zLDNg.s:113763  .debug_str:000000000001fb83 .LASF3329
     /tmp/cc3zLDNg.s:123445  .debug_str:0000000000046f9f .LASF3330
     /tmp/cc3zLDNg.s:109173  .debug_str:000000000000de37 .LASF3331
     /tmp/cc3zLDNg.s:121215  .debug_str:000000000003d9cf .LASF3332
     /tmp/cc3zLDNg.s:120477  .debug_str:000000000003aa45 .LASF3333
     /tmp/cc3zLDNg.s:111705  .debug_str:000000000001767d .LASF3334
     /tmp/cc3zLDNg.s:111165  .debug_str:0000000000015421 .LASF3335
     /tmp/cc3zLDNg.s:118827  .debug_str:00000000000341ab .LASF3336
     /tmp/cc3zLDNg.s:122255  .debug_str:0000000000041c5c .LASF3337
     /tmp/cc3zLDNg.s:113175  .debug_str:000000000001d470 .LASF3338
     /tmp/cc3zLDNg.s:121217  .debug_str:000000000003da12 .LASF3339
     /tmp/cc3zLDNg.s:121625  .debug_str:000000000003f527 .LASF3340
     /tmp/cc3zLDNg.s:111713  .debug_str:0000000000017712 .LASF3341
     /tmp/cc3zLDNg.s:122397  .debug_str:00000000000427d6 .LASF3342
     /tmp/cc3zLDNg.s:124131  .debug_str:0000000000049c30 .LASF3343
     /tmp/cc3zLDNg.s:117883  .debug_str:00000000000304b6 .LASF3344
     /tmp/cc3zLDNg.s:111321  .debug_str:0000000000015df1 .LASF3345
     /tmp/cc3zLDNg.s:107731  .debug_str:0000000000007c45 .LASF3346
     /tmp/cc3zLDNg.s:117955  .debug_str:0000000000030969 .LASF3347
     /tmp/cc3zLDNg.s:108863  .debug_str:000000000000c99a .LASF3348
     /tmp/cc3zLDNg.s:121659  .debug_str:000000000003f758 .LASF3349
     /tmp/cc3zLDNg.s:116287  .debug_str:0000000000029fba .LASF3350
     /tmp/cc3zLDNg.s:112147  .debug_str:00000000000192b4 .LASF3351
     /tmp/cc3zLDNg.s:120121  .debug_str:0000000000039747 .LASF3352
     /tmp/cc3zLDNg.s:122899  .debug_str:0000000000044cb4 .LASF3353
     /tmp/cc3zLDNg.s:115013  .debug_str:000000000002501b .LASF3354
     /tmp/cc3zLDNg.s:107891  .debug_str:00000000000086da .LASF3355
     /tmp/cc3zLDNg.s:120255  .debug_str:0000000000039e55 .LASF3356
     /tmp/cc3zLDNg.s:116851  .debug_str:000000000002c256 .LASF3357
     /tmp/cc3zLDNg.s:117975  .debug_str:0000000000030ac6 .LASF3358
     /tmp/cc3zLDNg.s:125759  .debug_str:000000000005082d .LASF3359
     /tmp/cc3zLDNg.s:107451  .debug_str:0000000000006921 .LASF3360
     /tmp/cc3zLDNg.s:119259  .debug_str:0000000000035e95 .LASF3361
     /tmp/cc3zLDNg.s:124143  .debug_str:0000000000049d09 .LASF3362
     /tmp/cc3zLDNg.s:114063  .debug_str:00000000000211ef .LASF3363
     /tmp/cc3zLDNg.s:113729  .debug_str:000000000001f8f0 .LASF3364
     /tmp/cc3zLDNg.s:123465  .debug_str:0000000000047120 .LASF3365
     /tmp/cc3zLDNg.s:108015  .debug_str:0000000000008f2c .LASF3366
     /tmp/cc3zLDNg.s:120441  .debug_str:000000000003a804 .LASF3367
     /tmp/cc3zLDNg.s:113423  .debug_str:000000000001e405 .LASF3368
     /tmp/cc3zLDNg.s:114451  .debug_str:0000000000022b49 .LASF3369
     /tmp/cc3zLDNg.s:121331  .debug_str:000000000003e0e6 .LASF3370
     /tmp/cc3zLDNg.s:111507  .debug_str:0000000000016972 .LASF3371
     /tmp/cc3zLDNg.s:125535  .debug_str:000000000004fa0c .LASF3372
     /tmp/cc3zLDNg.s:116949  .debug_str:000000000002c948 .LASF3373
     /tmp/cc3zLDNg.s:109779  .debug_str:000000000000ffe7 .LASF3374
     /tmp/cc3zLDNg.s:117817  .debug_str:000000000002ffc5 .LASF3375
     /tmp/cc3zLDNg.s:115157  .debug_str:0000000000025988 .LASF3376
     /tmp/cc3zLDNg.s:107463  .debug_str:0000000000006a15 .LASF3377
     /tmp/cc3zLDNg.s:112545  .debug_str:000000000001ad1f .LASF3378
     /tmp/cc3zLDNg.s:112621  .debug_str:000000000001b1e0 .LASF3379
     /tmp/cc3zLDNg.s:112931  .debug_str:000000000001c4a6 .LASF3380
     /tmp/cc3zLDNg.s:117693  .debug_str:000000000002f74e .LASF3381
     /tmp/cc3zLDNg.s:108179  .debug_str:0000000000009a3c .LASF3382
     /tmp/cc3zLDNg.s:121071  .debug_str:000000000003cf87 .LASF3383
     /tmp/cc3zLDNg.s:107503  .debug_str:0000000000006cfe .LASF3384
     /tmp/cc3zLDNg.s:113459  .debug_str:000000000001e6e2 .LASF3385
     /tmp/cc3zLDNg.s:118039  .debug_str:0000000000030eb5 .LASF3386
     /tmp/cc3zLDNg.s:111389  .debug_str:000000000001630a .LASF3387
     /tmp/cc3zLDNg.s:108627  .debug_str:000000000000b9ad .LASF3388
     /tmp/cc3zLDNg.s:122221  .debug_str:0000000000041a9d .LASF3389
     /tmp/cc3zLDNg.s:107969  .debug_str:0000000000008c44 .LASF3390
     /tmp/cc3zLDNg.s:112825  .debug_str:000000000001be3e .LASF3391
     /tmp/cc3zLDNg.s:122935  .debug_str:0000000000044ee0 .LASF3392
     /tmp/cc3zLDNg.s:111379  .debug_str:0000000000016226 .LASF3393
     /tmp/cc3zLDNg.s:113815  .debug_str:000000000001ffeb .LASF3394
     /tmp/cc3zLDNg.s:123933  .debug_str:0000000000048eed .LASF3395
     /tmp/cc3zLDNg.s:115717  .debug_str:00000000000279a7 .LASF3396
     /tmp/cc3zLDNg.s:120269  .debug_str:0000000000039f5c .LASF3397
     /tmp/cc3zLDNg.s:115893  .debug_str:0000000000028479 .LASF3398
     /tmp/cc3zLDNg.s:110723  .debug_str:0000000000013937 .LASF3399
     /tmp/cc3zLDNg.s:114757  .debug_str:0000000000023eff .LASF3400
     /tmp/cc3zLDNg.s:119373  .debug_str:0000000000036641 .LASF3401
     /tmp/cc3zLDNg.s:106569  .debug_str:0000000000002f78 .LASF3402
     /tmp/cc3zLDNg.s:112155  .debug_str:0000000000019359 .LASF3403
     /tmp/cc3zLDNg.s:106017  .debug_str:000000000000097c .LASF3404
     /tmp/cc3zLDNg.s:113987  .debug_str:0000000000020c8b .LASF3405
     /tmp/cc3zLDNg.s:121617  .debug_str:000000000003f488 .LASF3406
     /tmp/cc3zLDNg.s:107315  .debug_str:0000000000006007 .LASF3407
     /tmp/cc3zLDNg.s:113043  .debug_str:000000000001cb6e .LASF3408
     /tmp/cc3zLDNg.s:113325  .debug_str:000000000001dd93 .LASF3409
     /tmp/cc3zLDNg.s:107161  .debug_str:00000000000056cb .LASF3410
     /tmp/cc3zLDNg.s:112205  .debug_str:0000000000019677 .LASF3411
     /tmp/cc3zLDNg.s:118445  .debug_str:0000000000032838 .LASF3412
     /tmp/cc3zLDNg.s:121793  .debug_str:000000000004002e .LASF3413
     /tmp/cc3zLDNg.s:113027  .debug_str:000000000001ca6a .LASF3414
     /tmp/cc3zLDNg.s:117847  .debug_str:00000000000301d3 .LASF3415
     /tmp/cc3zLDNg.s:112005  .debug_str:0000000000018aec .LASF3416
     /tmp/cc3zLDNg.s:124355  .debug_str:000000000004aad1 .LASF3417
     /tmp/cc3zLDNg.s:125157  .debug_str:000000000004dfba .LASF3418
     /tmp/cc3zLDNg.s:115899  .debug_str:00000000000284f5 .LASF3419
     /tmp/cc3zLDNg.s:116295  .debug_str:000000000002a077 .LASF3420
     /tmp/cc3zLDNg.s:108375  .debug_str:000000000000a817 .LASF3421
     /tmp/cc3zLDNg.s:124915  .debug_str:000000000004d00e .LASF3422
     /tmp/cc3zLDNg.s:110631  .debug_str:0000000000013273 .LASF3423
     /tmp/cc3zLDNg.s:120047  .debug_str:0000000000039316 .LASF3424
     /tmp/cc3zLDNg.s:118671  .debug_str:0000000000033740 .LASF3425
     /tmp/cc3zLDNg.s:114855  .debug_str:00000000000245dd .LASF3426
     /tmp/cc3zLDNg.s:120749  .debug_str:000000000003b9db .LASF3427
     /tmp/cc3zLDNg.s:109759  .debug_str:000000000000fe0b .LASF3428
     /tmp/cc3zLDNg.s:110209  .debug_str:0000000000011735 .LASF3429
     /tmp/cc3zLDNg.s:107599  .debug_str:0000000000007419 .LASF3430
     /tmp/cc3zLDNg.s:109995  .debug_str:0000000000010b0f .LASF3431
     /tmp/cc3zLDNg.s:121109  .debug_str:000000000003d250 .LASF3432
     /tmp/cc3zLDNg.s:117761  .debug_str:000000000002fc37 .LASF3433
     /tmp/cc3zLDNg.s:106325  .debug_str:0000000000001f3e .LASF3434
     /tmp/cc3zLDNg.s:112233  .debug_str:000000000001981b .LASF3435
     /tmp/cc3zLDNg.s:110589  .debug_str:0000000000012f95 .LASF3436
     /tmp/cc3zLDNg.s:117877  .debug_str:0000000000030406 .LASF3437
     /tmp/cc3zLDNg.s:107889  .debug_str:00000000000086a0 .LASF3438
     /tmp/cc3zLDNg.s:122977  .debug_str:0000000000045200 .LASF3439
     /tmp/cc3zLDNg.s:121947  .debug_str:00000000000409aa .LASF3440
     /tmp/cc3zLDNg.s:124223  .debug_str:000000000004a234 .LASF3441
     /tmp/cc3zLDNg.s:118911  .debug_str:000000000003475a .LASF3442
     /tmp/cc3zLDNg.s:114309  .debug_str:00000000000221b7 .LASF3443
     /tmp/cc3zLDNg.s:114199  .debug_str:0000000000021a30 .LASF3444
     /tmp/cc3zLDNg.s:122041  .debug_str:0000000000040f59 .LASF3445
     /tmp/cc3zLDNg.s:107217  .debug_str:0000000000005a8e .LASF3446
     /tmp/cc3zLDNg.s:122451  .debug_str:0000000000042c7c .LASF3447
     /tmp/cc3zLDNg.s:123973  .debug_str:0000000000049166 .LASF3448
     /tmp/cc3zLDNg.s:113353  .debug_str:000000000001df6d .LASF3449
     /tmp/cc3zLDNg.s:111571  .debug_str:0000000000016d40 .LASF3450
     /tmp/cc3zLDNg.s:124349  .debug_str:000000000004aa62 .LASF3451
     /tmp/cc3zLDNg.s:122393  .debug_str:0000000000042771 .LASF3452
     /tmp/cc3zLDNg.s:116579  .debug_str:000000000002b225 .LASF3453
     /tmp/cc3zLDNg.s:120535  .debug_str:000000000003ace3 .LASF3454
     /tmp/cc3zLDNg.s:107257  .debug_str:0000000000005c93 .LASF3455
     /tmp/cc3zLDNg.s:106795  .debug_str:0000000000003e44 .LASF3456
     /tmp/cc3zLDNg.s:116565  .debug_str:000000000002b12a .LASF3457
     /tmp/cc3zLDNg.s:117785  .debug_str:000000000002fdda .LASF3458
     /tmp/cc3zLDNg.s:109085  .debug_str:000000000000d8d3 .LASF3459
     /tmp/cc3zLDNg.s:108109  .debug_str:0000000000009592 .LASF3460
     /tmp/cc3zLDNg.s:108005  .debug_str:0000000000008e4b .LASF3461
     /tmp/cc3zLDNg.s:123051  .debug_str:0000000000045685 .LASF3462
     /tmp/cc3zLDNg.s:119057  .debug_str:0000000000035120 .LASF3463
     /tmp/cc3zLDNg.s:116483  .debug_str:000000000002abc6 .LASF3464
     /tmp/cc3zLDNg.s:112891  .debug_str:000000000001c1d5 .LASF3465
     /tmp/cc3zLDNg.s:109999  .debug_str:0000000000010b5b .LASF3466
     /tmp/cc3zLDNg.s:121879  .debug_str:00000000000404fd .LASF3467
     /tmp/cc3zLDNg.s:114071  .debug_str:00000000000212d5 .LASF3468
     /tmp/cc3zLDNg.s:108031  .debug_str:0000000000009067 .LASF3469
     /tmp/cc3zLDNg.s:113145  .debug_str:000000000001d273 .LASF3470
     /tmp/cc3zLDNg.s:113271  .debug_str:000000000001da5a .LASF3471
     /tmp/cc3zLDNg.s:119929  .debug_str:0000000000038b1a .LASF3472
     /tmp/cc3zLDNg.s:111469  .debug_str:0000000000016707 .LASF3473
     /tmp/cc3zLDNg.s:122527  .debug_str:0000000000043143 .LASF3474
     /tmp/cc3zLDNg.s:123595  .debug_str:0000000000047950 .LASF3475
     /tmp/cc3zLDNg.s:121179  .debug_str:000000000003d754 .LASF3476
     /tmp/cc3zLDNg.s:118333  .debug_str:00000000000320d3 .LASF3477
     /tmp/cc3zLDNg.s:120829  .debug_str:000000000003bfb5 .LASF3478
     /tmp/cc3zLDNg.s:121561  .debug_str:000000000003f017 .LASF3479
     /tmp/cc3zLDNg.s:110291  .debug_str:0000000000011bd9 .LASF3480
     /tmp/cc3zLDNg.s:114549  .debug_str:0000000000023193 .LASF3481
     /tmp/cc3zLDNg.s:120307  .debug_str:000000000003a1ca .LASF3482
     /tmp/cc3zLDNg.s:110491  .debug_str:0000000000012909 .LASF3483
     /tmp/cc3zLDNg.s:108023  .debug_str:0000000000008fbb .LASF3484
     /tmp/cc3zLDNg.s:125775  .debug_str:0000000000050976 .LASF3485
     /tmp/cc3zLDNg.s:120451  .debug_str:000000000003a88d .LASF3486
     /tmp/cc3zLDNg.s:120927  .debug_str:000000000003c614 .LASF3487
     /tmp/cc3zLDNg.s:112303  .debug_str:0000000000019d32 .LASF3488
     /tmp/cc3zLDNg.s:115703  .debug_str:00000000000278aa .LASF3489
     /tmp/cc3zLDNg.s:107129  .debug_str:000000000000545f .LASF3490
     /tmp/cc3zLDNg.s:121081  .debug_str:000000000003d057 .LASF3491
     /tmp/cc3zLDNg.s:106923  .debug_str:0000000000004716 .LASF3492
     /tmp/cc3zLDNg.s:123679  .debug_str:0000000000047e4b .LASF3493
     /tmp/cc3zLDNg.s:115651  .debug_str:0000000000027511 .LASF3494
     /tmp/cc3zLDNg.s:116177  .debug_str:00000000000297a0 .LASF3495
     /tmp/cc3zLDNg.s:121607  .debug_str:000000000003f39f .LASF3496
     /tmp/cc3zLDNg.s:108881  .debug_str:000000000000cb46 .LASF3497
     /tmp/cc3zLDNg.s:108939  .debug_str:000000000000cf76 .LASF3498
     /tmp/cc3zLDNg.s:124479  .debug_str:000000000004b28d .LASF3499
     /tmp/cc3zLDNg.s:125553  .debug_str:000000000004fb37 .LASF3500
     /tmp/cc3zLDNg.s:111677  .debug_str:00000000000174bb .LASF3501
     /tmp/cc3zLDNg.s:110865  .debug_str:00000000000141fa .LASF3502
     /tmp/cc3zLDNg.s:111533  .debug_str:0000000000016b18 .LASF3503
     /tmp/cc3zLDNg.s:120055  .debug_str:00000000000393d1 .LASF3504
     /tmp/cc3zLDNg.s:123599  .debug_str:00000000000479ca .LASF3505
     /tmp/cc3zLDNg.s:122157  .debug_str:000000000004167b .LASF3506
     /tmp/cc3zLDNg.s:125343  .debug_str:000000000004ec7d .LASF3507
     /tmp/cc3zLDNg.s:112745  .debug_str:000000000001b9aa .LASF3508
     /tmp/cc3zLDNg.s:120825  .debug_str:000000000003bf4b .LASF3509
     /tmp/cc3zLDNg.s:117795  .debug_str:000000000002fe84 .LASF3510
     /tmp/cc3zLDNg.s:121415  .debug_str:000000000003e67b .LASF3511
     /tmp/cc3zLDNg.s:108383  .debug_str:000000000000a8c0 .LASF3512
     /tmp/cc3zLDNg.s:111745  .debug_str:0000000000017913 .LASF3513
     /tmp/cc3zLDNg.s:122621  .debug_str:0000000000043a35 .LASF3514
     /tmp/cc3zLDNg.s:113809  .debug_str:000000000001ff87 .LASF3515
     /tmp/cc3zLDNg.s:121031  .debug_str:000000000003cd5b .LASF3516
     /tmp/cc3zLDNg.s:124529  .debug_str:000000000004b605 .LASF3517
     /tmp/cc3zLDNg.s:111743  .debug_str:00000000000178d8 .LASF3518
     /tmp/cc3zLDNg.s:115143  .debug_str:00000000000258b1 .LASF3519
     /tmp/cc3zLDNg.s:122829  .debug_str:00000000000447cd .LASF3520
     /tmp/cc3zLDNg.s:107569  .debug_str:0000000000007218 .LASF3521
     /tmp/cc3zLDNg.s:123379  .debug_str:0000000000046af8 .LASF3522
     /tmp/cc3zLDNg.s:116231  .debug_str:0000000000029b3c .LASF3523
     /tmp/cc3zLDNg.s:113739  .debug_str:000000000001f989 .LASF3524
     /tmp/cc3zLDNg.s:113369  .debug_str:000000000001e091 .LASF3525
     /tmp/cc3zLDNg.s:105943  .debug_str:00000000000004b3 .LASF3526
     /tmp/cc3zLDNg.s:119353  .debug_str:00000000000364b5 .LASF3527
     /tmp/cc3zLDNg.s:116987  .debug_str:000000000002cae3 .LASF3528
     /tmp/cc3zLDNg.s:117421  .debug_str:000000000002e55e .LASF3529
     /tmp/cc3zLDNg.s:123551  .debug_str:000000000004765a .LASF3530
     /tmp/cc3zLDNg.s:121027  .debug_str:000000000003cd08 .LASF3531
     /tmp/cc3zLDNg.s:119115  .debug_str:0000000000035479 .LASF3532
     /tmp/cc3zLDNg.s:107063  .debug_str:000000000000507c .LASF3533
     /tmp/cc3zLDNg.s:125525  .debug_str:000000000004f967 .LASF3534
     /tmp/cc3zLDNg.s:110461  .debug_str:0000000000012788 .LASF3535
     /tmp/cc3zLDNg.s:118453  .debug_str:00000000000328fe .LASF3536
     /tmp/cc3zLDNg.s:124489  .debug_str:000000000004b35c .LASF3537
     /tmp/cc3zLDNg.s:124911  .debug_str:000000000004cfbf .LASF3538
     /tmp/cc3zLDNg.s:111595  .debug_str:0000000000016f28 .LASF3539
     /tmp/cc3zLDNg.s:117613  .debug_str:000000000002f226 .LASF3540
     /tmp/cc3zLDNg.s:123841  .debug_str:00000000000488d4 .LASF3541
     /tmp/cc3zLDNg.s:119495  .debug_str:0000000000036f57 .LASF3542
     /tmp/cc3zLDNg.s:115901  .debug_str:000000000002853c .LASF3543
     /tmp/cc3zLDNg.s:116599  .debug_str:000000000002b389 .LASF3544
     /tmp/cc3zLDNg.s:114955  .debug_str:0000000000024c3a .LASF3545
     /tmp/cc3zLDNg.s:107037  .debug_str:0000000000004ef7 .LASF3546
     /tmp/cc3zLDNg.s:124767  .debug_str:000000000004c58d .LASF3547
     /tmp/cc3zLDNg.s:121069  .debug_str:000000000003cf4b .LASF3548
     /tmp/cc3zLDNg.s:113807  .debug_str:000000000001ff43 .LASF3549
     /tmp/cc3zLDNg.s:121639  .debug_str:000000000003f606 .LASF3550
     /tmp/cc3zLDNg.s:124317  .debug_str:000000000004a834 .LASF3551
     /tmp/cc3zLDNg.s:107655  .debug_str:0000000000007777 .LASF3552
     /tmp/cc3zLDNg.s:124297  .debug_str:000000000004a6cc .LASF3553
     /tmp/cc3zLDNg.s:119717  .debug_str:0000000000037ddb .LASF3554
     /tmp/cc3zLDNg.s:116237  .debug_str:0000000000029bc1 .LASF3555
     /tmp/cc3zLDNg.s:125875  .debug_str:0000000000050f60 .LASF3556
     /tmp/cc3zLDNg.s:116453  .debug_str:000000000002a9cf .LASF3557
     /tmp/cc3zLDNg.s:107331  .debug_str:0000000000006105 .LASF3558
     /tmp/cc3zLDNg.s:123161  .debug_str:0000000000045dc6 .LASF3559
     /tmp/cc3zLDNg.s:122887  .debug_str:0000000000044ba4 .LASF3560
     /tmp/cc3zLDNg.s:108025  .debug_str:0000000000008fff .LASF3561
     /tmp/cc3zLDNg.s:120693  .debug_str:000000000003b64c .LASF3562
     /tmp/cc3zLDNg.s:109731  .debug_str:000000000000fbe8 .LASF3563
     /tmp/cc3zLDNg.s:108357  .debug_str:000000000000a6a9 .LASF3564
     /tmp/cc3zLDNg.s:125899  .debug_str:00000000000510d3 .LASF3565
     /tmp/cc3zLDNg.s:112345  .debug_str:000000000001a083 .LASF3566
     /tmp/cc3zLDNg.s:109663  .debug_str:000000000000f7b7 .LASF3567
     /tmp/cc3zLDNg.s:106339  .debug_str:0000000000002040 .LASF3568
     /tmp/cc3zLDNg.s:116515  .debug_str:000000000002addd .LASF3569
     /tmp/cc3zLDNg.s:125201  .debug_str:000000000004e27e .LASF3570
     /tmp/cc3zLDNg.s:119257  .debug_str:0000000000035e57 .LASF3571
     /tmp/cc3zLDNg.s:111279  .debug_str:0000000000015b41 .LASF3572
     /tmp/cc3zLDNg.s:118405  .debug_str:0000000000032558 .LASF3573
     /tmp/cc3zLDNg.s:122651  .debug_str:0000000000043c3e .LASF3574
     /tmp/cc3zLDNg.s:118389  .debug_str:000000000003245f .LASF3575
     /tmp/cc3zLDNg.s:108701  .debug_str:000000000000bf8d .LASF3576
     /tmp/cc3zLDNg.s:117967  .debug_str:0000000000030a39 .LASF3577
     /tmp/cc3zLDNg.s:122831  .debug_str:0000000000044808 .LASF3578
     /tmp/cc3zLDNg.s:120847  .debug_str:000000000003c0ce .LASF3579
     /tmp/cc3zLDNg.s:113455  .debug_str:000000000001e683 .LASF3580
     /tmp/cc3zLDNg.s:115397  .debug_str:0000000000026685 .LASF3581
     /tmp/cc3zLDNg.s:107847  .debug_str:00000000000083dc .LASF3582
     /tmp/cc3zLDNg.s:110407  .debug_str:0000000000012391 .LASF3583
     /tmp/cc3zLDNg.s:112473  .debug_str:000000000001a87f .LASF3584
     /tmp/cc3zLDNg.s:119537  .debug_str:00000000000372a5 .LASF3585
     /tmp/cc3zLDNg.s:112393  .debug_str:000000000001a3cb .LASF3586
     /tmp/cc3zLDNg.s:107105  .debug_str:00000000000052f8 .LASF3587
     /tmp/cc3zLDNg.s:105941  .debug_str:000000000000046c .LASF3588
     /tmp/cc3zLDNg.s:122359  .debug_str:00000000000424d7 .LASF3589
     /tmp/cc3zLDNg.s:107513  .debug_str:0000000000006db7 .LASF3590
     /tmp/cc3zLDNg.s:106515  .debug_str:0000000000002b8e .LASF3591
     /tmp/cc3zLDNg.s:112747  .debug_str:000000000001b9e8 .LASF3592
     /tmp/cc3zLDNg.s:110349  .debug_str:0000000000011fba .LASF3593
     /tmp/cc3zLDNg.s:111579  .debug_str:0000000000016dc9 .LASF3594
     /tmp/cc3zLDNg.s:113769  .debug_str:000000000001fc12 .LASF3595
     /tmp/cc3zLDNg.s:106689  .debug_str:0000000000003694 .LASF3596
     /tmp/cc3zLDNg.s:105893  .debug_str:0000000000000146 .LASF3597
     /tmp/cc3zLDNg.s:114479  .debug_str:0000000000022ccb .LASF3598
     /tmp/cc3zLDNg.s:106227  .debug_str:0000000000001834 .LASF3599
     /tmp/cc3zLDNg.s:115087  .debug_str:000000000002552c .LASF3600
     /tmp/cc3zLDNg.s:121095  .debug_str:000000000003d153 .LASF3601
     /tmp/cc3zLDNg.s:106025  .debug_str:0000000000000a25 .LASF3602
     /tmp/cc3zLDNg.s:106255  .debug_str:0000000000001a1e .LASF3603
     /tmp/cc3zLDNg.s:119401  .debug_str:000000000003684f .LASF3604
     /tmp/cc3zLDNg.s:107645  .debug_str:0000000000007696 .LASF3605
     /tmp/cc3zLDNg.s:107471  .debug_str:0000000000006abb .LASF3606
     /tmp/cc3zLDNg.s:122995  .debug_str:0000000000045322 .LASF3607
     /tmp/cc3zLDNg.s:113607  .debug_str:000000000001f0e5 .LASF3608
     /tmp/cc3zLDNg.s:120383  .debug_str:000000000003a56d .LASF3609
     /tmp/cc3zLDNg.s:116039  .debug_str:0000000000028e82 .LASF3610
     /tmp/cc3zLDNg.s:119321  .debug_str:0000000000036282 .LASF3611
     /tmp/cc3zLDNg.s:125843  .debug_str:0000000000050dd3 .LASF3612
     /tmp/cc3zLDNg.s:107899  .debug_str:0000000000008774 .LASF3613
     /tmp/cc3zLDNg.s:125817  .debug_str:0000000000050c7b .LASF3614
     /tmp/cc3zLDNg.s:124919  .debug_str:000000000004d057 .LASF3615
     /tmp/cc3zLDNg.s:113499  .debug_str:000000000001e966 .LASF3616
     /tmp/cc3zLDNg.s:107915  .debug_str:0000000000008887 .LASF3617
     /tmp/cc3zLDNg.s:117923  .debug_str:000000000003075d .LASF3618
     /tmp/cc3zLDNg.s:110521  .debug_str:0000000000012ada .LASF3619
     /tmp/cc3zLDNg.s:121361  .debug_str:000000000003e2f4 .LASF3620
     /tmp/cc3zLDNg.s:126041  .debug_str:0000000000051b1b .LASF3621
     /tmp/cc3zLDNg.s:106233  .debug_str:00000000000018a7 .LASF3622
     /tmp/cc3zLDNg.s:125513  .debug_str:000000000004f85a .LASF3623
     /tmp/cc3zLDNg.s:109467  .debug_str:000000000000edf1 .LASF3624
     /tmp/cc3zLDNg.s:120045  .debug_str:00000000000392d2 .LASF3625
     /tmp/cc3zLDNg.s:125491  .debug_str:000000000004f676 .LASF3626
     /tmp/cc3zLDNg.s:109465  .debug_str:000000000000edae .LASF3627
     /tmp/cc3zLDNg.s:120053  .debug_str:0000000000039386 .LASF3628
     /tmp/cc3zLDNg.s:119601  .debug_str:0000000000037679 .LASF3629
     /tmp/cc3zLDNg.s:121519  .debug_str:000000000003ed65 .LASF3630
     /tmp/cc3zLDNg.s:113577  .debug_str:000000000001ef28 .LASF3631
     /tmp/cc3zLDNg.s:111597  .debug_str:0000000000016f6f .LASF3632
     /tmp/cc3zLDNg.s:109949  .debug_str:00000000000108f8 .LASF3633
     /tmp/cc3zLDNg.s:122879  .debug_str:0000000000044b0a .LASF3634
     /tmp/cc3zLDNg.s:106961  .debug_str:00000000000049df .LASF3635
     /tmp/cc3zLDNg.s:113567  .debug_str:000000000001ee26 .LASF3636
     /tmp/cc3zLDNg.s:109381  .debug_str:000000000000e9ae .LASF3637
     /tmp/cc3zLDNg.s:123271  .debug_str:00000000000464e0 .LASF3638
     /tmp/cc3zLDNg.s:120399  .debug_str:000000000003a657 .LASF3639
     /tmp/cc3zLDNg.s:119015  .debug_str:0000000000034e8f .LASF3640
     /tmp/cc3zLDNg.s:110837  .debug_str:0000000000014054 .LASF3641
     /tmp/cc3zLDNg.s:125333  .debug_str:000000000004ebf8 .LASF3642
     /tmp/cc3zLDNg.s:108093  .debug_str:000000000000949e .LASF3643
     /tmp/cc3zLDNg.s:114965  .debug_str:0000000000024cf1 .LASF3644
     /tmp/cc3zLDNg.s:123565  .debug_str:0000000000047776 .LASF3645
     /tmp/cc3zLDNg.s:108585  .debug_str:000000000000b70e .LASF3646
     /tmp/cc3zLDNg.s:119917  .debug_str:0000000000038a4e .LASF3647
     /tmp/cc3zLDNg.s:108971  .debug_str:000000000000d19a .LASF3648
     /tmp/cc3zLDNg.s:122325  .debug_str:0000000000042185 .LASF3649
     /tmp/cc3zLDNg.s:120773  .debug_str:000000000003bb8d .LASF3650
     /tmp/cc3zLDNg.s:107943  .debug_str:0000000000008a80 .LASF3651
     /tmp/cc3zLDNg.s:106851  .debug_str:0000000000004244 .LASF3652
     /tmp/cc3zLDNg.s:122445  .debug_str:0000000000042c06 .LASF3653
     /tmp/cc3zLDNg.s:116267  .debug_str:0000000000029e3c .LASF3654
     /tmp/cc3zLDNg.s:111475  .debug_str:0000000000016796 .LASF3655
     /tmp/cc3zLDNg.s:111147  .debug_str:0000000000015302 .LASF3656
     /tmp/cc3zLDNg.s:114065  .debug_str:000000000002122b .LASF3657
     /tmp/cc3zLDNg.s:119239  .debug_str:0000000000035c79 .LASF3658
     /tmp/cc3zLDNg.s:121373  .debug_str:000000000003e3b3 .LASF3659
     /tmp/cc3zLDNg.s:107753  .debug_str:0000000000007e06 .LASF3660
     /tmp/cc3zLDNg.s:112549  .debug_str:000000000001ad7e .LASF3661
     /tmp/cc3zLDNg.s:125635  .debug_str:00000000000500a1 .LASF3662
     /tmp/cc3zLDNg.s:122419  .debug_str:00000000000429a4 .LASF3663
     /tmp/cc3zLDNg.s:122535  .debug_str:00000000000431ea .LASF3664
     /tmp/cc3zLDNg.s:114825  .debug_str:00000000000243e5 .LASF3665
     /tmp/cc3zLDNg.s:113761  .debug_str:000000000001fb47 .LASF3666
     /tmp/cc3zLDNg.s:113431  .debug_str:000000000001e4a4 .LASF3667
     /tmp/cc3zLDNg.s:116089  .debug_str:000000000002915b .LASF3668
     /tmp/cc3zLDNg.s:123241  .debug_str:00000000000462c1 .LASF3669
     /tmp/cc3zLDNg.s:123805  .debug_str:0000000000048665 .LASF3670
     /tmp/cc3zLDNg.s:112923  .debug_str:000000000001c3d0 .LASF3671
     /tmp/cc3zLDNg.s:118929  .debug_str:00000000000348cb .LASF3672
     /tmp/cc3zLDNg.s:122953  .debug_str:0000000000045064 .LASF3673
     /tmp/cc3zLDNg.s:125133  .debug_str:000000000004de36 .LASF3674
     /tmp/cc3zLDNg.s:122727  .debug_str:000000000004424a .LASF3675
     /tmp/cc3zLDNg.s:113775  .debug_str:000000000001fcca .LASF3676
     /tmp/cc3zLDNg.s:112537  .debug_str:000000000001ac8f .LASF3677
     /tmp/cc3zLDNg.s:120135  .debug_str:0000000000039881 .LASF3678
     /tmp/cc3zLDNg.s:111017  .debug_str:0000000000014baa .LASF3679
     /tmp/cc3zLDNg.s:119069  .debug_str:00000000000351ec .LASF3680
     /tmp/cc3zLDNg.s:124081  .debug_str:0000000000049920 .LASF3681
     /tmp/cc3zLDNg.s:124421  .debug_str:000000000004af3b .LASF3682
     /tmp/cc3zLDNg.s:123387  .debug_str:0000000000046baa .LASF3683
     /tmp/cc3zLDNg.s:108695  .debug_str:000000000000beb8 .LASF3684
     /tmp/cc3zLDNg.s:111893  .debug_str:00000000000183aa .LASF3685
     /tmp/cc3zLDNg.s:121749  .debug_str:000000000003fd2f .LASF3686
     /tmp/cc3zLDNg.s:115865  .debug_str:00000000000282b2 .LASF3687
     /tmp/cc3zLDNg.s:125937  .debug_str:00000000000513f9 .LASF3688
     /tmp/cc3zLDNg.s:120843  .debug_str:000000000003c06c .LASF3689
     /tmp/cc3zLDNg.s:111819  .debug_str:0000000000017e67 .LASF3690
     /tmp/cc3zLDNg.s:116317  .debug_str:000000000002a200 .LASF3691
     /tmp/cc3zLDNg.s:114807  .debug_str:00000000000242e3 .LASF3692
     /tmp/cc3zLDNg.s:107227  .debug_str:0000000000005ae1 .LASF3693
     /tmp/cc3zLDNg.s:109933  .debug_str:0000000000010816 .LASF3694
     /tmp/cc3zLDNg.s:115329  .debug_str:0000000000026313 .LASF3695
     /tmp/cc3zLDNg.s:116213  .debug_str:0000000000029a15 .LASF3696
     /tmp/cc3zLDNg.s:113311  .debug_str:000000000001dccf .LASF3697
     /tmp/cc3zLDNg.s:113627  .debug_str:000000000001f258 .LASF3698
     /tmp/cc3zLDNg.s:120227  .debug_str:0000000000039da0 .LASF3699
     /tmp/cc3zLDNg.s:123963  .debug_str:0000000000049100 .LASF3700
     /tmp/cc3zLDNg.s:108821  .debug_str:000000000000c719 .LASF3701
     /tmp/cc3zLDNg.s:120947  .debug_str:000000000003c785 .LASF3702
     /tmp/cc3zLDNg.s:114517  .debug_str:0000000000023038 .LASF3703
     /tmp/cc3zLDNg.s:107343  .debug_str:00000000000061a0 .LASF3704
     /tmp/cc3zLDNg.s:124071  .debug_str:0000000000049852 .LASF3705
     /tmp/cc3zLDNg.s:110535  .debug_str:0000000000012bba .LASF3706
     /tmp/cc3zLDNg.s:123291  .debug_str:0000000000046616 .LASF3707
     /tmp/cc3zLDNg.s:111603  .debug_str:0000000000016fe1 .LASF3708
     /tmp/cc3zLDNg.s:115727  .debug_str:0000000000027aa9 .LASF3709
     /tmp/cc3zLDNg.s:109135  .debug_str:000000000000dbf6 .LASF3710
     /tmp/cc3zLDNg.s:115877  .debug_str:00000000000283a5 .LASF3711
     /tmp/cc3zLDNg.s:106137  .debug_str:0000000000001165 .LASF3712
     /tmp/cc3zLDNg.s:119753  .debug_str:000000000003807d .LASF3713
     /tmp/cc3zLDNg.s:109179  .debug_str:000000000000dec5 .LASF3714
     /tmp/cc3zLDNg.s:119355  .debug_str:00000000000364fc .LASF3715
     /tmp/cc3zLDNg.s:110551  .debug_str:0000000000012cfd .LASF3716
     /tmp/cc3zLDNg.s:111061  .debug_str:0000000000014e95 .LASF3717
     /tmp/cc3zLDNg.s:118889  .debug_str:00000000000345a9 .LASF3718
     /tmp/cc3zLDNg.s:118873  .debug_str:00000000000344a2 .LASF3719
     /tmp/cc3zLDNg.s:119723  .debug_str:0000000000037e4d .LASF3720
     /tmp/cc3zLDNg.s:107583  .debug_str:000000000000731e .LASF3721
     /tmp/cc3zLDNg.s:107951  .debug_str:0000000000008b00 .LASF3722
     /tmp/cc3zLDNg.s:107875  .debug_str:00000000000085b0 .LASF3723
     /tmp/cc3zLDNg.s:110769  .debug_str:0000000000013c16 .LASF3724
     /tmp/cc3zLDNg.s:122971  .debug_str:00000000000451b5 .LASF3725
     /tmp/cc3zLDNg.s:110845  .debug_str:00000000000140ee .LASF3726
     /tmp/cc3zLDNg.s:125765  .debug_str:00000000000508e8 .LASF3727
     /tmp/cc3zLDNg.s:113875  .debug_str:0000000000020424 .LASF3728
     /tmp/cc3zLDNg.s:112987  .debug_str:000000000001c7da .LASF3729
     /tmp/cc3zLDNg.s:113487  .debug_str:000000000001e8b1 .LASF3730
     /tmp/cc3zLDNg.s:118851  .debug_str:0000000000034328 .LASF3731
     /tmp/cc3zLDNg.s:114663  .debug_str:0000000000023919 .LASF3732
     /tmp/cc3zLDNg.s:110459  .debug_str:0000000000012765 .LASF3733
     /tmp/cc3zLDNg.s:108285  .debug_str:000000000000a1e5 .LASF3734
     /tmp/cc3zLDNg.s:116075  .debug_str:000000000002906a .LASF3735
     /tmp/cc3zLDNg.s:106183  .debug_str:0000000000001457 .LASF3736
     /tmp/cc3zLDNg.s:106231  .debug_str:0000000000001886 .LASF3737
     /tmp/cc3zLDNg.s:119319  .debug_str:0000000000036261 .LASF3738
     /tmp/cc3zLDNg.s:123843  .debug_str:000000000004891b .LASF3739
     /tmp/cc3zLDNg.s:117437  .debug_str:000000000002e65d .LASF3740
     /tmp/cc3zLDNg.s:110851  .debug_str:000000000001412b .LASF3741
     /tmp/cc3zLDNg.s:110345  .debug_str:0000000000011f86 .LASF3742
     /tmp/cc3zLDNg.s:109603  .debug_str:000000000000f4ec .LASF3743
     /tmp/cc3zLDNg.s:119087  .debug_str:00000000000352f4 .LASF3744
     /tmp/cc3zLDNg.s:118341  .debug_str:0000000000032184 .LASF3745
     /tmp/cc3zLDNg.s:107461  .debug_str:00000000000069f1 .LASF3746
     /tmp/cc3zLDNg.s:117723  .debug_str:000000000002f972 .LASF3747
     /tmp/cc3zLDNg.s:119099  .debug_str:0000000000035384 .LASF3748
     /tmp/cc3zLDNg.s:121637  .debug_str:000000000003f5e2 .LASF3749
     /tmp/cc3zLDNg.s:114349  .debug_str:0000000000022461 .LASF3750
     /tmp/cc3zLDNg.s:119005  .debug_str:0000000000034daa .LASF3752
     /tmp/cc3zLDNg.s:122735  .debug_str:00000000000442d1 .LASF3753
     /tmp/cc3zLDNg.s:122125  .debug_str:00000000000414a4 .LASF3754
     /tmp/cc3zLDNg.s:118069  .debug_str:00000000000310e4 .LASF3755
     /tmp/cc3zLDNg.s:117683  .debug_str:000000000002f6a5 .LASF3756
     /tmp/cc3zLDNg.s:117947  .debug_str:00000000000308e2 .LASF3757
     /tmp/cc3zLDNg.s:115619  .debug_str:00000000000272fb .LASF3758
     /tmp/cc3zLDNg.s:121641  .debug_str:000000000003f642 .LASF3759
     /tmp/cc3zLDNg.s:106979  .debug_str:0000000000004b3f .LASF3760
     /tmp/cc3zLDNg.s:124921  .debug_str:000000000004d094 .LASF3761
     /tmp/cc3zLDNg.s:115239  .debug_str:0000000000025e48 .LASF3762
     /tmp/cc3zLDNg.s:112797  .debug_str:000000000001bc6d .LASF3763
     /tmp/cc3zLDNg.s:114979  .debug_str:0000000000024e04 .LASF3764
     /tmp/cc3zLDNg.s:125651  .debug_str:00000000000501d6 .LASF3765
     /tmp/cc3zLDNg.s:124177  .debug_str:0000000000049f24 .LASF3766
     /tmp/cc3zLDNg.s:113619  .debug_str:000000000001f1b3 .LASF3767
     /tmp/cc3zLDNg.s:121159  .debug_str:000000000003d5e3 .LASF3768
     /tmp/cc3zLDNg.s:125129  .debug_str:000000000004ddfe .LASF3769
     /tmp/cc3zLDNg.s:110527  .debug_str:0000000000012b26 .LASF3770
     /tmp/cc3zLDNg.s:120925  .debug_str:000000000003c5ef .LASF3771
     /tmp/cc3zLDNg.s:115639  .debug_str:0000000000027424 .LASF3772
     /tmp/cc3zLDNg.s:116497  .debug_str:000000000002acbb .LASF3773
     /tmp/cc3zLDNg.s:106607  .debug_str:0000000000003211 .LASF3774
     /tmp/cc3zLDNg.s:113467  .debug_str:000000000001e75c .LASF3775
     /tmp/cc3zLDNg.s:118639  .debug_str:0000000000033499 .LASF3776
     /tmp/cc3zLDNg.s:110869  .debug_str:0000000000014266 .LASF3777
     /tmp/cc3zLDNg.s:107039  .debug_str:0000000000004f33 .LASF3778
     /tmp/cc3zLDNg.s:118335  .debug_str:0000000000032112 .LASF3779
     /tmp/cc3zLDNg.s:111573  .debug_str:0000000000016d86 .LASF3780
     /tmp/cc3zLDNg.s:110175  .debug_str:00000000000114f0 .LASF3781
     /tmp/cc3zLDNg.s:119111  .debug_str:0000000000035455 .LASF3782
     /tmp/cc3zLDNg.s:107287  .debug_str:0000000000005e7b .LASF3783
     /tmp/cc3zLDNg.s:123775  .debug_str:0000000000048456 .LASF3784
     /tmp/cc3zLDNg.s:124571  .debug_str:000000000004b8ea .LASF3785
     /tmp/cc3zLDNg.s:110805  .debug_str:0000000000013e6e .LASF3786
     /tmp/cc3zLDNg.s:121525  .debug_str:000000000003edd3 .LASF3787
     /tmp/cc3zLDNg.s:116481  .debug_str:000000000002abae .LASF3788
     /tmp/cc3zLDNg.s:116669  .debug_str:000000000002b78a .LASF3789
     /tmp/cc3zLDNg.s:125511  .debug_str:000000000004f84d .LASF3790
     /tmp/cc3zLDNg.s:120893  .debug_str:000000000003c3de .LASF3791
     /tmp/cc3zLDNg.s:109955  .debug_str:000000000001096b .LASF3792
     /tmp/cc3zLDNg.s:125501  .debug_str:000000000004f776 .LASF3793
     /tmp/cc3zLDNg.s:122415  .debug_str:0000000000042929 .LASF3794
     /tmp/cc3zLDNg.s:106275  .debug_str:0000000000001bb9 .LASF3795
     /tmp/cc3zLDNg.s:113835  .debug_str:0000000000020169 .LASF3796
     /tmp/cc3zLDNg.s:109595  .debug_str:000000000000f453 .LASF3797
     /tmp/cc3zLDNg.s:111123  .debug_str:00000000000151e3 .LASF3798
     /tmp/cc3zLDNg.s:106791  .debug_str:0000000000003e11 .LASF3799
     /tmp/cc3zLDNg.s:124087  .debug_str:0000000000049985 .LASF3800
     /tmp/cc3zLDNg.s:117759  .debug_str:000000000002fc14 .LASF3801
     /tmp/cc3zLDNg.s:112577  .debug_str:000000000001af5a .LASF3802
     /tmp/cc3zLDNg.s:124527  .debug_str:000000000004b5e4 .LASF3803
     /tmp/cc3zLDNg.s:125541  .debug_str:000000000004fa7c .LASF3804
     /tmp/cc3zLDNg.s:116875  .debug_str:000000000002c4a3 .LASF3805
     /tmp/cc3zLDNg.s:114471  .debug_str:0000000000022c39 .LASF3806
     /tmp/cc3zLDNg.s:124627  .debug_str:000000000004bc95 .LASF3807
     /tmp/cc3zLDNg.s:124729  .debug_str:000000000004c2ef .LASF3808
     /tmp/cc3zLDNg.s:125849  .debug_str:0000000000050e43 .LASF3809
     /tmp/cc3zLDNg.s:117185  .debug_str:000000000002d796 .LASF3810
     /tmp/cc3zLDNg.s:118083  .debug_str:00000000000311b1 .LASF3811
     /tmp/cc3zLDNg.s:120203  .debug_str:0000000000039c25 .LASF3812
     /tmp/cc3zLDNg.s:106981  .debug_str:0000000000004b74 .LASF3813
     /tmp/cc3zLDNg.s:120483  .debug_str:000000000003aab8 .LASF3814
     /tmp/cc3zLDNg.s:122307  .debug_str:0000000000041ff0 .LASF3815
     /tmp/cc3zLDNg.s:125185  .debug_str:000000000004e183 .LASF3816
     /tmp/cc3zLDNg.s:118165  .debug_str:000000000003168e .LASF3817
     /tmp/cc3zLDNg.s:125547  .debug_str:000000000004fadc .LASF3818
     /tmp/cc3zLDNg.s:123397  .debug_str:0000000000046c45 .LASF3819
     /tmp/cc3zLDNg.s:122635  .debug_str:0000000000043b28 .LASF3820
     /tmp/cc3zLDNg.s:118455  .debug_str:0000000000032940 .LASF3821
     /tmp/cc3zLDNg.s:109359  .debug_str:000000000000e870 .LASF3822
     /tmp/cc3zLDNg.s:120763  .debug_str:000000000003bb0a .LASF3823
     /tmp/cc3zLDNg.s:116763  .debug_str:000000000002bd30 .LASF3824
     /tmp/cc3zLDNg.s:116729  .debug_str:000000000002bb33 .LASF3825
     /tmp/cc3zLDNg.s:118433  .debug_str:0000000000032754 .LASF3826
     /tmp/cc3zLDNg.s:107781  .debug_str:0000000000007f77 .LASF3827
     /tmp/cc3zLDNg.s:113895  .debug_str:0000000000020562 .LASF3828
     /tmp/cc3zLDNg.s:107025  .debug_str:0000000000004e77 .LASF3829
     /tmp/cc3zLDNg.s:120729  .debug_str:000000000003b8b9 .LASF3830
     /tmp/cc3zLDNg.s:125633  .debug_str:000000000005008a .LASF3831
     /tmp/cc3zLDNg.s:120391  .debug_str:000000000003a5f9 .LASF3832
     /tmp/cc3zLDNg.s:118353  .debug_str:0000000000032221 .LASF3833
     /tmp/cc3zLDNg.s:112229  .debug_str:00000000000197db .LASF3834
     /tmp/cc3zLDNg.s:114473  .debug_str:0000000000022c81 .LASF3835
     /tmp/cc3zLDNg.s:119825  .debug_str:00000000000384e0 .LASF3836
     /tmp/cc3zLDNg.s:120655  .debug_str:000000000003b443 .LASF3837
     /tmp/cc3zLDNg.s:106817  .debug_str:0000000000004026 .LASF3838
     /tmp/cc3zLDNg.s:122947  .debug_str:0000000000044ff3 .LASF3839
     /tmp/cc3zLDNg.s:116449  .debug_str:000000000002a98b .LASF3840
     /tmp/cc3zLDNg.s:116283  .debug_str:0000000000029f72 .LASF3841
     /tmp/cc3zLDNg.s:124119  .debug_str:0000000000049b75 .LASF3842
     /tmp/cc3zLDNg.s:125725  .debug_str:00000000000506ac .LASF3843
     /tmp/cc3zLDNg.s:108781  .debug_str:000000000000c4cf .LASF3844
     /tmp/cc3zLDNg.s:124573  .debug_str:000000000004b8fc .LASF3845
     /tmp/cc3zLDNg.s:117073  .debug_str:000000000002d11c .LASF3846
     /tmp/cc3zLDNg.s:125415  .debug_str:000000000004f0a0 .LASF3847
     /tmp/cc3zLDNg.s:118199  .debug_str:0000000000031935 .LASF3848
     /tmp/cc3zLDNg.s:125983  .debug_str:000000000005170d .LASF3849
     /tmp/cc3zLDNg.s:113083  .debug_str:000000000001ce3a .LASF3850
     /tmp/cc3zLDNg.s:109749  .debug_str:000000000000fd4e .LASF3851
     /tmp/cc3zLDNg.s:109233  .debug_str:000000000000e134 .LASF3852
     /tmp/cc3zLDNg.s:111213  .debug_str:00000000000156f4 .LASF3853
     /tmp/cc3zLDNg.s:111009  .debug_str:0000000000014b0f .LASF3854
     /tmp/cc3zLDNg.s:114265  .debug_str:0000000000021e99 .LASF3855
     /tmp/cc3zLDNg.s:114545  .debug_str:0000000000023138 .LASF3856
     /tmp/cc3zLDNg.s:105951  .debug_str:000000000000057a .LASF3857
     /tmp/cc3zLDNg.s:116429  .debug_str:000000000002a87d .LASF3858
     /tmp/cc3zLDNg.s:123691  .debug_str:0000000000047f66 .LASF3859
     /tmp/cc3zLDNg.s:123137  .debug_str:0000000000045c38 .LASF3860
     /tmp/cc3zLDNg.s:116841  .debug_str:000000000002c1f0 .LASF3861
     /tmp/cc3zLDNg.s:121393  .debug_str:000000000003e548 .LASF3862
     /tmp/cc3zLDNg.s:119677  .debug_str:0000000000037b2d .LASF3863
     /tmp/cc3zLDNg.s:115779  .debug_str:0000000000027de2 .LASF3864
     /tmp/cc3zLDNg.s:119839  .debug_str:00000000000385f9 .LASF3865
     /tmp/cc3zLDNg.s:122609  .debug_str:0000000000043973 .LASF3866
     /tmp/cc3zLDNg.s:108137  .debug_str:0000000000009774 .LASF3867
     /tmp/cc3zLDNg.s:106805  .debug_str:0000000000003f24 .LASF3868
     /tmp/cc3zLDNg.s:124281  .debug_str:000000000004a5c9 .LASF3869
     /tmp/cc3zLDNg.s:111793  .debug_str:0000000000017c35 .LASF3870
     /tmp/cc3zLDNg.s:123187  .debug_str:0000000000045f9a .LASF3871
     /tmp/cc3zLDNg.s:120689  .debug_str:000000000003b61f .LASF3872
     /tmp/cc3zLDNg.s:111775  .debug_str:0000000000017b02 .LASF3873
     /tmp/cc3zLDNg.s:120453  .debug_str:000000000003a8d1 .LASF3874
     /tmp/cc3zLDNg.s:112799  .debug_str:000000000001bc90 .LASF3875
     /tmp/cc3zLDNg.s:108341  .debug_str:000000000000a5c4 .LASF3876
     /tmp/cc3zLDNg.s:109181  .debug_str:000000000000dee4 .LASF3877
     /tmp/cc3zLDNg.s:122987  .debug_str:00000000000452bf .LASF3878
     /tmp/cc3zLDNg.s:121705  .debug_str:000000000003fa86 .LASF3879
     /tmp/cc3zLDNg.s:107277  .debug_str:0000000000005dea .LASF3880
     /tmp/cc3zLDNg.s:118443  .debug_str:0000000000032825 .LASF3881
     /tmp/cc3zLDNg.s:125773  .debug_str:0000000000050963 .LASF3882
     /tmp/cc3zLDNg.s:115985  .debug_str:0000000000028b0f .LASF3883
     /tmp/cc3zLDNg.s:118041  .debug_str:0000000000030ef3 .LASF3884
     /tmp/cc3zLDNg.s:117783  .debug_str:000000000002fdc1 .LASF3885
     /tmp/cc3zLDNg.s:120479  .debug_str:000000000003aa80 .LASF3886
     /tmp/cc3zLDNg.s:119535  .debug_str:000000000003728f .LASF3887
     /tmp/cc3zLDNg.s:122619  .debug_str:0000000000043a20 .LASF3888
     /tmp/cc3zLDNg.s:110301  .debug_str:0000000000011cc4 .LASF3889
     /tmp/cc3zLDNg.s:111135  .debug_str:0000000000015271 .LASF3890
     /tmp/cc3zLDNg.s:109833  .debug_str:0000000000010323 .LASF3891
     /tmp/cc3zLDNg.s:109049  .debug_str:000000000000d6f2 .LASF3892
     /tmp/cc3zLDNg.s:124133  .debug_str:0000000000049c6f .LASF3893
     /tmp/cc3zLDNg.s:109333  .debug_str:000000000000e6d1 .LASF3894
     /tmp/cc3zLDNg.s:110941  .debug_str:00000000000146c1 .LASF3895
     /tmp/cc3zLDNg.s:120845  .debug_str:000000000003c0b7 .LASF3896
     /tmp/cc3zLDNg.s:114769  .debug_str:0000000000023fc2 .LASF3897
     /tmp/cc3zLDNg.s:122943  .debug_str:0000000000044fbc .LASF3898
     /tmp/cc3zLDNg.s:118789  .debug_str:0000000000033f50 .LASF3899
     /tmp/cc3zLDNg.s:115021  .debug_str:00000000000250fd .LASF3900
     /tmp/cc3zLDNg.s:118013  .debug_str:0000000000030cf3 .LASF3901
     /tmp/cc3zLDNg.s:111063  .debug_str:0000000000014eb5 .LASF3902
     /tmp/cc3zLDNg.s:114765  .debug_str:0000000000023f99 .LASF3903
     /tmp/cc3zLDNg.s:123875  .debug_str:0000000000048acd .LASF3904
     /tmp/cc3zLDNg.s:117695  .debug_str:000000000002f792 .LASF3905
     /tmp/cc3zLDNg.s:109335  .debug_str:000000000000e6ee .LASF3906
     /tmp/cc3zLDNg.s:126013  .debug_str:000000000005192b .LASF3907
     /tmp/cc3zLDNg.s:111829  .debug_str:0000000000017f07 .LASF3908
     /tmp/cc3zLDNg.s:117959  .debug_str:00000000000309b7 .LASF3909
     /tmp/cc3zLDNg.s:110513  .debug_str:0000000000012a6d .LASF3910
     /tmp/cc3zLDNg.s:110033  .debug_str:0000000000010d8d .LASF3911
     /tmp/cc3zLDNg.s:107625  .debug_str:00000000000075c9 .LASF3912
     /tmp/cc3zLDNg.s:118115  .debug_str:0000000000031367 .LASF3913
     /tmp/cc3zLDNg.s:116955  .debug_str:000000000002c9ab .LASF3914
     /tmp/cc3zLDNg.s:125729  .debug_str:00000000000506d7 .LASF3915
     /tmp/cc3zLDNg.s:125197  .debug_str:000000000004e21a .LASF3916
     /tmp/cc3zLDNg.s:123637  .debug_str:0000000000047c2e .LASF3917
     /tmp/cc3zLDNg.s:118435  .debug_str:000000000003276b .LASF3918
     /tmp/cc3zLDNg.s:113473  .debug_str:000000000001e7e1 .LASF3919
     /tmp/cc3zLDNg.s:109765  .debug_str:000000000000fe8f .LASF3920
     /tmp/cc3zLDNg.s:121273  .debug_str:000000000003ddc7 .LASF3921
     /tmp/cc3zLDNg.s:113865  .debug_str:0000000000020389 .LASF3922
     /tmp/cc3zLDNg.s:114925  .debug_str:0000000000024a64 .LASF3923
     /tmp/cc3zLDNg.s:113317  .debug_str:000000000001dd48 .LASF3924
     /tmp/cc3zLDNg.s:115011  .debug_str:0000000000025009 .LASF3925
     /tmp/cc3zLDNg.s:115873  .debug_str:0000000000028371 .LASF3926
     /tmp/cc3zLDNg.s:121269  .debug_str:000000000003dd9c .LASF3927
     /tmp/cc3zLDNg.s:118691  .debug_str:000000000003386c .LASF3928
     /tmp/cc3zLDNg.s:124379  .debug_str:000000000004acb4 .LASF3929
     /tmp/cc3zLDNg.s:120999  .debug_str:000000000003cbac .LASF3930
     /tmp/cc3zLDNg.s:115063  .debug_str:00000000000253e8 .LASF3931
     /tmp/cc3zLDNg.s:111141  .debug_str:00000000000152ba .LASF3932
     /tmp/cc3zLDNg.s:108909  .debug_str:000000000000cd31 .LASF3933
     /tmp/cc3zLDNg.s:118877  .debug_str:00000000000344f0 .LASF3934
     /tmp/cc3zLDNg.s:118331  .debug_str:00000000000320c6 .LASF3935
     /tmp/cc3zLDNg.s:117945  .debug_str:00000000000308d3 .LASF3936
     /tmp/cc3zLDNg.s:116467  .debug_str:000000000002aabb .LASF3937
     /tmp/cc3zLDNg.s:116067  .debug_str:0000000000029013 .LASF3938
     /tmp/cc3zLDNg.s:110585  .debug_str:0000000000012f6f .LASF3939
     /tmp/cc3zLDNg.s:115417  .debug_str:00000000000267ae .LASF3940
     /tmp/cc3zLDNg.s:120665  .debug_str:000000000003b4da .LASF3941
     /tmp/cc3zLDNg.s:108625  .debug_str:000000000000b99f .LASF3942
     /tmp/cc3zLDNg.s:115235  .debug_str:0000000000025e1d .LASF3943
     /tmp/cc3zLDNg.s:118227  .debug_str:0000000000031ad0 .LASF3944
     /tmp/cc3zLDNg.s:123023  .debug_str:00000000000454d4 .LASF3945
     /tmp/cc3zLDNg.s:123707  .debug_str:0000000000048040 .LASF3946
     /tmp/cc3zLDNg.s:111119  .debug_str:00000000000151b4 .LASF3947
     /tmp/cc3zLDNg.s:119185  .debug_str:00000000000358bf .LASF3948
     /tmp/cc3zLDNg.s:122551  .debug_str:00000000000432e3 .LASF3949
     /tmp/cc3zLDNg.s:112057  .debug_str:0000000000018e5b .LASF3950
     /tmp/cc3zLDNg.s:112719  .debug_str:000000000001b82c .LASF3951
     /tmp/cc3zLDNg.s:112049  .debug_str:0000000000018df0 .LASF3952
     /tmp/cc3zLDNg.s:115075  .debug_str:000000000002547e .LASF3953
     /tmp/cc3zLDNg.s:122127  .debug_str:00000000000414c0 .LASF3954
     /tmp/cc3zLDNg.s:119709  .debug_str:0000000000037d78 .LASF3955
     /tmp/cc3zLDNg.s:106053  .debug_str:0000000000000be7 .LASF3956
     /tmp/cc3zLDNg.s:124243  .debug_str:000000000004a37e .LASF3957
     /tmp/cc3zLDNg.s:117787  .debug_str:000000000002fe1d .LASF3958
     /tmp/cc3zLDNg.s:109993  .debug_str:0000000000010b03 .LASF3959
     /tmp/cc3zLDNg.s:107387  .debug_str:00000000000064da .LASF3960
     /tmp/cc3zLDNg.s:123209  .debug_str:00000000000460b4 .LASF3961
     /tmp/cc3zLDNg.s:112339  .debug_str:000000000001a03a .LASF3962
     /tmp/cc3zLDNg.s:108221  .debug_str:0000000000009dd9 .LASF3963
     /tmp/cc3zLDNg.s:124347  .debug_str:000000000004aa4a .LASF3964
     /tmp/cc3zLDNg.s:111563  .debug_str:0000000000016cd7 .LASF3965
     /tmp/cc3zLDNg.s:125053  .debug_str:000000000004d92b .LASF3966
     /tmp/cc3zLDNg.s:114843  .debug_str:000000000002453f .LASF3967
     /tmp/cc3zLDNg.s:124287  .debug_str:000000000004a62b .LASF3968
     /tmp/cc3zLDNg.s:123125  .debug_str:0000000000045b58 .LASF3969
     /tmp/cc3zLDNg.s:114665  .debug_str:000000000002393e .LASF3970
     /tmp/cc3zLDNg.s:119283  .debug_str:0000000000036063 .LASF3971
     /tmp/cc3zLDNg.s:109349  .debug_str:000000000000e7aa .LASF3972
     /tmp/cc3zLDNg.s:117019  .debug_str:000000000002ccd0 .LASF3973
     /tmp/cc3zLDNg.s:112309  .debug_str:0000000000019dcb .LASF3974
     /tmp/cc3zLDNg.s:122431  .debug_str:0000000000042ad9 .LASF3975
     /tmp/cc3zLDNg.s:119247  .debug_str:0000000000035cfc .LASF3976
     /tmp/cc3zLDNg.s:116867  .debug_str:000000000002c377 .LASF3977
     /tmp/cc3zLDNg.s:106273  .debug_str:0000000000001ba1 .LASF3978
     /tmp/cc3zLDNg.s:108687  .debug_str:000000000000be60 .LASF3979
     /tmp/cc3zLDNg.s:117805  .debug_str:000000000002ff48 .LASF3980
     /tmp/cc3zLDNg.s:123965  .debug_str:000000000004911e .LASF3981
     /tmp/cc3zLDNg.s:119173  .debug_str:0000000000035822 .LASF3982
     /tmp/cc3zLDNg.s:112177  .debug_str:0000000000019442 .LASF3983
     /tmp/cc3zLDNg.s:106087  .debug_str:0000000000000e0e .LASF3984
     /tmp/cc3zLDNg.s:124219  .debug_str:000000000004a20b .LASF3985
     /tmp/cc3zLDNg.s:124793  .debug_str:000000000004c786 .LASF3986
     /tmp/cc3zLDNg.s:110091  .debug_str:0000000000011017 .LASF3987
     /tmp/cc3zLDNg.s:119521  .debug_str:0000000000037175 .LASF3988
     /tmp/cc3zLDNg.s:118589  .debug_str:0000000000033111 .LASF3989
     /tmp/cc3zLDNg.s:120677  .debug_str:000000000003b580 .LASF3990
     /tmp/cc3zLDNg.s:110441  .debug_str:000000000001260c .LASF3991
     /tmp/cc3zLDNg.s:110093  .debug_str:0000000000011027 .LASF3992
     /tmp/cc3zLDNg.s:107983  .debug_str:0000000000008d3a .LASF3993
     /tmp/cc3zLDNg.s:113085  .debug_str:000000000001ce51 .LASF3994
     /tmp/cc3zLDNg.s:114655  .debug_str:0000000000023895 .LASF3995
     /tmp/cc3zLDNg.s:112861  .debug_str:000000000001c088 .LASF3996
     /tmp/cc3zLDNg.s:114729  .debug_str:0000000000023d0a .LASF3997
     /tmp/cc3zLDNg.s:119745  .debug_str:0000000000037ffa .LASF3998
     /tmp/cc3zLDNg.s:123287  .debug_str:00000000000465e8 .LASF3999
     /tmp/cc3zLDNg.s:125801  .debug_str:0000000000050bb2 .LASF4000
     /tmp/cc3zLDNg.s:118349  .debug_str:00000000000321f1 .LASF4001
     /tmp/cc3zLDNg.s:115437  .debug_str:0000000000026918 .LASF4002
     /tmp/cc3zLDNg.s:122449  .debug_str:0000000000042c6b .LASF4003
     /tmp/cc3zLDNg.s:121377  .debug_str:000000000003e423 .LASF4004
     /tmp/cc3zLDNg.s:115749  .debug_str:0000000000027c2c .LASF4005
     /tmp/cc3zLDNg.s:113849  .debug_str:000000000002029e .LASF4006
     /tmp/cc3zLDNg.s:111405  .debug_str:00000000000163f0 .LASF4007
     /tmp/cc3zLDNg.s:125131  .debug_str:000000000004de23 .LASF4008
     /tmp/cc3zLDNg.s:119227  .debug_str:0000000000035bbe .LASF4009
     /tmp/cc3zLDNg.s:118485  .debug_str:0000000000032b1d .LASF4010
     /tmp/cc3zLDNg.s:111551  .debug_str:0000000000016c7b .LASF4011
     /tmp/cc3zLDNg.s:107587  .debug_str:0000000000007381 .LASF4012
     /tmp/cc3zLDNg.s:113107  .debug_str:000000000001cf89 .LASF4013
     /tmp/cc3zLDNg.s:114847  .debug_str:000000000002456a .LASF4014
     /tmp/cc3zLDNg.s:107717  .debug_str:0000000000007b9d .LASF4015
     /tmp/cc3zLDNg.s:111763  .debug_str:0000000000017a23 .LASF4016
     /tmp/cc3zLDNg.s:121713  .debug_str:000000000003fae8 .LASF4017
     /tmp/cc3zLDNg.s:113885  .debug_str:00000000000204d9 .LASF4018
     /tmp/cc3zLDNg.s:114691  .debug_str:0000000000023ade .LASF4019
     /tmp/cc3zLDNg.s:121521  .debug_str:000000000003eda3 .LASF4020
     /tmp/cc3zLDNg.s:118047  .debug_str:0000000000030f53 .LASF4021
     /tmp/cc3zLDNg.s:116889  .debug_str:000000000002c579 .LASF4022
     /tmp/cc3zLDNg.s:121165  .debug_str:000000000003d652 .LASF4023
     /tmp/cc3zLDNg.s:123985  .debug_str:000000000004923e .LASF4024
     /tmp/cc3zLDNg.s:115591  .debug_str:0000000000027145 .LASF4025
     /tmp/cc3zLDNg.s:117347  .debug_str:000000000002e158 .LASF4026
     /tmp/cc3zLDNg.s:123479  .debug_str:000000000004720e .LASF4027
     /tmp/cc3zLDNg.s:115561  .debug_str:0000000000026fa8 .LASF4028
     /tmp/cc3zLDNg.s:125323  .debug_str:000000000004eb69 .LASF4029
     /tmp/cc3zLDNg.s:108941  .debug_str:000000000000cfb8 .LASF4030
     /tmp/cc3zLDNg.s:114761  .debug_str:0000000000023f76 .LASF4031
     /tmp/cc3zLDNg.s:113275  .debug_str:000000000001daa5 .LASF4032
     /tmp/cc3zLDNg.s:121355  .debug_str:000000000003e2c9 .LASF4033
     /tmp/cc3zLDNg.s:125603  .debug_str:000000000004fe60 .LASF4034
     /tmp/cc3zLDNg.s:113803  .debug_str:000000000001ff16 .LASF4035
     /tmp/cc3zLDNg.s:113335  .debug_str:000000000001de6b .LASF4036
     /tmp/cc3zLDNg.s:121037  .debug_str:000000000003cdda .LASF4037
     /tmp/cc3zLDNg.s:122643  .debug_str:0000000000043baa .LASF4038
     /tmp/cc3zLDNg.s:125687  .debug_str:00000000000503fd .LASF4039
     /tmp/cc3zLDNg.s:125805  .debug_str:0000000000050bdf .LASF4040
     /tmp/cc3zLDNg.s:108993  .debug_str:000000000000d2b6 .LASF4041
     /tmp/cc3zLDNg.s:123333  .debug_str:00000000000468b9 .LASF4042
     /tmp/cc3zLDNg.s:122301  .debug_str:0000000000041fa7 .LASF4043
     /tmp/cc3zLDNg.s:106337  .debug_str:000000000000202d .LASF4044
     /tmp/cc3zLDNg.s:107389  .debug_str:00000000000064e6 .LASF4045
     /tmp/cc3zLDNg.s:108517  .debug_str:000000000000b1ee .LASF4046
     /tmp/cc3zLDNg.s:118947  .debug_str:0000000000034a2d .LASF4047
     /tmp/cc3zLDNg.s:116081  .debug_str:00000000000290e9 .LASF4048
     /tmp/cc3zLDNg.s:117107  .debug_str:000000000002d2fe .LASF4049
     /tmp/cc3zLDNg.s:124273  .debug_str:000000000004a543 .LASF4050
     /tmp/cc3zLDNg.s:123345  .debug_str:000000000004695c .LASF4051
     /tmp/cc3zLDNg.s:113791  .debug_str:000000000001fe48 .LASF4052
     /tmp/cc3zLDNg.s:113185  .debug_str:000000000001d524 .LASF4053
     /tmp/cc3zLDNg.s:116887  .debug_str:000000000002c567 .LASF4054
     /tmp/cc3zLDNg.s:124435  .debug_str:000000000004b05d .LASF4055
     /tmp/cc3zLDNg.s:106405  .debug_str:0000000000002471 .LASF4056
     /tmp/cc3zLDNg.s:119307  .debug_str:000000000003618b .LASF4057
     /tmp/cc3zLDNg.s:123863  .debug_str:0000000000048a68 .LASF4058
     /tmp/cc3zLDNg.s:113273  .debug_str:000000000001da96 .LASF4059
     /tmp/cc3zLDNg.s:123131  .debug_str:0000000000045be5 .LASF4060
     /tmp/cc3zLDNg.s:120197  .debug_str:0000000000039be6 .LASF4061
     /tmp/cc3zLDNg.s:118967  .debug_str:0000000000034b36 .LASF4062
     /tmp/cc3zLDNg.s:113517  .debug_str:000000000001eaf7 .LASF4063
     /tmp/cc3zLDNg.s:113593  .debug_str:000000000001f03e .LASF4064
     /tmp/cc3zLDNg.s:114543  .debug_str:0000000000023129 .LASF4065
     /tmp/cc3zLDNg.s:119751  .debug_str:000000000003806c .LASF4066
     /tmp/cc3zLDNg.s:112159  .debug_str:00000000000193af .LASF4067
     /tmp/cc3zLDNg.s:120397  .debug_str:000000000003a646 .LASF4068
     /tmp/cc3zLDNg.s:114297  .debug_str:00000000000220e0 .LASF4069
     /tmp/cc3zLDNg.s:117209  .debug_str:000000000002d8de .LASF4070
     /tmp/cc3zLDNg.s:106287  .debug_str:0000000000001cb9 .LASF4071
     /tmp/cc3zLDNg.s:118397  .debug_str:0000000000032506 .LASF4072
     /tmp/cc3zLDNg.s:119267  .debug_str:0000000000035f5a .LASF4073
     /tmp/cc3zLDNg.s:119023  .debug_str:0000000000034eee .LASF4074
     /tmp/cc3zLDNg.s:125027  .debug_str:000000000004d759 .LASF4075
     /tmp/cc3zLDNg.s:110171  .debug_str:00000000000114bf .LASF4076
     /tmp/cc3zLDNg.s:106197  .debug_str:0000000000001537 .LASF4077
     /tmp/cc3zLDNg.s:108593  .debug_str:000000000000b7be .LASF4078
     /tmp/cc3zLDNg.s:115635  .debug_str:00000000000273f9 .LASF4079
     /tmp/cc3zLDNg.s:112831  .debug_str:000000000001bec3 .LASF4080
     /tmp/cc3zLDNg.s:111221  .debug_str:000000000001579d .LASF4081
     /tmp/cc3zLDNg.s:110473  .debug_str:0000000000012846 .LASF4082
     /tmp/cc3zLDNg.s:106259  .debug_str:0000000000001a81 .LASF4083
     /tmp/cc3zLDNg.s:107445  .debug_str:0000000000006887 .LASF4084
     /tmp/cc3zLDNg.s:117717  .debug_str:000000000002f924 .LASF4085
     /tmp/cc3zLDNg.s:106769  .debug_str:0000000000003cb2 .LASF4086
     /tmp/cc3zLDNg.s:123953  .debug_str:000000000004905c .LASF4087
     /tmp/cc3zLDNg.s:106581  .debug_str:00000000000030af .LASF4088
     /tmp/cc3zLDNg.s:114467  .debug_str:0000000000022bf6 .LASF4089
     /tmp/cc3zLDNg.s:125269  .debug_str:000000000004e714 .LASF4090
     /tmp/cc3zLDNg.s:116205  .debug_str:0000000000029985 .LASF4091
     /tmp/cc3zLDNg.s:116029  .debug_str:0000000000028db4 .LASF4092
     /tmp/cc3zLDNg.s:121257  .debug_str:000000000003dcc8 .LASF4093
     /tmp/cc3zLDNg.s:114261  .debug_str:0000000000021e73 .LASF4094
     /tmp/cc3zLDNg.s:108041  .debug_str:0000000000009123 .LASF4095
     /tmp/cc3zLDNg.s:112569  .debug_str:000000000001aecd .LASF4096
     /tmp/cc3zLDNg.s:115241  .debug_str:0000000000025e62 .LASF4097
     /tmp/cc3zLDNg.s:113319  .debug_str:000000000001dd5a .LASF4098
     /tmp/cc3zLDNg.s:110637  .debug_str:0000000000013321 .LASF4099
     /tmp/cc3zLDNg.s:115221  .debug_str:0000000000025d5e .LASF4100
     /tmp/cc3zLDNg.s:116457  .debug_str:000000000002aa22 .LASF4101
     /tmp/cc3zLDNg.s:125309  .debug_str:000000000004ea3e .LASF4102
     /tmp/cc3zLDNg.s:111095  .debug_str:00000000000150ad .LASF4103
     /tmp/cc3zLDNg.s:113331  .debug_str:000000000001de3b .LASF4104
     /tmp/cc3zLDNg.s:117965  .debug_str:0000000000030a23 .LASF4105
     /tmp/cc3zLDNg.s:117337  .debug_str:000000000002e0c4 .LASF4106
     /tmp/cc3zLDNg.s:120815  .debug_str:000000000003be87 .LASF4107
     /tmp/cc3zLDNg.s:109165  .debug_str:000000000000dde0 .LASF4108
     /tmp/cc3zLDNg.s:118031  .debug_str:0000000000030e45 .LASF4109
     /tmp/cc3zLDNg.s:113209  .debug_str:000000000001d6d1 .LASF4110
     /tmp/cc3zLDNg.s:111593  .debug_str:0000000000016f0f .LASF4111
     /tmp/cc3zLDNg.s:117637  .debug_str:000000000002f3ce .LASF4112
     /tmp/cc3zLDNg.s:121985  .debug_str:0000000000040bfc .LASF4113
     /tmp/cc3zLDNg.s:122761  .debug_str:0000000000044475 .LASF4114
     /tmp/cc3zLDNg.s:122143  .debug_str:00000000000415c0 .LASF4115
     /tmp/cc3zLDNg.s:116905  .debug_str:000000000002c665 .LASF4116
     /tmp/cc3zLDNg.s:120855  .debug_str:000000000003c12f .LASF4117
     /tmp/cc3zLDNg.s:107303  .debug_str:0000000000005f31 .LASF4118
     /tmp/cc3zLDNg.s:115079  .debug_str:00000000000254a2 .LASF4119
     /tmp/cc3zLDNg.s:124905  .debug_str:000000000004cf7d .LASF4120
     /tmp/cc3zLDNg.s:122647  .debug_str:0000000000043c0d .LASF4121
     /tmp/cc3zLDNg.s:111521  .debug_str:0000000000016a54 .LASF4122
     /tmp/cc3zLDNg.s:106015  .debug_str:0000000000000962 .LASF4123
     /tmp/cc3zLDNg.s:108587  .debug_str:000000000000b74a .LASF4124
     /tmp/cc3zLDNg.s:114569  .debug_str:00000000000232d2 .LASF4125
     /tmp/cc3zLDNg.s:123711  .debug_str:0000000000048058 .LASF4126
     /tmp/cc3zLDNg.s:119221  .debug_str:0000000000035b3b .LASF4127
     /tmp/cc3zLDNg.s:107933  .debug_str:00000000000089f0 .LASF4128
     /tmp/cc3zLDNg.s:126077  .debug_str:0000000000051d7c .LASF4129
     /tmp/cc3zLDNg.s:112225  .debug_str:00000000000197b9 .LASF4130
     /tmp/cc3zLDNg.s:114361  .debug_str:00000000000225ac .LASF4131
     /tmp/cc3zLDNg.s:114155  .debug_str:00000000000217db .LASF4132
     /tmp/cc3zLDNg.s:119997  .debug_str:0000000000038f2f .LASF4133
     /tmp/cc3zLDNg.s:118535  .debug_str:0000000000032db6 .LASF4134
     /tmp/cc3zLDNg.s:121499  .debug_str:000000000003ebfc .LASF4135
     /tmp/cc3zLDNg.s:115507  .debug_str:0000000000026c33 .LASF4136
     /tmp/cc3zLDNg.s:113639  .debug_str:000000000001f377 .LASF4137
     /tmp/cc3zLDNg.s:117927  .debug_str:00000000000307ec .LASF4138
     /tmp/cc3zLDNg.s:117851  .debug_str:0000000000030241 .LASF4139
     /tmp/cc3zLDNg.s:124057  .debug_str:0000000000049701 .LASF4140
     /tmp/cc3zLDNg.s:106483  .debug_str:00000000000029b7 .LASF4141
     /tmp/cc3zLDNg.s:123029  .debug_str:0000000000045530 .LASF4142
     /tmp/cc3zLDNg.s:122101  .debug_str:000000000004133e .LASF4143
     /tmp/cc3zLDNg.s:118255  .debug_str:0000000000031ccc .LASF4144
     /tmp/cc3zLDNg.s:117823  .debug_str:000000000003001b .LASF4145
     /tmp/cc3zLDNg.s:107385  .debug_str:00000000000064bf .LASF4146
     /tmp/cc3zLDNg.s:125409  .debug_str:000000000004eff8 .LASF4147
     /tmp/cc3zLDNg.s:115199  .debug_str:0000000000025bfb .LASF4148
     /tmp/cc3zLDNg.s:108771  .debug_str:000000000000c41a .LASF4149
     /tmp/cc3zLDNg.s:108423  .debug_str:000000000000ab98 .LASF4150
     /tmp/cc3zLDNg.s:112367  .debug_str:000000000001a219 .LASF4151
     /tmp/cc3zLDNg.s:118395  .debug_str:00000000000324f0 .LASF4152
     /tmp/cc3zLDNg.s:110709  .debug_str:0000000000013879 .LASF4153
     /tmp/cc3zLDNg.s:107843  .debug_str:0000000000008388 .LASF4154
     /tmp/cc3zLDNg.s:110649  .debug_str:00000000000133b6 .LASF4155
     /tmp/cc3zLDNg.s:125559  .debug_str:000000000004fbd1 .LASF4156
     /tmp/cc3zLDNg.s:117545  .debug_str:000000000002edb4 .LASF4157
     /tmp/cc3zLDNg.s:122997  .debug_str:000000000004535e .LASF4158
     /tmp/cc3zLDNg.s:120653  .debug_str:000000000003b42e .LASF4159
     /tmp/cc3zLDNg.s:112317  .debug_str:0000000000019ebd .LASF4160
     /tmp/cc3zLDNg.s:118719  .debug_str:0000000000033a8c .LASF4161
     /tmp/cc3zLDNg.s:107689  .debug_str:0000000000007a0e .LASF4162
     /tmp/cc3zLDNg.s:108173  .debug_str:00000000000099b5 .LASF4163
     /tmp/cc3zLDNg.s:107425  .debug_str:0000000000006767 .LASF4164
     /tmp/cc3zLDNg.s:111753  .debug_str:00000000000179d2 .LASF4165
     /tmp/cc3zLDNg.s:112449  .debug_str:000000000001a766 .LASF4166
     /tmp/cc3zLDNg.s:117439  .debug_str:000000000002e682 .LASF4167
     /tmp/cc3zLDNg.s:111979  .debug_str:0000000000018914 .LASF4168
     /tmp/cc3zLDNg.s:116041  .debug_str:0000000000028ec6 .LASF4169
     /tmp/cc3zLDNg.s:107863  .debug_str:00000000000084eb .LASF4170
     /tmp/cc3zLDNg.s:109475  .debug_str:000000000000eeb6 .LASF4171
     /tmp/cc3zLDNg.s:112135  .debug_str:0000000000019214 .LASF4172
     /tmp/cc3zLDNg.s:117389  .debug_str:000000000002e3d2 .LASF4173
     /tmp/cc3zLDNg.s:115585  .debug_str:0000000000027110 .LASF4174
     /tmp/cc3zLDNg.s:110099  .debug_str:00000000000110c1 .LASF4175
     /tmp/cc3zLDNg.s:107413  .debug_str:00000000000066c5 .LASF4176
     /tmp/cc3zLDNg.s:125007  .debug_str:000000000004d61d .LASF4177
     /tmp/cc3zLDNg.s:110003  .debug_str:0000000000010bc7 .LASF4178
     /tmp/cc3zLDNg.s:124211  .debug_str:000000000004a16d .LASF4179
     /tmp/cc3zLDNg.s:116735  .debug_str:000000000002bb82 .LASF4180
     /tmp/cc3zLDNg.s:112855  .debug_str:000000000001c032 .LASF4181
     /tmp/cc3zLDNg.s:111137  .debug_str:0000000000015293 .LASF4182
     /tmp/cc3zLDNg.s:119059  .debug_str:000000000003515c .LASF4183
     /tmp/cc3zLDNg.s:107771  .debug_str:0000000000007f0e .LASF4184
     /tmp/cc3zLDNg.s:123683  .debug_str:0000000000047ec0 .LASF4185
     /tmp/cc3zLDNg.s:116799  .debug_str:000000000002c011 .LASF4186
     /tmp/cc3zLDNg.s:107319  .debug_str:0000000000006071 .LASF4187
     /tmp/cc3zLDNg.s:111433  .debug_str:0000000000016581 .LASF4188
     /tmp/cc3zLDNg.s:121233  .debug_str:000000000003db05 .LASF4189
     /tmp/cc3zLDNg.s:124807  .debug_str:000000000004c857 .LASF4190
     /tmp/cc3zLDNg.s:121009  .debug_str:000000000003cc43 .LASF4191
     /tmp/cc3zLDNg.s:116431  .debug_str:000000000002a892 .LASF4192
     /tmp/cc3zLDNg.s:118173  .debug_str:000000000003173b .LASF4193
     /tmp/cc3zLDNg.s:122165  .debug_str:000000000004171d .LASF4194
     /tmp/cc3zLDNg.s:125673  .debug_str:0000000000050357 .LASF4195
     /tmp/cc3zLDNg.s:109343  .debug_str:000000000000e779 .LASF4196
     /tmp/cc3zLDNg.s:111217  .debug_str:0000000000015762 .LASF4197
     /tmp/cc3zLDNg.s:117345  .debug_str:000000000002e140 .LASF4198
     /tmp/cc3zLDNg.s:114927  .debug_str:0000000000024a76 .LASF4199
     /tmp/cc3zLDNg.s:115327  .debug_str:00000000000262fb .LASF4200
     /tmp/cc3zLDNg.s:114971  .debug_str:0000000000024d7c .LASF4201
     /tmp/cc3zLDNg.s:116093  .debug_str:00000000000291af .LASF4202
     /tmp/cc3zLDNg.s:121121  .debug_str:000000000003d348 .LASF4203
     /tmp/cc3zLDNg.s:108549  .debug_str:000000000000b446 .LASF4204
     /tmp/cc3zLDNg.s:108115  .debug_str:0000000000009626 .LASF4205
     /tmp/cc3zLDNg.s:119463  .debug_str:0000000000036cf9 .LASF4206
     /tmp/cc3zLDNg.s:126071  .debug_str:0000000000051d1f .LASF4207
     /tmp/cc3zLDNg.s:114061  .debug_str:00000000000211d7 .LASF4208
     /tmp/cc3zLDNg.s:120857  .debug_str:000000000003c148 .LASF4209
     /tmp/cc3zLDNg.s:116045  .debug_str:0000000000028ef3 .LASF4210
     /tmp/cc3zLDNg.s:107919  .debug_str:00000000000088d5 .LASF4211
     /tmp/cc3zLDNg.s:123449  .debug_str:0000000000046ffc .LASF4212
     /tmp/cc3zLDNg.s:111133  .debug_str:0000000000015259 .LASF4213
     /tmp/cc3zLDNg.s:124769  .debug_str:000000000004c5d1 .LASF4214
     /tmp/cc3zLDNg.s:124315  .debug_str:000000000004a81b .LASF4215
     /tmp/cc3zLDNg.s:112939  .debug_str:000000000001c542 .LASF4216
     /tmp/cc3zLDNg.s:106621  .debug_str:00000000000032d3 .LASF4217
     /tmp/cc3zLDNg.s:119569  .debug_str:0000000000037477 .LASF4218
     /tmp/cc3zLDNg.s:105963  .debug_str:0000000000000625 .LASF4219
     /tmp/cc3zLDNg.s:125941  .debug_str:0000000000051452 .LASF4220
     /tmp/cc3zLDNg.s:106321  .debug_str:0000000000001f0e .LASF4221
     /tmp/cc3zLDNg.s:117651  .debug_str:000000000002f46e .LASF4222
     /tmp/cc3zLDNg.s:126035  .debug_str:0000000000051aa9 .LASF4223
     /tmp/cc3zLDNg.s:125109  .debug_str:000000000004dcab .LASF4224
     /tmp/cc3zLDNg.s:108523  .debug_str:000000000000b226 .LASF4225
     /tmp/cc3zLDNg.s:123971  .debug_str:000000000004914d .LASF4226
     /tmp/cc3zLDNg.s:113417  .debug_str:000000000001e3ac .LASF4227
     /tmp/cc3zLDNg.s:125417  .debug_str:000000000004f0b6 .LASF4228
     /tmp/cc3zLDNg.s:116733  .debug_str:000000000002bb6b .LASF4229
     /tmp/cc3zLDNg.s:115951  .debug_str:00000000000288a9 .LASF4230
     /tmp/cc3zLDNg.s:108451  .debug_str:000000000000ad0a .LASF4231
     /tmp/cc3zLDNg.s:106455  .debug_str:00000000000027fa .LASF4232
     /tmp/cc3zLDNg.s:123447  .debug_str:0000000000046fe5 .LASF4233
     /tmp/cc3zLDNg.s:113843  .debug_str:000000000002021a .LASF4234
     /tmp/cc3zLDNg.s:112081  .debug_str:0000000000018feb .LASF4235
     /tmp/cc3zLDNg.s:115359  .debug_str:0000000000026537 .LASF4236
     /tmp/cc3zLDNg.s:113753  .debug_str:000000000001faa8 .LASF4237
     /tmp/cc3zLDNg.s:106971  .debug_str:0000000000004acf .LASF4238
     /tmp/cc3zLDNg.s:106763  .debug_str:0000000000003c4c .LASF4239
     /tmp/cc3zLDNg.s:112195  .debug_str:00000000000195af .LASF4240
     /tmp/cc3zLDNg.s:109057  .debug_str:000000000000d783 .LASF4241
     /tmp/cc3zLDNg.s:116693  .debug_str:000000000002b8b9 .LASF4242
     /tmp/cc3zLDNg.s:113255  .debug_str:000000000001d98e .LASF4243
     /tmp/cc3zLDNg.s:122649  .debug_str:0000000000043c26 .LASF4244
     /tmp/cc3zLDNg.s:117001  .debug_str:000000000002cbb4 .LASF4245
     /tmp/cc3zLDNg.s:107127  .debug_str:0000000000005445 .LASF4246
     /tmp/cc3zLDNg.s:120529  .debug_str:000000000003ac80 .LASF4247
     /tmp/cc3zLDNg.s:121411  .debug_str:000000000003e656 .LASF4248
     /tmp/cc3zLDNg.s:109675  .debug_str:000000000000f959 .LASF4249
     /tmp/cc3zLDNg.s:114173  .debug_str:00000000000218d5 .LASF4250
     /tmp/cc3zLDNg.s:106705  .debug_str:0000000000003801 .LASF4251
     /tmp/cc3zLDNg.s:120701  .debug_str:000000000003b706 .LASF4252
     /tmp/cc3zLDNg.s:121041  .debug_str:000000000003cdf8 .LASF4253
     /tmp/cc3zLDNg.s:121951  .debug_str:0000000000040a00 .LASF4254
     /tmp/cc3zLDNg.s:119105  .debug_str:00000000000353fe .LASF4255
     /tmp/cc3zLDNg.s:123851  .debug_str:00000000000489c6 .LASF4256
     /tmp/cc3zLDNg.s:117125  .debug_str:000000000002d40d .LASF4257
     /tmp/cc3zLDNg.s:113855  .debug_str:00000000000202ed .LASF4258
     /tmp/cc3zLDNg.s:110417  .debug_str:000000000001244b .LASF4259
     /tmp/cc3zLDNg.s:119659  .debug_str:0000000000037a31 .LASF4260
     /tmp/cc3zLDNg.s:113133  .debug_str:000000000001d18c .LASF4261
     /tmp/cc3zLDNg.s:108191  .debug_str:0000000000009b60 .LASF4262
     /tmp/cc3zLDNg.s:120475  .debug_str:000000000003aa2f .LASF4263
     /tmp/cc3zLDNg.s:117767  .debug_str:000000000002fcb9 .LASF4264
     /tmp/cc3zLDNg.s:109005  .debug_str:000000000000d3ba .LASF4265
     /tmp/cc3zLDNg.s:121685  .debug_str:000000000003f8fb .LASF4266
     /tmp/cc3zLDNg.s:116279  .debug_str:0000000000029f33 .LASF4267
     /tmp/cc3zLDNg.s:114901  .debug_str:00000000000248d8 .LASF4268
     /tmp/cc3zLDNg.s:125939  .debug_str:000000000005143c .LASF4269
     /tmp/cc3zLDNg.s:115659  .debug_str:00000000000275d7 .LASF4270
     /tmp/cc3zLDNg.s:108449  .debug_str:000000000000acf4 .LASF4271
     /tmp/cc3zLDNg.s:119711  .debug_str:0000000000037d84 .LASF4272
     /tmp/cc3zLDNg.s:125533  .debug_str:000000000004f9f6 .LASF4273
     /tmp/cc3zLDNg.s:120631  .debug_str:000000000003b308 .LASF4274
     /tmp/cc3zLDNg.s:110581  .debug_str:0000000000012f14 .LASF4275
     /tmp/cc3zLDNg.s:121891  .debug_str:00000000000405d9 .LASF4276
     /tmp/cc3zLDNg.s:106165  .debug_str:0000000000001338 .LASF4277
     /tmp/cc3zLDNg.s:119425  .debug_str:0000000000036a31 .LASF4278
     /tmp/cc3zLDNg.s:107417  .debug_str:00000000000066e5 .LASF4279
     /tmp/cc3zLDNg.s:110937  .debug_str:0000000000014692 .LASF4280
     /tmp/cc3zLDNg.s:109587  .debug_str:000000000000f3ea .LASF4281
     /tmp/cc3zLDNg.s:112477  .debug_str:000000000001a8e5 .LASF4282
     /tmp/cc3zLDNg.s:108083  .debug_str:0000000000009396 .LASF4283
     /tmp/cc3zLDNg.s:110613  .debug_str:0000000000013120 .LASF4284
     /tmp/cc3zLDNg.s:116151  .debug_str:00000000000295ff .LASF4285
     /tmp/cc3zLDNg.s:113591  .debug_str:000000000001f024 .LASF4286
     /tmp/cc3zLDNg.s:122741  .debug_str:0000000000044330 .LASF4287
     /tmp/cc3zLDNg.s:115147  .debug_str:000000000002590d .LASF4288
     /tmp/cc3zLDNg.s:114229  .debug_str:0000000000021c67 .LASF4289
     /tmp/cc3zLDNg.s:123395  .debug_str:0000000000046c2b .LASF4290
     /tmp/cc3zLDNg.s:121259  .debug_str:000000000003dcdc .LASF4291
     /tmp/cc3zLDNg.s:111007  .debug_str:0000000000014af4 .LASF4292
     /tmp/cc3zLDNg.s:115807  .debug_str:0000000000027f83 .LASF4293
     /tmp/cc3zLDNg.s:125145  .debug_str:000000000004dee2 .LASF4294
     /tmp/cc3zLDNg.s:121431  .debug_str:000000000003e77d .LASF4295
     /tmp/cc3zLDNg.s:110475  .debug_str:000000000001285b .LASF4296
     /tmp/cc3zLDNg.s:123299  .debug_str:00000000000466a0 .LASF4297
     /tmp/cc3zLDNg.s:113929  .debug_str:00000000000207ae .LASF4298
     /tmp/cc3zLDNg.s:125457  .debug_str:000000000004f3c7 .LASF4299
     /tmp/cc3zLDNg.s:120131  .debug_str:000000000003982a .LASF4300
     /tmp/cc3zLDNg.s:112413  .debug_str:000000000001a546 .LASF4301
     /tmp/cc3zLDNg.s:110281  .debug_str:0000000000011b09 .LASF4302
     /tmp/cc3zLDNg.s:116755  .debug_str:000000000002bcaa .LASF4303
     /tmp/cc3zLDNg.s:124699  .debug_str:000000000004c0d5 .LASF4304
     /tmp/cc3zLDNg.s:106681  .debug_str:0000000000003608 .LASF4305
     /tmp/cc3zLDNg.s:109575  .debug_str:000000000000f313 .LASF4306
     /tmp/cc3zLDNg.s:107989  .debug_str:0000000000008d7b .LASF4307
     /tmp/cc3zLDNg.s:110043  .debug_str:0000000000010e31 .LASF4308
     /tmp/cc3zLDNg.s:123743  .debug_str:000000000004829d .LASF4309
     /tmp/cc3zLDNg.s:110255  .debug_str:000000000001199c .LASF4310
     /tmp/cc3zLDNg.s:106323  .debug_str:0000000000001f25 .LASF4311
     /tmp/cc3zLDNg.s:112091  .debug_str:0000000000019044 .LASF4312
     /tmp/cc3zLDNg.s:126031  .debug_str:0000000000051a84 .LASF4313
     /tmp/cc3zLDNg.s:119141  .debug_str:0000000000035631 .LASF4314
     /tmp/cc3zLDNg.s:125623  .debug_str:000000000004ffc4 .LASF4315
     /tmp/cc3zLDNg.s:106143  .debug_str:00000000000011b7 .LASF4316
     /tmp/cc3zLDNg.s:122925  .debug_str:0000000000044e4e .LASF4317
     /tmp/cc3zLDNg.s:124221  .debug_str:000000000004a21b .LASF4318
     /tmp/cc3zLDNg.s:111883  .debug_str:000000000001831b .LASF4319
     /tmp/cc3zLDNg.s:114561  .debug_str:000000000002325f .LASF4320
     /tmp/cc3zLDNg.s:106535  .debug_str:0000000000002cf1 .LASF4321
     /tmp/cc3zLDNg.s:124777  .debug_str:000000000004c667 .LASF4322
     /tmp/cc3zLDNg.s:121399  .debug_str:000000000003e593 .LASF4323
     /tmp/cc3zLDNg.s:121363  .debug_str:000000000003e336 .LASF4324
     /tmp/cc3zLDNg.s:111917  .debug_str:0000000000018584 .LASF4325
     /tmp/cc3zLDNg.s:120691  .debug_str:000000000003b631 .LASF4326
     /tmp/cc3zLDNg.s:110035  .debug_str:0000000000010d9f .LASF4327
     /tmp/cc3zLDNg.s:117571  .debug_str:000000000002ef62 .LASF4328
     /tmp/cc3zLDNg.s:118555  .debug_str:0000000000032ed8 .LASF4329
     /tmp/cc3zLDNg.s:126055  .debug_str:0000000000051c49 .LASF4330
     /tmp/cc3zLDNg.s:121529  .debug_str:000000000003ee11 .LASF4331
     /tmp/cc3zLDNg.s:106155  .debug_str:000000000000128a .LASF4332
     /tmp/cc3zLDNg.s:110257  .debug_str:00000000000119b6 .LASF4333
     /tmp/cc3zLDNg.s:117671  .debug_str:000000000002f5f1 .LASF4334
     /tmp/cc3zLDNg.s:113329  .debug_str:000000000001de22 .LASF4335
     /tmp/cc3zLDNg.s:116061  .debug_str:0000000000028fc3 .LASF4336
     /tmp/cc3zLDNg.s:116387  .debug_str:000000000002a571 .LASF4337
     /tmp/cc3zLDNg.s:116811  .debug_str:000000000002c0a2 .LASF4338
     /tmp/cc3zLDNg.s:119519  .debug_str:000000000003715d .LASF4339
     /tmp/cc3zLDNg.s:125613  .debug_str:000000000004ff3e .LASF4340
     /tmp/cc3zLDNg.s:116633  .debug_str:000000000002b5cd .LASF4341
     /tmp/cc3zLDNg.s:124693  .debug_str:000000000004c07e .LASF4342
     /tmp/cc3zLDNg.s:108205  .debug_str:0000000000009c9c .LASF4343
     /tmp/cc3zLDNg.s:116365  .debug_str:000000000002a432 .LASF4344
     /tmp/cc3zLDNg.s:119229  .debug_str:0000000000035bd0 .LASF4345
     /tmp/cc3zLDNg.s:121447  .debug_str:000000000003e899 .LASF4346
     /tmp/cc3zLDNg.s:114439  .debug_str:0000000000022ac5 .LASF4347
     /tmp/cc3zLDNg.s:109241  .debug_str:000000000000e193 .LASF4348
     /tmp/cc3zLDNg.s:124185  .debug_str:0000000000049fc8 .LASF4349
     /tmp/cc3zLDNg.s:114461  .debug_str:0000000000022bbd .LASF4350
     /tmp/cc3zLDNg.s:124797  .debug_str:000000000004c7b0 .LASF4351
     /tmp/cc3zLDNg.s:119397  .debug_str:0000000000036826 .LASF4352
     /tmp/cc3zLDNg.s:125691  .debug_str:000000000005042f .LASF4353
     /tmp/cc3zLDNg.s:122861  .debug_str:00000000000449e4 .LASF4354
     /tmp/cc3zLDNg.s:121707  .debug_str:000000000003fa9e .LASF4355
     /tmp/cc3zLDNg.s:106387  .debug_str:00000000000023a9 .LASF4356
     /tmp/cc3zLDNg.s:123699  .debug_str:0000000000047fb7 .LASF4357
     /tmp/cc3zLDNg.s:113349  .debug_str:000000000001df39 .LASF4358
     /tmp/cc3zLDNg.s:111901  .debug_str:000000000001845e .LASF4359
     /tmp/cc3zLDNg.s:107505  .debug_str:0000000000006d49 .LASF4360
     /tmp/cc3zLDNg.s:119453  .debug_str:0000000000036c6b .LASF4361
     /tmp/cc3zLDNg.s:123793  .debug_str:000000000004859b .LASF4362
     /tmp/cc3zLDNg.s:121195  .debug_str:000000000003d887 .LASF4363
     /tmp/cc3zLDNg.s:115853  .debug_str:00000000000281f8 .LASF4364
     /tmp/cc3zLDNg.s:111235  .debug_str:000000000001589f .LASF4365
     /tmp/cc3zLDNg.s:118053  .debug_str:0000000000030fdc .LASF4366
     /tmp/cc3zLDNg.s:119795  .debug_str:00000000000382a2 .LASF4367
     /tmp/cc3zLDNg.s:124299  .debug_str:000000000004a710 .LASF4368
     /tmp/cc3zLDNg.s:114463  .debug_str:0000000000022bce .LASF4369
     /tmp/cc3zLDNg.s:124037  .debug_str:00000000000495fb .LASF4370
     /tmp/cc3zLDNg.s:105913  .debug_str:00000000000002e5 .LASF4371
     /tmp/cc3zLDNg.s:108671  .debug_str:000000000000bcde .LASF4372
     /tmp/cc3zLDNg.s:121773  .debug_str:000000000003ff1a .LASF4373
     /tmp/cc3zLDNg.s:114515  .debug_str:000000000002301f .LASF4374
     /tmp/cc3zLDNg.s:124725  .debug_str:000000000004c2c5 .LASF4375
     /tmp/cc3zLDNg.s:111111  .debug_str:0000000000015167 .LASF4376
     /tmp/cc3zLDNg.s:115687  .debug_str:00000000000277e6 .LASF4377
     /tmp/cc3zLDNg.s:120613  .debug_str:000000000003b1bf .LASF4378
     /tmp/cc3zLDNg.s:106633  .debug_str:00000000000033b4 .LASF4379
     /tmp/cc3zLDNg.s:121871  .debug_str:0000000000040443 .LASF4380
     /tmp/cc3zLDNg.s:110505  .debug_str:0000000000012a17 .LASF4381
     /tmp/cc3zLDNg.s:112053  .debug_str:0000000000018e2a .LASF4382
     /tmp/cc3zLDNg.s:120043  .debug_str:00000000000392bf .LASF4383
     /tmp/cc3zLDNg.s:108989  .debug_str:000000000000d291 .LASF4384
     /tmp/cc3zLDNg.s:117211  .debug_str:000000000002d8ef .LASF4385
     /tmp/cc3zLDNg.s:117441  .debug_str:000000000002e697 .LASF4386
     /tmp/cc3zLDNg.s:123093  .debug_str:0000000000045941 .LASF4387
     /tmp/cc3zLDNg.s:116063  .debug_str:0000000000028fde .LASF4388
     /tmp/cc3zLDNg.s:111625  .debug_str:0000000000017124 .LASF4389
     /tmp/cc3zLDNg.s:106651  .debug_str:000000000000348e .LASF4390
     /tmp/cc3zLDNg.s:115881  .debug_str:00000000000283cf .LASF4391
     /tmp/cc3zLDNg.s:108319  .debug_str:000000000000a49d .LASF4392
     /tmp/cc3zLDNg.s:117941  .debug_str:00000000000308b4 .LASF4393
     /tmp/cc3zLDNg.s:121805  .debug_str:0000000000040126 .LASF4394
     /tmp/cc3zLDNg.s:110477  .debug_str:0000000000012875 .LASF4395
     /tmp/cc3zLDNg.s:111039  .debug_str:0000000000014d43 .LASF4396
     /tmp/cc3zLDNg.s:119943  .debug_str:0000000000038c6f .LASF4397
     /tmp/cc3zLDNg.s:115533  .debug_str:0000000000026e44 .LASF4398
     /tmp/cc3zLDNg.s:125299  .debug_str:000000000004e994 .LASF4399
     /tmp/cc3zLDNg.s:116495  .debug_str:000000000002aca9 .LASF4400
     /tmp/cc3zLDNg.s:125013  .debug_str:000000000004d6aa .LASF4401
     /tmp/cc3zLDNg.s:116715  .debug_str:000000000002ba7e .LASF4402
     /tmp/cc3zLDNg.s:110571  .debug_str:0000000000012e78 .LASF4403
     /tmp/cc3zLDNg.s:123651  .debug_str:0000000000047d23 .LASF4404
     /tmp/cc3zLDNg.s:121029  .debug_str:000000000003cd49 .LASF4405
     /tmp/cc3zLDNg.s:124543  .debug_str:000000000004b766 .LASF4406
     /tmp/cc3zLDNg.s:119599  .debug_str:0000000000037668 .LASF4407
     /tmp/cc3zLDNg.s:120661  .debug_str:000000000003b4b9 .LASF4408
     /tmp/cc3zLDNg.s:108775  .debug_str:000000000000c450 .LASF4409
     /tmp/cc3zLDNg.s:122219  .debug_str:0000000000041a8c .LASF4410
     /tmp/cc3zLDNg.s:119771  .debug_str:0000000000038179 .LASF4411
     /tmp/cc3zLDNg.s:113737  .debug_str:000000000001f976 .LASF4412
     /tmp/cc3zLDNg.s:125329  .debug_str:000000000004ebc2 .LASF4413
     /tmp/cc3zLDNg.s:119725  .debug_str:0000000000037e6c .LASF4414
     /tmp/cc3zLDNg.s:111443  .debug_str:00000000000165d1 .LASF4415
     /tmp/cc3zLDNg.s:109723  .debug_str:000000000000fb59 .LASF4416
     /tmp/cc3zLDNg.s:117375  .debug_str:000000000002e2e1 .LASF4417
     /tmp/cc3zLDNg.s:124445  .debug_str:000000000004b0e6 .LASF4418
     /tmp/cc3zLDNg.s:109655  .debug_str:000000000000f776 .LASF4419
     /tmp/cc3zLDNg.s:116539  .debug_str:000000000002af98 .LASF4420
     /tmp/cc3zLDNg.s:121515  .debug_str:000000000003ed36 .LASF4421
     /tmp/cc3zLDNg.s:106201  .debug_str:0000000000001587 .LASF4422
     /tmp/cc3zLDNg.s:106825  .debug_str:000000000000408e .LASF4423
     /tmp/cc3zLDNg.s:107103  .debug_str:00000000000052e5 .LASF4424
     /tmp/cc3zLDNg.s:117813  .debug_str:000000000002ff93 .LASF4425
     /tmp/cc3zLDNg.s:108835  .debug_str:000000000000c813 .LASF4426
     /tmp/cc3zLDNg.s:122377  .debug_str:0000000000042667 .LASF4427
     /tmp/cc3zLDNg.s:113207  .debug_str:000000000001d6bf .LASF4428
     /tmp/cc3zLDNg.s:118413  .debug_str:00000000000325c4 .LASF4429
     /tmp/cc3zLDNg.s:117245  .debug_str:000000000002db29 .LASF4430
     /tmp/cc3zLDNg.s:121405  .debug_str:000000000003e5fd .LASF4431
     /tmp/cc3zLDNg.s:110315  .debug_str:0000000000011d90 .LASF4432
     /tmp/cc3zLDNg.s:123367  .debug_str:0000000000046a6e .LASF4433
     /tmp/cc3zLDNg.s:121467  .debug_str:000000000003e9c2 .LASF4434
     /tmp/cc3zLDNg.s:124643  .debug_str:000000000004bdb8 .LASF4435
     /tmp/cc3zLDNg.s:114553  .debug_str:0000000000023202 .LASF4436
     /tmp/cc3zLDNg.s:117819  .debug_str:000000000002ffff .LASF4437
     /tmp/cc3zLDNg.s:109929  .debug_str:00000000000107e2 .LASF4438
     /tmp/cc3zLDNg.s:111577  .debug_str:0000000000016db6 .LASF4439
     /tmp/cc3zLDNg.s:108987  .debug_str:000000000000d27d .LASF4440
     /tmp/cc3zLDNg.s:108855  .debug_str:000000000000c942 .LASF4441
     /tmp/cc3zLDNg.s:109517  .debug_str:000000000000f0a8 .LASF4442
     /tmp/cc3zLDNg.s:119445  .debug_str:0000000000036c12 .LASF4443
     /tmp/cc3zLDNg.s:111277  .debug_str:0000000000015b2c .LASF4444
     /tmp/cc3zLDNg.s:108377  .debug_str:000000000000a85e .LASF4445
     /tmp/cc3zLDNg.s:124629  .debug_str:000000000004bcf5 .LASF4446
     /tmp/cc3zLDNg.s:115409  .debug_str:0000000000026730 .LASF4447
     /tmp/cc3zLDNg.s:118839  .debug_str:0000000000034255 .LASF4448
     /tmp/cc3zLDNg.s:108149  .debug_str:0000000000009845 .LASF4449
     /tmp/cc3zLDNg.s:118145  .debug_str:0000000000031512 .LASF4450
     /tmp/cc3zLDNg.s:117675  .debug_str:000000000002f618 .LASF4451
     /tmp/cc3zLDNg.s:111621  .debug_str:00000000000170e9 .LASF4452
     /tmp/cc3zLDNg.s:124685  .debug_str:000000000004bfee .LASF4453
     /tmp/cc3zLDNg.s:122525  .debug_str:000000000004312e .LASF4454
     /tmp/cc3zLDNg.s:116827  .debug_str:000000000002c173 .LASF4455
     /tmp/cc3zLDNg.s:125727  .debug_str:00000000000506c3 .LASF4456
     /tmp/cc3zLDNg.s:124241  .debug_str:000000000004a36b .LASF4457
     /tmp/cc3zLDNg.s:115839  .debug_str:00000000000280f5 .LASF4458
     /tmp/cc3zLDNg.s:115203  .debug_str:0000000000025c2c .LASF4459
     /tmp/cc3zLDNg.s:119697  .debug_str:0000000000037cc3 .LASF4460
     /tmp/cc3zLDNg.s:113633  .debug_str:000000000001f2e8 .LASF4461
     /tmp/cc3zLDNg.s:113035  .debug_str:000000000001cb01 .LASF4462
     /tmp/cc3zLDNg.s:119159  .debug_str:0000000000035790 .LASF4463
     /tmp/cc3zLDNg.s:117721  .debug_str:000000000002f955 .LASF4464
     /tmp/cc3zLDNg.s:123839  .debug_str:00000000000488b8 .LASF4465
     /tmp/cc3zLDNg.s:119189  .debug_str:000000000003590e .LASF4466
     /tmp/cc3zLDNg.s:121719  .debug_str:000000000003fb62 .LASF4467
     /tmp/cc3zLDNg.s:108773  .debug_str:000000000000c434 .LASF4468
     /tmp/cc3zLDNg.s:112617  .debug_str:000000000001b194 .LASF4469
     /tmp/cc3zLDNg.s:106549  .debug_str:0000000000002e12 .LASF4470
     /tmp/cc3zLDNg.s:108059  .debug_str:0000000000009272 .LASF4471
     /tmp/cc3zLDNg.s:106117  .debug_str:0000000000001040 .LASF4472
     /tmp/cc3zLDNg.s:111923  .debug_str:00000000000185be .LASF4473
     /tmp/cc3zLDNg.s:124881  .debug_str:000000000004cdc3 .LASF4474
     /tmp/cc3zLDNg.s:118313  .debug_str:0000000000031fe3 .LASF4475
     /tmp/cc3zLDNg.s:109421  .debug_str:000000000000eb84 .LASF4476
     /tmp/cc3zLDNg.s:113421  .debug_str:000000000001e3e9 .LASF4477
     /tmp/cc3zLDNg.s:115781  .debug_str:0000000000027df3 .LASF4478
     /tmp/cc3zLDNg.s:114165  .debug_str:0000000000021876 .LASF4479
     /tmp/cc3zLDNg.s:115637  .debug_str:0000000000027408 .LASF4480
     /tmp/cc3zLDNg.s:109235  .debug_str:000000000000e154 .LASF4481
     /tmp/cc3zLDNg.s:112713  .debug_str:000000000001b7d1 .LASF4482
     /tmp/cc3zLDNg.s:122395  .debug_str:00000000000427b7 .LASF4483
     /tmp/cc3zLDNg.s:113387  .debug_str:000000000001e19c .LASF4484
     /tmp/cc3zLDNg.s:112897  .debug_str:000000000001c23a .LASF4485
     /tmp/cc3zLDNg.s:116911  .debug_str:000000000002c6cb .LASF4486
     /tmp/cc3zLDNg.s:122533  .debug_str:00000000000431d2 .LASF4487
     /tmp/cc3zLDNg.s:121141  .debug_str:000000000003d485 .LASF4488
     /tmp/cc3zLDNg.s:111929  .debug_str:000000000001860d .LASF4489
     /tmp/cc3zLDNg.s:108229  .debug_str:0000000000009ea2 .LASF4490
     /tmp/cc3zLDNg.s:110021  .debug_str:0000000000010cd2 .LASF4491
     /tmp/cc3zLDNg.s:124127  .debug_str:0000000000049c04 .LASF4492
     /tmp/cc3zLDNg.s:108709  .debug_str:000000000000c043 .LASF4493
     /tmp/cc3zLDNg.s:114319  .debug_str:000000000002227d .LASF4494
     /tmp/cc3zLDNg.s:113579  .debug_str:000000000001ef6e .LASF4495
     /tmp/cc3zLDNg.s:111325  .debug_str:0000000000015e48 .LASF4496
     /tmp/cc3zLDNg.s:123959  .debug_str:00000000000490c0 .LASF4497
     /tmp/cc3zLDNg.s:110647  .debug_str:000000000001339d .LASF4498
     /tmp/cc3zLDNg.s:113581  .debug_str:000000000001ef8d .LASF4499
     /tmp/cc3zLDNg.s:109285  .debug_str:000000000000e425 .LASF4500
     /tmp/cc3zLDNg.s:115563  .debug_str:0000000000026fba .LASF4501
     /tmp/cc3zLDNg.s:121175  .debug_str:000000000003d6fe .LASF4502
     /tmp/cc3zLDNg.s:117587  .debug_str:000000000002f086 .LASF4503
     /tmp/cc3zLDNg.s:123413  .debug_str:0000000000046d21 .LASF4504
     /tmp/cc3zLDNg.s:125769  .debug_str:000000000005092c .LASF4505
     /tmp/cc3zLDNg.s:118351  .debug_str:0000000000032201 .LASF4506
     /tmp/cc3zLDNg.s:117321  .debug_str:000000000002dfd8 .LASF4507
     /tmp/cc3zLDNg.s:106649  .debug_str:000000000000347f .LASF4508
     /tmp/cc3zLDNg.s:120115  .debug_str:00000000000396f5 .LASF4509
     /tmp/cc3zLDNg.s:114429  .debug_str:0000000000022a68 .LASF4510
     /tmp/cc3zLDNg.s:118721  .debug_str:0000000000033aa1 .LASF4511
     /tmp/cc3zLDNg.s:110601  .debug_str:0000000000013090 .LASF4512
     /tmp/cc3zLDNg.s:116601  .debug_str:000000000002b3c5 .LASF4513
     /tmp/cc3zLDNg.s:108131  .debug_str:0000000000009749 .LASF4514
     /tmp/cc3zLDNg.s:117131  .debug_str:000000000002d45c .LASF4515
     /tmp/cc3zLDNg.s:125931  .debug_str:0000000000051384 .LASF4516
     /tmp/cc3zLDNg.s:106765  .debug_str:0000000000003c65 .LASF4517
     /tmp/cc3zLDNg.s:112067  .debug_str:0000000000018f00 .LASF4518
     /tmp/cc3zLDNg.s:117547  .debug_str:000000000002edcb .LASF4519
     /tmp/cc3zLDNg.s:121275  .debug_str:000000000003dde6 .LASF4520
     /tmp/cc3zLDNg.s:119459  .debug_str:0000000000036cb8 .LASF4521
     /tmp/cc3zLDNg.s:111723  .debug_str:0000000000017799 .LASF4522
     /tmp/cc3zLDNg.s:113409  .debug_str:000000000001e32b .LASF4523
     /tmp/cc3zLDNg.s:113309  .debug_str:000000000001dcb8 .LASF4524
     /tmp/cc3zLDNg.s:107291  .debug_str:0000000000005e9d .LASF4525
     /tmp/cc3zLDNg.s:106959  .debug_str:00000000000049c8 .LASF4526
     /tmp/cc3zLDNg.s:121613  .debug_str:000000000003f448 .LASF4527
     /tmp/cc3zLDNg.s:124865  .debug_str:000000000004cc98 .LASF4528
     /tmp/cc3zLDNg.s:117737  .debug_str:000000000002fa7d .LASF4529
     /tmp/cc3zLDNg.s:122539  .debug_str:000000000004326a .LASF4530
     /tmp/cc3zLDNg.s:114003  .debug_str:0000000000020d98 .LASF4531
     /tmp/cc3zLDNg.s:122877  .debug_str:0000000000044af3 .LASF4532
     /tmp/cc3zLDNg.s:111933  .debug_str:000000000001865b .LASF4533
     /tmp/cc3zLDNg.s:108647  .debug_str:000000000000bb79 .LASF4534
     /tmp/cc3zLDNg.s:125993  .debug_str:00000000000517b4 .LASF4535
     /tmp/cc3zLDNg.s:106755  .debug_str:0000000000003bb8 .LASF4536
     /tmp/cc3zLDNg.s:106841  .debug_str:00000000000041b6 .LASF4537
     /tmp/cc3zLDNg.s:119671  .debug_str:0000000000037aee .LASF4538
     /tmp/cc3zLDNg.s:114167  .debug_str:000000000002188d .LASF4539
     /tmp/cc3zLDNg.s:113511  .debug_str:000000000001ea7d .LASF4540
     /tmp/cc3zLDNg.s:125067  .debug_str:000000000004da32 .LASF4541
     /tmp/cc3zLDNg.s:112141  .debug_str:000000000001927a .LASF4542
     /tmp/cc3zLDNg.s:125591  .debug_str:000000000004fd85 .LASF4543
     /tmp/cc3zLDNg.s:118781  .debug_str:0000000000033f05 .LASF4544
     /tmp/cc3zLDNg.s:109573  .debug_str:000000000000f303 .LASF4545
     /tmp/cc3zLDNg.s:110955  .debug_str:0000000000014793 .LASF4546
     /tmp/cc3zLDNg.s:117919  .debug_str:000000000003071e .LASF4547
     /tmp/cc3zLDNg.s:121939  .debug_str:00000000000408fe .LASF4548
     /tmp/cc3zLDNg.s:106573  .debug_str:0000000000002ff7 .LASF4549
     /tmp/cc3zLDNg.s:107177  .debug_str:000000000000577f .LASF4550
     /tmp/cc3zLDNg.s:118461  .debug_str:00000000000329a2 .LASF4551
     /tmp/cc3zLDNg.s:110879  .debug_str:000000000001432c .LASF4552
     /tmp/cc3zLDNg.s:106189  .debug_str:00000000000014b1 .LASF4553
     /tmp/cc3zLDNg.s:107913  .debug_str:0000000000008878 .LASF4554
     /tmp/cc3zLDNg.s:122705  .debug_str:0000000000044091 .LASF4555
     /tmp/cc3zLDNg.s:107543  .debug_str:0000000000007077 .LASF4556
     /tmp/cc3zLDNg.s:113857  .debug_str:0000000000020304 .LASF4557
     /tmp/cc3zLDNg.s:106185  .debug_str:000000000000147a .LASF4558
     /tmp/cc3zLDNg.s:114091  .debug_str:0000000000021469 .LASF4559
     /tmp/cc3zLDNg.s:108147  .debug_str:0000000000009832 .LASF4560
     /tmp/cc3zLDNg.s:118809  .debug_str:00000000000340c4 .LASF4561
     /tmp/cc3zLDNg.s:114433  .debug_str:0000000000022a95 .LASF4562
     /tmp/cc3zLDNg.s:123653  .debug_str:0000000000047d36 .LASF4563
     /tmp/cc3zLDNg.s:124973  .debug_str:000000000004d3f4 .LASF4564
     /tmp/cc3zLDNg.s:109511  .debug_str:000000000000f059 .LASF4565
     /tmp/cc3zLDNg.s:106719  .debug_str:0000000000003912 .LASF4566
     /tmp/cc3zLDNg.s:107763  .debug_str:0000000000007eb8 .LASF4567
     /tmp/cc3zLDNg.s:113347  .debug_str:000000000001df27 .LASF4568
     /tmp/cc3zLDNg.s:116501  .debug_str:000000000002ad01 .LASF4569
     /tmp/cc3zLDNg.s:112651  .debug_str:000000000001b43f .LASF4570
     /tmp/cc3zLDNg.s:114123  .debug_str:000000000002165e .LASF4571
     /tmp/cc3zLDNg.s:123003  .debug_str:00000000000453b2 .LASF4572
     /tmp/cc3zLDNg.s:114699  .debug_str:0000000000023b51 .LASF4573
     /tmp/cc3zLDNg.s:120739  .debug_str:000000000003b974 .LASF4574
     /tmp/cc3zLDNg.s:109195  .debug_str:000000000000df9b .LASF4575
     /tmp/cc3zLDNg.s:124385  .debug_str:000000000004ace4 .LASF4576
     /tmp/cc3zLDNg.s:109695  .debug_str:000000000000faae .LASF4577
     /tmp/cc3zLDNg.s:118479  .debug_str:0000000000032ad2 .LASF4578
     /tmp/cc3zLDNg.s:121481  .debug_str:000000000003eaf8 .LASF4579
     /tmp/cc3zLDNg.s:110069  .debug_str:0000000000010efa .LASF4580
     /tmp/cc3zLDNg.s:119183  .debug_str:00000000000358ab .LASF4581
     /tmp/cc3zLDNg.s:123825  .debug_str:00000000000487e5 .LASF4582
     /tmp/cc3zLDNg.s:116839  .debug_str:000000000002c1dc .LASF4583
     /tmp/cc3zLDNg.s:125643  .debug_str:0000000000050156 .LASF4584
     /tmp/cc3zLDNg.s:110705  .debug_str:0000000000013852 .LASF4585
     /tmp/cc3zLDNg.s:105931  .debug_str:00000000000003fc .LASF4586
     /tmp/cc3zLDNg.s:114909  .debug_str:000000000002495f .LASF4587
     /tmp/cc3zLDNg.s:108631  .debug_str:000000000000ba27 .LASF4588
     /tmp/cc3zLDNg.s:124083  .debug_str:0000000000049962 .LASF4589
     /tmp/cc3zLDNg.s:121231  .debug_str:000000000003daf7 .LASF4590
     /tmp/cc3zLDNg.s:121049  .debug_str:000000000003ce4b .LASF4591
     /tmp/cc3zLDNg.s:109987  .debug_str:0000000000010a8e .LASF4592
     /tmp/cc3zLDNg.s:112031  .debug_str:0000000000018cdf .LASF4593
     /tmp/cc3zLDNg.s:109815  .debug_str:00000000000101c8 .LASF4594
     /tmp/cc3zLDNg.s:116413  .debug_str:000000000002a795 .LASF4595
     /tmp/cc3zLDNg.s:122239  .debug_str:0000000000041b8a .LASF4596
     /tmp/cc3zLDNg.s:114031  .debug_str:0000000000020f97 .LASF4597
     /tmp/cc3zLDNg.s:116321  .debug_str:000000000002a237 .LASF4598
     /tmp/cc3zLDNg.s:111575  .debug_str:0000000000016d9f .LASF4599
     /tmp/cc3zLDNg.s:120651  .debug_str:000000000003b417 .LASF4600
     /tmp/cc3zLDNg.s:123251  .debug_str:000000000004638a .LASF4601
     /tmp/cc3zLDNg.s:120361  .debug_str:000000000003a40d .LASF4602
     /tmp/cc3zLDNg.s:113605  .debug_str:000000000001f0cd .LASF4603
     /tmp/cc3zLDNg.s:122485  .debug_str:0000000000042ef6 .LASF4604
     /tmp/cc3zLDNg.s:111163  .debug_str:0000000000015409 .LASF4605
     /tmp/cc3zLDNg.s:117961  .debug_str:00000000000309d2 .LASF4606
     /tmp/cc3zLDNg.s:108733  .debug_str:000000000000c1a0 .LASF4607
     /tmp/cc3zLDNg.s:125857  .debug_str:0000000000050e86 .LASF4608
     /tmp/cc3zLDNg.s:119575  .debug_str:00000000000374ce .LASF4609
     /tmp/cc3zLDNg.s:119791  .debug_str:0000000000038284 .LASF4610
     /tmp/cc3zLDNg.s:106771  .debug_str:0000000000003cc7 .LASF4611
     /tmp/cc3zLDNg.s:124487  .debug_str:000000000004b344 .LASF4612
     /tmp/cc3zLDNg.s:106627  .debug_str:0000000000003352 .LASF4613
     /tmp/cc3zLDNg.s:113449  .debug_str:000000000001e632 .LASF4614
     /tmp/cc3zLDNg.s:109563  .debug_str:000000000000f272 .LASF4615
     /tmp/cc3zLDNg.s:106643  .debug_str:000000000000344f .LASF4616
     /tmp/cc3zLDNg.s:111703  .debug_str:0000000000017665 .LASF4617
     /tmp/cc3zLDNg.s:113097  .debug_str:000000000001cef9 .LASF4618
     /tmp/cc3zLDNg.s:117779  .debug_str:000000000002fd7e .LASF4619
     /tmp/cc3zLDNg.s:106317  .debug_str:0000000000001ecd .LASF4620
     /tmp/cc3zLDNg.s:118089  .debug_str:00000000000311f4 .LASF4621
     /tmp/cc3zLDNg.s:106653  .debug_str:00000000000034a3 .LASF4622
     /tmp/cc3zLDNg.s:112563  .debug_str:000000000001ae94 .LASF4623
     /tmp/cc3zLDNg.s:121541  .debug_str:000000000003eeb8 .LASF4624
     /tmp/cc3zLDNg.s:109957  .debug_str:000000000001097b .LASF4625
     /tmp/cc3zLDNg.s:122333  .debug_str:0000000000042218 .LASF4626
     /tmp/cc3zLDNg.s:110305  .debug_str:0000000000011cfa .LASF4627
     /tmp/cc3zLDNg.s:118403  .debug_str:0000000000032543 .LASF4628
     /tmp/cc3zLDNg.s:124555  .debug_str:000000000004b828 .LASF4629
     /tmp/cc3zLDNg.s:125015  .debug_str:000000000004d6bb .LASF4630
     /tmp/cc3zLDNg.s:111427  .debug_str:0000000000016525 .LASF4631
     /tmp/cc3zLDNg.s:120493  .debug_str:000000000003ab2b .LASF4632
     /tmp/cc3zLDNg.s:124979  .debug_str:000000000004d45d .LASF4633
     /tmp/cc3zLDNg.s:118127  .debug_str:000000000003146d .LASF4634
     /tmp/cc3zLDNg.s:111025  .debug_str:0000000000014c6d .LASF4635
     /tmp/cc3zLDNg.s:115731  .debug_str:0000000000027b01 .LASF4636
     /tmp/cc3zLDNg.s:124595  .debug_str:000000000004ba2f .LASF4637
     /tmp/cc3zLDNg.s:113373  .debug_str:000000000001e0ed .LASF4638
     /tmp/cc3zLDNg.s:122053  .debug_str:0000000000041065 .LASF4639
     /tmp/cc3zLDNg.s:112167  .debug_str:00000000000193ed .LASF4640
     /tmp/cc3zLDNg.s:122587  .debug_str:00000000000437ae .LASF4641
     /tmp/cc3zLDNg.s:111253  .debug_str:00000000000159ac .LASF4642
     /tmp/cc3zLDNg.s:120313  .debug_str:000000000003a25a .LASF4643
     /tmp/cc3zLDNg.s:108791  .debug_str:000000000000c534 .LASF4644
     /tmp/cc3zLDNg.s:117569  .debug_str:000000000002ef4c .LASF4645
     /tmp/cc3zLDNg.s:106567  .debug_str:0000000000002f62 .LASF4646
     /tmp/cc3zLDNg.s:115401  .debug_str:00000000000266ce .LASF4647
     /tmp/cc3zLDNg.s:124291  .debug_str:000000000004a674 .LASF4648
     /tmp/cc3zLDNg.s:113055  .debug_str:000000000001cc77 .LASF4649
     /tmp/cc3zLDNg.s:124759  .debug_str:000000000004c52e .LASF4650
     /tmp/cc3zLDNg.s:107621  .debug_str:000000000000759d .LASF4651
     /tmp/cc3zLDNg.s:123669  .debug_str:0000000000047dd9 .LASF4652
     /tmp/cc3zLDNg.s:125241  .debug_str:000000000004e539 .LASF4653
     /tmp/cc3zLDNg.s:114015  .debug_str:0000000000020e6c .LASF4654
     /tmp/cc3zLDNg.s:113093  .debug_str:000000000001cedb .LASF4655
     /tmp/cc3zLDNg.s:112463  .debug_str:000000000001a7fb .LASF4656
     /tmp/cc3zLDNg.s:124771  .debug_str:000000000004c5eb .LASF4657
     /tmp/cc3zLDNg.s:113891  .debug_str:000000000002052e .LASF4658
     /tmp/cc3zLDNg.s:117231  .debug_str:000000000002da31 .LASF4659
     /tmp/cc3zLDNg.s:107881  .debug_str:0000000000008610 .LASF4660
     /tmp/cc3zLDNg.s:119179  .debug_str:0000000000035875 .LASF4661
     /tmp/cc3zLDNg.s:109859  .debug_str:0000000000010485 .LASF4662
     /tmp/cc3zLDNg.s:118343  .debug_str:00000000000321a6 .LASF4663
     /tmp/cc3zLDNg.s:110531  .debug_str:0000000000012b62 .LASF4664
     /tmp/cc3zLDNg.s:111167  .debug_str:000000000001545c .LASF4665
     /tmp/cc3zLDNg.s:121495  .debug_str:000000000003ebc9 .LASF4666
     /tmp/cc3zLDNg.s:121279  .debug_str:000000000003de1f .LASF4667
     /tmp/cc3zLDNg.s:123245  .debug_str:0000000000046313 .LASF4668
     /tmp/cc3zLDNg.s:123563  .debug_str:000000000004775e .LASF4669
     /tmp/cc3zLDNg.s:108567  .debug_str:000000000000b591 .LASF4670
     /tmp/cc3zLDNg.s:116143  .debug_str:0000000000029587 .LASF4671
     /tmp/cc3zLDNg.s:119779  .debug_str:00000000000381b8 .LASF4672
     /tmp/cc3zLDNg.s:116091  .debug_str:0000000000029197 .LASF4673
     /tmp/cc3zLDNg.s:121895  .debug_str:0000000000040616 .LASF4674
     /tmp/cc3zLDNg.s:119921  .debug_str:0000000000038ac6 .LASF4675
     /tmp/cc3zLDNg.s:115077  .debug_str:000000000002548a .LASF4676
     /tmp/cc3zLDNg.s:120801  .debug_str:000000000003bd70 .LASF4677
     /tmp/cc3zLDNg.s:116997  .debug_str:000000000002cb7b .LASF4678
     /tmp/cc3zLDNg.s:109881  .debug_str:00000000000105e0 .LASF4679
     /tmp/cc3zLDNg.s:118937  .debug_str:000000000003499e .LASF4680
     /tmp/cc3zLDNg.s:109607  .debug_str:000000000000f543 .LASF4681
     /tmp/cc3zLDNg.s:109615  .debug_str:000000000000f5de .LASF4682
     /tmp/cc3zLDNg.s:111693  .debug_str:00000000000175d5 .LASF4683
     /tmp/cc3zLDNg.s:122821  .debug_str:000000000004474e .LASF4684
     /tmp/cc3zLDNg.s:119899  .debug_str:0000000000038941 .LASF4685
     /tmp/cc3zLDNg.s:108615  .debug_str:000000000000b936 .LASF4686
     /tmp/cc3zLDNg.s:120007  .debug_str:0000000000039002 .LASF4687
     /tmp/cc3zLDNg.s:121067  .debug_str:000000000003cf39 .LASF4688
     /tmp/cc3zLDNg.s:120331  .debug_str:000000000003a329 .LASF4689
     /tmp/cc3zLDNg.s:125163  .debug_str:000000000004e02c .LASF4690
     /tmp/cc3zLDNg.s:112817  .debug_str:000000000001bdb2 .LASF4691
     /tmp/cc3zLDNg.s:111921  .debug_str:00000000000185a6 .LASF4692
     /tmp/cc3zLDNg.s:123073  .debug_str:0000000000045860 .LASF4693
     /tmp/cc3zLDNg.s:122151  .debug_str:0000000000041629 .LASF4694
     /tmp/cc3zLDNg.s:116105  .debug_str:0000000000029283 .LASF4695
     /tmp/cc3zLDNg.s:115955  .debug_str:00000000000288ff .LASF4696
     /tmp/cc3zLDNg.s:112723  .debug_str:000000000001b84f .LASF4697
     /tmp/cc3zLDNg.s:122855  .debug_str:0000000000044983 .LASF4698
     /tmp/cc3zLDNg.s:114727  .debug_str:0000000000023cf1 .LASF4699
     /tmp/cc3zLDNg.s:118857  .debug_str:00000000000343a9 .LASF4700
     /tmp/cc3zLDNg.s:120329  .debug_str:000000000003a310 .LASF4701
     /tmp/cc3zLDNg.s:123629  .debug_str:0000000000047b62 .LASF4702
     /tmp/cc3zLDNg.s:118539  .debug_str:0000000000032df7 .LASF4703
     /tmp/cc3zLDNg.s:109189  .debug_str:000000000000df70 .LASF4704
     /tmp/cc3zLDNg.s:120525  .debug_str:000000000003ac59 .LASF4705
     /tmp/cc3zLDNg.s:111261  .debug_str:0000000000015a51 .LASF4706
     /tmp/cc3zLDNg.s:121487  .debug_str:000000000003eb30 .LASF4707
     /tmp/cc3zLDNg.s:117579  .debug_str:000000000002efda .LASF4708
     /tmp/cc3zLDNg.s:118001  .debug_str:0000000000030c49 .LASF4709
     /tmp/cc3zLDNg.s:119497  .debug_str:0000000000036f96 .LASF4710
     /tmp/cc3zLDNg.s:110207  .debug_str:000000000001171c .LASF4711
     /tmp/cc3zLDNg.s:115931  .debug_str:0000000000028741 .LASF4712
     /tmp/cc3zLDNg.s:112077  .debug_str:0000000000018f9f .LASF4713
     /tmp/cc3zLDNg.s:116107  .debug_str:000000000002929b .LASF4714
     /tmp/cc3zLDNg.s:115759  .debug_str:0000000000027cc1 .LASF4715
     /tmp/cc3zLDNg.s:125149  .debug_str:000000000004df1e .LASF4716
     /tmp/cc3zLDNg.s:107895  .debug_str:0000000000008740 .LASF4717
     /tmp/cc3zLDNg.s:112357  .debug_str:000000000001a15a .LASF4718
     /tmp/cc3zLDNg.s:120755  .debug_str:000000000003ba8d .LASF4719
     /tmp/cc3zLDNg.s:107807  .debug_str:000000000000813a .LASF4720
     /tmp/cc3zLDNg.s:122657  .debug_str:0000000000043cd6 .LASF4721
     /tmp/cc3zLDNg.s:108717  .debug_str:000000000000c105 .LASF4722
     /tmp/cc3zLDNg.s:113377  .debug_str:000000000001e11f .LASF4723
     /tmp/cc3zLDNg.s:110765  .debug_str:0000000000013bf9 .LASF4724
     /tmp/cc3zLDNg.s:117221  .debug_str:000000000002d985 .LASF4725
     /tmp/cc3zLDNg.s:122039  .debug_str:0000000000040f42 .LASF4726
     /tmp/cc3zLDNg.s:120015  .debug_str:000000000003906d .LASF4727
     /tmp/cc3zLDNg.s:122373  .debug_str:0000000000042629 .LASF4728
     /tmp/cc3zLDNg.s:123619  .debug_str:0000000000047adb .LASF4729
     /tmp/cc3zLDNg.s:124359  .debug_str:000000000004ab40 .LASF4730
     /tmp/cc3zLDNg.s:112203  .debug_str:000000000001965c .LASF4731
     /tmp/cc3zLDNg.s:117121  .debug_str:000000000002d3db .LASF4732
     /tmp/cc3zLDNg.s:116475  .debug_str:000000000002ab38 .LASF4733
     /tmp/cc3zLDNg.s:119421  .debug_str:00000000000369ab .LASF4734
     /tmp/cc3zLDNg.s:110447  .debug_str:0000000000012673 .LASF4735
     /tmp/cc3zLDNg.s:125271  .debug_str:000000000004e72a .LASF4736
     /tmp/cc3zLDNg.s:117269  .debug_str:000000000002dcd0 .LASF4737
     /tmp/cc3zLDNg.s:106757  .debug_str:0000000000003bcf .LASF4738
     /tmp/cc3zLDNg.s:121701  .debug_str:000000000003fa2e .LASF4739
     /tmp/cc3zLDNg.s:123517  .debug_str:0000000000047453 .LASF4740
     /tmp/cc3zLDNg.s:107705  .debug_str:0000000000007ade .LASF4741
     /tmp/cc3zLDNg.s:117465  .debug_str:000000000002e82e .LASF4742
     /tmp/cc3zLDNg.s:123127  .debug_str:0000000000045b74 .LASF4743
     /tmp/cc3zLDNg.s:116869  .debug_str:000000000002c3fc .LASF4744
     /tmp/cc3zLDNg.s:110801  .debug_str:0000000000013e33 .LASF4745
     /tmp/cc3zLDNg.s:106099  .debug_str:0000000000000ede .LASF4746
     /tmp/cc3zLDNg.s:116819  .debug_str:000000000002c0fc .LASF4747
     /tmp/cc3zLDNg.s:116707  .debug_str:000000000002b9de .LASF4748
     /tmp/cc3zLDNg.s:115521  .debug_str:0000000000026d5b .LASF4749
     /tmp/cc3zLDNg.s:122185  .debug_str:0000000000041832 .LASF4750
     /tmp/cc3zLDNg.s:113841  .debug_str:00000000000201ef .LASF4751
     /tmp/cc3zLDNg.s:118561  .debug_str:0000000000032f1b .LASF4752
     /tmp/cc3zLDNg.s:112059  .debug_str:0000000000018e71 .LASF4753
     /tmp/cc3zLDNg.s:109365  .debug_str:000000000000e8b1 .LASF4754
     /tmp/cc3zLDNg.s:109231  .debug_str:000000000000e109 .LASF4755
     /tmp/cc3zLDNg.s:113923  .debug_str:0000000000020714 .LASF4756
     /tmp/cc3zLDNg.s:108291  .debug_str:000000000000a269 .LASF4757
     /tmp/cc3zLDNg.s:112411  .debug_str:000000000001a51f .LASF4758
     /tmp/cc3zLDNg.s:115913  .debug_str:0000000000028633 .LASF4759
     /tmp/cc3zLDNg.s:120545  .debug_str:000000000003adac .LASF4760
     /tmp/cc3zLDNg.s:118705  .debug_str:000000000003394d .LASF4761
     /tmp/cc3zLDNg.s:117679  .debug_str:000000000002f653 .LASF4762
     /tmp/cc3zLDNg.s:121813  .debug_str:00000000000401a8 .LASF4763
     /tmp/cc3zLDNg.s:116825  .debug_str:000000000002c146 .LASF4764
     /tmp/cc3zLDNg.s:124723  .debug_str:000000000004c297 .LASF4765
     /tmp/cc3zLDNg.s:106511  .debug_str:0000000000002b52 .LASF4766
     /tmp/cc3zLDNg.s:120311  .debug_str:000000000003a232 .LASF4767
     /tmp/cc3zLDNg.s:125267  .debug_str:000000000004e6ed .LASF4768
     /tmp/cc3zLDNg.s:119527  .debug_str:0000000000037206 .LASF4769
     /tmp/cc3zLDNg.s:119713  .debug_str:0000000000037d9b .LASF4770
     /tmp/cc3zLDNg.s:123173  .debug_str:0000000000045e95 .LASF4771
     /tmp/cc3zLDNg.s:112791  .debug_str:000000000001bc04 .LASF4772
     /tmp/cc3zLDNg.s:106727  .debug_str:0000000000003984 .LASF4773
     /tmp/cc3zLDNg.s:109489  .debug_str:000000000000ef5e .LASF4774
     /tmp/cc3zLDNg.s:108201  .debug_str:0000000000009c15 .LASF4775
     /tmp/cc3zLDNg.s:115331  .debug_str:0000000000026339 .LASF4776
     /tmp/cc3zLDNg.s:122819  .debug_str:0000000000044728 .LASF4777
     /tmp/cc3zLDNg.s:109351  .debug_str:000000000000e807 .LASF4778
     /tmp/cc3zLDNg.s:110979  .debug_str:0000000000014926 .LASF4779
     /tmp/cc3zLDNg.s:109673  .debug_str:000000000000f92b .LASF4780
     /tmp/cc3zLDNg.s:117053  .debug_str:000000000002cf81 .LASF4781
     /tmp/cc3zLDNg.s:124327  .debug_str:000000000004a904 .LASF4782
     /tmp/cc3zLDNg.s:118917  .debug_str:00000000000347d7 .LASF4783
     /tmp/cc3zLDNg.s:125047  .debug_str:000000000004d89e .LASF4784
     /tmp/cc3zLDNg.s:120403  .debug_str:000000000003a6a3 .LASF4785
     /tmp/cc3zLDNg.s:112619  .debug_str:000000000001b1af .LASF4786
     /tmp/cc3zLDNg.s:117835  .debug_str:00000000000300b7 .LASF4787
     /tmp/cc3zLDNg.s:111807  .debug_str:0000000000017d49 .LASF4788
     /tmp/cc3zLDNg.s:123381  .debug_str:0000000000046b33 .LASF4789
     /tmp/cc3zLDNg.s:110999  .debug_str:0000000000014a75 .LASF4790
     /tmp/cc3zLDNg.s:114651  .debug_str:0000000000023859 .LASF4791
     /tmp/cc3zLDNg.s:122589  .debug_str:00000000000437c4 .LASF4792
     /tmp/cc3zLDNg.s:124377  .debug_str:000000000004ac82 .LASF4793
     /tmp/cc3zLDNg.s:112291  .debug_str:0000000000019c44 .LASF4794
     /tmp/cc3zLDNg.s:116753  .debug_str:000000000002bc78 .LASF4795
     /tmp/cc3zLDNg.s:122093  .debug_str:00000000000412bb .LASF4796
     /tmp/cc3zLDNg.s:114675  .debug_str:00000000000239ea .LASF4797
     /tmp/cc3zLDNg.s:111639  .debug_str:0000000000017263 .LASF4798
     /tmp/cc3zLDNg.s:121189  .debug_str:000000000003d829 .LASF4799
     /tmp/cc3zLDNg.s:117115  .debug_str:000000000002d361 .LASF4800
     /tmp/cc3zLDNg.s:111707  .debug_str:00000000000176c0 .LASF4801
     /tmp/cc3zLDNg.s:115427  .debug_str:0000000000026879 .LASF4802
     /tmp/cc3zLDNg.s:115351  .debug_str:00000000000264ab .LASF4803
     /tmp/cc3zLDNg.s:107061  .debug_str:0000000000005044 .LASF4804
     /tmp/cc3zLDNg.s:109729  .debug_str:000000000000fbb0 .LASF4805
     /tmp/cc3zLDNg.s:123597  .debug_str:0000000000047992 .LASF4806
     /tmp/cc3zLDNg.s:106733  .debug_str:00000000000039d2 .LASF4807
     /tmp/cc3zLDNg.s:110593  .debug_str:0000000000012fdf .LASF4808
     /tmp/cc3zLDNg.s:124367  .debug_str:000000000004abbf .LASF4809
     /tmp/cc3zLDNg.s:118025  .debug_str:0000000000030dd0 .LASF4810
     /tmp/cc3zLDNg.s:111401  .debug_str:00000000000163ad .LASF4811
     /tmp/cc3zLDNg.s:114267  .debug_str:0000000000021eb0 .LASF4812
     /tmp/cc3zLDNg.s:113503  .debug_str:000000000001e9d8 .LASF4813
     /tmp/cc3zLDNg.s:123047  .debug_str:0000000000045620 .LASF4814
     /tmp/cc3zLDNg.s:112347  .debug_str:000000000001a0c6 .LASF4815
     /tmp/cc3zLDNg.s:121945  .debug_str:0000000000040971 .LASF4816
     /tmp/cc3zLDNg.s:111265  .debug_str:0000000000015a84 .LASF4817
     /tmp/cc3zLDNg.s:120985  .debug_str:000000000003ca3f .LASF4818
     /tmp/cc3zLDNg.s:108721  .debug_str:000000000000c157 .LASF4819
     /tmp/cc3zLDNg.s:107229  .debug_str:0000000000005afc .LASF4820
     /tmp/cc3zLDNg.s:108403  .debug_str:000000000000aa27 .LASF4821
     /tmp/cc3zLDNg.s:123605  .debug_str:0000000000047a33 .LASF4822
     /tmp/cc3zLDNg.s:109047  .debug_str:000000000000d6ba .LASF4823
     /tmp/cc3zLDNg.s:107399  .debug_str:0000000000006576 .LASF4824
     /tmp/cc3zLDNg.s:116529  .debug_str:000000000002aee9 .LASF4825
     /tmp/cc3zLDNg.s:116773  .debug_str:000000000002be17 .LASF4826
     /tmp/cc3zLDNg.s:122027  .debug_str:0000000000040e4b .LASF4827
     /tmp/cc3zLDNg.s:117387  .debug_str:000000000002e39a .LASF4828
     /tmp/cc3zLDNg.s:112607  .debug_str:000000000001b08f .LASF4829
     /tmp/cc3zLDNg.s:124673  .debug_str:000000000004bf13 .LASF4830
     /tmp/cc3zLDNg.s:118307  .debug_str:0000000000031f96 .LASF4831
     /tmp/cc3zLDNg.s:124855  .debug_str:000000000004cc12 .LASF4832
     /tmp/cc3zLDNg.s:118507  .debug_str:0000000000032c1d .LASF4833
     /tmp/cc3zLDNg.s:111905  .debug_str:00000000000184a5 .LASF4834
     /tmp/cc3zLDNg.s:125701  .debug_str:00000000000504bf .LASF4835
     /tmp/cc3zLDNg.s:119335  .debug_str:0000000000036363 .LASF4836
     /tmp/cc3zLDNg.s:112763  .debug_str:000000000001babf .LASF4837
     /tmp/cc3zLDNg.s:118141  .debug_str:00000000000314ec .LASF4838
     /tmp/cc3zLDNg.s:115307  .debug_str:00000000000261ec .LASF4839
     /tmp/cc3zLDNg.s:110363  .debug_str:00000000000120e7 .LASF4840
     /tmp/cc3zLDNg.s:116537  .debug_str:000000000002af60 .LASF4841
     /tmp/cc3zLDNg.s:111385  .debug_str:0000000000016292 .LASF4842
     /tmp/cc3zLDNg.s:116031  .debug_str:0000000000028dc8 .LASF4843
     /tmp/cc3zLDNg.s:118283  .debug_str:0000000000031e4b .LASF4844
     /tmp/cc3zLDNg.s:109493  .debug_str:000000000000ef82 .LASF4845
     /tmp/cc3zLDNg.s:109767  .debug_str:000000000000feaf .LASF4846
     /tmp/cc3zLDNg.s:119523  .debug_str:0000000000037186 .LASF4847
     /tmp/cc3zLDNg.s:124033  .debug_str:000000000004959e .LASF4848
     /tmp/cc3zLDNg.s:118441  .debug_str:00000000000327ed .LASF4849
     /tmp/cc3zLDNg.s:111071  .debug_str:0000000000014f54 .LASF4850
     /tmp/cc3zLDNg.s:117017  .debug_str:000000000002cc97 .LASF4851
     /tmp/cc3zLDNg.s:110367  .debug_str:0000000000012125 .LASF4852
     /tmp/cc3zLDNg.s:112695  .debug_str:000000000001b667 .LASF4853
     /tmp/cc3zLDNg.s:106563  .debug_str:0000000000002f21 .LASF4854
     /tmp/cc3zLDNg.s:111581  .debug_str:0000000000016e0d .LASF4855
     /tmp/cc3zLDNg.s:124943  .debug_str:000000000004d1ff .LASF4856
     /tmp/cc3zLDNg.s:119619  .debug_str:00000000000377e0 .LASF4857
     /tmp/cc3zLDNg.s:122465  .debug_str:0000000000042d6d .LASF4858
     /tmp/cc3zLDNg.s:112335  .debug_str:0000000000019fce .LASF4859
     /tmp/cc3zLDNg.s:109379  .debug_str:000000000000e976 .LASF4860
     /tmp/cc3zLDNg.s:115333  .debug_str:0000000000026369 .LASF4861
     /tmp/cc3zLDNg.s:118117  .debug_str:000000000003136f .LASF4862
     /tmp/cc3zLDNg.s:107309  .debug_str:0000000000005f7f .LASF4863
     /tmp/cc3zLDNg.s:117881  .debug_str:000000000003047e .LASF4864
     /tmp/cc3zLDNg.s:106241  .debug_str:0000000000001960 .LASF4865
     /tmp/cc3zLDNg.s:108195  .debug_str:0000000000009b97 .LASF4866
     /tmp/cc3zLDNg.s:117045  .debug_str:000000000002ceee .LASF4867
     /tmp/cc3zLDNg.s:110399  .debug_str:00000000000122e9 .LASF4868
     /tmp/cc3zLDNg.s:124195  .debug_str:000000000004a090 .LASF4869
     /tmp/cc3zLDNg.s:108757  .debug_str:000000000000c33f .LASF4870
     /tmp/cc3zLDNg.s:125211  .debug_str:000000000004e33e .LASF4871
     /tmp/cc3zLDNg.s:116225  .debug_str:0000000000029ad2 .LASF4872
     /tmp/cc3zLDNg.s:109581  .debug_str:000000000000f384 .LASF4873
     /tmp/cc3zLDNg.s:111741  .debug_str:000000000001789f .LASF4874
     /tmp/cc3zLDNg.s:125717  .debug_str:000000000005061b .LASF4875
     /tmp/cc3zLDNg.s:117857  .debug_str:00000000000302c0 .LASF4876
     /tmp/cc3zLDNg.s:120029  .debug_str:0000000000039147 .LASF4877
     /tmp/cc3zLDNg.s:116001  .debug_str:0000000000028be9 .LASF4878
     /tmp/cc3zLDNg.s:107411  .debug_str:000000000000668d .LASF4879
     /tmp/cc3zLDNg.s:125061  .debug_str:000000000004d9a1 .LASF4880
     /tmp/cc3zLDNg.s:121387  .debug_str:000000000003e4c5 .LASF4881
     /tmp/cc3zLDNg.s:115675  .debug_str:00000000000276fe .LASF4882
     /tmp/cc3zLDNg.s:109037  .debug_str:000000000000d609 .LASF4883
     /tmp/cc3zLDNg.s:124295  .debug_str:000000000004a694 .LASF4884
     /tmp/cc3zLDNg.s:116517  .debug_str:000000000002ae1b .LASF4885
     /tmp/cc3zLDNg.s:119815  .debug_str:0000000000038402 .LASF4886
     /tmp/cc3zLDNg.s:120367  .debug_str:000000000003a472 .LASF4887
     /tmp/cc3zLDNg.s:117381  .debug_str:000000000002e323 .LASF4888
     /tmp/cc3zLDNg.s:114151  .debug_str:000000000002178d .LASF4889
     /tmp/cc3zLDNg.s:114667  .debug_str:000000000002394f .LASF4890
     /tmp/cc3zLDNg.s:122695  .debug_str:000000000004400e .LASF4891
     /tmp/cc3zLDNg.s:123249  .debug_str:0000000000046351 .LASF4892
     /tmp/cc3zLDNg.s:108293  .debug_str:000000000000a294 .LASF4893
     /tmp/cc3zLDNg.s:108833  .debug_str:000000000000c7da .LASF4894
     /tmp/cc3zLDNg.s:115299  .debug_str:0000000000026186 .LASF4895
     /tmp/cc3zLDNg.s:116521  .debug_str:000000000002ae5c .LASF4896
     /tmp/cc3zLDNg.s:109883  .debug_str:00000000000105f8 .LASF4897
     /tmp/cc3zLDNg.s:123719  .debug_str:00000000000480d3 .LASF4898
     /tmp/cc3zLDNg.s:119863  .debug_str:000000000003873e .LASF4899
     /tmp/cc3zLDNg.s:121113  .debug_str:000000000003d2b5 .LASF4900
     /tmp/cc3zLDNg.s:116393  .debug_str:000000000002a5ed .LASF4901
     /tmp/cc3zLDNg.s:120037  .debug_str:0000000000039251 .LASF4902
     /tmp/cc3zLDNg.s:109177  .debug_str:000000000000de8e .LASF4903
     /tmp/cc3zLDNg.s:125497  .debug_str:000000000004f714 .LASF4904
     /tmp/cc3zLDNg.s:119145  .debug_str:0000000000035684 .LASF4905
     /tmp/cc3zLDNg.s:120387  .debug_str:000000000003a5b5 .LASF4906
     /tmp/cc3zLDNg.s:113869  .debug_str:00000000000203ba .LASF4907
     /tmp/cc3zLDNg.s:124341  .debug_str:000000000004a9b3 .LASF4908
     /tmp/cc3zLDNg.s:121137  .debug_str:000000000003d439 .LASF4909
     /tmp/cc3zLDNg.s:124839  .debug_str:000000000004ca91 .LASF4910
     /tmp/cc3zLDNg.s:124431  .debug_str:000000000004b007 .LASF4911
     /tmp/cc3zLDNg.s:108853  .debug_str:000000000000c932 .LASF4912
     /tmp/cc3zLDNg.s:119685  .debug_str:0000000000037bed .LASF4913
     /tmp/cc3zLDNg.s:123231  .debug_str:00000000000461f6 .LASF4914
     /tmp/cc3zLDNg.s:123895  .debug_str:0000000000048c02 .LASF4915
     /tmp/cc3zLDNg.s:107793  .debug_str:000000000000801e .LASF4916
     /tmp/cc3zLDNg.s:124029  .debug_str:0000000000049525 .LASF4917
     /tmp/cc3zLDNg.s:106767  .debug_str:0000000000003c7b .LASF4918
     /tmp/cc3zLDNg.s:116469  .debug_str:000000000002aac8 .LASF4919
     /tmp/cc3zLDNg.s:124805  .debug_str:000000000004c820 .LASF4920
     /tmp/cc3zLDNg.s:112207  .debug_str:00000000000196bb .LASF4921
     /tmp/cc3zLDNg.s:124843  .debug_str:000000000004caf9 .LASF4922
     /tmp/cc3zLDNg.s:112235  .debug_str:0000000000019863 .LASF4923
     /tmp/cc3zLDNg.s:119157  .debug_str:0000000000035758 .LASF4924
     /tmp/cc3zLDNg.s:119607  .debug_str:00000000000376dc .LASF4925
     /tmp/cc3zLDNg.s:113131  .debug_str:000000000001d154 .LASF4926
     /tmp/cc3zLDNg.s:125001  .debug_str:000000000004d5bc .LASF4927
     /tmp/cc3zLDNg.s:120457  .debug_str:000000000003a929 .LASF4928
     /tmp/cc3zLDNg.s:112379  .debug_str:000000000001a2d7 .LASF4929
     /tmp/cc3zLDNg.s:125059  .debug_str:000000000004d96a .LASF4930
     /tmp/cc3zLDNg.s:125607  .debug_str:000000000004feb4 .LASF4931
     /tmp/cc3zLDNg.s:114977  .debug_str:0000000000024dcd .LASF4932
     /tmp/cc3zLDNg.s:124519  .debug_str:000000000004b536 .LASF4933
     /tmp/cc3zLDNg.s:113949  .debug_str:000000000002093e .LASF4934
     /tmp/cc3zLDNg.s:116331  .debug_str:000000000002a2b8 .LASF4935
     /tmp/cc3zLDNg.s:124189  .debug_str:0000000000049fef .LASF4936
     /tmp/cc3zLDNg.s:106773  .debug_str:0000000000003cdf .LASF4937
     /tmp/cc3zLDNg.s:121221  .debug_str:000000000003da75 .LASF4938
     /tmp/cc3zLDNg.s:114393  .debug_str:000000000002284d .LASF4939
     /tmp/cc3zLDNg.s:113571  .debug_str:000000000001ee71 .LASF4940
     /tmp/cc3zLDNg.s:125597  .debug_str:000000000004fe00 .LASF4941
     /tmp/cc3zLDNg.s:110573  .debug_str:0000000000012e8a .LASF4942
     /tmp/cc3zLDNg.s:108769  .debug_str:000000000000c40a .LASF4943
     /tmp/cc3zLDNg.s:118609  .debug_str:0000000000033246 .LASF4944
     /tmp/cc3zLDNg.s:124635  .debug_str:000000000004bd27 .LASF4945
     /tmp/cc3zLDNg.s:118273  .debug_str:0000000000031db9 .LASF4946
     /tmp/cc3zLDNg.s:106743  .debug_str:0000000000003ac1 .LASF4947
     /tmp/cc3zLDNg.s:125645  .debug_str:000000000005016a .LASF4948
     /tmp/cc3zLDNg.s:108305  .debug_str:000000000000a357 .LASF4949
     /tmp/cc3zLDNg.s:112707  .debug_str:000000000001b737 .LASF4950
     /tmp/cc3zLDNg.s:106207  .debug_str:00000000000015e6 .LASF4951
     /tmp/cc3zLDNg.s:125809  .debug_str:0000000000050c01 .LASF4952
     /tmp/cc3zLDNg.s:115655  .debug_str:0000000000027578 .LASF4953
     /tmp/cc3zLDNg.s:112405  .debug_str:000000000001a4a8 .LASF4954
     /tmp/cc3zLDNg.s:111205  .debug_str:000000000001567b .LASF4955
     /tmp/cc3zLDNg.s:124965  .debug_str:000000000004d375 .LASF4956
     /tmp/cc3zLDNg.s:118615  .debug_str:00000000000332e5 .LASF4957
     /tmp/cc3zLDNg.s:115555  .debug_str:0000000000026f41 .LASF4958
     /tmp/cc3zLDNg.s:125797  .debug_str:0000000000050b5a .LASF4959
     /tmp/cc3zLDNg.s:121943  .debug_str:000000000004093a .LASF4960
     /tmp/cc3zLDNg.s:114259  .debug_str:0000000000021e64 .LASF4961
     /tmp/cc3zLDNg.s:120793  .debug_str:000000000003bd0a .LASF4962
     /tmp/cc3zLDNg.s:125969  .debug_str:00000000000515fd .LASF4963
     /tmp/cc3zLDNg.s:115353  .debug_str:00000000000264e3 .LASF4964
     /tmp/cc3zLDNg.s:121513  .debug_str:000000000003ed00 .LASF4965
     /tmp/cc3zLDNg.s:125335  .debug_str:000000000004ec33 .LASF4966
     /tmp/cc3zLDNg.s:111767  .debug_str:0000000000017a6f .LASF4967
     /tmp/cc3zLDNg.s:119215  .debug_str:0000000000035a95 .LASF4968
     /tmp/cc3zLDNg.s:112271  .debug_str:0000000000019a84 .LASF4969
     /tmp/cc3zLDNg.s:122203  .debug_str:0000000000041970 .LASF4970
     /tmp/cc3zLDNg.s:123607  .debug_str:0000000000047a6b .LASF4971
     /tmp/cc3zLDNg.s:125743  .debug_str:000000000005075f .LASF4972
     /tmp/cc3zLDNg.s:112643  .debug_str:000000000001b397 .LASF4973
     /tmp/cc3zLDNg.s:111377  .debug_str:00000000000161f0 .LASF4974
     /tmp/cc3zLDNg.s:106279  .debug_str:0000000000001c0f .LASF4975
     /tmp/cc3zLDNg.s:108225  .debug_str:0000000000009e4b .LASF4976
     /tmp/cc3zLDNg.s:113637  .debug_str:000000000001f341 .LASF4977
     /tmp/cc3zLDNg.s:120859  .debug_str:000000000003c15f .LASF4978
     /tmp/cc3zLDNg.s:121117  .debug_str:000000000003d2f7 .LASF4979
     /tmp/cc3zLDNg.s:125399  .debug_str:000000000004ef80 .LASF4980
     /tmp/cc3zLDNg.s:120709  .debug_str:000000000003b7bf .LASF4981
     /tmp/cc3zLDNg.s:125975  .debug_str:0000000000051681 .LASF4982
     /tmp/cc3zLDNg.s:125385  .debug_str:000000000004eea8 .LASF4983
     /tmp/cc3zLDNg.s:117133  .debug_str:000000000002d472 .LASF4984
     /tmp/cc3zLDNg.s:114475  .debug_str:0000000000022c98 .LASF4985
     /tmp/cc3zLDNg.s:106995  .debug_str:0000000000004bf4 .LASF4986
     /tmp/cc3zLDNg.s:123281  .debug_str:00000000000465a9 .LASF4987
     /tmp/cc3zLDNg.s:121789  .debug_str:000000000003fff8 .LASF4988
     /tmp/cc3zLDNg.s:119061  .debug_str:000000000003516f .LASF4989
     /tmp/cc3zLDNg.s:110925  .debug_str:000000000001459b .LASF4990
     /tmp/cc3zLDNg.s:123997  .debug_str:00000000000492cd .LASF4991
     /tmp/cc3zLDNg.s:108761  .debug_str:000000000000c387 .LASF4992
     /tmp/cc3zLDNg.s:117119  .debug_str:000000000002d3a5 .LASF4993
     /tmp/cc3zLDNg.s:107817  .debug_str:00000000000081aa .LASF4994
     /tmp/cc3zLDNg.s:109477  .debug_str:000000000000eeca .LASF4995
     /tmp/cc3zLDNg.s:105897  .debug_str:00000000000001a1 .LASF4996
     /tmp/cc3zLDNg.s:116785  .debug_str:000000000002bf1a .LASF4997
     /tmp/cc3zLDNg.s:111021  .debug_str:0000000000014c1b .LASF4998
     /tmp/cc3zLDNg.s:119377  .debug_str:00000000000366af .LASF4999
     /tmp/cc3zLDNg.s:117749  .debug_str:000000000002fb26 .LASF5000
     /tmp/cc3zLDNg.s:121669  .debug_str:000000000003f801 .LASF5001
     /tmp/cc3zLDNg.s:120877  .debug_str:000000000003c2ad .LASF5002
     /tmp/cc3zLDNg.s:116007  .debug_str:0000000000028c37 .LASF5003
     /tmp/cc3zLDNg.s:114503  .debug_str:0000000000022f56 .LASF5004
     /tmp/cc3zLDNg.s:124503  .debug_str:000000000004b43a .LASF5005
     /tmp/cc3zLDNg.s:125917  .debug_str:0000000000051278 .LASF5006
     /tmp/cc3zLDNg.s:126067  .debug_str:0000000000051cd9 .LASF5007
     /tmp/cc3zLDNg.s:119255  .debug_str:0000000000035e1f .LASF5008
     /tmp/cc3zLDNg.s:111997  .debug_str:0000000000018a4e .LASF5009
     /tmp/cc3zLDNg.s:114535  .debug_str:00000000000230b1 .LASF5010
     /tmp/cc3zLDNg.s:108611  .debug_str:000000000000b8c6 .LASF5011
     /tmp/cc3zLDNg.s:123017  .debug_str:000000000004545d .LASF5012
     /tmp/cc3zLDNg.s:120167  .debug_str:0000000000039997 .LASF5013
     /tmp/cc3zLDNg.s:123645  .debug_str:0000000000047cb7 .LASF5014
     /tmp/cc3zLDNg.s:107191  .debug_str:00000000000058e0 .LASF5015
     /tmp/cc3zLDNg.s:120293  .debug_str:000000000003a103 .LASF5016
     /tmp/cc3zLDNg.s:119571  .debug_str:000000000003748f .LASF5017
     /tmp/cc3zLDNg.s:114133  .debug_str:00000000000216d9 .LASF5018
     /tmp/cc3zLDNg.s:118497  .debug_str:0000000000032b84 .LASF5019
     /tmp/cc3zLDNg.s:116929  .debug_str:000000000002c7eb .LASF5020
     /tmp/cc3zLDNg.s:113945  .debug_str:00000000000208f2 .LASF5021
     /tmp/cc3zLDNg.s:116401  .debug_str:000000000002a6ac .LASF5022
     /tmp/cc3zLDNg.s:110449  .debug_str:00000000000126a4 .LASF5023
     /tmp/cc3zLDNg.s:123463  .debug_str:00000000000470f9 .LASF5024
     /tmp/cc3zLDNg.s:110001  .debug_str:0000000000010ba2 .LASF5025
     /tmp/cc3zLDNg.s:112999  .debug_str:000000000001c8e4 .LASF5026
     /tmp/cc3zLDNg.s:122677  .debug_str:0000000000043e30 .LASF5027
     /tmp/cc3zLDNg.s:120497  .debug_str:000000000003ab56 .LASF5028
     /tmp/cc3zLDNg.s:125821  .debug_str:0000000000050ccc .LASF5029
     /tmp/cc3zLDNg.s:118243  .debug_str:0000000000031bff .LASF5030
     /tmp/cc3zLDNg.s:123633  .debug_str:0000000000047bb7 .LASF5031
     /tmp/cc3zLDNg.s:117773  .debug_str:000000000002fd15 .LASF5032
     /tmp/cc3zLDNg.s:111931  .debug_str:0000000000018629 .LASF5033
     /tmp/cc3zLDNg.s:119727  .debug_str:0000000000037e7e .LASF5034
     /tmp/cc3zLDNg.s:116909  .debug_str:000000000002c68a .LASF5035
     /tmp/cc3zLDNg.s:117917  .debug_str:000000000003070b .LASF5036
     /tmp/cc3zLDNg.s:109281  .debug_str:000000000000e3e6 .LASF5037
     /tmp/cc3zLDNg.s:119211  .debug_str:0000000000035a53 .LASF5038
     /tmp/cc3zLDNg.s:121571  .debug_str:000000000003f12f .LASF5039
     /tmp/cc3zLDNg.s:124551  .debug_str:000000000004b7d4 .LASF5040
     /tmp/cc3zLDNg.s:111505  .debug_str:000000000001694a .LASF5041
     /tmp/cc3zLDNg.s:112949  .debug_str:000000000001c5c7 .LASF5042
     /tmp/cc3zLDNg.s:110633  .debug_str:00000000000132b7 .LASF5043
     /tmp/cc3zLDNg.s:109579  .debug_str:000000000000f352 .LASF5044
     /tmp/cc3zLDNg.s:106163  .debug_str:0000000000001308 .LASF5045
     /tmp/cc3zLDNg.s:113937  .debug_str:0000000000020853 .LASF5046
     /tmp/cc3zLDNg.s:124539  .debug_str:000000000004b71c .LASF5047
     /tmp/cc3zLDNg.s:124193  .debug_str:000000000004a065 .LASF5048
     /tmp/cc3zLDNg.s:114775  .debug_str:000000000002400a .LASF5049
     /tmp/cc3zLDNg.s:113717  .debug_str:000000000001f817 .LASF5050
     /tmp/cc3zLDNg.s:115163  .debug_str:0000000000025a17 .LASF5051
     /tmp/cc3zLDNg.s:124615  .debug_str:000000000004bba6 .LASF5052
     /tmp/cc3zLDNg.s:111749  .debug_str:0000000000017994 .LASF5053
     /tmp/cc3zLDNg.s:112071  .debug_str:0000000000018f37 .LASF5054
     /tmp/cc3zLDNg.s:109077  .debug_str:000000000000d887 .LASF5055
     /tmp/cc3zLDNg.s:125441  .debug_str:000000000004f273 .LASF5056
     /tmp/cc3zLDNg.s:121329  .debug_str:000000000003e0b6 .LASF5057
     /tmp/cc3zLDNg.s:117225  .debug_str:000000000002d9b5 .LASF5058
     /tmp/cc3zLDNg.s:125641  .debug_str:0000000000050128 .LASF5059
     /tmp/cc3zLDNg.s:115629  .debug_str:00000000000273a4 .LASF5060
     /tmp/cc3zLDNg.s:123067  .debug_str:00000000000457d7 .LASF5061
     /tmp/cc3zLDNg.s:122655  .debug_str:0000000000043ca6 .LASF5062
     /tmp/cc3zLDNg.s:107903  .debug_str:00000000000087d3 .LASF5063
     /tmp/cc3zLDNg.s:121305  .debug_str:000000000003df6f .LASF5064
     /tmp/cc3zLDNg.s:110755  .debug_str:0000000000013b63 .LASF5065
     /tmp/cc3zLDNg.s:108307  .debug_str:000000000000a38e .LASF5066
     /tmp/cc3zLDNg.s:111569  .debug_str:0000000000016d15 .LASF5067
     /tmp/cc3zLDNg.s:110429  .debug_str:000000000001254c .LASF5068
     /tmp/cc3zLDNg.s:116019  .debug_str:0000000000028d20 .LASF5069
     /tmp/cc3zLDNg.s:108297  .debug_str:000000000000a2d7 .LASF5070
     /tmp/cc3zLDNg.s:107419  .debug_str:00000000000066fe .LASF5071
     /tmp/cc3zLDNg.s:125315  .debug_str:000000000004eab2 .LASF5072
     /tmp/cc3zLDNg.s:109851  .debug_str:000000000001040a .LASF5073
     /tmp/cc3zLDNg.s:114597  .debug_str:00000000000234e5 .LASF5074
     /tmp/cc3zLDNg.s:117781  .debug_str:000000000002fd96 .LASF5075
     /tmp/cc3zLDNg.s:117175  .debug_str:000000000002d6ea .LASF5076
     /tmp/cc3zLDNg.s:114601  .debug_str:000000000002351f .LASF5077
     /tmp/cc3zLDNg.s:113227  .debug_str:000000000001d800 .LASF5078
     /tmp/cc3zLDNg.s:108155  .debug_str:0000000000009884 .LASF5079
     /tmp/cc3zLDNg.s:114943  .debug_str:0000000000024b6f .LASF5080
     /tmp/cc3zLDNg.s:106111  .debug_str:0000000000000fb4 .LASF5081
     /tmp/cc3zLDNg.s:114373  .debug_str:0000000000022686 .LASF5082
     /tmp/cc3zLDNg.s:110883  .debug_str:000000000001435f .LASF5083
     /tmp/cc3zLDNg.s:113715  .debug_str:000000000001f7f4 .LASF5084
     /tmp/cc3zLDNg.s:119691  .debug_str:0000000000037c55 .LASF5085
     /tmp/cc3zLDNg.s:113817  .debug_str:0000000000020026 .LASF5086
     /tmp/cc3zLDNg.s:116195  .debug_str:00000000000298d2 .LASF5087
     /tmp/cc3zLDNg.s:122399  .debug_str:000000000004281a .LASF5088
     /tmp/cc3zLDNg.s:121437  .debug_str:000000000003e7e9 .LASF5089
     /tmp/cc3zLDNg.s:114753  .debug_str:0000000000023eb8 .LASF5090
     /tmp/cc3zLDNg.s:106885  .debug_str:0000000000004512 .LASF5091
     /tmp/cc3zLDNg.s:123547  .debug_str:0000000000047626 .LASF5092
     /tmp/cc3zLDNg.s:114931  .debug_str:0000000000024aba .LASF5093
     /tmp/cc3zLDNg.s:109159  .debug_str:000000000000dd8f .LASF5094
     /tmp/cc3zLDNg.s:122509  .debug_str:0000000000043048 .LASF5095
     /tmp/cc3zLDNg.s:121755  .debug_str:000000000003fdad .LASF5096
     /tmp/cc3zLDNg.s:114831  .debug_str:0000000000024469 .LASF5097
     /tmp/cc3zLDNg.s:105971  .debug_str:00000000000006aa .LASF5098
     /tmp/cc3zLDNg.s:111101  .debug_str:0000000000015100 .LASF5099
     /tmp/cc3zLDNg.s:117459  .debug_str:000000000002e7c6 .LASF5100
     /tmp/cc3zLDNg.s:112079  .debug_str:0000000000018fb8 .LASF5101
     /tmp/cc3zLDNg.s:106741  .debug_str:0000000000003a94 .LASF5102
     /tmp/cc3zLDNg.s:123305  .debug_str:00000000000466e8 .LASF5103
     /tmp/cc3zLDNg.s:120751  .debug_str:000000000003ba1f .LASF5104
     /tmp/cc3zLDNg.s:113773  .debug_str:000000000001fc8e .LASF5105
     /tmp/cc3zLDNg.s:121281  .debug_str:000000000003de37 .LASF5106
     /tmp/cc3zLDNg.s:121493  .debug_str:000000000003eb9a .LASF5107
     /tmp/cc3zLDNg.s:110797  .debug_str:0000000000013dc8 .LASF5108
     /tmp/cc3zLDNg.s:121155  .debug_str:000000000003d580 .LASF5109
     /tmp/cc3zLDNg.s:107805  .debug_str:000000000000810c .LASF5110
     /tmp/cc3zLDNg.s:107117  .debug_str:00000000000053c2 .LASF5111
     /tmp/cc3zLDNg.s:117261  .debug_str:000000000002dc05 .LASF5112
     /tmp/cc3zLDNg.s:108409  .debug_str:000000000000aaa9 .LASF5113
     /tmp/cc3zLDNg.s:112295  .debug_str:0000000000019ca7 .LASF5114
     /tmp/cc3zLDNg.s:122243  .debug_str:0000000000041bb1 .LASF5115
     /tmp/cc3zLDNg.s:106145  .debug_str:00000000000011d2 .LASF5116
     /tmp/cc3zLDNg.s:117995  .debug_str:0000000000030bf2 .LASF5117
     /tmp/cc3zLDNg.s:110105  .debug_str:0000000000011126 .LASF5118
     /tmp/cc3zLDNg.s:108923  .debug_str:000000000000ce4a .LASF5119
     /tmp/cc3zLDNg.s:119447  .debug_str:0000000000036c25 .LASF5120
     /tmp/cc3zLDNg.s:121111  .debug_str:000000000003d28d .LASF5121
     /tmp/cc3zLDNg.s:108145  .debug_str:000000000000980a .LASF5122
     /tmp/cc3zLDNg.s:115605  .debug_str:0000000000027211 .LASF5123
     /tmp/cc3zLDNg.s:115785  .debug_str:0000000000027e11 .LASF5124
     /tmp/cc3zLDNg.s:117543  .debug_str:000000000002ed8d .LASF5125
     /tmp/cc3zLDNg.s:111425  .debug_str:00000000000164fa .LASF5126
     /tmp/cc3zLDNg.s:115609  .debug_str:000000000002724d .LASF5127
     /tmp/cc3zLDNg.s:107707  .debug_str:0000000000007b01 .LASF5128
     /tmp/cc3zLDNg.s:125793  .debug_str:0000000000050b08 .LASF5129
     /tmp/cc3zLDNg.s:125719  .debug_str:0000000000050654 .LASF5130
     /tmp/cc3zLDNg.s:120211  .debug_str:0000000000039c9d .LASF5131
     /tmp/cc3zLDNg.s:113563  .debug_str:000000000001ede0 .LASF5132
     /tmp/cc3zLDNg.s:111733  .debug_str:0000000000017830 .LASF5133
     /tmp/cc3zLDNg.s:114539  .debug_str:00000000000230f2 .LASF5134
     /tmp/cc3zLDNg.s:108963  .debug_str:000000000000d143 .LASF5135
     /tmp/cc3zLDNg.s:106677  .debug_str:00000000000035cb .LASF5136
     /tmp/cc3zLDNg.s:121559  .debug_str:000000000003efe4 .LASF5137
     /tmp/cc3zLDNg.s:110743  .debug_str:0000000000013ab9 .LASF5138
     /tmp/cc3zLDNg.s:115909  .debug_str:00000000000285e5 .LASF5139
     /tmp/cc3zLDNg.s:120883  .debug_str:000000000003c314 .LASF5140
     /tmp/cc3zLDNg.s:122135  .debug_str:0000000000041530 .LASF5141
     /tmp/cc3zLDNg.s:112063  .debug_str:0000000000018ec5 .LASF5142
     /tmp/cc3zLDNg.s:109777  .debug_str:000000000000ffb5 .LASF5143
     /tmp/cc3zLDNg.s:117235  .debug_str:000000000002da6c .LASF5144
     /tmp/cc3zLDNg.s:111961  .debug_str:0000000000018820 .LASF5145
     /tmp/cc3zLDNg.s:116253  .debug_str:0000000000029d20 .LASF5146
     /tmp/cc3zLDNg.s:124671  .debug_str:000000000004bedd .LASF5147
     /tmp/cc3zLDNg.s:113193  .debug_str:000000000001d598 .LASF5148
     /tmp/cc3zLDNg.s:112767  .debug_str:000000000001bb01 .LASF5149
     /tmp/cc3zLDNg.s:121455  .debug_str:000000000003e906 .LASF5150
     /tmp/cc3zLDNg.s:115757  .debug_str:0000000000027c91 .LASF5151
     /tmp/cc3zLDNg.s:124873  .debug_str:000000000004ccf2 .LASF5152
     /tmp/cc3zLDNg.s:110225  .debug_str:0000000000011879 .LASF5153
     /tmp/cc3zLDNg.s:115059  .debug_str:00000000000253ad .LASF5154
     /tmp/cc3zLDNg.s:120125  .debug_str:00000000000397af .LASF5155
     /tmp/cc3zLDNg.s:112305  .debug_str:0000000000019d76 .LASF5156
     /tmp/cc3zLDNg.s:110717  .debug_str:00000000000138d3 .LASF5157
     /tmp/cc3zLDNg.s:115369  .debug_str:00000000000265b2 .LASF5158
     /tmp/cc3zLDNg.s:106159  .debug_str:00000000000012b8 .LASF5159
     /tmp/cc3zLDNg.s:122641  .debug_str:0000000000043b84 .LASF5160
     /tmp/cc3zLDNg.s:121375  .debug_str:000000000003e3fd .LASF5161
     /tmp/cc3zLDNg.s:112361  .debug_str:000000000001a194 .LASF5162
     /tmp/cc3zLDNg.s:113191  .debug_str:000000000001d56b .LASF5163
     /tmp/cc3zLDNg.s:106861  .debug_str:0000000000004317 .LASF5164
     /tmp/cc3zLDNg.s:119843  .debug_str:0000000000038643 .LASF5165
     /tmp/cc3zLDNg.s:108813  .debug_str:000000000000c69d .LASF5166
     /tmp/cc3zLDNg.s:114109  .debug_str:000000000002153f .LASF5167
     /tmp/cc3zLDNg.s:109991  .debug_str:0000000000010ad4 .LASF5168
     /tmp/cc3zLDNg.s:123147  .debug_str:0000000000045cae .LASF5169
     /tmp/cc3zLDNg.s:110439  .debug_str:00000000000125d8 .LASF5170
     /tmp/cc3zLDNg.s:119385  .debug_str:000000000003672e .LASF5171
     /tmp/cc3zLDNg.s:112805  .debug_str:000000000001bcf7 .LASF5172
     /tmp/cc3zLDNg.s:115025  .debug_str:0000000000025135 .LASF5173
     /tmp/cc3zLDNg.s:122335  .debug_str:000000000004222d .LASF5174
     /tmp/cc3zLDNg.s:106061  .debug_str:0000000000000c5a .LASF5175
     /tmp/cc3zLDNg.s:112493  .debug_str:000000000001aa04 .LASF5176
     /tmp/cc3zLDNg.s:114591  .debug_str:0000000000023453 .LASF5177
     /tmp/cc3zLDNg.s:111587  .debug_str:0000000000016e8d .LASF5178
     /tmp/cc3zLDNg.s:119919  .debug_str:0000000000038a92 .LASF5179
     /tmp/cc3zLDNg.s:124851  .debug_str:000000000004cbc6 .LASF5180
     /tmp/cc3zLDNg.s:119781  .debug_str:00000000000381d0 .LASF5181
     /tmp/cc3zLDNg.s:113229  .debug_str:000000000001d828 .LASF5182
     /tmp/cc3zLDNg.s:113507  .debug_str:000000000001ea38 .LASF5183
     /tmp/cc3zLDNg.s:115737  .debug_str:0000000000027b70 .LASF5184
     /tmp/cc3zLDNg.s:121761  .debug_str:000000000003fe14 .LASF5185
     /tmp/cc3zLDNg.s:114307  .debug_str:0000000000022183 .LASF5186
     /tmp/cc3zLDNg.s:120697  .debug_str:000000000003b6a3 .LASF5187
     /tmp/cc3zLDNg.s:119051  .debug_str:00000000000350a7 .LASF5188
     /tmp/cc3zLDNg.s:120093  .debug_str:00000000000395af .LASF5189
     /tmp/cc3zLDNg.s:124001  .debug_str:0000000000049318 .LASF5190
     /tmp/cc3zLDNg.s:113613  .debug_str:000000000001f16c .LASF5191
     /tmp/cc3zLDNg.s:121589  .debug_str:000000000003f248 .LASF5192
     /tmp/cc3zLDNg.s:115297  .debug_str:0000000000026151 .LASF5193
     /tmp/cc3zLDNg.s:109151  .debug_str:000000000000dcfc .LASF5194
     /tmp/cc3zLDNg.s:110005  .debug_str:0000000000010bdb .LASF5195
     /tmp/cc3zLDNg.s:115443  .debug_str:000000000002695a .LASF5196
     /tmp/cc3zLDNg.s:106517  .debug_str:0000000000002bc7 .LASF5197
     /tmp/cc3zLDNg.s:117623  .debug_str:000000000002f2f4 .LASF5198
     /tmp/cc3zLDNg.s:114783  .debug_str:0000000000024086 .LASF5199
     /tmp/cc3zLDNg.s:116901  .debug_str:000000000002c61d .LASF5200
     /tmp/cc3zLDNg.s:106699  .debug_str:0000000000003760 .LASF5201
     /tmp/cc3zLDNg.s:108369  .debug_str:000000000000a78e .LASF5202
     /tmp/cc3zLDNg.s:120823  .debug_str:000000000003bf22 .LASF5203
     /tmp/cc3zLDNg.s:107565  .debug_str:00000000000071e4 .LASF5204
     /tmp/cc3zLDNg.s:108509  .debug_str:000000000000b151 .LASF5205
     /tmp/cc3zLDNg.s:118949  .debug_str:0000000000034a43 .LASF5206
     /tmp/cc3zLDNg.s:125091  .debug_str:000000000004db8d .LASF5207
     /tmp/cc3zLDNg.s:126049  .debug_str:0000000000051ba7 .LASF5208
     /tmp/cc3zLDNg.s:122999  .debug_str:0000000000045372 .LASF5209
     /tmp/cc3zLDNg.s:108223  .debug_str:0000000000009e1d .LASF5210
     /tmp/cc3zLDNg.s:119133  .debug_str:000000000003559e .LASF5211
     /tmp/cc3zLDNg.s:120873  .debug_str:000000000003c266 .LASF5212
     /tmp/cc3zLDNg.s:124679  .debug_str:000000000004bf73 .LASF5213
     /tmp/cc3zLDNg.s:110041  .debug_str:0000000000010e04 .LASF5214
     /tmp/cc3zLDNg.s:106837  .debug_str:0000000000004186 .LASF5215
     /tmp/cc3zLDNg.s:120699  .debug_str:000000000003b6d7 .LASF5216
     /tmp/cc3zLDNg.s:121955  .debug_str:0000000000040a21 .LASF5217
     /tmp/cc3zLDNg.s:118595  .debug_str:000000000003314a .LASF5218
     /tmp/cc3zLDNg.s:117969  .debug_str:0000000000030a74 .LASF5219
     /tmp/cc3zLDNg.s:109291  .debug_str:000000000000e474 .LASF5220
     /tmp/cc3zLDNg.s:113831  .debug_str:0000000000020130 .LASF5221
     /tmp/cc3zLDNg.s:116313  .debug_str:000000000002a19b .LASF5222
     /tmp/cc3zLDNg.s:119719  .debug_str:0000000000037e18 .LASF5223
     /tmp/cc3zLDNg.s:123545  .debug_str:0000000000047602 .LASF5224
     /tmp/cc3zLDNg.s:120013  .debug_str:000000000003904a .LASF5225
     /tmp/cc3zLDNg.s:124249  .debug_str:000000000004a3b7 .LASF5226
     /tmp/cc3zLDNg.s:109369  .debug_str:000000000000e8ee .LASF5227
     /tmp/cc3zLDNg.s:124765  .debug_str:000000000004c569 .LASF5228
     /tmp/cc3zLDNg.s:106269  .debug_str:0000000000001b3b .LASF5229
     /tmp/cc3zLDNg.s:110961  .debug_str:00000000000147e9 .LASF5230
     /tmp/cc3zLDNg.s:122833  .debug_str:000000000004484b .LASF5231
     /tmp/cc3zLDNg.s:107073  .debug_str:0000000000005162 .LASF5232
     /tmp/cc3zLDNg.s:122945  .debug_str:0000000000044fd0 .LASF5233
     /tmp/cc3zLDNg.s:120363  .debug_str:000000000003a425 .LASF5234
     /tmp/cc3zLDNg.s:118879  .debug_str:00000000000344fd .LASF5235
     /tmp/cc3zLDNg.s:125069  .debug_str:000000000004da49 .LASF5236
     /tmp/cc3zLDNg.s:114935  .debug_str:0000000000024afd .LASF5237
     /tmp/cc3zLDNg.s:111881  .debug_str:00000000000182ee .LASF5238
     /tmp/cc3zLDNg.s:124263  .debug_str:000000000004a4af .LASF5239
     /tmp/cc3zLDNg.s:113721  .debug_str:000000000001f886 .LASF5240
     /tmp/cc3zLDNg.s:108071  .debug_str:00000000000092f4 .LASF5241
     /tmp/cc3zLDNg.s:122341  .debug_str:00000000000422a4 .LASF5242
     /tmp/cc3zLDNg.s:116915  .debug_str:000000000002c6f0 .LASF5243
     /tmp/cc3zLDNg.s:112737  .debug_str:000000000001b95b .LASF5244
     /tmp/cc3zLDNg.s:107101  .debug_str:00000000000052c1 .LASF5245
     /tmp/cc3zLDNg.s:106875  .debug_str:000000000000443f .LASF5246
     /tmp/cc3zLDNg.s:118875  .debug_str:00000000000344cd .LASF5247
     /tmp/cc3zLDNg.s:113215  .debug_str:000000000001d743 .LASF5248
     /tmp/cc3zLDNg.s:125907  .debug_str:00000000000511a9 .LASF5249
     /tmp/cc3zLDNg.s:107735  .debug_str:0000000000007cd0 .LASF5250
     /tmp/cc3zLDNg.s:124063  .debug_str:00000000000497a8 .LASF5251
     /tmp/cc3zLDNg.s:119577  .debug_str:00000000000374e6 .LASF5252
     /tmp/cc3zLDNg.s:114469  .debug_str:0000000000022c0d .LASF5253
     /tmp/cc3zLDNg.s:110463  .debug_str:00000000000127d3 .LASF5254
     /tmp/cc3zLDNg.s:123643  .debug_str:0000000000047c8a .LASF5255
     /tmp/cc3zLDNg.s:113411  .debug_str:000000000001e342 .LASF5256
     /tmp/cc3zLDNg.s:124307  .debug_str:000000000004a783 .LASF5257
     /tmp/cc3zLDNg.s:126053  .debug_str:0000000000051c1a .LASF5258
     /tmp/cc3zLDNg.s:106223  .debug_str:000000000000175d .LASF5259
     /tmp/cc3zLDNg.s:125293  .debug_str:000000000004e911 .LASF5260
     /tmp/cc3zLDNg.s:112729  .debug_str:000000000001b8a9 .LASF5261
     /tmp/cc3zLDNg.s:124123  .debug_str:0000000000049b9b .LASF5262
     /tmp/cc3zLDNg.s:117267  .debug_str:000000000002dca1 .LASF5263
     /tmp/cc3zLDNg.s:109251  .debug_str:000000000000e1df .LASF5264
     /tmp/cc3zLDNg.s:111895  .debug_str:00000000000183ef .LASF5265
     /tmp/cc3zLDNg.s:114365  .debug_str:00000000000225d1 .LASF5266
     /tmp/cc3zLDNg.s:121035  .debug_str:000000000003cdab .LASF5267
     /tmp/cc3zLDNg.s:111903  .debug_str:0000000000018476 .LASF5268
     /tmp/cc3zLDNg.s:113481  .debug_str:000000000001e852 .LASF5269
     /tmp/cc3zLDNg.s:119759  .debug_str:00000000000380dc .LASF5270
     /tmp/cc3zLDNg.s:111487  .debug_str:000000000001686f .LASF5271
     /tmp/cc3zLDNg.s:117431  .debug_str:000000000002e607 .LASF5272
     /tmp/cc3zLDNg.s:117791  .debug_str:000000000002fe42 .LASF5273
     /tmp/cc3zLDNg.s:118265  .debug_str:0000000000031d42 .LASF5274
     /tmp/cc3zLDNg.s:107999  .debug_str:0000000000008def .LASF5275
     /tmp/cc3zLDNg.s:121875  .debug_str:000000000004049c .LASF5276
     /tmp/cc3zLDNg.s:107125  .debug_str:000000000000541f .LASF5277
     /tmp/cc3zLDNg.s:110159  .debug_str:00000000000113d2 .LASF5278
     /tmp/cc3zLDNg.s:109267  .debug_str:000000000000e2c1 .LASF5279
     /tmp/cc3zLDNg.s:110677  .debug_str:00000000000135ba .LASF5280
     /tmp/cc3zLDNg.s:107979  .debug_str:0000000000008d09 .LASF5281
     /tmp/cc3zLDNg.s:122713  .debug_str:0000000000044121 .LASF5282
     /tmp/cc3zLDNg.s:106291  .debug_str:0000000000001cee .LASF5283
     /tmp/cc3zLDNg.s:110359  .debug_str:0000000000012083 .LASF5284
     /tmp/cc3zLDNg.s:116553  .debug_str:000000000002b076 .LASF5285
     /tmp/cc3zLDNg.s:114497  .debug_str:0000000000022ed9 .LASF5286
     /tmp/cc3zLDNg.s:115571  .debug_str:000000000002703a .LASF5287
     /tmp/cc3zLDNg.s:118797  .debug_str:0000000000033fcf .LASF5288
     /tmp/cc3zLDNg.s:108475  .debug_str:000000000000ae99 .LASF5289
     /tmp/cc3zLDNg.s:111005  .debug_str:0000000000014acc .LASF5290
     /tmp/cc3zLDNg.s:122447  .debug_str:0000000000042c47 .LASF5291
     /tmp/cc3zLDNg.s:119137  .debug_str:00000000000355fa .LASF5292
     /tmp/cc3zLDNg.s:117893  .debug_str:0000000000030579 .LASF5293
     /tmp/cc3zLDNg.s:108317  .debug_str:000000000000a472 .LASF5294
     /tmp/cc3zLDNg.s:109429  .debug_str:000000000000ebfc .LASF5295
     /tmp/cc3zLDNg.s:124829  .debug_str:000000000004c9aa .LASF5296
     /tmp/cc3zLDNg.s:113785  .debug_str:000000000001fda3 .LASF5297
     /tmp/cc3zLDNg.s:116073  .debug_str:0000000000029040 .LASF5298
     /tmp/cc3zLDNg.s:119747  .debug_str:0000000000038009 .LASF5299
     /tmp/cc3zLDNg.s:115621  .debug_str:000000000002731a .LASF5300
     /tmp/cc3zLDNg.s:108875  .debug_str:000000000000ca9c .LASF5301
     /tmp/cc3zLDNg.s:118893  .debug_str:00000000000345e4 .LASF5302
     /tmp/cc3zLDNg.s:117025  .debug_str:000000000002cd86 .LASF5303
     /tmp/cc3zLDNg.s:113007  .debug_str:000000000001c980 .LASF5304
     /tmp/cc3zLDNg.s:114797  .debug_str:0000000000024261 .LASF5305
     /tmp/cc3zLDNg.s:124847  .debug_str:000000000004cb72 .LASF5306
     /tmp/cc3zLDNg.s:121751  .debug_str:000000000003fd73 .LASF5307
     /tmp/cc3zLDNg.s:116021  .debug_str:0000000000028d50 .LASF5308
     /tmp/cc3zLDNg.s:125545  .debug_str:000000000004fab7 .LASF5309
     /tmp/cc3zLDNg.s:121675  .debug_str:000000000003f867 .LASF5310
     /tmp/cc3zLDNg.s:107273  .debug_str:0000000000005d7c .LASF5311
     /tmp/cc3zLDNg.s:111415  .debug_str:000000000001644e .LASF5312
     /tmp/cc3zLDNg.s:116919  .debug_str:000000000002c751 .LASF5313
     /tmp/cc3zLDNg.s:107093  .debug_str:000000000000524b .LASF5314
     /tmp/cc3zLDNg.s:114351  .debug_str:00000000000224a1 .LASF5315
     /tmp/cc3zLDNg.s:112307  .debug_str:0000000000019da7 .LASF5316
     /tmp/cc3zLDNg.s:110425  .debug_str:00000000000124fc .LASF5317
     /tmp/cc3zLDNg.s:114993  .debug_str:0000000000024f13 .LASF5318
     /tmp/cc3zLDNg.s:117491  .debug_str:000000000002e9d8 .LASF5319
     /tmp/cc3zLDNg.s:124841  .debug_str:000000000004cac9 .LASF5320
     /tmp/cc3zLDNg.s:122715  .debug_str:0000000000044147 .LASF5321
     /tmp/cc3zLDNg.s:108461  .debug_str:000000000000ade4 .LASF5322
     /tmp/cc3zLDNg.s:116443  .debug_str:000000000002a92f .LASF5323
     /tmp/cc3zLDNg.s:124661  .debug_str:000000000004be75 .LASF5324
     /tmp/cc3zLDNg.s:114551  .debug_str:00000000000231d2 .LASF5325
     /tmp/cc3zLDNg.s:111591  .debug_str:0000000000016edc .LASF5326
     /tmp/cc3zLDNg.s:110575  .debug_str:0000000000012ec3 .LASF5327
     /tmp/cc3zLDNg.s:120583  .debug_str:000000000003b088 .LASF5328
     /tmp/cc3zLDNg.s:123409  .debug_str:0000000000046cdb .LASF5329
     /tmp/cc3zLDNg.s:122951  .debug_str:000000000004503d .LASF5330
     /tmp/cc3zLDNg.s:121075  .debug_str:000000000003cfed .LASF5331
     /tmp/cc3zLDNg.s:123803  .debug_str:0000000000048634 .LASF5332
     /tmp/cc3zLDNg.s:119299  .debug_str:0000000000036122 .LASF5333
     /tmp/cc3zLDNg.s:110867  .debug_str:000000000001423f .LASF5334
     /tmp/cc3zLDNg.s:108217  .debug_str:0000000000009d8b .LASF5335
     /tmp/cc3zLDNg.s:123801  .debug_str:000000000004860d .LASF5336
     /tmp/cc3zLDNg.s:122213  .debug_str:0000000000041a14 .LASF5337
     /tmp/cc3zLDNg.s:118651  .debug_str:000000000003356a .LASF5338
     /tmp/cc3zLDNg.s:108275  .debug_str:000000000000a12f .LASF5339
     /tmp/cc3zLDNg.s:117985  .debug_str:0000000000030b57 .LASF5340
     /tmp/cc3zLDNg.s:106559  .debug_str:0000000000002eb5 .LASF5341
     /tmp/cc3zLDNg.s:110927  .debug_str:00000000000145c1 .LASF5342
     /tmp/cc3zLDNg.s:120499  .debug_str:000000000003ab7d .LASF5343
     /tmp/cc3zLDNg.s:110213  .debug_str:00000000000117ab .LASF5344
     /tmp/cc3zLDNg.s:115049  .debug_str:0000000000025302 .LASF5345
     /tmp/cc3zLDNg.s:112849  .debug_str:000000000001bf94 .LASF5346
     /tmp/cc3zLDNg.s:114705  .debug_str:0000000000023b93 .LASF5347
     /tmp/cc3zLDNg.s:107885  .debug_str:0000000000008650 .LASF5348
     /tmp/cc3zLDNg.s:108919  .debug_str:000000000000cdc0 .LASF5349
     /tmp/cc3zLDNg.s:108779  .debug_str:000000000000c49b .LASF5350
     /tmp/cc3zLDNg.s:124115  .debug_str:0000000000049b27 .LASF5351
     /tmp/cc3zLDNg.s:115339  .debug_str:00000000000263cd .LASF5352
     /tmp/cc3zLDNg.s:113181  .debug_str:000000000001d4e0 .LASF5353
     /tmp/cc3zLDNg.s:110405  .debug_str:0000000000012357 .LASF5354
     /tmp/cc3zLDNg.s:120817  .debug_str:000000000003be9c .LASF5355
     /tmp/cc3zLDNg.s:117581  .debug_str:000000000002eff3 .LASF5356
     /tmp/cc3zLDNg.s:120935  .debug_str:000000000003c69d .LASF5357
     /tmp/cc3zLDNg.s:118155  .debug_str:00000000000315d2 .LASF5358
     /tmp/cc3zLDNg.s:118303  .debug_str:0000000000031f52 .LASF5359
     /tmp/cc3zLDNg.s:108607  .debug_str:000000000000b874 .LASF5360
     /tmp/cc3zLDNg.s:115575  .debug_str:0000000000027084 .LASF5361
     /tmp/cc3zLDNg.s:123261  .debug_str:000000000004642e .LASF5362
     /tmp/cc3zLDNg.s:124869  .debug_str:000000000004ccb9 .LASF5363
     /tmp/cc3zLDNg.s:113963  .debug_str:0000000000020aa3 .LASF5364
     /tmp/cc3zLDNg.s:122613  .debug_str:00000000000439b5 .LASF5365
     /tmp/cc3zLDNg.s:111983  .debug_str:000000000001894b .LASF5366
     /tmp/cc3zLDNg.s:119953  .debug_str:0000000000038d27 .LASF5367
     /tmp/cc3zLDNg.s:108697  .debug_str:000000000000bef5 .LASF5368
     /tmp/cc3zLDNg.s:107539  .debug_str:0000000000007019 .LASF5369
     /tmp/cc3zLDNg.s:114385  .debug_str:000000000002275e .LASF5370
     /tmp/cc3zLDNg.s:107829  .debug_str:00000000000082a0 .LASF5371
     /tmp/cc3zLDNg.s:110557  .debug_str:0000000000012d59 .LASF5372
     /tmp/cc3zLDNg.s:120463  .debug_str:000000000003a980 .LASF5373
     /tmp/cc3zLDNg.s:124125  .debug_str:0000000000049bca .LASF5374
     /tmp/cc3zLDNg.s:121149  .debug_str:000000000003d528 .LASF5375
     /tmp/cc3zLDNg.s:116505  .debug_str:000000000002ad1d .LASF5376
     /tmp/cc3zLDNg.s:118373  .debug_str:000000000003236a .LASF5377
     /tmp/cc3zLDNg.s:108199  .debug_str:0000000000009bd9 .LASF5378
     /tmp/cc3zLDNg.s:110595  .debug_str:0000000000013017 .LASF5379
     /tmp/cc3zLDNg.s:117029  .debug_str:000000000002cdc9 .LASF5380
     /tmp/cc3zLDNg.s:123097  .debug_str:000000000004597a .LASF5381
     /tmp/cc3zLDNg.s:109255  .debug_str:000000000000e216 .LASF5382
     /tmp/cc3zLDNg.s:115715  .debug_str:0000000000027975 .LASF5383
     /tmp/cc3zLDNg.s:117461  .debug_str:000000000002e7d2 .LASF5384
     /tmp/cc3zLDNg.s:107877  .debug_str:00000000000085cc .LASF5385
     /tmp/cc3zLDNg.s:109605  .debug_str:000000000000f511 .LASF5386
     /tmp/cc3zLDNg.s:107841  .debug_str:000000000000835d .LASF5387
     /tmp/cc3zLDNg.s:110669  .debug_str:000000000001352e .LASF5388
     /tmp/cc3zLDNg.s:113049  .debug_str:000000000001cbee .LASF5389
     /tmp/cc3zLDNg.s:113981  .debug_str:0000000000020c12 .LASF5390
     /tmp/cc3zLDNg.s:106735  .debug_str:0000000000003a0a .LASF5391
     /tmp/cc3zLDNg.s:119201  .debug_str:0000000000035975 .LASF5392
     /tmp/cc3zLDNg.s:124183  .debug_str:0000000000049f98 .LASF5393
     /tmp/cc3zLDNg.s:125583  .debug_str:000000000004fcf9 .LASF5394
     /tmp/cc3zLDNg.s:125123  .debug_str:000000000004dda2 .LASF5395
     /tmp/cc3zLDNg.s:106853  .debug_str:000000000000427d .LASF5396
     /tmp/cc3zLDNg.s:107435  .debug_str:00000000000067ef .LASF5397
     /tmp/cc3zLDNg.s:121417  .debug_str:000000000003e6c1 .LASF5398
     /tmp/cc3zLDNg.s:118693  .debug_str:0000000000033877 .LASF5399
     /tmp/cc3zLDNg.s:116587  .debug_str:000000000002b2eb .LASF5400
     /tmp/cc3zLDNg.s:115219  .debug_str:0000000000025d2a .LASF5401
     /tmp/cc3zLDNg.s:106661  .debug_str:00000000000034ee .LASF5402
     /tmp/cc3zLDNg.s:110691  .debug_str:00000000000136e4 .LASF5403
     /tmp/cc3zLDNg.s:117355  .debug_str:000000000002e1a8 .LASF5404
     /tmp/cc3zLDNg.s:116417  .debug_str:000000000002a7d8 .LASF5405
     /tmp/cc3zLDNg.s:111635  .debug_str:00000000000171f8 .LASF5406
     /tmp/cc3zLDNg.s:111547  .debug_str:0000000000016c15 .LASF5407
     /tmp/cc3zLDNg.s:124267  .debug_str:000000000004a4ed .LASF5408
     /tmp/cc3zLDNg.s:117259  .debug_str:000000000002dbdc .LASF5409
     /tmp/cc3zLDNg.s:116009  .debug_str:0000000000028c6d .LASF5410
     /tmp/cc3zLDNg.s:110831  .debug_str:0000000000013ffb .LASF5411
     /tmp/cc3zLDNg.s:119309  .debug_str:00000000000361a0 .LASF5412
     /tmp/cc3zLDNg.s:120455  .debug_str:000000000003a8f9 .LASF5413
     /tmp/cc3zLDNg.s:115161  .debug_str:00000000000259e7 .LASF5414
     /tmp/cc3zLDNg.s:118107  .debug_str:00000000000312ec .LASF5415
     /tmp/cc3zLDNg.s:107429  .debug_str:000000000000679f .LASF5416
     /tmp/cc3zLDNg.s:119169  .debug_str:00000000000357e7 .LASF5417
     /tmp/cc3zLDNg.s:107151  .debug_str:00000000000055f6 .LASF5418
     /tmp/cc3zLDNg.s:113525  .debug_str:000000000001eb55 .LASF5419
     /tmp/cc3zLDNg.s:124137  .debug_str:0000000000049ca8 .LASF5420
     /tmp/cc3zLDNg.s:125709  .debug_str:0000000000050555 .LASF5421
     /tmp/cc3zLDNg.s:113109  .debug_str:000000000001cf9e .LASF5422
     /tmp/cc3zLDNg.s:111611  .debug_str:0000000000017023 .LASF5423
     /tmp/cc3zLDNg.s:119841  .debug_str:000000000003860a .LASF5424
     /tmp/cc3zLDNg.s:124073  .debug_str:000000000004986d .LASF5425
     /tmp/cc3zLDNg.s:108657  .debug_str:000000000000bc23 .LASF5426
     /tmp/cc3zLDNg.s:118079  .debug_str:0000000000031179 .LASF5427
     /tmp/cc3zLDNg.s:106077  .debug_str:0000000000000d72 .LASF5428
     /tmp/cc3zLDNg.s:125113  .debug_str:000000000004dcf6 .LASF5429
     /tmp/cc3zLDNg.s:110111  .debug_str:0000000000011182 .LASF5430
     /tmp/cc3zLDNg.s:108747  .debug_str:000000000000c273 .LASF5431
     /tmp/cc3zLDNg.s:115871  .debug_str:0000000000028342 .LASF5432
     /tmp/cc3zLDNg.s:111841  .debug_str:0000000000017fcf .LASF5433
     /tmp/cc3zLDNg.s:107001  .debug_str:0000000000004c5a .LASF5434
     /tmp/cc3zLDNg.s:106985  .debug_str:0000000000004b8b .LASF5435
     /tmp/cc3zLDNg.s:113219  .debug_str:000000000001d776 .LASF5436
     /tmp/cc3zLDNg.s:118979  .debug_str:0000000000034bd4 .LASF5437
     /tmp/cc3zLDNg.s:123555  .debug_str:00000000000476b9 .LASF5438
     /tmp/cc3zLDNg.s:113771  .debug_str:000000000001fc55 .LASF5439
     /tmp/cc3zLDNg.s:111255  .debug_str:00000000000159c2 .LASF5440
     /tmp/cc3zLDNg.s:109557  .debug_str:000000000000f1e4 .LASF5441
     /tmp/cc3zLDNg.s:111845  .debug_str:0000000000018030 .LASF5442
     /tmp/cc3zLDNg.s:120785  .debug_str:000000000003bc5a .LASF5443
     /tmp/cc3zLDNg.s:124703  .debug_str:000000000004c100 .LASF5444
     /tmp/cc3zLDNg.s:123135  .debug_str:0000000000045c01 .LASF5445
     /tmp/cc3zLDNg.s:125715  .debug_str:00000000000505e4 .LASF5446
     /tmp/cc3zLDNg.s:113119  .debug_str:000000000001d062 .LASF5447
     /tmp/cc3zLDNg.s:119437  .debug_str:0000000000036b31 .LASF5448
     /tmp/cc3zLDNg.s:124365  .debug_str:000000000004ab86 .LASF5449
     /tmp/cc3zLDNg.s:125259  .debug_str:000000000004e664 .LASF5450
     /tmp/cc3zLDNg.s:113943  .debug_str:00000000000208bd .LASF5451
     /tmp/cc3zLDNg.s:120225  .debug_str:0000000000039d6b .LASF5452
     /tmp/cc3zLDNg.s:114929  .debug_str:0000000000024a8d .LASF5453
     /tmp/cc3zLDNg.s:113429  .debug_str:000000000001e476 .LASF5454
     /tmp/cc3zLDNg.s:124897  .debug_str:000000000004cec9 .LASF5455
     /tmp/cc3zLDNg.s:125611  .debug_str:000000000004ff0f .LASF5456
     /tmp/cc3zLDNg.s:125551  .debug_str:000000000004fb09 .LASF5457
     /tmp/cc3zLDNg.s:116325  .debug_str:000000000002a25d .LASF5458
     /tmp/cc3zLDNg.s:116095  .debug_str:00000000000291c8 .LASF5459
     /tmp/cc3zLDNg.s:116575  .debug_str:000000000002b1e7 .LASF5460
     /tmp/cc3zLDNg.s:125485  .debug_str:000000000004f60d .LASF5461
     /tmp/cc3zLDNg.s:113251  .debug_str:000000000001d955 .LASF5462
     /tmp/cc3zLDNg.s:114223  .debug_str:0000000000021bdd .LASF5463
     /tmp/cc3zLDNg.s:115123  .debug_str:00000000000256a3 .LASF5464
     /tmp/cc3zLDNg.s:119341  .debug_str:00000000000363d5 .LASF5465
     /tmp/cc3zLDNg.s:116931  .debug_str:000000000002c812 .LASF5466
     /tmp/cc3zLDNg.s:112277  .debug_str:0000000000019b0f .LASF5467
     /tmp/cc3zLDNg.s:117661  .debug_str:000000000002f528 .LASF5468
     /tmp/cc3zLDNg.s:114693  .debug_str:0000000000023aef .LASF5469
     /tmp/cc3zLDNg.s:122043  .debug_str:0000000000040fa4 .LASF5470
     /tmp/cc3zLDNg.s:108609  .debug_str:000000000000b8a4 .LASF5471
     /tmp/cc3zLDNg.s:110117  .debug_str:00000000000111c9 .LASF5472
     /tmp/cc3zLDNg.s:108691  .debug_str:000000000000be82 .LASF5473
     /tmp/cc3zLDNg.s:121219  .debug_str:000000000003da4d .LASF5474
     /tmp/cc3zLDNg.s:118029  .debug_str:0000000000030e1b .LASF5475
     /tmp/cc3zLDNg.s:118229  .debug_str:0000000000031add .LASF5476
     /tmp/cc3zLDNg.s:116713  .debug_str:000000000002ba55 .LASF5477
     /tmp/cc3zLDNg.s:121587  .debug_str:000000000003f226 .LASF5478
     /tmp/cc3zLDNg.s:119827  .debug_str:00000000000384f8 .LASF5479
     /tmp/cc3zLDNg.s:119999  .debug_str:0000000000038f48 .LASF5480
     /tmp/cc3zLDNg.s:117071  .debug_str:000000000002d0ec .LASF5481
     /tmp/cc3zLDNg.s:118701  .debug_str:000000000003391a .LASF5482
     /tmp/cc3zLDNg.s:123879  .debug_str:0000000000048b32 .LASF5483
     /tmp/cc3zLDNg.s:118811  .debug_str:00000000000340d3 .LASF5484
     /tmp/cc3zLDNg.s:109679  .debug_str:000000000000f99d .LASF5485
     /tmp/cc3zLDNg.s:122523  .debug_str:0000000000043103 .LASF5486
     /tmp/cc3zLDNg.s:125249  .debug_str:000000000004e5b0 .LASF5487
     /tmp/cc3zLDNg.s:115665  .debug_str:000000000002763d .LASF5488
     /tmp/cc3zLDNg.s:112237  .debug_str:000000000001989b .LASF5489
     /tmp/cc3zLDNg.s:120555  .debug_str:000000000003ae62 .LASF5490
     /tmp/cc3zLDNg.s:125301  .debug_str:000000000004e9a6 .LASF5491
     /tmp/cc3zLDNg.s:117463  .debug_str:000000000002e804 .LASF5492
     /tmp/cc3zLDNg.s:109539  .debug_str:000000000000f0ff .LASF5493
     /tmp/cc3zLDNg.s:116155  .debug_str:0000000000029634 .LASF5494
     /tmp/cc3zLDNg.s:125655  .debug_str:0000000000050242 .LASF5495
     /tmp/cc3zLDNg.s:107719  .debug_str:0000000000007bb2 .LASF5496
     /tmp/cc3zLDNg.s:118541  .debug_str:0000000000032e10 .LASF5497
     /tmp/cc3zLDNg.s:106801  .debug_str:0000000000003ed1 .LASF5498
     /tmp/cc3zLDNg.s:117711  .debug_str:000000000002f8df .LASF5499
     /tmp/cc3zLDNg.s:122849  .debug_str:000000000004491b .LASF5500
     /tmp/cc3zLDNg.s:123049  .debug_str:0000000000045659 .LASF5501
     /tmp/cc3zLDNg.s:122275  .debug_str:0000000000041dc5 .LASF5502
     /tmp/cc3zLDNg.s:108175  .debug_str:00000000000099ca .LASF5503
     /tmp/cc3zLDNg.s:106281  .debug_str:0000000000001c45 .LASF5504
     /tmp/cc3zLDNg.s:113005  .debug_str:000000000001c956 .LASF5505
     /tmp/cc3zLDNg.s:117921  .debug_str:0000000000030731 .LASF5506
     /tmp/cc3zLDNg.s:120049  .debug_str:0000000000039352 .LASF5507
     /tmp/cc3zLDNg.s:115849  .debug_str:0000000000028180 .LASF5508
     /tmp/cc3zLDNg.s:121097  .debug_str:000000000003d192 .LASF5509
     /tmp/cc3zLDNg.s:106833  .debug_str:000000000000412d .LASF5510
     /tmp/cc3zLDNg.s:122603  .debug_str:0000000000043931 .LASF5511
     /tmp/cc3zLDNg.s:114257  .debug_str:0000000000021e39 .LASF5512
     /tmp/cc3zLDNg.s:113955  .debug_str:00000000000209f5 .LASF5513
     /tmp/cc3zLDNg.s:122047  .debug_str:0000000000040ff7 .LASF5514
     /tmp/cc3zLDNg.s:118707  .debug_str:000000000003397b .LASF5515
     /tmp/cc3zLDNg.s:123725  .debug_str:0000000000048134 .LASF5516
     /tmp/cc3zLDNg.s:109147  .debug_str:000000000000dcbb .LASF5517
     /tmp/cc3zLDNg.s:120333  .debug_str:000000000003a33d .LASF5518
     /tmp/cc3zLDNg.s:119487  .debug_str:0000000000036e90 .LASF5519
     /tmp/cc3zLDNg.s:112657  .debug_str:000000000001b4b1 .LASF5520
     /tmp/cc3zLDNg.s:109827  .debug_str:000000000001029b .LASF5521
     /tmp/cc3zLDNg.s:115095  .debug_str:00000000000255ba .LASF5522
     /tmp/cc3zLDNg.s:120005  .debug_str:0000000000038fd7 .LASF5523
     /tmp/cc3zLDNg.s:109097  .debug_str:000000000000d98b .LASF5524
     /tmp/cc3zLDNg.s:109941  .debug_str:0000000000010867 .LASF5525
     /tmp/cc3zLDNg.s:114379  .debug_str:00000000000226cb .LASF5526
     /tmp/cc3zLDNg.s:112045  .debug_str:0000000000018d7e .LASF5527
     /tmp/cc3zLDNg.s:112323  .debug_str:0000000000019f09 .LASF5528
     /tmp/cc3zLDNg.s:119513  .debug_str:00000000000370e4 .LASF5529
     /tmp/cc3zLDNg.s:123365  .debug_str:0000000000046a42 .LASF5530
     /tmp/cc3zLDNg.s:124387  .debug_str:000000000004acf7 .LASF5531
     /tmp/cc3zLDNg.s:124077  .debug_str:00000000000498d2 .LASF5532
     /tmp/cc3zLDNg.s:116361  .debug_str:000000000002a3f7 .LASF5533
     /tmp/cc3zLDNg.s:115667  .debug_str:0000000000027669 .LASF5534
     /tmp/cc3zLDNg.s:124645  .debug_str:000000000004bdcb .LASF5535
     /tmp/cc3zLDNg.s:119237  .debug_str:0000000000035c4d .LASF5536
     /tmp/cc3zLDNg.s:124827  .debug_str:000000000004c97b .LASF5537
     /tmp/cc3zLDNg.s:116741  .debug_str:000000000002bbce .LASF5538
     /tmp/cc3zLDNg.s:114507  .debug_str:0000000000022fab .LASF5539
     /tmp/cc3zLDNg.s:115493  .debug_str:0000000000026b46 .LASF5540
     /tmp/cc3zLDNg.s:114555  .debug_str:0000000000023213 .LASF5541
     /tmp/cc3zLDNg.s:118969  .debug_str:0000000000034b46 .LASF5542
     /tmp/cc3zLDNg.s:119375  .debug_str:0000000000036684 .LASF5543
     /tmp/cc3zLDNg.s:109051  .debug_str:000000000000d710 .LASF5544
     /tmp/cc3zLDNg.s:125813  .debug_str:0000000000050c49 .LASF5546
     /tmp/cc3zLDNg.s:108929  .debug_str:000000000000cedb .LASF5547
     /tmp/cc3zLDNg.s:114117  .debug_str:00000000000215c2 .LASF5548
     /tmp/cc3zLDNg.s:109065  .debug_str:000000000000d7d7 .LASF5549
     /tmp/cc3zLDNg.s:116835  .debug_str:000000000002c1b8 .LASF5550
     /tmp/cc3zLDNg.s:117335  .debug_str:000000000002e0a1 .LASF5551
     /tmp/cc3zLDNg.s:125325  .debug_str:000000000004eb7e .LASF5552
     /tmp/cc3zLDNg.s:109863  .debug_str:00000000000104b8 .LASF5553
     /tmp/cc3zLDNg.s:121779  .debug_str:000000000003ff60 .LASF5554
     /tmp/cc3zLDNg.s:121897  .debug_str:000000000004062e .LASF5555
     /tmp/cc3zLDNg.s:117763  .debug_str:000000000002fc7c .LASF5556
     /tmp/cc3zLDNg.s:107801  .debug_str:00000000000080da .LASF5557
     /tmp/cc3zLDNg.s:121869  .debug_str:0000000000040426 .LASF5558
     /tmp/cc3zLDNg.s:113341  .debug_str:000000000001decc .LASF5559
     /tmp/cc3zLDNg.s:119541  .debug_str:00000000000372fd .LASF5560
     /tmp/cc3zLDNg.s:116223  .debug_str:0000000000029ab5 .LASF5561
     /tmp/cc3zLDNg.s:107519  .debug_str:0000000000006e78 .LASF5562
     /tmp/cc3zLDNg.s:111817  .debug_str:0000000000017e3c .LASF5563
     /tmp/cc3zLDNg.s:124015  .debug_str:000000000004942f .LASF5564
     /tmp/cc3zLDNg.s:108843  .debug_str:000000000000c896 .LASF5565
     /tmp/cc3zLDNg.s:122121  .debug_str:000000000004144a .LASF5566
     /tmp/cc3zLDNg.s:113205  .debug_str:000000000001d68a .LASF5567
     /tmp/cc3zLDNg.s:125377  .debug_str:000000000004ee43 .LASF5568
     /tmp/cc3zLDNg.s:121199  .debug_str:000000000003d8d9 .LASF5569
     /tmp/cc3zLDNg.s:122493  .debug_str:0000000000042f89 .LASF5570
     /tmp/cc3zLDNg.s:113203  .debug_str:000000000001d66a .LASF5571
     /tmp/cc3zLDNg.s:120273  .debug_str:0000000000039fab .LASF5572
     /tmp/cc3zLDNg.s:114107  .debug_str:0000000000021517 .LASF5573
     /tmp/cc3zLDNg.s:120041  .debug_str:0000000000039299 .LASF5574
     /tmp/cc3zLDNg.s:121025  .debug_str:000000000003cce6 .LASF5575
     /tmp/cc3zLDNg.s:106601  .debug_str:00000000000031b1 .LASF5576
     /tmp/cc3zLDNg.s:108255  .debug_str:000000000000a05f .LASF5577
     /tmp/cc3zLDNg.s:111227  .debug_str:00000000000157f1 .LASF5578
     /tmp/cc3zLDNg.s:122181  .debug_str:00000000000417f9 .LASF5579
     /tmp/cc3zLDNg.s:118847  .debug_str:00000000000342f7 .LASF5580
     /tmp/cc3zLDNg.s:117109  .debug_str:000000000002d313 .LASF5581
     /tmp/cc3zLDNg.s:122841  .debug_str:00000000000448d0 .LASF5582
     /tmp/cc3zLDNg.s:121825  .debug_str:0000000000040297 .LASF5583
     /tmp/cc3zLDNg.s:116153  .debug_str:0000000000029618 .LASF5584
     /tmp/cc3zLDNg.s:111091  .debug_str:0000000000015089 .LASF5585
     /tmp/cc3zLDNg.s:110747  .debug_str:0000000000013b0e .LASF5586
     /tmp/cc3zLDNg.s:107023  .debug_str:0000000000004e4d .LASF5587
     /tmp/cc3zLDNg.s:117363  .debug_str:000000000002e23a .LASF5588
     /tmp/cc3zLDNg.s:118971  .debug_str:0000000000034b6a .LASF5589
     /tmp/cc3zLDNg.s:109277  .debug_str:000000000000e3ab .LASF5590
     /tmp/cc3zLDNg.s:114751  .debug_str:0000000000023e86 .LASF5591
     /tmp/cc3zLDNg.s:117155  .debug_str:000000000002d5a0 .LASF5592
     /tmp/cc3zLDNg.s:122437  .debug_str:0000000000042b7a .LASF5593
     /tmp/cc3zLDNg.s:108159  .debug_str:00000000000098c1 .LASF5594
     /tmp/cc3zLDNg.s:120869  .debug_str:000000000003c21f .LASF5595
     /tmp/cc3zLDNg.s:114219  .debug_str:0000000000021ba0 .LASF5596
     /tmp/cc3zLDNg.s:107993  .debug_str:0000000000008d9f .LASF5597
     /tmp/cc3zLDNg.s:125265  .debug_str:000000000004e6cc .LASF5598
     /tmp/cc3zLDNg.s:120639  .debug_str:000000000003b372 .LASF5599
     /tmp/cc3zLDNg.s:112625  .debug_str:000000000001b228 .LASF5600
     /tmp/cc3zLDNg.s:119819  .debug_str:0000000000038470 .LASF5601
     /tmp/cc3zLDNg.s:108069  .debug_str:00000000000092da .LASF5602
     /tmp/cc3zLDNg.s:105883  .debug_str:00000000000000af .LASF5603
     /tmp/cc3zLDNg.s:118869  .debug_str:0000000000034461 .LASF5604
     /tmp/cc3zLDNg.s:110507  .debug_str:0000000000012a28 .LASF5605
     /tmp/cc3zLDNg.s:114017  .debug_str:0000000000020e7d .LASF5606
     /tmp/cc3zLDNg.s:116141  .debug_str:0000000000029549 .LASF5607
     /tmp/cc3zLDNg.s:124181  .debug_str:0000000000049f5a .LASF5608
     /tmp/cc3zLDNg.s:125051  .debug_str:000000000004d8ef .LASF5609
     /tmp/cc3zLDNg.s:117497  .debug_str:000000000002ea51 .LASF5610
     /tmp/cc3zLDNg.s:107497  .debug_str:0000000000006c47 .LASF5611
     /tmp/cc3zLDNg.s:119151  .debug_str:0000000000035712 .LASF5612
     /tmp/cc3zLDNg.s:109753  .debug_str:000000000000fd8e .LASF5613
     /tmp/cc3zLDNg.s:124849  .debug_str:000000000004cb9b .LASF5614
     /tmp/cc3zLDNg.s:108087  .debug_str:00000000000093c8 .LASF5615
     /tmp/cc3zLDNg.s:106577  .debug_str:000000000000302d .LASF5616
     /tmp/cc3zLDNg.s:106013  .debug_str:000000000000094d .LASF5617
     /tmp/cc3zLDNg.s:117595  .debug_str:000000000002f0e2 .LASF5618
     /tmp/cc3zLDNg.s:108231  .debug_str:0000000000009eba .LASF5619
     /tmp/cc3zLDNg.s:114613  .debug_str:00000000000235dd .LASF5620
     /tmp/cc3zLDNg.s:108463  .debug_str:000000000000ae12 .LASF5621
     /tmp/cc3zLDNg.s:117393  .debug_str:000000000002e3f4 .LASF5622
     /tmp/cc3zLDNg.s:122019  .debug_str:0000000000040db7 .LASF5623
     /tmp/cc3zLDNg.s:107629  .debug_str:00000000000075db .LASF5624
     /tmp/cc3zLDNg.s:113117  .debug_str:000000000001d04c .LASF5625
     /tmp/cc3zLDNg.s:108841  .debug_str:000000000000c867 .LASF5626
     /tmp/cc3zLDNg.s:117015  .debug_str:000000000002cc67 .LASF5627
     /tmp/cc3zLDNg.s:122939  .debug_str:0000000000044f56 .LASF5628
     /tmp/cc3zLDNg.s:122337  .debug_str:0000000000042261 .LASF5629
     /tmp/cc3zLDNg.s:108417  .debug_str:000000000000ab40 .LASF5630
     /tmp/cc3zLDNg.s:116261  .debug_str:0000000000029dab .LASF5631
     /tmp/cc3zLDNg.s:109387  .debug_str:000000000000ea5c .LASF5632
     /tmp/cc3zLDNg.s:118933  .debug_str:000000000003492b .LASF5633
     /tmp/cc3zLDNg.s:119025  .debug_str:0000000000034efe .LASF5634
     /tmp/cc3zLDNg.s:117127  .debug_str:000000000002d423 .LASF5635
     /tmp/cc3zLDNg.s:115255  .debug_str:0000000000025f24 .LASF5636
     /tmp/cc3zLDNg.s:117361  .debug_str:000000000002e20e .LASF5637
     /tmp/cc3zLDNg.s:125029  .debug_str:000000000004d768 .LASF5638
     /tmp/cc3zLDNg.s:116219  .debug_str:0000000000029a5f .LASF5639
     /tmp/cc3zLDNg.s:121941  .debug_str:000000000004090d .LASF5640
     /tmp/cc3zLDNg.s:121395  .debug_str:000000000003e55a .LASF5641
     /tmp/cc3zLDNg.s:119629  .debug_str:000000000003785d .LASF5642
     /tmp/cc3zLDNg.s:114037  .debug_str:0000000000020ffa .LASF5643
     /tmp/cc3zLDNg.s:116391  .debug_str:000000000002a5c1 .LASF5644
     /tmp/cc3zLDNg.s:114779  .debug_str:0000000000024050 .LASF5645
     /tmp/cc3zLDNg.s:107397  .debug_str:000000000000654a .LASF5646
     /tmp/cc3zLDNg.s:122771  .debug_str:00000000000444e8 .LASF5647
     /tmp/cc3zLDNg.s:106413  .debug_str:0000000000002507 .LASF5648
     /tmp/cc3zLDNg.s:113993  .debug_str:0000000000020d04 .LASF5649
     /tmp/cc3zLDNg.s:106261  .debug_str:0000000000001a95 .LASF5650
     /tmp/cc3zLDNg.s:110567  .debug_str:0000000000012e2f .LASF5651
     /tmp/cc3zLDNg.s:106709  .debug_str:0000000000003834 .LASF5652
     /tmp/cc3zLDNg.s:123335  .debug_str:00000000000468cc .LASF5653
     /tmp/cc3zLDNg.s:124781  .debug_str:000000000004c6ca .LASF5654
     /tmp/cc3zLDNg.s:112813  .debug_str:000000000001bd7e .LASF5655
     /tmp/cc3zLDNg.s:119439  .debug_str:0000000000036b6a .LASF5656
     /tmp/cc3zLDNg.s:113969  .debug_str:0000000000020b2a .LASF5657
     /tmp/cc3zLDNg.s:114749  .debug_str:0000000000023e5a .LASF5658
     /tmp/cc3zLDNg.s:121921  .debug_str:00000000000407f3 .LASF5659
     /tmp/cc3zLDNg.s:120251  .debug_str:0000000000039e23 .LASF5660
     /tmp/cc3zLDNg.s:114811  .debug_str:0000000000024318 .LASF5661
     /tmp/cc3zLDNg.s:122141  .debug_str:0000000000041593 .LASF5662
     /tmp/cc3zLDNg.s:109021  .debug_str:000000000000d4e8 .LASF5663
     /tmp/cc3zLDNg.s:111503  .debug_str:000000000001691e .LASF5664
     /tmp/cc3zLDNg.s:110355  .debug_str:000000000001202c .LASF5665
     /tmp/cc3zLDNg.s:115947  .debug_str:000000000002884f .LASF5666
     /tmp/cc3zLDNg.s:110411  .debug_str:00000000000123d9 .LASF5667
     /tmp/cc3zLDNg.s:111869  .debug_str:00000000000181dd .LASF5668
     /tmp/cc3zLDNg.s:116613  .debug_str:000000000002b458 .LASF5669
     /tmp/cc3zLDNg.s:106717  .debug_str:00000000000038e4 .LASF5670
     /tmp/cc3zLDNg.s:120789  .debug_str:000000000003bc9f .LASF5671
     /tmp/cc3zLDNg.s:109757  .debug_str:000000000000fddd .LASF5672
     /tmp/cc3zLDNg.s:108565  .debug_str:000000000000b563 .LASF5673
     /tmp/cc3zLDNg.s:115083  .debug_str:00000000000254df .LASF5674
     /tmp/cc3zLDNg.s:108239  .debug_str:0000000000009f3c .LASF5675
     /tmp/cc3zLDNg.s:111075  .debug_str:0000000000014f9a .LASF5676
     /tmp/cc3zLDNg.s:125483  .debug_str:000000000004f5f0 .LASF5677
     /tmp/cc3zLDNg.s:122173  .debug_str:000000000004178c .LASF5678
     /tmp/cc3zLDNg.s:108847  .debug_str:000000000000c8f1 .LASF5679
     /tmp/cc3zLDNg.s:108415  .debug_str:000000000000ab31 .LASF5680
     /tmp/cc3zLDNg.s:114483  .debug_str:0000000000022d32 .LASF5681
     /tmp/cc3zLDNg.s:108151  .debug_str:0000000000009859 .LASF5682
     /tmp/cc3zLDNg.s:108327  .debug_str:000000000000a525 .LASF5683
     /tmp/cc3zLDNg.s:114921  .debug_str:0000000000024a28 .LASF5684
     /tmp/cc3zLDNg.s:125407  .debug_str:000000000004efd7 .LASF5685
     /tmp/cc3zLDNg.s:110267  .debug_str:0000000000011a71 .LASF5686
     /tmp/cc3zLDNg.s:113515  .debug_str:000000000001ead6 .LASF5687
     /tmp/cc3zLDNg.s:119799  .debug_str:00000000000382e1 .LASF5688
     /tmp/cc3zLDNg.s:112253  .debug_str:0000000000019984 .LASF5689
     /tmp/cc3zLDNg.s:109743  .debug_str:000000000000fcc5 .LASF5690
     /tmp/cc3zLDNg.s:113163  .debug_str:000000000001d387 .LASF5691
     /tmp/cc3zLDNg.s:121777  .debug_str:000000000003ff3f .LASF5692
     /tmp/cc3zLDNg.s:106713  .debug_str:0000000000003888 .LASF5693
     /tmp/cc3zLDNg.s:107311  .debug_str:0000000000005fb7 .LASF5694
     /tmp/cc3zLDNg.s:124933  .debug_str:000000000004d166 .LASF5695
     /tmp/cc3zLDNg.s:108017  .debug_str:0000000000008f70 .LASF5696
     /tmp/cc3zLDNg.s:119281  .debug_str:0000000000036057 .LASF5697
     /tmp/cc3zLDNg.s:110775  .debug_str:0000000000013c44 .LASF5698
     /tmp/cc3zLDNg.s:119033  .debug_str:0000000000034f7c .LASF5699
     /tmp/cc3zLDNg.s:116903  .debug_str:000000000002c652 .LASF5701
     /tmp/cc3zLDNg.s:111029  .debug_str:0000000000014c97 .LASF5702
     /tmp/cc3zLDNg.s:116003  .debug_str:0000000000028c20 .LASF5703
     /tmp/cc3zLDNg.s:108363  .debug_str:000000000000a72f .LASF5704
     /tmp/cc3zLDNg.s:112951  .debug_str:000000000001c5f5 .LASF5705
     /tmp/cc3zLDNg.s:112809  .debug_str:000000000001bd4c .LASF5706
     /tmp/cc3zLDNg.s:117839  .debug_str:000000000003010f .LASF5707
     /tmp/cc3zLDNg.s:114263  .debug_str:0000000000021e88 .LASF5708
     /tmp/cc3zLDNg.s:122375  .debug_str:0000000000042644 .LASF5709
     /tmp/cc3zLDNg.s:106235  .debug_str:00000000000018e9 .LASF5710
     /tmp/cc3zLDNg.s:124441  .debug_str:000000000004b0b9 .LASF5711
     /tmp/cc3zLDNg.s:122067  .debug_str:000000000004112d .LASF5712
     /tmp/cc3zLDNg.s:122249  .debug_str:0000000000041c0f .LASF5713
     /tmp/cc3zLDNg.s:120901  .debug_str:000000000003c436 .LASF5714
     /tmp/cc3zLDNg.s:121471  .debug_str:000000000003e9fc .LASF5715
     /tmp/cc3zLDNg.s:117669  .debug_str:000000000002f5cd .LASF5716
     /tmp/cc3zLDNg.s:117217  .debug_str:000000000002d939 .LASF5717
     /tmp/cc3zLDNg.s:108983  .debug_str:000000000000d24b .LASF5718
     /tmp/cc3zLDNg.s:114221  .debug_str:0000000000021bc1 .LASF5719
     /tmp/cc3zLDNg.s:113767  .debug_str:000000000001fbf6 .LASF5720
     /tmp/cc3zLDNg.s:120297  .debug_str:000000000003a136 .LASF5721
     /tmp/cc3zLDNg.s:106441  .debug_str:00000000000026c9 .LASF5722
     /tmp/cc3zLDNg.s:113019  .debug_str:000000000001ca28 .LASF5723
     /tmp/cc3zLDNg.s:119539  .debug_str:00000000000372e1 .LASF5724
     /tmp/cc3zLDNg.s:111773  .debug_str:0000000000017ae5 .LASF5725
     /tmp/cc3zLDNg.s:119479  .debug_str:0000000000036de2 .LASF5726
     /tmp/cc3zLDNg.s:121757  .debug_str:000000000003fdd0 .LASF5727
     /tmp/cc3zLDNg.s:114313  .debug_str:0000000000022243 .LASF5728
     /tmp/cc3zLDNg.s:124683  .debug_str:000000000004bfd2 .LASF5729
     /tmp/cc3zLDNg.s:108303  .debug_str:000000000000a337 .LASF5730
     /tmp/cc3zLDNg.s:124301  .debug_str:000000000004a728 .LASF5731
     /tmp/cc3zLDNg.s:121949  .debug_str:00000000000409e7 .LASF5732
     /tmp/cc3zLDNg.s:108755  .debug_str:000000000000c326 .LASF5733
     /tmp/cc3zLDNg.s:111725  .debug_str:00000000000177b0 .LASF5734
     /tmp/cc3zLDNg.s:115363  .debug_str:0000000000026562 .LASF5735
     /tmp/cc3zLDNg.s:112893  .debug_str:000000000001c214 .LASF5736
     /tmp/cc3zLDNg.s:109639  .debug_str:000000000000f664 .LASF5737
     /tmp/cc3zLDNg.s:113727  .debug_str:000000000001f8d7 .LASF5738
     /tmp/cc3zLDNg.s:118211  .debug_str:0000000000031a14 .LASF5739
     /tmp/cc3zLDNg.s:116271  .debug_str:0000000000029ea2 .LASF5740
     /tmp/cc3zLDNg.s:115523  .debug_str:0000000000026d86 .LASF5741
     /tmp/cc3zLDNg.s:113357  .debug_str:000000000001dfe2 .LASF5742
     /tmp/cc3zLDNg.s:110917  .debug_str:000000000001454a .LASF5743
     /tmp/cc3zLDNg.s:107157  .debug_str:000000000000566f .LASF5744
     /tmp/cc3zLDNg.s:117153  .debug_str:000000000002d587 .LASF5745
     /tmp/cc3zLDNg.s:124537  .debug_str:000000000004b703 .LASF5746
     /tmp/cc3zLDNg.s:118865  .debug_str:000000000003440d .LASF5747
     /tmp/cc3zLDNg.s:117285  .debug_str:000000000002dde3 .LASF5748
     /tmp/cc3zLDNg.s:111317  .debug_str:0000000000015dae .LASF5749
     /tmp/cc3zLDNg.s:110965  .debug_str:0000000000014818 .LASF5750
     /tmp/cc3zLDNg.s:111343  .debug_str:0000000000015f45 .LASF5751
     /tmp/cc3zLDNg.s:124665  .debug_str:000000000004beb2 .LASF5752
     /tmp/cc3zLDNg.s:124783  .debug_str:000000000004c6f8 .LASF5753
     /tmp/cc3zLDNg.s:122929  .debug_str:0000000000044e82 .LASF5754
     /tmp/cc3zLDNg.s:107379  .debug_str:0000000000006461 .LASF5755
     /tmp/cc3zLDNg.s:115973  .debug_str:0000000000028a76 .LASF5756
     /tmp/cc3zLDNg.s:116047  .debug_str:0000000000028f0b .LASF5757
     /tmp/cc3zLDNg.s:114143  .debug_str:0000000000021744 .LASF5758
     /tmp/cc3zLDNg.s:122733  .debug_str:00000000000442b8 .LASF5759
     /tmp/cc3zLDNg.s:120687  .debug_str:000000000003b606 .LASF5760
     /tmp/cc3zLDNg.s:109683  .debug_str:000000000000fa0b .LASF5761
     /tmp/cc3zLDNg.s:116115  .debug_str:0000000000029350 .LASF5762
     /tmp/cc3zLDNg.s:124727  .debug_str:000000000004c2dd .LASF5763
     /tmp/cc3zLDNg.s:114025  .debug_str:0000000000020f57 .LASF5764
     /tmp/cc3zLDNg.s:120853  .debug_str:000000000003c115 .LASF5765
     /tmp/cc3zLDNg.s:124095  .debug_str:0000000000049a18 .LASF5766
     /tmp/cc3zLDNg.s:120977  .debug_str:000000000003c9a0 .LASF5767
     /tmp/cc3zLDNg.s:115047  .debug_str:00000000000252e5 .LASF5768
     /tmp/cc3zLDNg.s:126057  .debug_str:0000000000051c63 .LASF5769
     /tmp/cc3zLDNg.s:111589  .debug_str:0000000000016ec1 .LASF5770
     /tmp/cc3zLDNg.s:125257  .debug_str:000000000004e64a .LASF5771
     /tmp/cc3zLDNg.s:110403  .debug_str:000000000001233a .LASF5772
     /tmp/cc3zLDNg.s:110757  .debug_str:0000000000013b90 .LASF5773
     /tmp/cc3zLDNg.s:105925  .debug_str:00000000000003a8 .LASF5774
     /tmp/cc3zLDNg.s:123979  .debug_str:00000000000491ea .LASF5775
     /tmp/cc3zLDNg.s:107897  .debug_str:0000000000008759 .LASF5776
     /tmp/cc3zLDNg.s:120743  .debug_str:000000000003b9a4 .LASF5777
     /tmp/cc3zLDNg.s:116033  .debug_str:0000000000028e00 .LASF5778
     /tmp/cc3zLDNg.s:113179  .debug_str:000000000001d4c4 .LASF5779
     /tmp/cc3zLDNg.s:118015  .debug_str:0000000000030d0f .LASF5780
     /tmp/cc3zLDNg.s:115431  .debug_str:00000000000268da .LASF5781
     /tmp/cc3zLDNg.s:113453  .debug_str:000000000001e66b .LASF5782
     /tmp/cc3zLDNg.s:118487  .debug_str:0000000000032b2f .LASF5783
     /tmp/cc3zLDNg.s:125781  .debug_str:0000000000050a22 .LASF5784
     /tmp/cc3zLDNg.s:120675  .debug_str:000000000003b568 .LASF5785
     /tmp/cc3zLDNg.s:112325  .debug_str:0000000000019f33 .LASF5786
     /tmp/cc3zLDNg.s:116147  .debug_str:00000000000295a7 .LASF5787
     /tmp/cc3zLDNg.s:121619  .debug_str:000000000003f4c1 .LASF5788
     /tmp/cc3zLDNg.s:119161  .debug_str:00000000000357a8 .LASF5789
     /tmp/cc3zLDNg.s:108639  .debug_str:000000000000bb17 .LASF5790
     /tmp/cc3zLDNg.s:117169  .debug_str:000000000002d675 .LASF5791
     /tmp/cc3zLDNg.s:124499  .debug_str:000000000004b3fd .LASF5792
     /tmp/cc3zLDNg.s:121711  .debug_str:000000000003facf .LASF5793
     /tmp/cc3zLDNg.s:110383  .debug_str:000000000001220f .LASF5794
     /tmp/cc3zLDNg.s:123577  .debug_str:0000000000047844 .LASF5795
     /tmp/cc3zLDNg.s:105895  .debug_str:0000000000000188 .LASF5796
     /tmp/cc3zLDNg.s:109119  .debug_str:000000000000dad7 .LASF5797
     /tmp/cc3zLDNg.s:111313  .debug_str:0000000000015d4e .LASF5798
     /tmp/cc3zLDNg.s:119529  .debug_str:000000000003722e .LASF5799
     /tmp/cc3zLDNg.s:110529  .debug_str:0000000000012b49 .LASF5800
     /tmp/cc3zLDNg.s:124321  .debug_str:000000000004a8ba .LASF5801
     /tmp/cc3zLDNg.s:106029  .debug_str:0000000000000a8b .LASF5802
     /tmp/cc3zLDNg.s:124091  .debug_str:00000000000499c7 .LASF5803
     /tmp/cc3zLDNg.s:120369  .debug_str:000000000003a4aa .LASF5804
     /tmp/cc3zLDNg.s:110487  .debug_str:00000000000128e3 .LASF5805
     /tmp/cc3zLDNg.s:114419  .debug_str:00000000000229da .LASF5806
     /tmp/cc3zLDNg.s:115145  .debug_str:00000000000258f4 .LASF5807
     /tmp/cc3zLDNg.s:113009  .debug_str:000000000001c9aa .LASF5808
     /tmp/cc3zLDNg.s:110579  .debug_str:0000000000012efb .LASF5809
     /tmp/cc3zLDNg.s:122129  .debug_str:00000000000414cc .LASF5810
     /tmp/cc3zLDNg.s:119851  .debug_str:00000000000386c9 .LASF5811
     /tmp/cc3zLDNg.s:125493  .debug_str:000000000004f6c2 .LASF5812
     /tmp/cc3zLDNg.s:106125  .debug_str:00000000000010bd .LASF5813
     /tmp/cc3zLDNg.s:115341  .debug_str:00000000000263fc .LASF5814
     /tmp/cc3zLDNg.s:124333  .debug_str:000000000004a95f .LASF5815
     /tmp/cc3zLDNg.s:112281  .debug_str:0000000000019b4c .LASF5816
     /tmp/cc3zLDNg.s:111269  .debug_str:0000000000015ac4 .LASF5817
     /tmp/cc3zLDNg.s:110387  .debug_str:0000000000012235 .LASF5818
     /tmp/cc3zLDNg.s:125039  .debug_str:000000000004d80a .LASF5819
     /tmp/cc3zLDNg.s:110217  .debug_str:00000000000117ec .LASF5820
     /tmp/cc3zLDNg.s:117481  .debug_str:000000000002e941 .LASF5821
     /tmp/cc3zLDNg.s:110977  .debug_str:0000000000014906 .LASF5822
     /tmp/cc3zLDNg.s:110289  .debug_str:0000000000011bb9 .LASF5823
     /tmp/cc3zLDNg.s:115649  .debug_str:00000000000274f1 .LASF5824
     /tmp/cc3zLDNg.s:109741  .debug_str:000000000000fca7 .LASF5825
     /tmp/cc3zLDNg.s:116717  .debug_str:000000000002ba91 .LASF5826
     /tmp/cc3zLDNg.s:109425  .debug_str:000000000000ebb5 .LASF5827
     /tmp/cc3zLDNg.s:113899  .debug_str:000000000002058c .LASF5828
     /tmp/cc3zLDNg.s:107467  .debug_str:0000000000006a5f .LASF5829
     /tmp/cc3zLDNg.s:106785  .debug_str:0000000000003db4 .LASF5830
     /tmp/cc3zLDNg.s:120221  .debug_str:0000000000039d3a .LASF5831
     /tmp/cc3zLDNg.s:120897  .debug_str:000000000003c3f8 .LASF5832
     /tmp/cc3zLDNg.s:116017  .debug_str:0000000000028d02 .LASF5833
     /tmp/cc3zLDNg.s:122835  .debug_str:000000000004486f .LASF5834
     /tmp/cc3zLDNg.s:125689  .debug_str:0000000000050411 .LASF5835
     /tmp/cc3zLDNg.s:124545  .debug_str:000000000004b778 .LASF5836
     /tmp/cc3zLDNg.s:122287  .debug_str:0000000000041ea3 .LASF5837
     /tmp/cc3zLDNg.s:106115  .debug_str:0000000000001021 .LASF5838
     /tmp/cc3zLDNg.s:120547  .debug_str:000000000003add7 .LASF5839
     /tmp/cc3zLDNg.s:115237  .debug_str:0000000000025e29 .LASF5840
     /tmp/cc3zLDNg.s:123307  .debug_str:0000000000046714 .LASF5841
     /tmp/cc3zLDNg.s:123473  .debug_str:00000000000471c8 .LASF5842
     /tmp/cc3zLDNg.s:105969  .debug_str:000000000000068a .LASF5843
     /tmp/cc3zLDNg.s:119383  .debug_str:000000000003670e .LASF5844
     /tmp/cc3zLDNg.s:118357  .debug_str:000000000003227b .LASF5845
     /tmp/cc3zLDNg.s:121011  .debug_str:000000000003cc5a .LASF5846
     /tmp/cc3zLDNg.s:105959  .debug_str:00000000000005e6 .LASF5847
     /tmp/cc3zLDNg.s:124695  .debug_str:000000000004c08f .LASF5848
     /tmp/cc3zLDNg.s:118841  .debug_str:000000000003426a .LASF5849
     /tmp/cc3zLDNg.s:121091  .debug_str:000000000003d0fd .LASF5850
     /tmp/cc3zLDNg.s:122369  .debug_str:00000000000425ef .LASF5851
     /tmp/cc3zLDNg.s:117003  .debug_str:000000000002cbcb .LASF5852
     /tmp/cc3zLDNg.s:124463  .debug_str:000000000004b1ea .LASF5853
     /tmp/cc3zLDNg.s:125557  .debug_str:000000000004fbb4 .LASF5854
     /tmp/cc3zLDNg.s:116369  .debug_str:000000000002a455 .LASF5855
     /tmp/cc3zLDNg.s:110843  .debug_str:00000000000140d6 .LASF5857
     /tmp/cc3zLDNg.s:120715  .debug_str:000000000003b83f .LASF5858
     /tmp/cc3zLDNg.s:122435  .debug_str:0000000000042b5c .LASF5859
     /tmp/cc3zLDNg.s:117145  .debug_str:000000000002d51b .LASF5860
     /tmp/cc3zLDNg.s:123079  .debug_str:00000000000458aa .LASF5861
     /tmp/cc3zLDNg.s:119573  .debug_str:00000000000374b8 .LASF5862
     /tmp/cc3zLDNg.s:120659  .debug_str:000000000003b4a2 .LASF5863
     /tmp/cc3zLDNg.s:115037  .debug_str:000000000002524c .LASF5864
     /tmp/cc3zLDNg.s:106295  .debug_str:0000000000001d39 .LASF5865
     /tmp/cc3zLDNg.s:110157  .debug_str:00000000000113b9 .LASF5866
     /tmp/cc3zLDNg.s:114085  .debug_str:000000000002141d .LASF5867
     /tmp/cc3zLDNg.s:116319  .debug_str:000000000002a21e .LASF5868
     /tmp/cc3zLDNg.s:123269  .debug_str:00000000000464c7 .LASF5869
     /tmp/cc3zLDNg.s:118295  .debug_str:0000000000031f04 .LASF5870
     /tmp/cc3zLDNg.s:123503  .debug_str:00000000000473a2 .LASF5871
     /tmp/cc3zLDNg.s:121973  .debug_str:0000000000040b12 .LASF5872
     /tmp/cc3zLDNg.s:125361  .debug_str:000000000004ed92 .LASF5873
     /tmp/cc3zLDNg.s:125277  .debug_str:000000000004e7c0 .LASF5874
     /tmp/cc3zLDNg.s:121623  .debug_str:000000000003f4fe .LASF5875
     /tmp/cc3zLDNg.s:113305  .debug_str:000000000001dc7c .LASF5876
     /tmp/cc3zLDNg.s:106417  .debug_str:000000000000258c .LASF5877
     /tmp/cc3zLDNg.s:108097  .debug_str:00000000000094f6 .LASF5879
     /tmp/cc3zLDNg.s:118415  .debug_str:00000000000325d5 .LASF5880
     /tmp/cc3zLDNg.s:112613  .debug_str:000000000001b126 .LASF5881
     /tmp/cc3zLDNg.s:116079  .debug_str:00000000000290bd .LASF5882
     /tmp/cc3zLDNg.s:121051  .debug_str:000000000003ce5e .LASF5883
     /tmp/cc3zLDNg.s:118267  .debug_str:0000000000031d72 .LASF5884
     /tmp/cc3zLDNg.s:113259  .debug_str:000000000001d9b6 .LASF5885
     /tmp/cc3zLDNg.s:108099  .debug_str:0000000000009529 .LASF5886
     /tmp/cc3zLDNg.s:111077  .debug_str:0000000000014fae .LASF5887
     /tmp/cc3zLDNg.s:114281  .debug_str:0000000000021fb3 .LASF5888
     /tmp/cc3zLDNg.s:122007  .debug_str:0000000000040d15 .LASF5889
     /tmp/cc3zLDNg.s:123171  .debug_str:0000000000045e84 .LASF5890
     /tmp/cc3zLDNg.s:111027  .debug_str:0000000000014c83 .LASF5891
     /tmp/cc3zLDNg.s:124477  .debug_str:000000000004b26b .LASF5892
     /tmp/cc3zLDNg.s:125933  .debug_str:000000000005139a .LASF5893
     /tmp/cc3zLDNg.s:118801  .debug_str:0000000000034015 .LASF5894
     /tmp/cc3zLDNg.s:116571  .debug_str:000000000002b1a0 .LASF5895
     /tmp/cc3zLDNg.s:124485  .debug_str:000000000004b30b .LASF5896
     /tmp/cc3zLDNg.s:109471  .debug_str:000000000000ee7d .LASF5897
     /tmp/cc3zLDNg.s:123089  .debug_str:0000000000045929 .LASF5898
     /tmp/cc3zLDNg.s:106485  .debug_str:00000000000029d0 .LASF5899
     /tmp/cc3zLDNg.s:108483  .debug_str:000000000000af26 .LASF5900
     /tmp/cc3zLDNg.s:125885  .debug_str:000000000005102a .LASF5901
     /tmp/cc3zLDNg.s:125463  .debug_str:000000000004f40d .LASF5902
     /tmp/cc3zLDNg.s:120315  .debug_str:000000000003a270 .LASF5904
     /tmp/cc3zLDNg.s:114723  .debug_str:0000000000023cbd .LASF5905
     /tmp/cc3zLDNg.s:119877  .debug_str:000000000003883d .LASF5906
     /tmp/cc3zLDNg.s:112539  .debug_str:000000000001acd4 .LASF5907
     /tmp/cc3zLDNg.s:107601  .debug_str:0000000000007455 .LASF5908
     /tmp/cc3zLDNg.s:114671  .debug_str:00000000000239a0 .LASF5909
     /tmp/cc3zLDNg.s:119835  .debug_str:00000000000385b2 .LASF5910
     /tmp/cc3zLDNg.s:124079  .debug_str:00000000000498ff .LASF5911
     /tmp/cc3zLDNg.s:110611  .debug_str:0000000000013102 .LASF5912
     /tmp/cc3zLDNg.s:120281  .debug_str:000000000003a03e .LASF5913
     /tmp/cc3zLDNg.s:114589  .debug_str:0000000000023431 .LASF5914
     /tmp/cc3zLDNg.s:110807  .debug_str:0000000000013e82 .LASF5915
     /tmp/cc3zLDNg.s:107175  .debug_str:000000000000575b .LASF5916
     /tmp/cc3zLDNg.s:124617  .debug_str:000000000004bbd7 .LASF5917
     /tmp/cc3zLDNg.s:107355  .debug_str:000000000000628a .LASF5918
     /tmp/cc3zLDNg.s:106873  .debug_str:000000000000442d .LASF5919
     /tmp/cc3zLDNg.s:110963  .debug_str:000000000001480c .LASF5920
     /tmp/cc3zLDNg.s:109645  .debug_str:000000000000f6a4 .LASF5921
     /tmp/cc3zLDNg.s:123037  .debug_str:00000000000455b2 .LASF5922
     /tmp/cc3zLDNg.s:111695  .debug_str:00000000000175ed .LASF5924
     /tmp/cc3zLDNg.s:108547  .debug_str:000000000000b412 .LASF5925
     /tmp/cc3zLDNg.s:122229  .debug_str:0000000000041b35 .LASF5926
     /tmp/cc3zLDNg.s:107613  .debug_str:0000000000007506 .LASF5927
     /tmp/cc3zLDNg.s:120559  .debug_str:000000000003aeb5 .LASF5928
     /tmp/cc3zLDNg.s:122321  .debug_str:0000000000042129 .LASF5929
     /tmp/cc3zLDNg.s:112571  .debug_str:000000000001aee1 .LASF5930
     /tmp/cc3zLDNg.s:123795  .debug_str:00000000000485b3 .LASF5931
     /tmp/cc3zLDNg.s:115323  .debug_str:00000000000262bb .LASF5932
     /tmp/cc3zLDNg.s:106963  .debug_str:0000000000004a25 .LASF5933
     /tmp/cc3zLDNg.s:111419  .debug_str:00000000000164a6 .LASF5934
     /tmp/cc3zLDNg.s:122295  .debug_str:0000000000041f36 .LASF5935
     /tmp/cc3zLDNg.s:114217  .debug_str:0000000000021b8a .LASF5936
     /tmp/cc3zLDNg.s:110563  .debug_str:0000000000012db8 .LASF5937
     /tmp/cc3zLDNg.s:107099  .debug_str:00000000000052ad .LASF5938
     /tmp/cc3zLDNg.s:110453  .debug_str:00000000000126ee .LASF5939
     /tmp/cc3zLDNg.s:118815  .debug_str:000000000003412a .LASF5940
     /tmp/cc3zLDNg.s:110443  .debug_str:000000000001261d .LASF5941
     /tmp/cc3zLDNg.s:111087  .debug_str:000000000001504d .LASF5942
     /tmp/cc3zLDNg.s:112179  .debug_str:0000000000019452 .LASF5943
     /tmp/cc3zLDNg.s:122075  .debug_str:00000000000411a4 .LASF5944
     /tmp/cc3zLDNg.s:123471  .debug_str:00000000000471b5 .LASF5945
     /tmp/cc3zLDNg.s:108381  .debug_str:000000000000a893 .LASF5946
     /tmp/cc3zLDNg.s:109747  .debug_str:000000000000fd21 .LASF5947
     /tmp/cc3zLDNg.s:115975  .debug_str:0000000000028a8f .LASF5948
     /tmp/cc3zLDNg.s:114447  .debug_str:0000000000022b1b .LASF5949
     /tmp/cc3zLDNg.s:123113  .debug_str:0000000000045ac0 .LASF5950
     /tmp/cc3zLDNg.s:123235  .debug_str:0000000000046237 .LASF5951
     /tmp/cc3zLDNg.s:117615  .debug_str:000000000002f265 .LASF5952
     /tmp/cc3zLDNg.s:124597  .debug_str:000000000004ba45 .LASF5953
     /tmp/cc3zLDNg.s:108845  .debug_str:000000000000c8d1 .LASF5954
     /tmp/cc3zLDNg.s:109737  .debug_str:000000000000fc5e .LASF5955
     /tmp/cc3zLDNg.s:114191  .debug_str:00000000000219c7 .LASF5956
     /tmp/cc3zLDNg.s:119127  .debug_str:0000000000035568 .LASF5957
     /tmp/cc3zLDNg.s:116807  .debug_str:000000000002c06c .LASF5958
     /tmp/cc3zLDNg.s:109885  .debug_str:000000000001062f .LASF5959
     /tmp/cc3zLDNg.s:107013  .debug_str:0000000000004db4 .LASF5960
     /tmp/cc3zLDNg.s:121729  .debug_str:000000000003fc0a .LASF5961
     /tmp/cc3zLDNg.s:109869  .debug_str:0000000000010515 .LASF5962
     /tmp/cc3zLDNg.s:107523  .debug_str:0000000000006ebd .LASF5963
     /tmp/cc3zLDNg.s:118085  .debug_str:00000000000311ba .LASF5964
     /tmp/cc3zLDNg.s:112387  .debug_str:000000000001a34e .LASF5965
     /tmp/cc3zLDNg.s:109115  .debug_str:000000000000dab0 .LASF5966
     /tmp/cc3zLDNg.s:106467  .debug_str:0000000000002899 .LASF5967
     /tmp/cc3zLDNg.s:111465  .debug_str:00000000000166e1 .LASF5968
     /tmp/cc3zLDNg.s:122607  .debug_str:000000000004395a .LASF5969
     /tmp/cc3zLDNg.s:124173  .debug_str:0000000000049ee1 .LASF5970
     /tmp/cc3zLDNg.s:117789  .debug_str:000000000002fe29 .LASF5971
     /tmp/cc3zLDNg.s:106315  .debug_str:0000000000001eb4 .LASF5972
     /tmp/cc3zLDNg.s:106697  .debug_str:0000000000003747 .LASF5973
     /tmp/cc3zLDNg.s:118365  .debug_str:00000000000322eb .LASF5974
     /tmp/cc3zLDNg.s:108801  .debug_str:000000000000c5e3 .LASF5975
     /tmp/cc3zLDNg.s:115907  .debug_str:00000000000285bd .LASF5976
     /tmp/cc3zLDNg.s:117077  .debug_str:000000000002d149 .LASF5977
     /tmp/cc3zLDNg.s:122017  .debug_str:0000000000040d9c .LASF5978
     /tmp/cc3zLDNg.s:113531  .debug_str:000000000001ebf4 .LASF5979
     /tmp/cc3zLDNg.s:118997  .debug_str:0000000000034d03 .LASF5980
     /tmp/cc3zLDNg.s:114777  .debug_str:0000000000024034 .LASF5981
     /tmp/cc3zLDNg.s:108279  .debug_str:000000000000a171 .LASF5982
     /tmp/cc3zLDNg.s:124139  .debug_str:0000000000049cd6 .LASF5983
     /tmp/cc3zLDNg.s:109823  .debug_str:0000000000010241 .LASF5984
     /tmp/cc3zLDNg.s:122477  .debug_str:0000000000042e4b .LASF5985
     /tmp/cc3zLDNg.s:113143  .debug_str:000000000001d236 .LASF5986
     /tmp/cc3zLDNg.s:117627  .debug_str:000000000002f339 .LASF5987
     /tmp/cc3zLDNg.s:123467  .debug_str:000000000004715c .LASF5988
     /tmp/cc3zLDNg.s:112697  .debug_str:000000000001b6a0 .LASF5989
     /tmp/cc3zLDNg.s:113263  .debug_str:000000000001d9de .LASF5990
     /tmp/cc3zLDNg.s:111701  .debug_str:0000000000017634 .LASF5991
     /tmp/cc3zLDNg.s:123849  .debug_str:00000000000489ac .LASF5992
     /tmp/cc3zLDNg.s:121883  .debug_str:0000000000040551 .LASF5993
     /tmp/cc3zLDNg.s:112311  .debug_str:0000000000019e22 .LASF5994
     /tmp/cc3zLDNg.s:109071  .debug_str:000000000000d846 .LASF5995
     /tmp/cc3zLDNg.s:114899  .debug_str:00000000000248a9 .LASF5996
     /tmp/cc3zLDNg.s:108433  .debug_str:000000000000ac1b .LASF5997
     /tmp/cc3zLDNg.s:117215  .debug_str:000000000002d923 .LASF5998
     /tmp/cc3zLDNg.s:108165  .debug_str:0000000000009949 .LASF5999
     /tmp/cc3zLDNg.s:111347  .debug_str:0000000000015f7e .LASF6000
     /tmp/cc3zLDNg.s:117315  .debug_str:000000000002df6f .LASF6001
     /tmp/cc3zLDNg.s:107383  .debug_str:00000000000064a0 .LASF6002
     /tmp/cc3zLDNg.s:117807  .debug_str:000000000002ff66 .LASF6003
     /tmp/cc3zLDNg.s:123321  .debug_str:00000000000467ec .LASF6004
     /tmp/cc3zLDNg.s:108485  .debug_str:000000000000af91 .LASF6005
     /tmp/cc3zLDNg.s:107409  .debug_str:000000000000666b .LASF6006
     /tmp/cc3zLDNg.s:108793  .debug_str:000000000000c54a .LASF6007
     /tmp/cc3zLDNg.s:109141  .debug_str:000000000000dc54 .LASF6008
     /tmp/cc3zLDNg.s:121601  .debug_str:000000000003f361 .LASF6009
     /tmp/cc3zLDNg.s:106869  .debug_str:00000000000043ca .LASF6010
     /tmp/cc3zLDNg.s:120731  .debug_str:000000000003b8d1 .LASF6011
     /tmp/cc3zLDNg.s:123475  .debug_str:00000000000471e5 .LASF6012
     /tmp/cc3zLDNg.s:116341  .debug_str:000000000002a363 .LASF6013
     /tmp/cc3zLDNg.s:120805  .debug_str:000000000003bdc7 .LASF6014
     /tmp/cc3zLDNg.s:115261  .debug_str:0000000000025f8a .LASF6015
     /tmp/cc3zLDNg.s:110295  .debug_str:0000000000011c61 .LASF6016
     /tmp/cc3zLDNg.s:116703  .debug_str:000000000002b9a6 .LASF6017
     /tmp/cc3zLDNg.s:122807  .debug_str:000000000004467a .LASF6018
     /tmp/cc3zLDNg.s:108685  .debug_str:000000000000be44 .LASF6019
     /tmp/cc3zLDNg.s:107975  .debug_str:0000000000008ccd .LASF6020
     /tmp/cc3zLDNg.s:115681  .debug_str:000000000002776a .LASF6021
     /tmp/cc3zLDNg.s:117035  .debug_str:000000000002ce50 .LASF6022
     /tmp/cc3zLDNg.s:109725  .debug_str:000000000000fb6c .LASF6023
     /tmp/cc3zLDNg.s:122305  .debug_str:0000000000041fdc .LASF6024
     /tmp/cc3zLDNg.s:117611  .debug_str:000000000002f212 .LASF6025
     /tmp/cc3zLDNg.s:122645  .debug_str:0000000000043bbb .LASF6027
     /tmp/cc3zLDNg.s:114759  .debug_str:0000000000023f3a .LASF6028
     /tmp/cc3zLDNg.s:113295  .debug_str:000000000001dbe5 .LASF6029
     /tmp/cc3zLDNg.s:120657  .debug_str:000000000003b463 .LASF6030
     /tmp/cc3zLDNg.s:110993  .debug_str:00000000000149ff .LASF6031
     /tmp/cc3zLDNg.s:121391  .debug_str:000000000003e508 .LASF6032
     /tmp/cc3zLDNg.s:107593  .debug_str:00000000000073ab .LASF6033
     /tmp/cc3zLDNg.s:125555  .debug_str:000000000004fb79 .LASF6034
     /tmp/cc3zLDNg.s:113033  .debug_str:000000000001cac9 .LASF6035
     /tmp/cc3zLDNg.s:121743  .debug_str:000000000003fca7 .LASF6036
     /tmp/cc3zLDNg.s:106045  .debug_str:0000000000000b57 .LASF6037
     /tmp/cc3zLDNg.s:115271  .debug_str:0000000000026020 .LASF6038
     /tmp/cc3zLDNg.s:108127  .debug_str:00000000000096ab .LASF6039
     /tmp/cc3zLDNg.s:116585  .debug_str:000000000002b2ce .LASF6040
     /tmp/cc3zLDNg.s:110609  .debug_str:00000000000130f5 .LASF6041
     /tmp/cc3zLDNg.s:109919  .debug_str:0000000000010722 .LASF6042
     /tmp/cc3zLDNg.s:115089  .debug_str:0000000000025573 .LASF6043
     /tmp/cc3zLDNg.s:118833  .debug_str:0000000000034215 .LASF6044
     /tmp/cc3zLDNg.s:122631  .debug_str:0000000000043afa .LASF6045
     /tmp/cc3zLDNg.s:110381  .debug_str:00000000000121fb .LASF6046
     /tmp/cc3zLDNg.s:106729  .debug_str:00000000000039b1 .LASF6047
     /tmp/cc3zLDNg.s:124085  .debug_str:0000000000049971 .LASF6048
     /tmp/cc3zLDNg.s:120573  .debug_str:000000000003afae .LASF6049
     /tmp/cc3zLDNg.s:113013  .debug_str:000000000001c9f8 .LASF6050
     /tmp/cc3zLDNg.s:125177  .debug_str:000000000004e136 .LASF6051
     /tmp/cc3zLDNg.s:123609  .debug_str:0000000000047a7a .LASF6052
     /tmp/cc3zLDNg.s:123685  .debug_str:0000000000047ed7 .LASF6053
     /tmp/cc3zLDNg.s:114945  .debug_str:0000000000024b83 .LASF6054
     /tmp/cc3zLDNg.s:124923  .debug_str:000000000004d0c6 .LASF6055
     /tmp/cc3zLDNg.s:107087  .debug_str:0000000000005208 .LASF6056
     /tmp/cc3zLDNg.s:112485  .debug_str:000000000001a97d .LASF6057
     /tmp/cc3zLDNg.s:116169  .debug_str:000000000002973f .LASF6058
     /tmp/cc3zLDNg.s:117413  .debug_str:000000000002e4e8 .LASF6059
     /tmp/cc3zLDNg.s:116595  .debug_str:000000000002b365 .LASF6060
     /tmp/cc3zLDNg.s:115209  .debug_str:0000000000025c90 .LASF6061
                           .group:0000000000000000 wm4.0.2cde0bba310258ac5fb120644dc52a54
                           .group:0000000000000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:0000000000000000 wm4.newlib.h.24.c310527e65dab9224e8fef4278ad2129
                           .group:0000000000000000 wm4.ieeefp.h.195.a810689bf65b84f4ad2c33b483468c94
                           .group:0000000000000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:0000000000000000 wm4.config.h.83.0359905d884ebfe41c79e1d7c780ef62
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._default_types.h.6.74c1620e62c751216328238764a7f2e5
                           .group:0000000000000000 wm4._types.h.127.c5cfac939eadb83d223592dbacad7524
                           .group:0000000000000000 wm4.reent.h.17.487f8c1f76499d088b190f62530a0034
                           .group:0000000000000000 wm4.lock.h.2.c0958401bd0ce484d507ee19aacab817
                           .group:0000000000000000 wm4.reent.h.77.1187f1075ff88452c642b29ed9a9030d
                           .group:0000000000000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:0000000000000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:0000000000000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:0000000000000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4._endian.h.18.1bf9649e8e5bbc91042012680270b9ed
                           .group:0000000000000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:0000000000000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:0000000000000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:0000000000000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:0000000000000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:0000000000000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:0000000000000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:0000000000000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:0000000000000000 wm4.stdio.h.81.60a2ded7dae310b81f9d6907fe5e3dbf
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4._intsup.h.10.b28b45fc63caeb010c3f7ee592257700
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.mss_assert.h.10.09559128d1f6dbd833ab24347e71c76c
                           .group:0000000000000000 wm4.mss_legacy_defines.h.20.594d5f03b0f5314e3b2e801d98173479
                           .group:0000000000000000 wm4.mss_ddr_defs.h.18.58f9a87b5146acaefd5d9382d54140ba
                           .group:0000000000000000 wm4.mss_sysreg.h.19.614456a035a0cca3fd9d4348b0740228
                           .group:0000000000000000 wm4.mss_ddr_sgmii_regs.h.5543.4c565db9c25f7d4b45bd9b264c475c73
                           .group:0000000000000000 wm4.mss_io_config.h.18.b70207dea5a59bac7da73ad6eee375d0
                           .group:0000000000000000 wm4.mss_pll.h.192.d6d9146a5a36ce9e7f6a5ae2e7816970
                           .group:0000000000000000 wm4.mss_scb_nwc_regs.h.19.92192026ece1a0bf26c7a7af9a56e40a
                           .group:0000000000000000 wm4.mss_sw_config.h.37.2f79a8233593e640cb9660b9e2020907
                           .group:0000000000000000 wm4.atomic.h.33.7c17fdf64e267483cec1d3aead0473f4
                           .group:0000000000000000 wm4.bits.h.32.2ced66ae3bdb7651edf1ccfb67de7b38
                           .group:0000000000000000 wm4.encoding.h.34.68f898bac6356b153788044b6c29d177
                           .group:0000000000000000 wm4.fpga_design_config.h.28.572b3893a09debe9cb72c1441369aee0
                           .group:0000000000000000 wm4.hw_memory.h.28.20599cf485f90ffaa97f313798a86238
                           .group:0000000000000000 wm4.hw_apb_split.h.28.a2537f445f7a8784a4f064a3a60be381
                           .group:0000000000000000 wm4.hw_cache.h.28.aa59d0803f1283c480a862ba52ff4d4f
                           .group:0000000000000000 wm4.hw_pmp_hart0.h.28.354eeff78ff2eb91d2783e01dbe4e5a4
                           .group:0000000000000000 wm4.hw_pmp_hart1.h.28.0ab9e64d9d5e4b3cdd2ef9fae2ec18f2
                           .group:0000000000000000 wm4.hw_pmp_hart2.h.28.361fe83e7fd64067a0988f3e9bcd6e5d
                           .group:0000000000000000 wm4.hw_pmp_hart3.h.28.8c3eca8078d58a4979d23ae7fc3ceb35
                           .group:0000000000000000 wm4.hw_pmp_hart4.h.28.f8bf6b50f09effab3f4dfc16a44d5d0e
                           .group:0000000000000000 wm4.hw_mpu_fic0.h.28.3a719367ee0b56c20c7541cca5239296
                           .group:0000000000000000 wm4.hw_mpu_fic1.h.28.35d3b72b131707dc62529924d8a0d281
                           .group:0000000000000000 wm4.hw_mpu_fic2.h.28.88b1cd488fc04fd09199876067a670cb
                           .group:0000000000000000 wm4.hw_mpu_crypto.h.28.45628d14bd81b7ae15853711bd55f118
                           .group:0000000000000000 wm4.hw_mpu_gem0.h.28.e88b73a77e588162ac08b038acfe3e30
                           .group:0000000000000000 wm4.hw_mpu_gem1.h.28.dadc3a640dcfb61a8f24791560fa3605
                           .group:0000000000000000 wm4.hw_mpu_usb.h.28.0b0c25c65da87670d72dffa8e9b51ad6
                           .group:0000000000000000 wm4.hw_mpu_mmc.h.28.a5df85f7a87dfaafd939c0c9743b44a9
                           .group:0000000000000000 wm4.hw_mpu_scb.h.28.2b778d620a29a13b1a33733b3fefaf3e
                           .group:0000000000000000 wm4.hw_mpu_trace.h.28.dbb150e27983d45d78ea646dfe7486fe
                           .group:0000000000000000 wm4.hw_mssio_mux.h.28.b18396e0f5e6c83835b3b8e1dfadc1b4
                           .group:0000000000000000 wm4.hw_hsio_mux.h.28.924a66a0f83f27c24767fbfdaffeb21f
                           .group:0000000000000000 wm4.hw_sgmii_tip.h.28.c2c656c87ab558ebf9f510f55b530997
                           .group:0000000000000000 wm4.hw_ddr_options.h.28.583107ebf3250a7e99a4e34ca34040f9
                           .group:0000000000000000 wm4.hw_ddr_io_bank.h.28.09e373f4be71534c2b0bf629a50788a8
                           .group:0000000000000000 wm4.hw_ddr_mode.h.28.3ecff7868bb6c2027433e8aaf3a6e9d0
                           .group:0000000000000000 wm4.hw_ddr_off_mode.h.28.c8f0d4bcf68d083d8ff0335e558930e9
                           .group:0000000000000000 wm4.hw_ddr_segs.h.28.93c530a254cc8a9c015d0bae044125b2
                           .group:0000000000000000 wm4.hw_ddrc.h.28.d858943fbdd3e7761d52c974b21ea425
                           .group:0000000000000000 wm4.hw_mss_clks.h.28.53b1f012440894624f35e610477ed6d8
                           .group:0000000000000000 wm4.hw_clk_sysreg.h.28.adf2eb2b08eeb2ee56f6129328388395
                           .group:0000000000000000 wm4.hw_clk_mss_pll.h.28.f255323a7f4276a824501e07bd0f464a
                           .group:0000000000000000 wm4.hw_clk_sgmii_pll.h.28.b1aefe04f9cda949aee4586f0025e039
                           .group:0000000000000000 wm4.hw_clk_ddr_pll.h.28.8f0ed359dbfb59ae6f0aa1f29002d60d
                           .group:0000000000000000 wm4.hw_clk_mss_cfm.h.28.365f11189fcbf1e2f08db25b2ea1557a
                           .group:0000000000000000 wm4.hw_clk_sgmii_cfm.h.28.f59fda78ad3b4981ccbc9fbc0d90ca0a
                           .group:0000000000000000 wm4.hw_gen_peripherals.h.28.67a363af3ea61147ac365f904e7b6183
                           .group:0000000000000000 wm4.mss_ddr.h.335.a7fe38050b0f6ce3ee0df6f9cb324a9e
                           .group:0000000000000000 wm4.mss_clint.h.28.3d2c636f4c8175d64797a2e961db02ff
                           .group:0000000000000000 wm4.mss_h2f.h.21.7086260854010c63b41a469cd9f7486d
                           .group:0000000000000000 wm4.mss_hart_ints.h.20.df914e6570bee6a0a5e5635d9329f21b
                           .group:0000000000000000 wm4.mss_mpu.h.20.dd1fa2a8702d0e819fbbb263dc6428d1
                           .group:0000000000000000 wm4.mss_pmp.h.19.8f83d750289fe5e95625891444a65774
                           .group:0000000000000000 wm4.mss_plic.h.38.63bddd8b7aeec5445a0ab9c829719734
                           .group:0000000000000000 wm4.mss_seg.h.38.d7fedb2c993ff2eb58c3c1c5f57af66f
                           .group:0000000000000000 wm4.mss_util.h.31.57922375d48cf596b0783b975bb89aba
                           .group:0000000000000000 wm4.mss_mtrap.h.32.75bfcc4d9a15120a34cb2ee456cde55a
                           .group:0000000000000000 wm4.mss_l2_cache.h.430.934410ee5d62996f3b8869a34907e316
                           .group:0000000000000000 wm4.mss_axiswitch.h.110.fc13072c0144cbd8e516d1d4f8c599b2
                           .group:0000000000000000 wm4.mss_peripherals.h.19.9837bc1f8d1c62dfd266b4590a8830b2
                           .group:0000000000000000 wm4.mss_cfm.h.20.474baf099ef6f60b14912c934c5e47c6
                           .group:0000000000000000 wm4.mss_sgmii.h.18.7850ab5b5e05dabb42db8143f362bae8
                           .group:0000000000000000 wm4.system_startup.h.17.372727b49fdab2e286123d13f6b6542a
                           .group:0000000000000000 wm4.mss_ddr_debug.h.40.79a83a45aea2f09f97e5663e254e5e65
                           .group:0000000000000000 wm4.mss_nwc_init.h.97.aef086bc19e526ee0b159deb73c86168
                           .group:0000000000000000 wm4.simulation.h.17.093880140c3a0a8272ca8343ed1291ac

UNDEFINED SYMBOLS
memfill
DDRCFG
CFG_DDR_SGMII_PHY
ddr_pvt_calibration
ddr_pll_config
ddr_pll_lock_scb
MSS_SCB_DDR_PLL
ddr_read_write_fn
load_ddr_pattern
test_ddr
ddr_pll_config_scb_turn_off
