
termo2502.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059f4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005b7c  08005b7c  00015b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005bb4  08005bb4  00015bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005bb8  08005bb8  00015bb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08005bbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  7 .bss          000002e8  2000000c  2000000c  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200002f4  200002f4  0002000c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000efce  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001ecb  00000000  00000000  0002f00a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ee8  00000000  00000000  00030ed8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e20  00000000  00000000  00031dc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000819b  00000000  00000000  00032be0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004774  00000000  00000000  0003ad7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003f4ef  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004008  00000000  00000000  0003f56c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005b64 	.word	0x08005b64

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08005b64 	.word	0x08005b64

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2iz>:
 800095c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000960:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000964:	d215      	bcs.n	8000992 <__aeabi_d2iz+0x36>
 8000966:	d511      	bpl.n	800098c <__aeabi_d2iz+0x30>
 8000968:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800096c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000970:	d912      	bls.n	8000998 <__aeabi_d2iz+0x3c>
 8000972:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800097a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800097e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000982:	fa23 f002 	lsr.w	r0, r3, r2
 8000986:	bf18      	it	ne
 8000988:	4240      	negne	r0, r0
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d105      	bne.n	80009a4 <__aeabi_d2iz+0x48>
 8000998:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800099c:	bf08      	it	eq
 800099e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009a2:	4770      	bx	lr
 80009a4:	f04f 0000 	mov.w	r0, #0
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009b0:	4a08      	ldr	r2, [pc, #32]	; (80009d4 <HAL_Init+0x28>)
 80009b2:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <HAL_Init+0x28>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	f043 0310 	orr.w	r3, r3, #16
 80009ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009bc:	2003      	movs	r0, #3
 80009be:	f000 fec1 	bl	8001744 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009c2:	2000      	movs	r0, #0
 80009c4:	f000 f808 	bl	80009d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009c8:	f004 fe7c 	bl	80056c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009cc:	2300      	movs	r3, #0
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40022000 	.word	0x40022000

080009d8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009e0:	4b12      	ldr	r3, [pc, #72]	; (8000a2c <HAL_InitTick+0x54>)
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	4b12      	ldr	r3, [pc, #72]	; (8000a30 <HAL_InitTick+0x58>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	4619      	mov	r1, r3
 80009ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80009f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009f6:	4618      	mov	r0, r3
 80009f8:	f000 fed9 	bl	80017ae <HAL_SYSTICK_Config>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a02:	2301      	movs	r3, #1
 8000a04:	e00e      	b.n	8000a24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2b0f      	cmp	r3, #15
 8000a0a:	d80a      	bhi.n	8000a22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	6879      	ldr	r1, [r7, #4]
 8000a10:	f04f 30ff 	mov.w	r0, #4294967295
 8000a14:	f000 fea1 	bl	800175a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a18:	4a06      	ldr	r2, [pc, #24]	; (8000a34 <HAL_InitTick+0x5c>)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	e000      	b.n	8000a24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	20000008 	.word	0x20000008
 8000a30:	20000004 	.word	0x20000004
 8000a34:	20000000 	.word	0x20000000

08000a38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a3c:	4b06      	ldr	r3, [pc, #24]	; (8000a58 <HAL_IncTick+0x20>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	461a      	mov	r2, r3
 8000a42:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <HAL_IncTick+0x24>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4413      	add	r3, r2
 8000a48:	4a04      	ldr	r2, [pc, #16]	; (8000a5c <HAL_IncTick+0x24>)
 8000a4a:	6013      	str	r3, [r2, #0]
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	20000004 	.word	0x20000004
 8000a5c:	2000004c 	.word	0x2000004c

08000a60 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <HAL_GetTick+0x14>)
 8000a66:	681b      	ldr	r3, [r3, #0]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	2000004c 	.word	0x2000004c

08000a78 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a80:	f7ff ffee 	bl	8000a60 <HAL_GetTick>
 8000a84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a90:	d005      	beq.n	8000a9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a92:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <HAL_Delay+0x40>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	461a      	mov	r2, r3
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a9e:	bf00      	nop
 8000aa0:	f7ff ffde 	bl	8000a60 <HAL_GetTick>
 8000aa4:	4602      	mov	r2, r0
 8000aa6:	68bb      	ldr	r3, [r7, #8]
 8000aa8:	1ad2      	subs	r2, r2, r3
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d3f7      	bcc.n	8000aa0 <HAL_Delay+0x28>
  {
  }
}
 8000ab0:	bf00      	nop
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20000004 	.word	0x20000004

08000abc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b09a      	sub	sp, #104	; 0x68
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000aca:	2300      	movs	r3, #0
 8000acc:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	e172      	b.n	8000dc2 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	691b      	ldr	r3, [r3, #16]
 8000ae0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae6:	f003 0310 	and.w	r3, r3, #16
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d176      	bne.n	8000bdc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d152      	bne.n	8000b9c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2200      	movs	r2, #0
 8000afa:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2200      	movs	r2, #0
 8000b00:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	2200      	movs	r2, #0
 8000b06:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b10:	6878      	ldr	r0, [r7, #4]
 8000b12:	f004 fdfb 	bl	800570c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d13b      	bne.n	8000b9c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f000 fcdf 	bl	80014e8 <ADC_Disable>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b34:	f003 0310 	and.w	r3, r3, #16
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d12f      	bne.n	8000b9c <HAL_ADC_Init+0xe0>
 8000b3c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d12b      	bne.n	8000b9c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b48:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000b4c:	f023 0302 	bic.w	r3, r3, #2
 8000b50:	f043 0202 	orr.w	r2, r3, #2
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	687a      	ldr	r2, [r7, #4]
 8000b5e:	6812      	ldr	r2, [r2, #0]
 8000b60:	6892      	ldr	r2, [r2, #8]
 8000b62:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000b66:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	687a      	ldr	r2, [r7, #4]
 8000b6e:	6812      	ldr	r2, [r2, #0]
 8000b70:	6892      	ldr	r2, [r2, #8]
 8000b72:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000b76:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000b78:	4b94      	ldr	r3, [pc, #592]	; (8000dcc <HAL_ADC_Init+0x310>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a94      	ldr	r2, [pc, #592]	; (8000dd0 <HAL_ADC_Init+0x314>)
 8000b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b82:	0c9a      	lsrs	r2, r3, #18
 8000b84:	4613      	mov	r3, r2
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	4413      	add	r3, r2
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b8e:	e002      	b.n	8000b96 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	3b01      	subs	r3, #1
 8000b94:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d1f9      	bne.n	8000b90 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	689b      	ldr	r3, [r3, #8]
 8000ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d007      	beq.n	8000bba <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	689b      	ldr	r3, [r3, #8]
 8000bb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000bb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000bb8:	d110      	bne.n	8000bdc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bbe:	f023 0312 	bic.w	r3, r3, #18
 8000bc2:	f043 0210 	orr.w	r2, r3, #16
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bce:	f043 0201 	orr.w	r2, r3, #1
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be0:	f003 0310 	and.w	r3, r3, #16
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	f040 80df 	bne.w	8000da8 <HAL_ADC_Init+0x2ec>
 8000bea:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	f040 80da 	bne.w	8000da8 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	689b      	ldr	r3, [r3, #8]
 8000bfa:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	f040 80d2 	bne.w	8000da8 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c08:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000c0c:	f043 0202 	orr.w	r2, r3, #2
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000c14:	4b6f      	ldr	r3, [pc, #444]	; (8000dd4 <HAL_ADC_Init+0x318>)
 8000c16:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c20:	d102      	bne.n	8000c28 <HAL_ADC_Init+0x16c>
 8000c22:	4b6d      	ldr	r3, [pc, #436]	; (8000dd8 <HAL_ADC_Init+0x31c>)
 8000c24:	60fb      	str	r3, [r7, #12]
 8000c26:	e002      	b.n	8000c2e <HAL_ADC_Init+0x172>
 8000c28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000c2c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	f003 0303 	and.w	r3, r3, #3
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d108      	bne.n	8000c4e <HAL_ADC_Init+0x192>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d101      	bne.n	8000c4e <HAL_ADC_Init+0x192>
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e000      	b.n	8000c50 <HAL_ADC_Init+0x194>
 8000c4e:	2300      	movs	r3, #0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d11c      	bne.n	8000c8e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c54:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d010      	beq.n	8000c7c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	689b      	ldr	r3, [r3, #8]
 8000c5e:	f003 0303 	and.w	r3, r3, #3
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d107      	bne.n	8000c76 <HAL_ADC_Init+0x1ba>
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d101      	bne.n	8000c76 <HAL_ADC_Init+0x1ba>
 8000c72:	2301      	movs	r3, #1
 8000c74:	e000      	b.n	8000c78 <HAL_ADC_Init+0x1bc>
 8000c76:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d108      	bne.n	8000c8e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000c7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	431a      	orrs	r2, r3
 8000c8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c8c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	7e5b      	ldrb	r3, [r3, #25]
 8000c92:	035a      	lsls	r2, r3, #13
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d002      	beq.n	8000ca2 <HAL_ADC_Init+0x1e6>
 8000c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ca0:	e000      	b.n	8000ca4 <HAL_ADC_Init+0x1e8>
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	431a      	orrs	r2, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	68db      	ldr	r3, [r3, #12]
 8000caa:	431a      	orrs	r2, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d11b      	bne.n	8000cfa <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	7e5b      	ldrb	r3, [r3, #25]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d109      	bne.n	8000cde <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	045a      	lsls	r2, r3, #17
 8000cd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cda:	663b      	str	r3, [r7, #96]	; 0x60
 8000cdc:	e00d      	b.n	8000cfa <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000ce6:	f043 0220 	orr.w	r2, r3, #32
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cf2:	f043 0201 	orr.w	r2, r3, #1
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d007      	beq.n	8000d12 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	f003 030c 	and.w	r3, r3, #12
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d114      	bne.n	8000d4a <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d2e:	f023 0302 	bic.w	r3, r3, #2
 8000d32:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	7e1b      	ldrb	r3, [r3, #24]
 8000d38:	039a      	lsls	r2, r3, #14
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000d40:	005b      	lsls	r3, r3, #1
 8000d42:	4313      	orrs	r3, r2
 8000d44:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d46:	4313      	orrs	r3, r2
 8000d48:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	68d9      	ldr	r1, [r3, #12]
 8000d54:	4b21      	ldr	r3, [pc, #132]	; (8000ddc <HAL_ADC_Init+0x320>)
 8000d56:	400b      	ands	r3, r1
 8000d58:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000d5a:	430b      	orrs	r3, r1
 8000d5c:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	691b      	ldr	r3, [r3, #16]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d10c      	bne.n	8000d80 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	6812      	ldr	r2, [r2, #0]
 8000d6e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000d70:	f022 010f 	bic.w	r1, r2, #15
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	69d2      	ldr	r2, [r2, #28]
 8000d78:	3a01      	subs	r2, #1
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	631a      	str	r2, [r3, #48]	; 0x30
 8000d7e:	e007      	b.n	8000d90 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	687a      	ldr	r2, [r7, #4]
 8000d86:	6812      	ldr	r2, [r2, #0]
 8000d88:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000d8a:	f022 020f 	bic.w	r2, r2, #15
 8000d8e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2200      	movs	r2, #0
 8000d94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	f023 0303 	bic.w	r3, r3, #3
 8000d9e:	f043 0201 	orr.w	r2, r3, #1
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	641a      	str	r2, [r3, #64]	; 0x40
 8000da6:	e00a      	b.n	8000dbe <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dac:	f023 0312 	bic.w	r3, r3, #18
 8000db0:	f043 0210 	orr.w	r2, r3, #16
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000db8:	2301      	movs	r3, #1
 8000dba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000dbe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3768      	adds	r7, #104	; 0x68
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000008 	.word	0x20000008
 8000dd0:	431bde83 	.word	0x431bde83
 8000dd4:	50000300 	.word	0x50000300
 8000dd8:	50000100 	.word	0x50000100
 8000ddc:	fff0c007 	.word	0xfff0c007

08000de0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000de0:	b490      	push	{r4, r7}
 8000de2:	b09a      	sub	sp, #104	; 0x68
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dea:	2300      	movs	r3, #0
 8000dec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000df0:	2300      	movs	r3, #0
 8000df2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d101      	bne.n	8000e02 <HAL_ADC_ConfigChannel+0x22>
 8000dfe:	2302      	movs	r3, #2
 8000e00:	e2a3      	b.n	800134a <HAL_ADC_ConfigChannel+0x56a>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2201      	movs	r2, #1
 8000e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	f003 0304 	and.w	r3, r3, #4
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	f040 8287 	bne.w	8001328 <HAL_ADC_ConfigChannel+0x548>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	2b04      	cmp	r3, #4
 8000e20:	d81c      	bhi.n	8000e5c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6819      	ldr	r1, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685a      	ldr	r2, [r3, #4]
 8000e30:	4613      	mov	r3, r2
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	4413      	add	r3, r2
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	461a      	mov	r2, r3
 8000e3a:	231f      	movs	r3, #31
 8000e3c:	4093      	lsls	r3, r2
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	4018      	ands	r0, r3
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	681c      	ldr	r4, [r3, #0]
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685a      	ldr	r2, [r3, #4]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	4413      	add	r3, r2
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	fa04 f303 	lsl.w	r3, r4, r3
 8000e56:	4303      	orrs	r3, r0
 8000e58:	630b      	str	r3, [r1, #48]	; 0x30
 8000e5a:	e063      	b.n	8000f24 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	2b09      	cmp	r3, #9
 8000e62:	d81e      	bhi.n	8000ea2 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6819      	ldr	r1, [r3, #0]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685a      	ldr	r2, [r3, #4]
 8000e72:	4613      	mov	r3, r2
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	4413      	add	r3, r2
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	3b1e      	subs	r3, #30
 8000e7c:	221f      	movs	r2, #31
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	43db      	mvns	r3, r3
 8000e84:	4018      	ands	r0, r3
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	681c      	ldr	r4, [r3, #0]
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685a      	ldr	r2, [r3, #4]
 8000e8e:	4613      	mov	r3, r2
 8000e90:	005b      	lsls	r3, r3, #1
 8000e92:	4413      	add	r3, r2
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	3b1e      	subs	r3, #30
 8000e98:	fa04 f303 	lsl.w	r3, r4, r3
 8000e9c:	4303      	orrs	r3, r0
 8000e9e:	634b      	str	r3, [r1, #52]	; 0x34
 8000ea0:	e040      	b.n	8000f24 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	2b0e      	cmp	r3, #14
 8000ea8:	d81e      	bhi.n	8000ee8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6819      	ldr	r1, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685a      	ldr	r2, [r3, #4]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	4413      	add	r3, r2
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	3b3c      	subs	r3, #60	; 0x3c
 8000ec2:	221f      	movs	r2, #31
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	43db      	mvns	r3, r3
 8000eca:	4018      	ands	r0, r3
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	681c      	ldr	r4, [r3, #0]
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685a      	ldr	r2, [r3, #4]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	4413      	add	r3, r2
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	3b3c      	subs	r3, #60	; 0x3c
 8000ede:	fa04 f303 	lsl.w	r3, r4, r3
 8000ee2:	4303      	orrs	r3, r0
 8000ee4:	638b      	str	r3, [r1, #56]	; 0x38
 8000ee6:	e01d      	b.n	8000f24 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6819      	ldr	r1, [r3, #0]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	685a      	ldr	r2, [r3, #4]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	005b      	lsls	r3, r3, #1
 8000efa:	4413      	add	r3, r2
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	3b5a      	subs	r3, #90	; 0x5a
 8000f00:	221f      	movs	r2, #31
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	43db      	mvns	r3, r3
 8000f08:	4018      	ands	r0, r3
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	681c      	ldr	r4, [r3, #0]
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685a      	ldr	r2, [r3, #4]
 8000f12:	4613      	mov	r3, r2
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	4413      	add	r3, r2
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	3b5a      	subs	r3, #90	; 0x5a
 8000f1c:	fa04 f303 	lsl.w	r3, r4, r3
 8000f20:	4303      	orrs	r3, r0
 8000f22:	63cb      	str	r3, [r1, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	f003 030c 	and.w	r3, r3, #12
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	f040 80e5 	bne.w	80010fe <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2b09      	cmp	r3, #9
 8000f3a:	d91c      	bls.n	8000f76 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6819      	ldr	r1, [r3, #0]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	6998      	ldr	r0, [r3, #24]
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	4413      	add	r3, r2
 8000f50:	3b1e      	subs	r3, #30
 8000f52:	2207      	movs	r2, #7
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	4018      	ands	r0, r3
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	689c      	ldr	r4, [r3, #8]
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4613      	mov	r3, r2
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	4413      	add	r3, r2
 8000f6a:	3b1e      	subs	r3, #30
 8000f6c:	fa04 f303 	lsl.w	r3, r4, r3
 8000f70:	4303      	orrs	r3, r0
 8000f72:	618b      	str	r3, [r1, #24]
 8000f74:	e019      	b.n	8000faa <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6819      	ldr	r1, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	6958      	ldr	r0, [r3, #20]
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	4613      	mov	r3, r2
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	4413      	add	r3, r2
 8000f8a:	2207      	movs	r2, #7
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	43db      	mvns	r3, r3
 8000f92:	4018      	ands	r0, r3
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	689c      	ldr	r4, [r3, #8]
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	4413      	add	r3, r2
 8000fa2:	fa04 f303 	lsl.w	r3, r4, r3
 8000fa6:	4303      	orrs	r3, r0
 8000fa8:	614b      	str	r3, [r1, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	695a      	ldr	r2, [r3, #20]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	08db      	lsrs	r3, r3, #3
 8000fb6:	f003 0303 	and.w	r3, r3, #3
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	691b      	ldr	r3, [r3, #16]
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	2b03      	cmp	r3, #3
 8000fca:	d84f      	bhi.n	800106c <HAL_ADC_ConfigChannel+0x28c>
 8000fcc:	a201      	add	r2, pc, #4	; (adr r2, 8000fd4 <HAL_ADC_ConfigChannel+0x1f4>)
 8000fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd2:	bf00      	nop
 8000fd4:	08000fe5 	.word	0x08000fe5
 8000fd8:	08001007 	.word	0x08001007
 8000fdc:	08001029 	.word	0x08001029
 8000fe0:	0800104b 	.word	0x0800104b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8000fee:	4b9c      	ldr	r3, [pc, #624]	; (8001260 <HAL_ADC_ConfigChannel+0x480>)
 8000ff0:	400b      	ands	r3, r1
 8000ff2:	6839      	ldr	r1, [r7, #0]
 8000ff4:	6809      	ldr	r1, [r1, #0]
 8000ff6:	0688      	lsls	r0, r1, #26
 8000ff8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000ffa:	4301      	orrs	r1, r0
 8000ffc:	430b      	orrs	r3, r1
 8000ffe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001002:	6613      	str	r3, [r2, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001004:	e07b      	b.n	80010fe <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8001010:	4b93      	ldr	r3, [pc, #588]	; (8001260 <HAL_ADC_ConfigChannel+0x480>)
 8001012:	400b      	ands	r3, r1
 8001014:	6839      	ldr	r1, [r7, #0]
 8001016:	6809      	ldr	r1, [r1, #0]
 8001018:	0688      	lsls	r0, r1, #26
 800101a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800101c:	4301      	orrs	r1, r0
 800101e:	430b      	orrs	r3, r1
 8001020:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001024:	6653      	str	r3, [r2, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001026:	e06a      	b.n	80010fe <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8001032:	4b8b      	ldr	r3, [pc, #556]	; (8001260 <HAL_ADC_ConfigChannel+0x480>)
 8001034:	400b      	ands	r3, r1
 8001036:	6839      	ldr	r1, [r7, #0]
 8001038:	6809      	ldr	r1, [r1, #0]
 800103a:	0688      	lsls	r0, r1, #26
 800103c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800103e:	4301      	orrs	r1, r0
 8001040:	430b      	orrs	r3, r1
 8001042:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001046:	6693      	str	r3, [r2, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001048:	e059      	b.n	80010fe <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8001054:	4b82      	ldr	r3, [pc, #520]	; (8001260 <HAL_ADC_ConfigChannel+0x480>)
 8001056:	400b      	ands	r3, r1
 8001058:	6839      	ldr	r1, [r7, #0]
 800105a:	6809      	ldr	r1, [r1, #0]
 800105c:	0688      	lsls	r0, r1, #26
 800105e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001060:	4301      	orrs	r1, r0
 8001062:	430b      	orrs	r3, r1
 8001064:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001068:	66d3      	str	r3, [r2, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800106a:	e048      	b.n	80010fe <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001072:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	069b      	lsls	r3, r3, #26
 800107c:	429a      	cmp	r2, r3
 800107e:	d107      	bne.n	8001090 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	6812      	ldr	r2, [r2, #0]
 8001088:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800108a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800108e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001096:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	069b      	lsls	r3, r3, #26
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d107      	bne.n	80010b4 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	6812      	ldr	r2, [r2, #0]
 80010ac:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80010ae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80010b2:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80010ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	069b      	lsls	r3, r3, #26
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d107      	bne.n	80010d8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	6812      	ldr	r2, [r2, #0]
 80010d0:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80010d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80010d6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80010de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	069b      	lsls	r3, r3, #26
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d107      	bne.n	80010fc <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	6812      	ldr	r2, [r2, #0]
 80010f4:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80010f6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80010fa:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80010fc:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	f003 0303 	and.w	r3, r3, #3
 8001108:	2b01      	cmp	r3, #1
 800110a:	d108      	bne.n	800111e <HAL_ADC_ConfigChannel+0x33e>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	2b01      	cmp	r3, #1
 8001118:	d101      	bne.n	800111e <HAL_ADC_ConfigChannel+0x33e>
 800111a:	2301      	movs	r3, #1
 800111c:	e000      	b.n	8001120 <HAL_ADC_ConfigChannel+0x340>
 800111e:	2300      	movs	r3, #0
 8001120:	2b00      	cmp	r3, #0
 8001122:	f040 810c 	bne.w	800133e <HAL_ADC_ConfigChannel+0x55e>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	68db      	ldr	r3, [r3, #12]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d00f      	beq.n	800114e <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	6812      	ldr	r2, [r2, #0]
 8001136:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 800113a:	683a      	ldr	r2, [r7, #0]
 800113c:	6812      	ldr	r2, [r2, #0]
 800113e:	2001      	movs	r0, #1
 8001140:	fa00 f202 	lsl.w	r2, r0, r2
 8001144:	43d2      	mvns	r2, r2
 8001146:	400a      	ands	r2, r1
 8001148:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800114c:	e04a      	b.n	80011e4 <HAL_ADC_ConfigChannel+0x404>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	6812      	ldr	r2, [r2, #0]
 8001156:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	6812      	ldr	r2, [r2, #0]
 800115e:	2001      	movs	r0, #1
 8001160:	fa00 f202 	lsl.w	r2, r0, r2
 8001164:	430a      	orrs	r2, r1
 8001166:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2b09      	cmp	r3, #9
 8001170:	d91c      	bls.n	80011ac <HAL_ADC_ConfigChannel+0x3cc>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6819      	ldr	r1, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	6998      	ldr	r0, [r3, #24]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4613      	mov	r3, r2
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	4413      	add	r3, r2
 8001186:	3b1b      	subs	r3, #27
 8001188:	2207      	movs	r2, #7
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	4018      	ands	r0, r3
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	689c      	ldr	r4, [r3, #8]
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	4613      	mov	r3, r2
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	4413      	add	r3, r2
 80011a0:	3b1b      	subs	r3, #27
 80011a2:	fa04 f303 	lsl.w	r3, r4, r3
 80011a6:	4303      	orrs	r3, r0
 80011a8:	618b      	str	r3, [r1, #24]
 80011aa:	e01b      	b.n	80011e4 <HAL_ADC_ConfigChannel+0x404>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6819      	ldr	r1, [r3, #0]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6958      	ldr	r0, [r3, #20]
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	1c5a      	adds	r2, r3, #1
 80011bc:	4613      	mov	r3, r2
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	4413      	add	r3, r2
 80011c2:	2207      	movs	r2, #7
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	4018      	ands	r0, r3
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	689c      	ldr	r4, [r3, #8]
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	1c5a      	adds	r2, r3, #1
 80011d6:	4613      	mov	r3, r2
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	4413      	add	r3, r2
 80011dc:	fa04 f303 	lsl.w	r3, r4, r3
 80011e0:	4303      	orrs	r3, r0
 80011e2:	614b      	str	r3, [r1, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011e4:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <HAL_ADC_ConfigChannel+0x484>)
 80011e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b10      	cmp	r3, #16
 80011ee:	d105      	bne.n	80011fc <HAL_ADC_ConfigChannel+0x41c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80011f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d015      	beq.n	8001228 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001200:	2b11      	cmp	r3, #17
 8001202:	d105      	bne.n	8001210 <HAL_ADC_ConfigChannel+0x430>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001204:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800120c:	2b00      	cmp	r3, #0
 800120e:	d00b      	beq.n	8001228 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001214:	2b12      	cmp	r3, #18
 8001216:	f040 8092 	bne.w	800133e <HAL_ADC_ConfigChannel+0x55e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800121a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001222:	2b00      	cmp	r3, #0
 8001224:	f040 808b 	bne.w	800133e <HAL_ADC_ConfigChannel+0x55e>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001230:	d102      	bne.n	8001238 <HAL_ADC_ConfigChannel+0x458>
 8001232:	4b0d      	ldr	r3, [pc, #52]	; (8001268 <HAL_ADC_ConfigChannel+0x488>)
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	e002      	b.n	800123e <HAL_ADC_ConfigChannel+0x45e>
 8001238:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800123c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	f003 0303 	and.w	r3, r3, #3
 8001248:	2b01      	cmp	r3, #1
 800124a:	d10f      	bne.n	800126c <HAL_ADC_ConfigChannel+0x48c>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	2b01      	cmp	r3, #1
 8001258:	d108      	bne.n	800126c <HAL_ADC_ConfigChannel+0x48c>
 800125a:	2301      	movs	r3, #1
 800125c:	e007      	b.n	800126e <HAL_ADC_ConfigChannel+0x48e>
 800125e:	bf00      	nop
 8001260:	83fff000 	.word	0x83fff000
 8001264:	50000300 	.word	0x50000300
 8001268:	50000100 	.word	0x50000100
 800126c:	2300      	movs	r3, #0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d150      	bne.n	8001314 <HAL_ADC_ConfigChannel+0x534>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001272:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001274:	2b00      	cmp	r3, #0
 8001276:	d010      	beq.n	800129a <HAL_ADC_ConfigChannel+0x4ba>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f003 0303 	and.w	r3, r3, #3
 8001280:	2b01      	cmp	r3, #1
 8001282:	d107      	bne.n	8001294 <HAL_ADC_ConfigChannel+0x4b4>
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	2b01      	cmp	r3, #1
 800128e:	d101      	bne.n	8001294 <HAL_ADC_ConfigChannel+0x4b4>
 8001290:	2301      	movs	r3, #1
 8001292:	e000      	b.n	8001296 <HAL_ADC_ConfigChannel+0x4b6>
 8001294:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001296:	2b00      	cmp	r3, #0
 8001298:	d13c      	bne.n	8001314 <HAL_ADC_ConfigChannel+0x534>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2b10      	cmp	r3, #16
 80012a0:	d11d      	bne.n	80012de <HAL_ADC_ConfigChannel+0x4fe>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012aa:	d118      	bne.n	80012de <HAL_ADC_ConfigChannel+0x4fe>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80012ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012b6:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012b8:	4b26      	ldr	r3, [pc, #152]	; (8001354 <HAL_ADC_ConfigChannel+0x574>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a26      	ldr	r2, [pc, #152]	; (8001358 <HAL_ADC_ConfigChannel+0x578>)
 80012be:	fba2 2303 	umull	r2, r3, r2, r3
 80012c2:	0c9a      	lsrs	r2, r3, #18
 80012c4:	4613      	mov	r3, r2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	4413      	add	r3, r2
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80012ce:	e002      	b.n	80012d6 <HAL_ADC_ConfigChannel+0x4f6>
          {
            wait_loop_index--;
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1f9      	bne.n	80012d0 <HAL_ADC_ConfigChannel+0x4f0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80012dc:	e02e      	b.n	800133c <HAL_ADC_ConfigChannel+0x55c>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b11      	cmp	r3, #17
 80012e4:	d10b      	bne.n	80012fe <HAL_ADC_ConfigChannel+0x51e>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012ee:	d106      	bne.n	80012fe <HAL_ADC_ConfigChannel+0x51e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80012f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80012f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012fa:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80012fc:	e01e      	b.n	800133c <HAL_ADC_ConfigChannel+0x55c>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2b12      	cmp	r3, #18
 8001304:	d11a      	bne.n	800133c <HAL_ADC_ConfigChannel+0x55c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001306:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800130e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001310:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001312:	e013      	b.n	800133c <HAL_ADC_ConfigChannel+0x55c>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001318:	f043 0220 	orr.w	r2, r3, #32
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001326:	e00a      	b.n	800133e <HAL_ADC_ConfigChannel+0x55e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132c:	f043 0220 	orr.w	r2, r3, #32
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800133a:	e000      	b.n	800133e <HAL_ADC_ConfigChannel+0x55e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800133c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001346:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800134a:	4618      	mov	r0, r3
 800134c:	3768      	adds	r7, #104	; 0x68
 800134e:	46bd      	mov	sp, r7
 8001350:	bc90      	pop	{r4, r7}
 8001352:	4770      	bx	lr
 8001354:	20000008 	.word	0x20000008
 8001358:	431bde83 	.word	0x431bde83

0800135c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800135c:	b480      	push	{r7}
 800135e:	b099      	sub	sp, #100	; 0x64
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001374:	d102      	bne.n	800137c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001376:	4b5a      	ldr	r3, [pc, #360]	; (80014e0 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	e002      	b.n	8001382 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 800137c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001380:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d101      	bne.n	800138c <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e0a2      	b.n	80014d2 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001392:	2b01      	cmp	r3, #1
 8001394:	d101      	bne.n	800139a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001396:	2302      	movs	r3, #2
 8001398:	e09b      	b.n	80014d2 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2201      	movs	r2, #1
 800139e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f003 0304 	and.w	r3, r3, #4
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d17f      	bne.n	80014b0 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d179      	bne.n	80014b0 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013bc:	4b49      	ldr	r3, [pc, #292]	; (80014e4 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 80013be:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d040      	beq.n	800144a <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80013c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	6859      	ldr	r1, [r3, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80013da:	035b      	lsls	r3, r3, #13
 80013dc:	430b      	orrs	r3, r1
 80013de:	431a      	orrs	r2, r3
 80013e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013e2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f003 0303 	and.w	r3, r3, #3
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d108      	bne.n	8001404 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d101      	bne.n	8001404 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001400:	2301      	movs	r3, #1
 8001402:	e000      	b.n	8001406 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8001404:	2300      	movs	r3, #0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d15c      	bne.n	80014c4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	f003 0303 	and.w	r3, r3, #3
 8001412:	2b01      	cmp	r3, #1
 8001414:	d107      	bne.n	8001426 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b01      	cmp	r3, #1
 8001420:	d101      	bne.n	8001426 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001422:	2301      	movs	r3, #1
 8001424:	e000      	b.n	8001428 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8001426:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001428:	2b00      	cmp	r3, #0
 800142a:	d14b      	bne.n	80014c4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800142c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001434:	f023 030f 	bic.w	r3, r3, #15
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	6811      	ldr	r1, [r2, #0]
 800143c:	683a      	ldr	r2, [r7, #0]
 800143e:	6892      	ldr	r2, [r2, #8]
 8001440:	430a      	orrs	r2, r1
 8001442:	431a      	orrs	r2, r3
 8001444:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001446:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001448:	e03c      	b.n	80014c4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800144a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001452:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001454:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f003 0303 	and.w	r3, r3, #3
 8001460:	2b01      	cmp	r3, #1
 8001462:	d108      	bne.n	8001476 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b01      	cmp	r3, #1
 8001470:	d101      	bne.n	8001476 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001472:	2301      	movs	r3, #1
 8001474:	e000      	b.n	8001478 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8001476:	2300      	movs	r3, #0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d123      	bne.n	80014c4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 0303 	and.w	r3, r3, #3
 8001484:	2b01      	cmp	r3, #1
 8001486:	d107      	bne.n	8001498 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0301 	and.w	r3, r3, #1
 8001490:	2b01      	cmp	r3, #1
 8001492:	d101      	bne.n	8001498 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001494:	2301      	movs	r3, #1
 8001496:	e000      	b.n	800149a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8001498:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800149a:	2b00      	cmp	r3, #0
 800149c:	d112      	bne.n	80014c4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800149e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80014a6:	f023 030f 	bic.w	r3, r3, #15
 80014aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80014ac:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80014ae:	e009      	b.n	80014c4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b4:	f043 0220 	orr.w	r2, r3, #32
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80014c2:	e000      	b.n	80014c6 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80014c4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80014ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80014d2:	4618      	mov	r0, r3
 80014d4:	3764      	adds	r7, #100	; 0x64
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	50000100 	.word	0x50000100
 80014e4:	50000300 	.word	0x50000300

080014e8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	f003 0303 	and.w	r3, r3, #3
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d108      	bne.n	8001514 <ADC_Disable+0x2c>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	2b01      	cmp	r3, #1
 800150e:	d101      	bne.n	8001514 <ADC_Disable+0x2c>
 8001510:	2301      	movs	r3, #1
 8001512:	e000      	b.n	8001516 <ADC_Disable+0x2e>
 8001514:	2300      	movs	r3, #0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d040      	beq.n	800159c <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f003 030d 	and.w	r3, r3, #13
 8001524:	2b01      	cmp	r3, #1
 8001526:	d10f      	bne.n	8001548 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	6812      	ldr	r2, [r2, #0]
 8001530:	6892      	ldr	r2, [r2, #8]
 8001532:	f042 0202 	orr.w	r2, r2, #2
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2203      	movs	r2, #3
 800153e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001540:	f7ff fa8e 	bl	8000a60 <HAL_GetTick>
 8001544:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001546:	e022      	b.n	800158e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154c:	f043 0210 	orr.w	r2, r3, #16
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001558:	f043 0201 	orr.w	r2, r3, #1
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e01c      	b.n	800159e <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001564:	f7ff fa7c 	bl	8000a60 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b02      	cmp	r3, #2
 8001570:	d90d      	bls.n	800158e <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001576:	f043 0210 	orr.w	r2, r3, #16
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001582:	f043 0201 	orr.w	r2, r3, #1
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e007      	b.n	800159e <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	2b01      	cmp	r3, #1
 800159a:	d0e3      	beq.n	8001564 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b8:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015c4:	4013      	ands	r3, r2
 80015c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015da:	4a04      	ldr	r2, [pc, #16]	; (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	60d3      	str	r3, [r2, #12]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <__NVIC_GetPriorityGrouping+0x18>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	f003 0307 	and.w	r3, r3, #7
}
 80015fe:	4618      	mov	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	2b00      	cmp	r3, #0
 800161c:	db0b      	blt.n	8001636 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800161e:	4909      	ldr	r1, [pc, #36]	; (8001644 <__NVIC_EnableIRQ+0x38>)
 8001620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001624:	095b      	lsrs	r3, r3, #5
 8001626:	79fa      	ldrb	r2, [r7, #7]
 8001628:	f002 021f 	and.w	r2, r2, #31
 800162c:	2001      	movs	r0, #1
 800162e:	fa00 f202 	lsl.w	r2, r0, r2
 8001632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	e000e100 	.word	0xe000e100

08001648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	6039      	str	r1, [r7, #0]
 8001652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001658:	2b00      	cmp	r3, #0
 800165a:	db0a      	blt.n	8001672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165c:	490d      	ldr	r1, [pc, #52]	; (8001694 <__NVIC_SetPriority+0x4c>)
 800165e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001662:	683a      	ldr	r2, [r7, #0]
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	0112      	lsls	r2, r2, #4
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	440b      	add	r3, r1
 800166c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001670:	e00a      	b.n	8001688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001672:	4909      	ldr	r1, [pc, #36]	; (8001698 <__NVIC_SetPriority+0x50>)
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	f003 030f 	and.w	r3, r3, #15
 800167a:	3b04      	subs	r3, #4
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	0112      	lsls	r2, r2, #4
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	440b      	add	r3, r1
 8001686:	761a      	strb	r2, [r3, #24]
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	e000e100 	.word	0xe000e100
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800169c:	b480      	push	{r7}
 800169e:	b089      	sub	sp, #36	; 0x24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	f1c3 0307 	rsb	r3, r3, #7
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	bf28      	it	cs
 80016ba:	2304      	movcs	r3, #4
 80016bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	3304      	adds	r3, #4
 80016c2:	2b06      	cmp	r3, #6
 80016c4:	d902      	bls.n	80016cc <NVIC_EncodePriority+0x30>
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3b03      	subs	r3, #3
 80016ca:	e000      	b.n	80016ce <NVIC_EncodePriority+0x32>
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	2201      	movs	r2, #1
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	1e5a      	subs	r2, r3, #1
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	401a      	ands	r2, r3
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016e2:	2101      	movs	r1, #1
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ea:	1e59      	subs	r1, r3, #1
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f0:	4313      	orrs	r3, r2
         );
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3724      	adds	r7, #36	; 0x24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
	...

08001700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3b01      	subs	r3, #1
 800170c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001710:	d301      	bcc.n	8001716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001712:	2301      	movs	r3, #1
 8001714:	e00f      	b.n	8001736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001716:	4a0a      	ldr	r2, [pc, #40]	; (8001740 <SysTick_Config+0x40>)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3b01      	subs	r3, #1
 800171c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800171e:	210f      	movs	r1, #15
 8001720:	f04f 30ff 	mov.w	r0, #4294967295
 8001724:	f7ff ff90 	bl	8001648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001728:	4b05      	ldr	r3, [pc, #20]	; (8001740 <SysTick_Config+0x40>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800172e:	4b04      	ldr	r3, [pc, #16]	; (8001740 <SysTick_Config+0x40>)
 8001730:	2207      	movs	r2, #7
 8001732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	e000e010 	.word	0xe000e010

08001744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff ff2b 	bl	80015a8 <__NVIC_SetPriorityGrouping>
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b086      	sub	sp, #24
 800175e:	af00      	add	r7, sp, #0
 8001760:	4603      	mov	r3, r0
 8001762:	60b9      	str	r1, [r7, #8]
 8001764:	607a      	str	r2, [r7, #4]
 8001766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800176c:	f7ff ff40 	bl	80015f0 <__NVIC_GetPriorityGrouping>
 8001770:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	68b9      	ldr	r1, [r7, #8]
 8001776:	6978      	ldr	r0, [r7, #20]
 8001778:	f7ff ff90 	bl	800169c <NVIC_EncodePriority>
 800177c:	4602      	mov	r2, r0
 800177e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001782:	4611      	mov	r1, r2
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff ff5f 	bl	8001648 <__NVIC_SetPriority>
}
 800178a:	bf00      	nop
 800178c:	3718      	adds	r7, #24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	4603      	mov	r3, r0
 800179a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800179c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff33 	bl	800160c <__NVIC_EnableIRQ>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff ffa2 	bl	8001700 <SysTick_Config>
 80017bc:	4603      	mov	r3, r0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b084      	sub	sp, #16
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e037      	b.n	800184c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2202      	movs	r2, #2
 80017e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80017f2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80017f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001800:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800180c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001818:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001820:	68fa      	ldr	r2, [r7, #12]
 8001822:	4313      	orrs	r3, r2
 8001824:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f000 f8b4 	bl	800199c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2200      	movs	r2, #0
 8001838:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2201      	movs	r2, #1
 800183e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800184a:	2300      	movs	r3, #0
}  
 800184c:	4618      	mov	r0, r3
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001870:	2204      	movs	r2, #4
 8001872:	409a      	lsls	r2, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4013      	ands	r3, r2
 8001878:	2b00      	cmp	r3, #0
 800187a:	d024      	beq.n	80018c6 <HAL_DMA_IRQHandler+0x72>
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	f003 0304 	and.w	r3, r3, #4
 8001882:	2b00      	cmp	r3, #0
 8001884:	d01f      	beq.n	80018c6 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0320 	and.w	r3, r3, #32
 8001890:	2b00      	cmp	r3, #0
 8001892:	d107      	bne.n	80018a4 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	6812      	ldr	r2, [r2, #0]
 800189c:	6812      	ldr	r2, [r2, #0]
 800189e:	f022 0204 	bic.w	r2, r2, #4
 80018a2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80018ac:	2104      	movs	r1, #4
 80018ae:	fa01 f202 	lsl.w	r2, r1, r2
 80018b2:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d06a      	beq.n	8001992 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80018c4:	e065      	b.n	8001992 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	2202      	movs	r2, #2
 80018cc:	409a      	lsls	r2, r3
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	4013      	ands	r3, r2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d02c      	beq.n	8001930 <HAL_DMA_IRQHandler+0xdc>
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d027      	beq.n	8001930 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0320 	and.w	r3, r3, #32
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d10b      	bne.n	8001906 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6812      	ldr	r2, [r2, #0]
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	f022 020a 	bic.w	r2, r2, #10
 80018fc:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2201      	movs	r2, #1
 8001902:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800190e:	2102      	movs	r1, #2
 8001910:	fa01 f202 	lsl.w	r2, r1, r2
 8001914:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001922:	2b00      	cmp	r3, #0
 8001924:	d035      	beq.n	8001992 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800192e:	e030      	b.n	8001992 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001934:	2208      	movs	r2, #8
 8001936:	409a      	lsls	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4013      	ands	r3, r2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d028      	beq.n	8001992 <HAL_DMA_IRQHandler+0x13e>
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	f003 0308 	and.w	r3, r3, #8
 8001946:	2b00      	cmp	r3, #0
 8001948:	d023      	beq.n	8001992 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	6812      	ldr	r2, [r2, #0]
 8001952:	6812      	ldr	r2, [r2, #0]
 8001954:	f022 020e 	bic.w	r2, r2, #14
 8001958:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001962:	2101      	movs	r1, #1
 8001964:	fa01 f202 	lsl.w	r2, r1, r2
 8001968:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2201      	movs	r2, #1
 800196e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001984:	2b00      	cmp	r3, #0
 8001986:	d004      	beq.n	8001992 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	4798      	blx	r3
    }
  }
}  
 8001990:	e7ff      	b.n	8001992 <HAL_DMA_IRQHandler+0x13e>
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
	...

0800199c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	461a      	mov	r2, r3
 80019aa:	4b09      	ldr	r3, [pc, #36]	; (80019d0 <DMA_CalcBaseAndBitshift+0x34>)
 80019ac:	4413      	add	r3, r2
 80019ae:	4a09      	ldr	r2, [pc, #36]	; (80019d4 <DMA_CalcBaseAndBitshift+0x38>)
 80019b0:	fba2 2303 	umull	r2, r3, r2, r3
 80019b4:	091b      	lsrs	r3, r3, #4
 80019b6:	009a      	lsls	r2, r3, #2
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a06      	ldr	r2, [pc, #24]	; (80019d8 <DMA_CalcBaseAndBitshift+0x3c>)
 80019c0:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	bffdfff8 	.word	0xbffdfff8
 80019d4:	cccccccd 	.word	0xcccccccd
 80019d8:	40020000 	.word	0x40020000

080019dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019dc:	b480      	push	{r7}
 80019de:	b087      	sub	sp, #28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ea:	e14e      	b.n	8001c8a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	2101      	movs	r1, #1
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	fa01 f303 	lsl.w	r3, r1, r3
 80019f8:	4013      	ands	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 8140 	beq.w	8001c84 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d00b      	beq.n	8001a24 <HAL_GPIO_Init+0x48>
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d007      	beq.n	8001a24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a18:	2b11      	cmp	r3, #17
 8001a1a:	d003      	beq.n	8001a24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2b12      	cmp	r3, #18
 8001a22:	d130      	bne.n	8001a86 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	2203      	movs	r2, #3
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43db      	mvns	r3, r3
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	68da      	ldr	r2, [r3, #12]
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43db      	mvns	r3, r3
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	4013      	ands	r3, r2
 8001a68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	091b      	lsrs	r3, r3, #4
 8001a70:	f003 0201 	and.w	r2, r3, #1
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	2203      	movs	r2, #3
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	689a      	ldr	r2, [r3, #8]
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d003      	beq.n	8001ac6 <HAL_GPIO_Init+0xea>
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	2b12      	cmp	r3, #18
 8001ac4:	d123      	bne.n	8001b0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	08da      	lsrs	r2, r3, #3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3208      	adds	r2, #8
 8001ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	f003 0307 	and.w	r3, r3, #7
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	220f      	movs	r2, #15
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	691a      	ldr	r2, [r3, #16]
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	f003 0307 	and.w	r3, r3, #7
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	08da      	lsrs	r2, r3, #3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	3208      	adds	r2, #8
 8001b08:	6939      	ldr	r1, [r7, #16]
 8001b0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	2203      	movs	r2, #3
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	4013      	ands	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 0203 	and.w	r2, r3, #3
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 809a 	beq.w	8001c84 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b50:	4a55      	ldr	r2, [pc, #340]	; (8001ca8 <HAL_GPIO_Init+0x2cc>)
 8001b52:	4b55      	ldr	r3, [pc, #340]	; (8001ca8 <HAL_GPIO_Init+0x2cc>)
 8001b54:	699b      	ldr	r3, [r3, #24]
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	6193      	str	r3, [r2, #24]
 8001b5c:	4b52      	ldr	r3, [pc, #328]	; (8001ca8 <HAL_GPIO_Init+0x2cc>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b68:	4a50      	ldr	r2, [pc, #320]	; (8001cac <HAL_GPIO_Init+0x2d0>)
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	089b      	lsrs	r3, r3, #2
 8001b6e:	3302      	adds	r3, #2
 8001b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	220f      	movs	r2, #15
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b92:	d013      	beq.n	8001bbc <HAL_GPIO_Init+0x1e0>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a46      	ldr	r2, [pc, #280]	; (8001cb0 <HAL_GPIO_Init+0x2d4>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d00d      	beq.n	8001bb8 <HAL_GPIO_Init+0x1dc>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4a45      	ldr	r2, [pc, #276]	; (8001cb4 <HAL_GPIO_Init+0x2d8>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d007      	beq.n	8001bb4 <HAL_GPIO_Init+0x1d8>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4a44      	ldr	r2, [pc, #272]	; (8001cb8 <HAL_GPIO_Init+0x2dc>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d101      	bne.n	8001bb0 <HAL_GPIO_Init+0x1d4>
 8001bac:	2303      	movs	r3, #3
 8001bae:	e006      	b.n	8001bbe <HAL_GPIO_Init+0x1e2>
 8001bb0:	2305      	movs	r3, #5
 8001bb2:	e004      	b.n	8001bbe <HAL_GPIO_Init+0x1e2>
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	e002      	b.n	8001bbe <HAL_GPIO_Init+0x1e2>
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e000      	b.n	8001bbe <HAL_GPIO_Init+0x1e2>
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	f002 0203 	and.w	r2, r2, #3
 8001bc4:	0092      	lsls	r2, r2, #2
 8001bc6:	4093      	lsls	r3, r2
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bce:	4937      	ldr	r1, [pc, #220]	; (8001cac <HAL_GPIO_Init+0x2d0>)
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	089b      	lsrs	r3, r3, #2
 8001bd4:	3302      	adds	r3, #2
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bdc:	4b37      	ldr	r3, [pc, #220]	; (8001cbc <HAL_GPIO_Init+0x2e0>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	43db      	mvns	r3, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4013      	ands	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d003      	beq.n	8001c00 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c00:	4a2e      	ldr	r2, [pc, #184]	; (8001cbc <HAL_GPIO_Init+0x2e0>)
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001c06:	4b2d      	ldr	r3, [pc, #180]	; (8001cbc <HAL_GPIO_Init+0x2e0>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	4013      	ands	r3, r2
 8001c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c2a:	4a24      	ldr	r2, [pc, #144]	; (8001cbc <HAL_GPIO_Init+0x2e0>)
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c30:	4b22      	ldr	r3, [pc, #136]	; (8001cbc <HAL_GPIO_Init+0x2e0>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d003      	beq.n	8001c54 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c54:	4a19      	ldr	r2, [pc, #100]	; (8001cbc <HAL_GPIO_Init+0x2e0>)
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c5a:	4b18      	ldr	r3, [pc, #96]	; (8001cbc <HAL_GPIO_Init+0x2e0>)
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	43db      	mvns	r3, r3
 8001c64:	693a      	ldr	r2, [r7, #16]
 8001c66:	4013      	ands	r3, r2
 8001c68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d003      	beq.n	8001c7e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c7e:	4a0f      	ldr	r2, [pc, #60]	; (8001cbc <HAL_GPIO_Init+0x2e0>)
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	3301      	adds	r3, #1
 8001c88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	fa22 f303 	lsr.w	r3, r2, r3
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f47f aea9 	bne.w	80019ec <HAL_GPIO_Init+0x10>
  }
}
 8001c9a:	bf00      	nop
 8001c9c:	371c      	adds	r7, #28
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40021000 	.word	0x40021000
 8001cac:	40010000 	.word	0x40010000
 8001cb0:	48000400 	.word	0x48000400
 8001cb4:	48000800 	.word	0x48000800
 8001cb8:	48000c00 	.word	0x48000c00
 8001cbc:	40010400 	.word	0x40010400

08001cc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	460b      	mov	r3, r1
 8001cca:	807b      	strh	r3, [r7, #2]
 8001ccc:	4613      	mov	r3, r2
 8001cce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cd0:	787b      	ldrb	r3, [r7, #1]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cd6:	887a      	ldrh	r2, [r7, #2]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cdc:	e002      	b.n	8001ce4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cde:	887a      	ldrh	r2, [r7, #2]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	1d3b      	adds	r3, r7, #4
 8001cfa:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cfc:	1d3b      	adds	r3, r7, #4
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d102      	bne.n	8001d0a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	f000 bef4 	b.w	8002af2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d0a:	1d3b      	adds	r3, r7, #4
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f000 816a 	beq.w	8001fee <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001d1a:	4bb3      	ldr	r3, [pc, #716]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 030c 	and.w	r3, r3, #12
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d00c      	beq.n	8001d40 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d26:	4bb0      	ldr	r3, [pc, #704]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
 8001d2e:	2b08      	cmp	r3, #8
 8001d30:	d159      	bne.n	8001de6 <HAL_RCC_OscConfig+0xf6>
 8001d32:	4bad      	ldr	r3, [pc, #692]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d3e:	d152      	bne.n	8001de6 <HAL_RCC_OscConfig+0xf6>
 8001d40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d44:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d48:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001d4c:	fa93 f3a3 	rbit	r3, r3
 8001d50:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d54:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d58:	fab3 f383 	clz	r3, r3
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	095b      	lsrs	r3, r3, #5
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	f043 0301 	orr.w	r3, r3, #1
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d102      	bne.n	8001d72 <HAL_RCC_OscConfig+0x82>
 8001d6c:	4b9e      	ldr	r3, [pc, #632]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	e015      	b.n	8001d9e <HAL_RCC_OscConfig+0xae>
 8001d72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d76:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d7a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001d7e:	fa93 f3a3 	rbit	r3, r3
 8001d82:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001d86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d8a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001d8e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001d92:	fa93 f3a3 	rbit	r3, r3
 8001d96:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001d9a:	4b93      	ldr	r3, [pc, #588]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001da2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001da6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001daa:	fa92 f2a2 	rbit	r2, r2
 8001dae:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001db2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001db6:	fab2 f282 	clz	r2, r2
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	f042 0220 	orr.w	r2, r2, #32
 8001dc0:	b2d2      	uxtb	r2, r2
 8001dc2:	f002 021f 	and.w	r2, r2, #31
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dcc:	4013      	ands	r3, r2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f000 810c 	beq.w	8001fec <HAL_RCC_OscConfig+0x2fc>
 8001dd4:	1d3b      	adds	r3, r7, #4
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f040 8106 	bne.w	8001fec <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	f000 be86 	b.w	8002af2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001de6:	1d3b      	adds	r3, r7, #4
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001df0:	d106      	bne.n	8001e00 <HAL_RCC_OscConfig+0x110>
 8001df2:	4a7d      	ldr	r2, [pc, #500]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001df4:	4b7c      	ldr	r3, [pc, #496]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dfc:	6013      	str	r3, [r2, #0]
 8001dfe:	e030      	b.n	8001e62 <HAL_RCC_OscConfig+0x172>
 8001e00:	1d3b      	adds	r3, r7, #4
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d10c      	bne.n	8001e24 <HAL_RCC_OscConfig+0x134>
 8001e0a:	4a77      	ldr	r2, [pc, #476]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e0c:	4b76      	ldr	r3, [pc, #472]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e14:	6013      	str	r3, [r2, #0]
 8001e16:	4a74      	ldr	r2, [pc, #464]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e18:	4b73      	ldr	r3, [pc, #460]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e20:	6013      	str	r3, [r2, #0]
 8001e22:	e01e      	b.n	8001e62 <HAL_RCC_OscConfig+0x172>
 8001e24:	1d3b      	adds	r3, r7, #4
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e2e:	d10c      	bne.n	8001e4a <HAL_RCC_OscConfig+0x15a>
 8001e30:	4a6d      	ldr	r2, [pc, #436]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e32:	4b6d      	ldr	r3, [pc, #436]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e3a:	6013      	str	r3, [r2, #0]
 8001e3c:	4a6a      	ldr	r2, [pc, #424]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e3e:	4b6a      	ldr	r3, [pc, #424]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e46:	6013      	str	r3, [r2, #0]
 8001e48:	e00b      	b.n	8001e62 <HAL_RCC_OscConfig+0x172>
 8001e4a:	4a67      	ldr	r2, [pc, #412]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e4c:	4b66      	ldr	r3, [pc, #408]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	4a64      	ldr	r2, [pc, #400]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e58:	4b63      	ldr	r3, [pc, #396]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e60:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e62:	4961      	ldr	r1, [pc, #388]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e64:	4b60      	ldr	r3, [pc, #384]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e68:	f023 020f 	bic.w	r2, r3, #15
 8001e6c:	1d3b      	adds	r3, r7, #4
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d059      	beq.n	8001f34 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e80:	f7fe fdee 	bl	8000a60 <HAL_GetTick>
 8001e84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e88:	e00a      	b.n	8001ea0 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e8a:	f7fe fde9 	bl	8000a60 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b64      	cmp	r3, #100	; 0x64
 8001e98:	d902      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	f000 be29 	b.w	8002af2 <HAL_RCC_OscConfig+0xe02>
 8001ea0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ea4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001eac:	fa93 f3a3 	rbit	r3, r3
 8001eb0:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001eb4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eb8:	fab3 f383 	clz	r3, r3
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	095b      	lsrs	r3, r3, #5
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	f043 0301 	orr.w	r3, r3, #1
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d102      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x1e2>
 8001ecc:	4b46      	ldr	r3, [pc, #280]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	e015      	b.n	8001efe <HAL_RCC_OscConfig+0x20e>
 8001ed2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ed6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eda:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001ede:	fa93 f3a3 	rbit	r3, r3
 8001ee2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001ee6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001eea:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001eee:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001ef2:	fa93 f3a3 	rbit	r3, r3
 8001ef6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001efa:	4b3b      	ldr	r3, [pc, #236]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f02:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001f06:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001f0a:	fa92 f2a2 	rbit	r2, r2
 8001f0e:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001f12:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001f16:	fab2 f282 	clz	r2, r2
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	f042 0220 	orr.w	r2, r2, #32
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	f002 021f 	and.w	r2, r2, #31
 8001f26:	2101      	movs	r1, #1
 8001f28:	fa01 f202 	lsl.w	r2, r1, r2
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d0ab      	beq.n	8001e8a <HAL_RCC_OscConfig+0x19a>
 8001f32:	e05c      	b.n	8001fee <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f34:	f7fe fd94 	bl	8000a60 <HAL_GetTick>
 8001f38:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f3c:	e00a      	b.n	8001f54 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f3e:	f7fe fd8f 	bl	8000a60 <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b64      	cmp	r3, #100	; 0x64
 8001f4c:	d902      	bls.n	8001f54 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	f000 bdcf 	b.w	8002af2 <HAL_RCC_OscConfig+0xe02>
 8001f54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f58:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001f60:	fa93 f3a3 	rbit	r3, r3
 8001f64:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001f68:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f6c:	fab3 f383 	clz	r3, r3
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	095b      	lsrs	r3, r3, #5
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d102      	bne.n	8001f86 <HAL_RCC_OscConfig+0x296>
 8001f80:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	e015      	b.n	8001fb2 <HAL_RCC_OscConfig+0x2c2>
 8001f86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f8a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001f92:	fa93 f3a3 	rbit	r3, r3
 8001f96:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001f9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f9e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001fa2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001fa6:	fa93 f3a3 	rbit	r3, r3
 8001faa:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001fae:	4b0e      	ldr	r3, [pc, #56]	; (8001fe8 <HAL_RCC_OscConfig+0x2f8>)
 8001fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fb6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001fba:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001fbe:	fa92 f2a2 	rbit	r2, r2
 8001fc2:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001fc6:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001fca:	fab2 f282 	clz	r2, r2
 8001fce:	b2d2      	uxtb	r2, r2
 8001fd0:	f042 0220 	orr.w	r2, r2, #32
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	f002 021f 	and.w	r2, r2, #31
 8001fda:	2101      	movs	r1, #1
 8001fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1ab      	bne.n	8001f3e <HAL_RCC_OscConfig+0x24e>
 8001fe6:	e002      	b.n	8001fee <HAL_RCC_OscConfig+0x2fe>
 8001fe8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f000 816f 	beq.w	80022dc <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001ffe:	4bd0      	ldr	r3, [pc, #832]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f003 030c 	and.w	r3, r3, #12
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00b      	beq.n	8002022 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800200a:	4bcd      	ldr	r3, [pc, #820]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f003 030c 	and.w	r3, r3, #12
 8002012:	2b08      	cmp	r3, #8
 8002014:	d16c      	bne.n	80020f0 <HAL_RCC_OscConfig+0x400>
 8002016:	4bca      	ldr	r3, [pc, #808]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d166      	bne.n	80020f0 <HAL_RCC_OscConfig+0x400>
 8002022:	2302      	movs	r3, #2
 8002024:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002028:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800202c:	fa93 f3a3 	rbit	r3, r3
 8002030:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002034:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002038:	fab3 f383 	clz	r3, r3
 800203c:	b2db      	uxtb	r3, r3
 800203e:	095b      	lsrs	r3, r3, #5
 8002040:	b2db      	uxtb	r3, r3
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b01      	cmp	r3, #1
 800204a:	d102      	bne.n	8002052 <HAL_RCC_OscConfig+0x362>
 800204c:	4bbc      	ldr	r3, [pc, #752]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	e013      	b.n	800207a <HAL_RCC_OscConfig+0x38a>
 8002052:	2302      	movs	r3, #2
 8002054:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002058:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800205c:	fa93 f3a3 	rbit	r3, r3
 8002060:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002064:	2302      	movs	r3, #2
 8002066:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800206a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800206e:	fa93 f3a3 	rbit	r3, r3
 8002072:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002076:	4bb2      	ldr	r3, [pc, #712]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 8002078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207a:	2202      	movs	r2, #2
 800207c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002080:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002084:	fa92 f2a2 	rbit	r2, r2
 8002088:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800208c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002090:	fab2 f282 	clz	r2, r2
 8002094:	b2d2      	uxtb	r2, r2
 8002096:	f042 0220 	orr.w	r2, r2, #32
 800209a:	b2d2      	uxtb	r2, r2
 800209c:	f002 021f 	and.w	r2, r2, #31
 80020a0:	2101      	movs	r1, #1
 80020a2:	fa01 f202 	lsl.w	r2, r1, r2
 80020a6:	4013      	ands	r3, r2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d007      	beq.n	80020bc <HAL_RCC_OscConfig+0x3cc>
 80020ac:	1d3b      	adds	r3, r7, #4
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d002      	beq.n	80020bc <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	f000 bd1b 	b.w	8002af2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020bc:	48a0      	ldr	r0, [pc, #640]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 80020be:	4ba0      	ldr	r3, [pc, #640]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020c6:	1d3b      	adds	r3, r7, #4
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	695b      	ldr	r3, [r3, #20]
 80020cc:	21f8      	movs	r1, #248	; 0xf8
 80020ce:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80020d6:	fa91 f1a1 	rbit	r1, r1
 80020da:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80020de:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80020e2:	fab1 f181 	clz	r1, r1
 80020e6:	b2c9      	uxtb	r1, r1
 80020e8:	408b      	lsls	r3, r1
 80020ea:	4313      	orrs	r3, r2
 80020ec:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ee:	e0f5      	b.n	80022dc <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020f0:	1d3b      	adds	r3, r7, #4
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 8085 	beq.w	8002206 <HAL_RCC_OscConfig+0x516>
 80020fc:	2301      	movs	r3, #1
 80020fe:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002102:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002106:	fa93 f3a3 	rbit	r3, r3
 800210a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800210e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002112:	fab3 f383 	clz	r3, r3
 8002116:	b2db      	uxtb	r3, r3
 8002118:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800211c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	461a      	mov	r2, r3
 8002124:	2301      	movs	r3, #1
 8002126:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002128:	f7fe fc9a 	bl	8000a60 <HAL_GetTick>
 800212c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002130:	e00a      	b.n	8002148 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002132:	f7fe fc95 	bl	8000a60 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d902      	bls.n	8002148 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	f000 bcd5 	b.w	8002af2 <HAL_RCC_OscConfig+0xe02>
 8002148:	2302      	movs	r3, #2
 800214a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002152:	fa93 f3a3 	rbit	r3, r3
 8002156:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800215a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800215e:	fab3 f383 	clz	r3, r3
 8002162:	b2db      	uxtb	r3, r3
 8002164:	095b      	lsrs	r3, r3, #5
 8002166:	b2db      	uxtb	r3, r3
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b01      	cmp	r3, #1
 8002170:	d102      	bne.n	8002178 <HAL_RCC_OscConfig+0x488>
 8002172:	4b73      	ldr	r3, [pc, #460]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	e013      	b.n	80021a0 <HAL_RCC_OscConfig+0x4b0>
 8002178:	2302      	movs	r3, #2
 800217a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002182:	fa93 f3a3 	rbit	r3, r3
 8002186:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800218a:	2302      	movs	r3, #2
 800218c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002190:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002194:	fa93 f3a3 	rbit	r3, r3
 8002198:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800219c:	4b68      	ldr	r3, [pc, #416]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	2202      	movs	r2, #2
 80021a2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80021a6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80021aa:	fa92 f2a2 	rbit	r2, r2
 80021ae:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80021b2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80021b6:	fab2 f282 	clz	r2, r2
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	f042 0220 	orr.w	r2, r2, #32
 80021c0:	b2d2      	uxtb	r2, r2
 80021c2:	f002 021f 	and.w	r2, r2, #31
 80021c6:	2101      	movs	r1, #1
 80021c8:	fa01 f202 	lsl.w	r2, r1, r2
 80021cc:	4013      	ands	r3, r2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d0af      	beq.n	8002132 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021d2:	485b      	ldr	r0, [pc, #364]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 80021d4:	4b5a      	ldr	r3, [pc, #360]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021dc:	1d3b      	adds	r3, r7, #4
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	695b      	ldr	r3, [r3, #20]
 80021e2:	21f8      	movs	r1, #248	; 0xf8
 80021e4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80021ec:	fa91 f1a1 	rbit	r1, r1
 80021f0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80021f4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80021f8:	fab1 f181 	clz	r1, r1
 80021fc:	b2c9      	uxtb	r1, r1
 80021fe:	408b      	lsls	r3, r1
 8002200:	4313      	orrs	r3, r2
 8002202:	6003      	str	r3, [r0, #0]
 8002204:	e06a      	b.n	80022dc <HAL_RCC_OscConfig+0x5ec>
 8002206:	2301      	movs	r3, #1
 8002208:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002210:	fa93 f3a3 	rbit	r3, r3
 8002214:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002218:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800221c:	fab3 f383 	clz	r3, r3
 8002220:	b2db      	uxtb	r3, r3
 8002222:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002226:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	461a      	mov	r2, r3
 800222e:	2300      	movs	r3, #0
 8002230:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002232:	f7fe fc15 	bl	8000a60 <HAL_GetTick>
 8002236:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800223a:	e00a      	b.n	8002252 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800223c:	f7fe fc10 	bl	8000a60 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d902      	bls.n	8002252 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	f000 bc50 	b.w	8002af2 <HAL_RCC_OscConfig+0xe02>
 8002252:	2302      	movs	r3, #2
 8002254:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002258:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800225c:	fa93 f3a3 	rbit	r3, r3
 8002260:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002264:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002268:	fab3 f383 	clz	r3, r3
 800226c:	b2db      	uxtb	r3, r3
 800226e:	095b      	lsrs	r3, r3, #5
 8002270:	b2db      	uxtb	r3, r3
 8002272:	f043 0301 	orr.w	r3, r3, #1
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b01      	cmp	r3, #1
 800227a:	d102      	bne.n	8002282 <HAL_RCC_OscConfig+0x592>
 800227c:	4b30      	ldr	r3, [pc, #192]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	e013      	b.n	80022aa <HAL_RCC_OscConfig+0x5ba>
 8002282:	2302      	movs	r3, #2
 8002284:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002288:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800228c:	fa93 f3a3 	rbit	r3, r3
 8002290:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002294:	2302      	movs	r3, #2
 8002296:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800229a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800229e:	fa93 f3a3 	rbit	r3, r3
 80022a2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80022a6:	4b26      	ldr	r3, [pc, #152]	; (8002340 <HAL_RCC_OscConfig+0x650>)
 80022a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022aa:	2202      	movs	r2, #2
 80022ac:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80022b0:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80022b4:	fa92 f2a2 	rbit	r2, r2
 80022b8:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80022bc:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80022c0:	fab2 f282 	clz	r2, r2
 80022c4:	b2d2      	uxtb	r2, r2
 80022c6:	f042 0220 	orr.w	r2, r2, #32
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	f002 021f 	and.w	r2, r2, #31
 80022d0:	2101      	movs	r1, #1
 80022d2:	fa01 f202 	lsl.w	r2, r1, r2
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1af      	bne.n	800223c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022dc:	1d3b      	adds	r3, r7, #4
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 80da 	beq.w	80024a0 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022ec:	1d3b      	adds	r3, r7, #4
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d069      	beq.n	80023ca <HAL_RCC_OscConfig+0x6da>
 80022f6:	2301      	movs	r3, #1
 80022f8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002300:	fa93 f3a3 	rbit	r3, r3
 8002304:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002308:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800230c:	fab3 f383 	clz	r3, r3
 8002310:	b2db      	uxtb	r3, r3
 8002312:	461a      	mov	r2, r3
 8002314:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <HAL_RCC_OscConfig+0x654>)
 8002316:	4413      	add	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	461a      	mov	r2, r3
 800231c:	2301      	movs	r3, #1
 800231e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002320:	f7fe fb9e 	bl	8000a60 <HAL_GetTick>
 8002324:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002328:	e00e      	b.n	8002348 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800232a:	f7fe fb99 	bl	8000a60 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d906      	bls.n	8002348 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e3d9      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
 800233e:	bf00      	nop
 8002340:	40021000 	.word	0x40021000
 8002344:	10908120 	.word	0x10908120
 8002348:	2302      	movs	r3, #2
 800234a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002352:	fa93 f3a3 	rbit	r3, r3
 8002356:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800235a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800235e:	2202      	movs	r2, #2
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	fa93 f2a3 	rbit	r2, r3
 800236c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002376:	2202      	movs	r2, #2
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	fa93 f2a3 	rbit	r2, r3
 8002384:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002388:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800238a:	4ba5      	ldr	r3, [pc, #660]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 800238c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800238e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002392:	2102      	movs	r1, #2
 8002394:	6019      	str	r1, [r3, #0]
 8002396:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	fa93 f1a3 	rbit	r1, r3
 80023a0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80023a4:	6019      	str	r1, [r3, #0]
  return result;
 80023a6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	fab3 f383 	clz	r3, r3
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	f003 031f 	and.w	r3, r3, #31
 80023bc:	2101      	movs	r1, #1
 80023be:	fa01 f303 	lsl.w	r3, r1, r3
 80023c2:	4013      	ands	r3, r2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0b0      	beq.n	800232a <HAL_RCC_OscConfig+0x63a>
 80023c8:	e06a      	b.n	80024a0 <HAL_RCC_OscConfig+0x7b0>
 80023ca:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80023ce:	2201      	movs	r2, #1
 80023d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	fa93 f2a3 	rbit	r2, r3
 80023dc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80023e0:	601a      	str	r2, [r3, #0]
  return result;
 80023e2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80023e6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023e8:	fab3 f383 	clz	r3, r3
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	461a      	mov	r2, r3
 80023f0:	4b8c      	ldr	r3, [pc, #560]	; (8002624 <HAL_RCC_OscConfig+0x934>)
 80023f2:	4413      	add	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	461a      	mov	r2, r3
 80023f8:	2300      	movs	r3, #0
 80023fa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fc:	f7fe fb30 	bl	8000a60 <HAL_GetTick>
 8002400:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002404:	e009      	b.n	800241a <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002406:	f7fe fb2b 	bl	8000a60 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e36b      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
 800241a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800241e:	2202      	movs	r2, #2
 8002420:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	fa93 f2a3 	rbit	r2, r3
 800242c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002436:	2202      	movs	r2, #2
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	fa93 f2a3 	rbit	r2, r3
 8002444:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002448:	601a      	str	r2, [r3, #0]
 800244a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800244e:	2202      	movs	r2, #2
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	fa93 f2a3 	rbit	r2, r3
 800245c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002460:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002462:	4b6f      	ldr	r3, [pc, #444]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 8002464:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002466:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800246a:	2102      	movs	r1, #2
 800246c:	6019      	str	r1, [r3, #0]
 800246e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	fa93 f1a3 	rbit	r1, r3
 8002478:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800247c:	6019      	str	r1, [r3, #0]
  return result;
 800247e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	fab3 f383 	clz	r3, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800248e:	b2db      	uxtb	r3, r3
 8002490:	f003 031f 	and.w	r3, r3, #31
 8002494:	2101      	movs	r1, #1
 8002496:	fa01 f303 	lsl.w	r3, r1, r3
 800249a:	4013      	ands	r3, r2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1b2      	bne.n	8002406 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a0:	1d3b      	adds	r3, r7, #4
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f000 8158 	beq.w	8002760 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024b0:	2300      	movs	r3, #0
 80024b2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024b6:	4b5a      	ldr	r3, [pc, #360]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d112      	bne.n	80024e8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c2:	4a57      	ldr	r2, [pc, #348]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 80024c4:	4b56      	ldr	r3, [pc, #344]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 80024c6:	69db      	ldr	r3, [r3, #28]
 80024c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024cc:	61d3      	str	r3, [r2, #28]
 80024ce:	4b54      	ldr	r3, [pc, #336]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80024d6:	f107 0308 	add.w	r3, r7, #8
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	f107 0308 	add.w	r3, r7, #8
 80024e0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80024e2:	2301      	movs	r3, #1
 80024e4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e8:	4b4f      	ldr	r3, [pc, #316]	; (8002628 <HAL_RCC_OscConfig+0x938>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d11a      	bne.n	800252a <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024f4:	4a4c      	ldr	r2, [pc, #304]	; (8002628 <HAL_RCC_OscConfig+0x938>)
 80024f6:	4b4c      	ldr	r3, [pc, #304]	; (8002628 <HAL_RCC_OscConfig+0x938>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024fe:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002500:	f7fe faae 	bl	8000a60 <HAL_GetTick>
 8002504:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002508:	e009      	b.n	800251e <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800250a:	f7fe faa9 	bl	8000a60 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b64      	cmp	r3, #100	; 0x64
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e2e9      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800251e:	4b42      	ldr	r3, [pc, #264]	; (8002628 <HAL_RCC_OscConfig+0x938>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002526:	2b00      	cmp	r3, #0
 8002528:	d0ef      	beq.n	800250a <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800252a:	1d3b      	adds	r3, r7, #4
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d106      	bne.n	8002542 <HAL_RCC_OscConfig+0x852>
 8002534:	4a3a      	ldr	r2, [pc, #232]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 8002536:	4b3a      	ldr	r3, [pc, #232]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	f043 0301 	orr.w	r3, r3, #1
 800253e:	6213      	str	r3, [r2, #32]
 8002540:	e02f      	b.n	80025a2 <HAL_RCC_OscConfig+0x8b2>
 8002542:	1d3b      	adds	r3, r7, #4
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d10c      	bne.n	8002566 <HAL_RCC_OscConfig+0x876>
 800254c:	4a34      	ldr	r2, [pc, #208]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 800254e:	4b34      	ldr	r3, [pc, #208]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	f023 0301 	bic.w	r3, r3, #1
 8002556:	6213      	str	r3, [r2, #32]
 8002558:	4a31      	ldr	r2, [pc, #196]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 800255a:	4b31      	ldr	r3, [pc, #196]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	f023 0304 	bic.w	r3, r3, #4
 8002562:	6213      	str	r3, [r2, #32]
 8002564:	e01d      	b.n	80025a2 <HAL_RCC_OscConfig+0x8b2>
 8002566:	1d3b      	adds	r3, r7, #4
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	2b05      	cmp	r3, #5
 800256e:	d10c      	bne.n	800258a <HAL_RCC_OscConfig+0x89a>
 8002570:	4a2b      	ldr	r2, [pc, #172]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 8002572:	4b2b      	ldr	r3, [pc, #172]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	f043 0304 	orr.w	r3, r3, #4
 800257a:	6213      	str	r3, [r2, #32]
 800257c:	4a28      	ldr	r2, [pc, #160]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 800257e:	4b28      	ldr	r3, [pc, #160]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	6213      	str	r3, [r2, #32]
 8002588:	e00b      	b.n	80025a2 <HAL_RCC_OscConfig+0x8b2>
 800258a:	4a25      	ldr	r2, [pc, #148]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 800258c:	4b24      	ldr	r3, [pc, #144]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	f023 0301 	bic.w	r3, r3, #1
 8002594:	6213      	str	r3, [r2, #32]
 8002596:	4a22      	ldr	r2, [pc, #136]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 8002598:	4b21      	ldr	r3, [pc, #132]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	f023 0304 	bic.w	r3, r3, #4
 80025a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025a2:	1d3b      	adds	r3, r7, #4
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d06b      	beq.n	8002684 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ac:	f7fe fa58 	bl	8000a60 <HAL_GetTick>
 80025b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b4:	e00b      	b.n	80025ce <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025b6:	f7fe fa53 	bl	8000a60 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e291      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
 80025ce:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80025d2:	2202      	movs	r2, #2
 80025d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	fa93 f2a3 	rbit	r2, r3
 80025e0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80025ea:	2202      	movs	r2, #2
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	fa93 f2a3 	rbit	r2, r3
 80025f8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80025fc:	601a      	str	r2, [r3, #0]
  return result;
 80025fe:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002602:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002604:	fab3 f383 	clz	r3, r3
 8002608:	b2db      	uxtb	r3, r3
 800260a:	095b      	lsrs	r3, r3, #5
 800260c:	b2db      	uxtb	r3, r3
 800260e:	f043 0302 	orr.w	r3, r3, #2
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d109      	bne.n	800262c <HAL_RCC_OscConfig+0x93c>
 8002618:	4b01      	ldr	r3, [pc, #4]	; (8002620 <HAL_RCC_OscConfig+0x930>)
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	e014      	b.n	8002648 <HAL_RCC_OscConfig+0x958>
 800261e:	bf00      	nop
 8002620:	40021000 	.word	0x40021000
 8002624:	10908120 	.word	0x10908120
 8002628:	40007000 	.word	0x40007000
 800262c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002630:	2202      	movs	r2, #2
 8002632:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002634:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	fa93 f2a3 	rbit	r2, r3
 800263e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	4bbb      	ldr	r3, [pc, #748]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 8002646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002648:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800264c:	2102      	movs	r1, #2
 800264e:	6011      	str	r1, [r2, #0]
 8002650:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002654:	6812      	ldr	r2, [r2, #0]
 8002656:	fa92 f1a2 	rbit	r1, r2
 800265a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800265e:	6011      	str	r1, [r2, #0]
  return result;
 8002660:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002664:	6812      	ldr	r2, [r2, #0]
 8002666:	fab2 f282 	clz	r2, r2
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	f002 021f 	and.w	r2, r2, #31
 8002676:	2101      	movs	r1, #1
 8002678:	fa01 f202 	lsl.w	r2, r1, r2
 800267c:	4013      	ands	r3, r2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d099      	beq.n	80025b6 <HAL_RCC_OscConfig+0x8c6>
 8002682:	e063      	b.n	800274c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002684:	f7fe f9ec 	bl	8000a60 <HAL_GetTick>
 8002688:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800268c:	e00b      	b.n	80026a6 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800268e:	f7fe f9e7 	bl	8000a60 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	f241 3288 	movw	r2, #5000	; 0x1388
 800269e:	4293      	cmp	r3, r2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e225      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
 80026a6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80026aa:	2202      	movs	r2, #2
 80026ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ae:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	fa93 f2a3 	rbit	r2, r3
 80026b8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80026c2:	2202      	movs	r2, #2
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	fa93 f2a3 	rbit	r2, r3
 80026d0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80026d4:	601a      	str	r2, [r3, #0]
  return result;
 80026d6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80026da:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026dc:	fab3 f383 	clz	r3, r3
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	095b      	lsrs	r3, r3, #5
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	f043 0302 	orr.w	r3, r3, #2
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d102      	bne.n	80026f6 <HAL_RCC_OscConfig+0xa06>
 80026f0:	4b90      	ldr	r3, [pc, #576]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 80026f2:	6a1b      	ldr	r3, [r3, #32]
 80026f4:	e00d      	b.n	8002712 <HAL_RCC_OscConfig+0xa22>
 80026f6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80026fa:	2202      	movs	r2, #2
 80026fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fe:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	fa93 f2a3 	rbit	r2, r3
 8002708:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	4b89      	ldr	r3, [pc, #548]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 8002710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002712:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002716:	2102      	movs	r1, #2
 8002718:	6011      	str	r1, [r2, #0]
 800271a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800271e:	6812      	ldr	r2, [r2, #0]
 8002720:	fa92 f1a2 	rbit	r1, r2
 8002724:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002728:	6011      	str	r1, [r2, #0]
  return result;
 800272a:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	fab2 f282 	clz	r2, r2
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	f002 021f 	and.w	r2, r2, #31
 8002740:	2101      	movs	r1, #1
 8002742:	fa01 f202 	lsl.w	r2, r1, r2
 8002746:	4013      	ands	r3, r2
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1a0      	bne.n	800268e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800274c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002750:	2b01      	cmp	r3, #1
 8002752:	d105      	bne.n	8002760 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002754:	4a77      	ldr	r2, [pc, #476]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 8002756:	4b77      	ldr	r3, [pc, #476]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800275e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002760:	1d3b      	adds	r3, r7, #4
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	2b00      	cmp	r3, #0
 8002768:	f000 81c2 	beq.w	8002af0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800276c:	4b71      	ldr	r3, [pc, #452]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 030c 	and.w	r3, r3, #12
 8002774:	2b08      	cmp	r3, #8
 8002776:	f000 819c 	beq.w	8002ab2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800277a:	1d3b      	adds	r3, r7, #4
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	69db      	ldr	r3, [r3, #28]
 8002780:	2b02      	cmp	r3, #2
 8002782:	f040 8114 	bne.w	80029ae <HAL_RCC_OscConfig+0xcbe>
 8002786:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800278a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800278e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002790:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	fa93 f2a3 	rbit	r2, r3
 800279a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800279e:	601a      	str	r2, [r3, #0]
  return result;
 80027a0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80027a4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027a6:	fab3 f383 	clz	r3, r3
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	461a      	mov	r2, r3
 80027b8:	2300      	movs	r3, #0
 80027ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027bc:	f7fe f950 	bl	8000a60 <HAL_GetTick>
 80027c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027c4:	e009      	b.n	80027da <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027c6:	f7fe f94b 	bl	8000a60 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e18b      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
 80027da:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80027de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	fa93 f2a3 	rbit	r2, r3
 80027ee:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80027f2:	601a      	str	r2, [r3, #0]
  return result;
 80027f4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80027f8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027fa:	fab3 f383 	clz	r3, r3
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	095b      	lsrs	r3, r3, #5
 8002802:	b2db      	uxtb	r3, r3
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b01      	cmp	r3, #1
 800280c:	d102      	bne.n	8002814 <HAL_RCC_OscConfig+0xb24>
 800280e:	4b49      	ldr	r3, [pc, #292]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	e01b      	b.n	800284c <HAL_RCC_OscConfig+0xb5c>
 8002814:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002818:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800281c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	fa93 f2a3 	rbit	r2, r3
 8002828:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002832:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	fa93 f2a3 	rbit	r2, r3
 8002842:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002846:	601a      	str	r2, [r3, #0]
 8002848:	4b3a      	ldr	r3, [pc, #232]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 800284a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002850:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002854:	6011      	str	r1, [r2, #0]
 8002856:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800285a:	6812      	ldr	r2, [r2, #0]
 800285c:	fa92 f1a2 	rbit	r1, r2
 8002860:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002864:	6011      	str	r1, [r2, #0]
  return result;
 8002866:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800286a:	6812      	ldr	r2, [r2, #0]
 800286c:	fab2 f282 	clz	r2, r2
 8002870:	b2d2      	uxtb	r2, r2
 8002872:	f042 0220 	orr.w	r2, r2, #32
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	f002 021f 	and.w	r2, r2, #31
 800287c:	2101      	movs	r1, #1
 800287e:	fa01 f202 	lsl.w	r2, r1, r2
 8002882:	4013      	ands	r3, r2
 8002884:	2b00      	cmp	r3, #0
 8002886:	d19e      	bne.n	80027c6 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002888:	482a      	ldr	r0, [pc, #168]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 800288a:	4b2a      	ldr	r3, [pc, #168]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002892:	1d3b      	adds	r3, r7, #4
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002898:	1d3b      	adds	r3, r7, #4
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6a1b      	ldr	r3, [r3, #32]
 800289e:	430b      	orrs	r3, r1
 80028a0:	4313      	orrs	r3, r2
 80028a2:	6043      	str	r3, [r0, #4]
 80028a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80028a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80028ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ae:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	fa93 f2a3 	rbit	r2, r3
 80028b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80028bc:	601a      	str	r2, [r3, #0]
  return result;
 80028be:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80028c2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028c4:	fab3 f383 	clz	r3, r3
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028ce:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	461a      	mov	r2, r3
 80028d6:	2301      	movs	r3, #1
 80028d8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028da:	f7fe f8c1 	bl	8000a60 <HAL_GetTick>
 80028de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028e2:	e009      	b.n	80028f8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e4:	f7fe f8bc 	bl	8000a60 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d901      	bls.n	80028f8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e0fc      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
 80028f8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80028fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002900:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002902:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	fa93 f2a3 	rbit	r2, r3
 800290c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002910:	601a      	str	r2, [r3, #0]
  return result;
 8002912:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002916:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002918:	fab3 f383 	clz	r3, r3
 800291c:	b2db      	uxtb	r3, r3
 800291e:	095b      	lsrs	r3, r3, #5
 8002920:	b2db      	uxtb	r3, r3
 8002922:	f043 0301 	orr.w	r3, r3, #1
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b01      	cmp	r3, #1
 800292a:	d105      	bne.n	8002938 <HAL_RCC_OscConfig+0xc48>
 800292c:	4b01      	ldr	r3, [pc, #4]	; (8002934 <HAL_RCC_OscConfig+0xc44>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	e01e      	b.n	8002970 <HAL_RCC_OscConfig+0xc80>
 8002932:	bf00      	nop
 8002934:	40021000 	.word	0x40021000
 8002938:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800293c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002940:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	fa93 f2a3 	rbit	r2, r3
 800294c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002956:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	fa93 f2a3 	rbit	r2, r3
 8002966:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	4b63      	ldr	r3, [pc, #396]	; (8002afc <HAL_RCC_OscConfig+0xe0c>)
 800296e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002970:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002974:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002978:	6011      	str	r1, [r2, #0]
 800297a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800297e:	6812      	ldr	r2, [r2, #0]
 8002980:	fa92 f1a2 	rbit	r1, r2
 8002984:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002988:	6011      	str	r1, [r2, #0]
  return result;
 800298a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800298e:	6812      	ldr	r2, [r2, #0]
 8002990:	fab2 f282 	clz	r2, r2
 8002994:	b2d2      	uxtb	r2, r2
 8002996:	f042 0220 	orr.w	r2, r2, #32
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	f002 021f 	and.w	r2, r2, #31
 80029a0:	2101      	movs	r1, #1
 80029a2:	fa01 f202 	lsl.w	r2, r1, r2
 80029a6:	4013      	ands	r3, r2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d09b      	beq.n	80028e4 <HAL_RCC_OscConfig+0xbf4>
 80029ac:	e0a0      	b.n	8002af0 <HAL_RCC_OscConfig+0xe00>
 80029ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80029b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	fa93 f2a3 	rbit	r2, r3
 80029c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029c6:	601a      	str	r2, [r3, #0]
  return result;
 80029c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029cc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ce:	fab3 f383 	clz	r3, r3
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80029d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	461a      	mov	r2, r3
 80029e0:	2300      	movs	r3, #0
 80029e2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e4:	f7fe f83c 	bl	8000a60 <HAL_GetTick>
 80029e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ec:	e009      	b.n	8002a02 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ee:	f7fe f837 	bl	8000a60 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e077      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
 8002a02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	fa93 f2a3 	rbit	r2, r3
 8002a16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a1a:	601a      	str	r2, [r3, #0]
  return result;
 8002a1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a20:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a22:	fab3 f383 	clz	r3, r3
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	095b      	lsrs	r3, r3, #5
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d102      	bne.n	8002a3c <HAL_RCC_OscConfig+0xd4c>
 8002a36:	4b31      	ldr	r3, [pc, #196]	; (8002afc <HAL_RCC_OscConfig+0xe0c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	e01b      	b.n	8002a74 <HAL_RCC_OscConfig+0xd84>
 8002a3c:	f107 0320 	add.w	r3, r7, #32
 8002a40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a46:	f107 0320 	add.w	r3, r7, #32
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	fa93 f2a3 	rbit	r2, r3
 8002a50:	f107 031c 	add.w	r3, r7, #28
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	f107 0318 	add.w	r3, r7, #24
 8002a5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	f107 0318 	add.w	r3, r7, #24
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	fa93 f2a3 	rbit	r2, r3
 8002a6a:	f107 0314 	add.w	r3, r7, #20
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	4b22      	ldr	r3, [pc, #136]	; (8002afc <HAL_RCC_OscConfig+0xe0c>)
 8002a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a74:	f107 0210 	add.w	r2, r7, #16
 8002a78:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002a7c:	6011      	str	r1, [r2, #0]
 8002a7e:	f107 0210 	add.w	r2, r7, #16
 8002a82:	6812      	ldr	r2, [r2, #0]
 8002a84:	fa92 f1a2 	rbit	r1, r2
 8002a88:	f107 020c 	add.w	r2, r7, #12
 8002a8c:	6011      	str	r1, [r2, #0]
  return result;
 8002a8e:	f107 020c 	add.w	r2, r7, #12
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	fab2 f282 	clz	r2, r2
 8002a98:	b2d2      	uxtb	r2, r2
 8002a9a:	f042 0220 	orr.w	r2, r2, #32
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	f002 021f 	and.w	r2, r2, #31
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	fa01 f202 	lsl.w	r2, r1, r2
 8002aaa:	4013      	ands	r3, r2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d19e      	bne.n	80029ee <HAL_RCC_OscConfig+0xcfe>
 8002ab0:	e01e      	b.n	8002af0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ab2:	1d3b      	adds	r3, r7, #4
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	69db      	ldr	r3, [r3, #28]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d101      	bne.n	8002ac0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e018      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ac0:	4b0e      	ldr	r3, [pc, #56]	; (8002afc <HAL_RCC_OscConfig+0xe0c>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ac8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002acc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ad0:	1d3b      	adds	r3, r7, #4
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6a1b      	ldr	r3, [r3, #32]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d108      	bne.n	8002aec <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002ada:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002ade:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ae2:	1d3b      	adds	r3, r7, #4
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e000      	b.n	8002af2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40021000 	.word	0x40021000

08002b00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b09e      	sub	sp, #120	; 0x78
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e162      	b.n	8002dde <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b18:	4b90      	ldr	r3, [pc, #576]	; (8002d5c <HAL_RCC_ClockConfig+0x25c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0207 	and.w	r2, r3, #7
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d210      	bcs.n	8002b48 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b26:	498d      	ldr	r1, [pc, #564]	; (8002d5c <HAL_RCC_ClockConfig+0x25c>)
 8002b28:	4b8c      	ldr	r3, [pc, #560]	; (8002d5c <HAL_RCC_ClockConfig+0x25c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f023 0207 	bic.w	r2, r3, #7
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b36:	4b89      	ldr	r3, [pc, #548]	; (8002d5c <HAL_RCC_ClockConfig+0x25c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0207 	and.w	r2, r3, #7
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d001      	beq.n	8002b48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e14a      	b.n	8002dde <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d008      	beq.n	8002b66 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b54:	4982      	ldr	r1, [pc, #520]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002b56:	4b82      	ldr	r3, [pc, #520]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 80dc 	beq.w	8002d2c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d13c      	bne.n	8002bf6 <HAL_RCC_ClockConfig+0xf6>
 8002b7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b80:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b84:	fa93 f3a3 	rbit	r3, r3
 8002b88:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8c:	fab3 f383 	clz	r3, r3
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	095b      	lsrs	r3, r3, #5
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	f043 0301 	orr.w	r3, r3, #1
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d102      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0xa6>
 8002ba0:	4b6f      	ldr	r3, [pc, #444]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	e00f      	b.n	8002bc6 <HAL_RCC_ClockConfig+0xc6>
 8002ba6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002baa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bae:	fa93 f3a3 	rbit	r3, r3
 8002bb2:	667b      	str	r3, [r7, #100]	; 0x64
 8002bb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bb8:	663b      	str	r3, [r7, #96]	; 0x60
 8002bba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bbc:	fa93 f3a3 	rbit	r3, r3
 8002bc0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002bc2:	4b67      	ldr	r3, [pc, #412]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002bca:	65ba      	str	r2, [r7, #88]	; 0x58
 8002bcc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bce:	fa92 f2a2 	rbit	r2, r2
 8002bd2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002bd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002bd6:	fab2 f282 	clz	r2, r2
 8002bda:	b2d2      	uxtb	r2, r2
 8002bdc:	f042 0220 	orr.w	r2, r2, #32
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	f002 021f 	and.w	r2, r2, #31
 8002be6:	2101      	movs	r1, #1
 8002be8:	fa01 f202 	lsl.w	r2, r1, r2
 8002bec:	4013      	ands	r3, r2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d17b      	bne.n	8002cea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e0f3      	b.n	8002dde <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d13c      	bne.n	8002c78 <HAL_RCC_ClockConfig+0x178>
 8002bfe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c02:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c06:	fa93 f3a3 	rbit	r3, r3
 8002c0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002c0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c0e:	fab3 f383 	clz	r3, r3
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	095b      	lsrs	r3, r3, #5
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	f043 0301 	orr.w	r3, r3, #1
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d102      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x128>
 8002c22:	4b4f      	ldr	r3, [pc, #316]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	e00f      	b.n	8002c48 <HAL_RCC_ClockConfig+0x148>
 8002c28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c2c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c30:	fa93 f3a3 	rbit	r3, r3
 8002c34:	647b      	str	r3, [r7, #68]	; 0x44
 8002c36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c3a:	643b      	str	r3, [r7, #64]	; 0x40
 8002c3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c3e:	fa93 f3a3 	rbit	r3, r3
 8002c42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c44:	4b46      	ldr	r3, [pc, #280]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c48:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c4c:	63ba      	str	r2, [r7, #56]	; 0x38
 8002c4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c50:	fa92 f2a2 	rbit	r2, r2
 8002c54:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002c56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c58:	fab2 f282 	clz	r2, r2
 8002c5c:	b2d2      	uxtb	r2, r2
 8002c5e:	f042 0220 	orr.w	r2, r2, #32
 8002c62:	b2d2      	uxtb	r2, r2
 8002c64:	f002 021f 	and.w	r2, r2, #31
 8002c68:	2101      	movs	r1, #1
 8002c6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d13a      	bne.n	8002cea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e0b2      	b.n	8002dde <HAL_RCC_ClockConfig+0x2de>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c7e:	fa93 f3a3 	rbit	r3, r3
 8002c82:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c86:	fab3 f383 	clz	r3, r3
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	095b      	lsrs	r3, r3, #5
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d102      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0x1a0>
 8002c9a:	4b31      	ldr	r3, [pc, #196]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	e00d      	b.n	8002cbc <HAL_RCC_ClockConfig+0x1bc>
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca6:	fa93 f3a3 	rbit	r3, r3
 8002caa:	627b      	str	r3, [r7, #36]	; 0x24
 8002cac:	2302      	movs	r3, #2
 8002cae:	623b      	str	r3, [r7, #32]
 8002cb0:	6a3b      	ldr	r3, [r7, #32]
 8002cb2:	fa93 f3a3 	rbit	r3, r3
 8002cb6:	61fb      	str	r3, [r7, #28]
 8002cb8:	4b29      	ldr	r3, [pc, #164]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	61ba      	str	r2, [r7, #24]
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	fa92 f2a2 	rbit	r2, r2
 8002cc6:	617a      	str	r2, [r7, #20]
  return result;
 8002cc8:	697a      	ldr	r2, [r7, #20]
 8002cca:	fab2 f282 	clz	r2, r2
 8002cce:	b2d2      	uxtb	r2, r2
 8002cd0:	f042 0220 	orr.w	r2, r2, #32
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	f002 021f 	and.w	r2, r2, #31
 8002cda:	2101      	movs	r1, #1
 8002cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e079      	b.n	8002dde <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cea:	491d      	ldr	r1, [pc, #116]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002cec:	4b1c      	ldr	r3, [pc, #112]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f023 0203 	bic.w	r2, r3, #3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cfc:	f7fd feb0 	bl	8000a60 <HAL_GetTick>
 8002d00:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d02:	e00a      	b.n	8002d1a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d04:	f7fd feac 	bl	8000a60 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e061      	b.n	8002dde <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d1a:	4b11      	ldr	r3, [pc, #68]	; (8002d60 <HAL_RCC_ClockConfig+0x260>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f003 020c 	and.w	r2, r3, #12
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d1eb      	bne.n	8002d04 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d2c:	4b0b      	ldr	r3, [pc, #44]	; (8002d5c <HAL_RCC_ClockConfig+0x25c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0207 	and.w	r2, r3, #7
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d914      	bls.n	8002d64 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d3a:	4908      	ldr	r1, [pc, #32]	; (8002d5c <HAL_RCC_ClockConfig+0x25c>)
 8002d3c:	4b07      	ldr	r3, [pc, #28]	; (8002d5c <HAL_RCC_ClockConfig+0x25c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f023 0207 	bic.w	r2, r3, #7
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d4a:	4b04      	ldr	r3, [pc, #16]	; (8002d5c <HAL_RCC_ClockConfig+0x25c>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0207 	and.w	r2, r3, #7
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d005      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e040      	b.n	8002dde <HAL_RCC_ClockConfig+0x2de>
 8002d5c:	40022000 	.word	0x40022000
 8002d60:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0304 	and.w	r3, r3, #4
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d008      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d70:	491d      	ldr	r1, [pc, #116]	; (8002de8 <HAL_RCC_ClockConfig+0x2e8>)
 8002d72:	4b1d      	ldr	r3, [pc, #116]	; (8002de8 <HAL_RCC_ClockConfig+0x2e8>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d009      	beq.n	8002da2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d8e:	4916      	ldr	r1, [pc, #88]	; (8002de8 <HAL_RCC_ClockConfig+0x2e8>)
 8002d90:	4b15      	ldr	r3, [pc, #84]	; (8002de8 <HAL_RCC_ClockConfig+0x2e8>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002da2:	f000 f829 	bl	8002df8 <HAL_RCC_GetSysClockFreq>
 8002da6:	4601      	mov	r1, r0
 8002da8:	4b0f      	ldr	r3, [pc, #60]	; (8002de8 <HAL_RCC_ClockConfig+0x2e8>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002db0:	22f0      	movs	r2, #240	; 0xf0
 8002db2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	fa92 f2a2 	rbit	r2, r2
 8002dba:	60fa      	str	r2, [r7, #12]
  return result;
 8002dbc:	68fa      	ldr	r2, [r7, #12]
 8002dbe:	fab2 f282 	clz	r2, r2
 8002dc2:	b2d2      	uxtb	r2, r2
 8002dc4:	40d3      	lsrs	r3, r2
 8002dc6:	4a09      	ldr	r2, [pc, #36]	; (8002dec <HAL_RCC_ClockConfig+0x2ec>)
 8002dc8:	5cd3      	ldrb	r3, [r2, r3]
 8002dca:	fa21 f303 	lsr.w	r3, r1, r3
 8002dce:	4a08      	ldr	r2, [pc, #32]	; (8002df0 <HAL_RCC_ClockConfig+0x2f0>)
 8002dd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002dd2:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <HAL_RCC_ClockConfig+0x2f4>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fd fdfe 	bl	80009d8 <HAL_InitTick>
  
  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3778      	adds	r7, #120	; 0x78
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40021000 	.word	0x40021000
 8002dec:	08005b9c 	.word	0x08005b9c
 8002df0:	20000008 	.word	0x20000008
 8002df4:	20000000 	.word	0x20000000

08002df8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b08b      	sub	sp, #44	; 0x2c
 8002dfc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61fb      	str	r3, [r7, #28]
 8002e02:	2300      	movs	r3, #0
 8002e04:	61bb      	str	r3, [r7, #24]
 8002e06:	2300      	movs	r3, #0
 8002e08:	627b      	str	r3, [r7, #36]	; 0x24
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002e12:	4b29      	ldr	r3, [pc, #164]	; (8002eb8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	f003 030c 	and.w	r3, r3, #12
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d002      	beq.n	8002e28 <HAL_RCC_GetSysClockFreq+0x30>
 8002e22:	2b08      	cmp	r3, #8
 8002e24:	d003      	beq.n	8002e2e <HAL_RCC_GetSysClockFreq+0x36>
 8002e26:	e03c      	b.n	8002ea2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e28:	4b24      	ldr	r3, [pc, #144]	; (8002ebc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002e2a:	623b      	str	r3, [r7, #32]
      break;
 8002e2c:	e03c      	b.n	8002ea8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002e34:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002e38:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	fa92 f2a2 	rbit	r2, r2
 8002e40:	607a      	str	r2, [r7, #4]
  return result;
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	fab2 f282 	clz	r2, r2
 8002e48:	b2d2      	uxtb	r2, r2
 8002e4a:	40d3      	lsrs	r3, r2
 8002e4c:	4a1c      	ldr	r2, [pc, #112]	; (8002ec0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002e4e:	5cd3      	ldrb	r3, [r2, r3]
 8002e50:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002e52:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	220f      	movs	r2, #15
 8002e5c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	fa92 f2a2 	rbit	r2, r2
 8002e64:	60fa      	str	r2, [r7, #12]
  return result;
 8002e66:	68fa      	ldr	r2, [r7, #12]
 8002e68:	fab2 f282 	clz	r2, r2
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	40d3      	lsrs	r3, r2
 8002e70:	4a14      	ldr	r2, [pc, #80]	; (8002ec4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002e72:	5cd3      	ldrb	r3, [r2, r3]
 8002e74:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d008      	beq.n	8002e92 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e80:	4a0e      	ldr	r2, [pc, #56]	; (8002ebc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	fb02 f303 	mul.w	r3, r2, r3
 8002e8e:	627b      	str	r3, [r7, #36]	; 0x24
 8002e90:	e004      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	4a0c      	ldr	r2, [pc, #48]	; (8002ec8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002e96:	fb02 f303 	mul.w	r3, r2, r3
 8002e9a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9e:	623b      	str	r3, [r7, #32]
      break;
 8002ea0:	e002      	b.n	8002ea8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ea2:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002ea4:	623b      	str	r3, [r7, #32]
      break;
 8002ea6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	372c      	adds	r7, #44	; 0x2c
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	007a1200 	.word	0x007a1200
 8002ec0:	08005b7c 	.word	0x08005b7c
 8002ec4:	08005b8c 	.word	0x08005b8c
 8002ec8:	003d0900 	.word	0x003d0900

08002ecc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ed0:	4b03      	ldr	r3, [pc, #12]	; (8002ee0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	20000008 	.word	0x20000008

08002ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002eea:	f7ff ffef 	bl	8002ecc <HAL_RCC_GetHCLKFreq>
 8002eee:	4601      	mov	r1, r0
 8002ef0:	4b0b      	ldr	r3, [pc, #44]	; (8002f20 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ef8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002efc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	fa92 f2a2 	rbit	r2, r2
 8002f04:	603a      	str	r2, [r7, #0]
  return result;
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	fab2 f282 	clz	r2, r2
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	40d3      	lsrs	r3, r2
 8002f10:	4a04      	ldr	r2, [pc, #16]	; (8002f24 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002f12:	5cd3      	ldrb	r3, [r2, r3]
 8002f14:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40021000 	.word	0x40021000
 8002f24:	08005bac 	.word	0x08005bac

08002f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002f2e:	f7ff ffcd 	bl	8002ecc <HAL_RCC_GetHCLKFreq>
 8002f32:	4601      	mov	r1, r0
 8002f34:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002f3c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002f40:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	fa92 f2a2 	rbit	r2, r2
 8002f48:	603a      	str	r2, [r7, #0]
  return result;
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	fab2 f282 	clz	r2, r2
 8002f50:	b2d2      	uxtb	r2, r2
 8002f52:	40d3      	lsrs	r3, r2
 8002f54:	4a04      	ldr	r2, [pc, #16]	; (8002f68 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002f56:	5cd3      	ldrb	r3, [r2, r3]
 8002f58:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40021000 	.word	0x40021000
 8002f68:	08005bac 	.word	0x08005bac

08002f6c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b092      	sub	sp, #72	; 0x48
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f74:	2300      	movs	r3, #0
 8002f76:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	f000 80cd 	beq.w	800312a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f90:	4b8e      	ldr	r3, [pc, #568]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10e      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f9c:	4a8b      	ldr	r2, [pc, #556]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9e:	4b8b      	ldr	r3, [pc, #556]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fa6:	61d3      	str	r3, [r2, #28]
 8002fa8:	4b88      	ldr	r3, [pc, #544]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002faa:	69db      	ldr	r3, [r3, #28]
 8002fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb0:	60bb      	str	r3, [r7, #8]
 8002fb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fba:	4b85      	ldr	r3, [pc, #532]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d118      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fc6:	4a82      	ldr	r2, [pc, #520]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fc8:	4b81      	ldr	r3, [pc, #516]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fd2:	f7fd fd45 	bl	8000a60 <HAL_GetTick>
 8002fd6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fd8:	e008      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fda:	f7fd fd41 	bl	8000a60 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b64      	cmp	r3, #100	; 0x64
 8002fe6:	d901      	bls.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e0ea      	b.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fec:	4b78      	ldr	r3, [pc, #480]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d0f0      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ff8:	4b74      	ldr	r3, [pc, #464]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003000:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003002:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003004:	2b00      	cmp	r3, #0
 8003006:	d07d      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003010:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003012:	429a      	cmp	r2, r3
 8003014:	d076      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003016:	4b6d      	ldr	r3, [pc, #436]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800301e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003020:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003024:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003028:	fa93 f3a3 	rbit	r3, r3
 800302c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800302e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003030:	fab3 f383 	clz	r3, r3
 8003034:	b2db      	uxtb	r3, r3
 8003036:	461a      	mov	r2, r3
 8003038:	4b66      	ldr	r3, [pc, #408]	; (80031d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800303a:	4413      	add	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	461a      	mov	r2, r3
 8003040:	2301      	movs	r3, #1
 8003042:	6013      	str	r3, [r2, #0]
 8003044:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003048:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800304c:	fa93 f3a3 	rbit	r3, r3
 8003050:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003052:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003054:	fab3 f383 	clz	r3, r3
 8003058:	b2db      	uxtb	r3, r3
 800305a:	461a      	mov	r2, r3
 800305c:	4b5d      	ldr	r3, [pc, #372]	; (80031d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800305e:	4413      	add	r3, r2
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	461a      	mov	r2, r3
 8003064:	2300      	movs	r3, #0
 8003066:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003068:	4a58      	ldr	r2, [pc, #352]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800306a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800306c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800306e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	2b00      	cmp	r3, #0
 8003076:	d045      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003078:	f7fd fcf2 	bl	8000a60 <HAL_GetTick>
 800307c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800307e:	e00a      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003080:	f7fd fcee 	bl	8000a60 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	f241 3288 	movw	r2, #5000	; 0x1388
 800308e:	4293      	cmp	r3, r2
 8003090:	d901      	bls.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e095      	b.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8003096:	2302      	movs	r3, #2
 8003098:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800309c:	fa93 f3a3 	rbit	r3, r3
 80030a0:	627b      	str	r3, [r7, #36]	; 0x24
 80030a2:	2302      	movs	r3, #2
 80030a4:	623b      	str	r3, [r7, #32]
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	fa93 f3a3 	rbit	r3, r3
 80030ac:	61fb      	str	r3, [r7, #28]
  return result;
 80030ae:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b0:	fab3 f383 	clz	r3, r3
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	095b      	lsrs	r3, r3, #5
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	f043 0302 	orr.w	r3, r3, #2
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d102      	bne.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80030c4:	4b41      	ldr	r3, [pc, #260]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	e007      	b.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80030ca:	2302      	movs	r3, #2
 80030cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	fa93 f3a3 	rbit	r3, r3
 80030d4:	617b      	str	r3, [r7, #20]
 80030d6:	4b3d      	ldr	r3, [pc, #244]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030da:	2202      	movs	r2, #2
 80030dc:	613a      	str	r2, [r7, #16]
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	fa92 f2a2 	rbit	r2, r2
 80030e4:	60fa      	str	r2, [r7, #12]
  return result;
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	fab2 f282 	clz	r2, r2
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	f002 021f 	and.w	r2, r2, #31
 80030f8:	2101      	movs	r1, #1
 80030fa:	fa01 f202 	lsl.w	r2, r1, r2
 80030fe:	4013      	ands	r3, r2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d0bd      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003104:	4931      	ldr	r1, [pc, #196]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003106:	4b31      	ldr	r3, [pc, #196]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	4313      	orrs	r3, r2
 8003114:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003116:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800311a:	2b01      	cmp	r3, #1
 800311c:	d105      	bne.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800311e:	4a2b      	ldr	r2, [pc, #172]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003120:	4b2a      	ldr	r3, [pc, #168]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003128:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b00      	cmp	r3, #0
 8003134:	d008      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003136:	4925      	ldr	r1, [pc, #148]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003138:	4b24      	ldr	r3, [pc, #144]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800313a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313c:	f023 0203 	bic.w	r2, r3, #3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	4313      	orrs	r3, r2
 8003146:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0320 	and.w	r3, r3, #32
 8003150:	2b00      	cmp	r3, #0
 8003152:	d008      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003154:	491d      	ldr	r1, [pc, #116]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003156:	4b1d      	ldr	r3, [pc, #116]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	f023 0210 	bic.w	r2, r3, #16
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	4313      	orrs	r3, r2
 8003164:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800316e:	2b00      	cmp	r3, #0
 8003170:	d008      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003172:	4916      	ldr	r1, [pc, #88]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003174:	4b15      	ldr	r3, [pc, #84]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003178:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	4313      	orrs	r3, r2
 8003182:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d008      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003190:	490e      	ldr	r1, [pc, #56]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003192:	4b0e      	ldr	r3, [pc, #56]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	4313      	orrs	r3, r2
 80031a0:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d008      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80031ae:	4907      	ldr	r1, [pc, #28]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b0:	4b06      	ldr	r3, [pc, #24]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	4313      	orrs	r3, r2
 80031be:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3748      	adds	r7, #72	; 0x48
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40021000 	.word	0x40021000
 80031d0:	40007000 	.word	0x40007000
 80031d4:	10908100 	.word	0x10908100

080031d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e049      	b.n	800327e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d106      	bne.n	8003204 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f002 fae0 	bl	80057c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2202      	movs	r2, #2
 8003208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	3304      	adds	r3, #4
 8003214:	4619      	mov	r1, r3
 8003216:	4610      	mov	r0, r2
 8003218:	f000 f99c 	bl	8003554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b082      	sub	sp, #8
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e049      	b.n	800332c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d106      	bne.n	80032b2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f002 fa69 	bl	8005784 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2202      	movs	r2, #2
 80032b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	3304      	adds	r3, #4
 80032c2:	4619      	mov	r1, r3
 80032c4:	4610      	mov	r0, r2
 80032c6:	f000 f945 	bl	8003554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2201      	movs	r2, #1
 80032d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2201      	movs	r2, #1
 8003316:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3708      	adds	r7, #8
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800334a:	2302      	movs	r3, #2
 800334c:	e0fd      	b.n	800354a <HAL_TIM_PWM_ConfigChannel+0x216>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b14      	cmp	r3, #20
 800335a:	f200 80f0 	bhi.w	800353e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800335e:	a201      	add	r2, pc, #4	; (adr r2, 8003364 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003364:	080033b9 	.word	0x080033b9
 8003368:	0800353f 	.word	0x0800353f
 800336c:	0800353f 	.word	0x0800353f
 8003370:	0800353f 	.word	0x0800353f
 8003374:	080033f9 	.word	0x080033f9
 8003378:	0800353f 	.word	0x0800353f
 800337c:	0800353f 	.word	0x0800353f
 8003380:	0800353f 	.word	0x0800353f
 8003384:	0800343b 	.word	0x0800343b
 8003388:	0800353f 	.word	0x0800353f
 800338c:	0800353f 	.word	0x0800353f
 8003390:	0800353f 	.word	0x0800353f
 8003394:	0800347b 	.word	0x0800347b
 8003398:	0800353f 	.word	0x0800353f
 800339c:	0800353f 	.word	0x0800353f
 80033a0:	0800353f 	.word	0x0800353f
 80033a4:	080034bd 	.word	0x080034bd
 80033a8:	0800353f 	.word	0x0800353f
 80033ac:	0800353f 	.word	0x0800353f
 80033b0:	0800353f 	.word	0x0800353f
 80033b4:	080034fd 	.word	0x080034fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68b9      	ldr	r1, [r7, #8]
 80033be:	4618      	mov	r0, r3
 80033c0:	f000 f940 	bl	8003644 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	6812      	ldr	r2, [r2, #0]
 80033cc:	6992      	ldr	r2, [r2, #24]
 80033ce:	f042 0208 	orr.w	r2, r2, #8
 80033d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	6812      	ldr	r2, [r2, #0]
 80033dc:	6992      	ldr	r2, [r2, #24]
 80033de:	f022 0204 	bic.w	r2, r2, #4
 80033e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	6991      	ldr	r1, [r2, #24]
 80033ee:	68ba      	ldr	r2, [r7, #8]
 80033f0:	6912      	ldr	r2, [r2, #16]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	619a      	str	r2, [r3, #24]
      break;
 80033f6:	e0a3      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68b9      	ldr	r1, [r7, #8]
 80033fe:	4618      	mov	r0, r3
 8003400:	f000 f9a6 	bl	8003750 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	6812      	ldr	r2, [r2, #0]
 800340c:	6992      	ldr	r2, [r2, #24]
 800340e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003412:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	6812      	ldr	r2, [r2, #0]
 800341c:	6992      	ldr	r2, [r2, #24]
 800341e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003422:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68fa      	ldr	r2, [r7, #12]
 800342a:	6812      	ldr	r2, [r2, #0]
 800342c:	6991      	ldr	r1, [r2, #24]
 800342e:	68ba      	ldr	r2, [r7, #8]
 8003430:	6912      	ldr	r2, [r2, #16]
 8003432:	0212      	lsls	r2, r2, #8
 8003434:	430a      	orrs	r2, r1
 8003436:	619a      	str	r2, [r3, #24]
      break;
 8003438:	e082      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68b9      	ldr	r1, [r7, #8]
 8003440:	4618      	mov	r0, r3
 8003442:	f000 fa05 	bl	8003850 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	6812      	ldr	r2, [r2, #0]
 800344e:	69d2      	ldr	r2, [r2, #28]
 8003450:	f042 0208 	orr.w	r2, r2, #8
 8003454:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	6812      	ldr	r2, [r2, #0]
 800345e:	69d2      	ldr	r2, [r2, #28]
 8003460:	f022 0204 	bic.w	r2, r2, #4
 8003464:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	69d1      	ldr	r1, [r2, #28]
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	6912      	ldr	r2, [r2, #16]
 8003474:	430a      	orrs	r2, r1
 8003476:	61da      	str	r2, [r3, #28]
      break;
 8003478:	e062      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68b9      	ldr	r1, [r7, #8]
 8003480:	4618      	mov	r0, r3
 8003482:	f000 fa63 	bl	800394c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	6812      	ldr	r2, [r2, #0]
 800348e:	69d2      	ldr	r2, [r2, #28]
 8003490:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003494:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	69d2      	ldr	r2, [r2, #28]
 80034a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	6812      	ldr	r2, [r2, #0]
 80034ae:	69d1      	ldr	r1, [r2, #28]
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	6912      	ldr	r2, [r2, #16]
 80034b4:	0212      	lsls	r2, r2, #8
 80034b6:	430a      	orrs	r2, r1
 80034b8:	61da      	str	r2, [r3, #28]
      break;
 80034ba:	e041      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68b9      	ldr	r1, [r7, #8]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f000 faa6 	bl	8003a14 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	6812      	ldr	r2, [r2, #0]
 80034d0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80034d2:	f042 0208 	orr.w	r2, r2, #8
 80034d6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	6812      	ldr	r2, [r2, #0]
 80034e0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80034e2:	f022 0204 	bic.w	r2, r2, #4
 80034e6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	6812      	ldr	r2, [r2, #0]
 80034f0:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	6912      	ldr	r2, [r2, #16]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80034fa:	e021      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68b9      	ldr	r1, [r7, #8]
 8003502:	4618      	mov	r0, r3
 8003504:	f000 fae4 	bl	8003ad0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68fa      	ldr	r2, [r7, #12]
 800350e:	6812      	ldr	r2, [r2, #0]
 8003510:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003512:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003516:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	68fa      	ldr	r2, [r7, #12]
 800351e:	6812      	ldr	r2, [r2, #0]
 8003520:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003526:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8003532:	68ba      	ldr	r2, [r7, #8]
 8003534:	6912      	ldr	r2, [r2, #16]
 8003536:	0212      	lsls	r2, r2, #8
 8003538:	430a      	orrs	r2, r1
 800353a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800353c:	e000      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 800353e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop

08003554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a32      	ldr	r2, [pc, #200]	; (8003630 <TIM_Base_SetConfig+0xdc>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d007      	beq.n	800357c <TIM_Base_SetConfig+0x28>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003572:	d003      	beq.n	800357c <TIM_Base_SetConfig+0x28>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a2f      	ldr	r2, [pc, #188]	; (8003634 <TIM_Base_SetConfig+0xe0>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d108      	bne.n	800358e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003582:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4313      	orrs	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a27      	ldr	r2, [pc, #156]	; (8003630 <TIM_Base_SetConfig+0xdc>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d013      	beq.n	80035be <TIM_Base_SetConfig+0x6a>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800359c:	d00f      	beq.n	80035be <TIM_Base_SetConfig+0x6a>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a24      	ldr	r2, [pc, #144]	; (8003634 <TIM_Base_SetConfig+0xe0>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d00b      	beq.n	80035be <TIM_Base_SetConfig+0x6a>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a23      	ldr	r2, [pc, #140]	; (8003638 <TIM_Base_SetConfig+0xe4>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d007      	beq.n	80035be <TIM_Base_SetConfig+0x6a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a22      	ldr	r2, [pc, #136]	; (800363c <TIM_Base_SetConfig+0xe8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d003      	beq.n	80035be <TIM_Base_SetConfig+0x6a>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a21      	ldr	r2, [pc, #132]	; (8003640 <TIM_Base_SetConfig+0xec>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d108      	bne.n	80035d0 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	4313      	orrs	r3, r2
 80035dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	68fa      	ldr	r2, [r7, #12]
 80035e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a0e      	ldr	r2, [pc, #56]	; (8003630 <TIM_Base_SetConfig+0xdc>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d00b      	beq.n	8003614 <TIM_Base_SetConfig+0xc0>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a0e      	ldr	r2, [pc, #56]	; (8003638 <TIM_Base_SetConfig+0xe4>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d007      	beq.n	8003614 <TIM_Base_SetConfig+0xc0>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a0d      	ldr	r2, [pc, #52]	; (800363c <TIM_Base_SetConfig+0xe8>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d003      	beq.n	8003614 <TIM_Base_SetConfig+0xc0>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a0c      	ldr	r2, [pc, #48]	; (8003640 <TIM_Base_SetConfig+0xec>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d103      	bne.n	800361c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	615a      	str	r2, [r3, #20]
}
 8003622:	bf00      	nop
 8003624:	3714      	adds	r7, #20
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	40012c00 	.word	0x40012c00
 8003634:	40000400 	.word	0x40000400
 8003638:	40014000 	.word	0x40014000
 800363c:	40014400 	.word	0x40014400
 8003640:	40014800 	.word	0x40014800

08003644 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003644:	b480      	push	{r7}
 8003646:	b087      	sub	sp, #28
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	f023 0201 	bic.w	r2, r3, #1
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f023 0303 	bic.w	r3, r3, #3
 800367e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	4313      	orrs	r3, r2
 8003688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	f023 0302 	bic.w	r3, r3, #2
 8003690:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	4313      	orrs	r3, r2
 800369a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a28      	ldr	r2, [pc, #160]	; (8003740 <TIM_OC1_SetConfig+0xfc>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d00b      	beq.n	80036bc <TIM_OC1_SetConfig+0x78>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a27      	ldr	r2, [pc, #156]	; (8003744 <TIM_OC1_SetConfig+0x100>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d007      	beq.n	80036bc <TIM_OC1_SetConfig+0x78>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a26      	ldr	r2, [pc, #152]	; (8003748 <TIM_OC1_SetConfig+0x104>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d003      	beq.n	80036bc <TIM_OC1_SetConfig+0x78>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a25      	ldr	r2, [pc, #148]	; (800374c <TIM_OC1_SetConfig+0x108>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d10c      	bne.n	80036d6 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	f023 0308 	bic.w	r3, r3, #8
 80036c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	f023 0304 	bic.w	r3, r3, #4
 80036d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a19      	ldr	r2, [pc, #100]	; (8003740 <TIM_OC1_SetConfig+0xfc>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d00b      	beq.n	80036f6 <TIM_OC1_SetConfig+0xb2>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a18      	ldr	r2, [pc, #96]	; (8003744 <TIM_OC1_SetConfig+0x100>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d007      	beq.n	80036f6 <TIM_OC1_SetConfig+0xb2>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a17      	ldr	r2, [pc, #92]	; (8003748 <TIM_OC1_SetConfig+0x104>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d003      	beq.n	80036f6 <TIM_OC1_SetConfig+0xb2>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a16      	ldr	r2, [pc, #88]	; (800374c <TIM_OC1_SetConfig+0x108>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d111      	bne.n	800371a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003704:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	4313      	orrs	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	4313      	orrs	r3, r2
 8003718:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68fa      	ldr	r2, [r7, #12]
 8003724:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685a      	ldr	r2, [r3, #4]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	621a      	str	r2, [r3, #32]
}
 8003734:	bf00      	nop
 8003736:	371c      	adds	r7, #28
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	40012c00 	.word	0x40012c00
 8003744:	40014000 	.word	0x40014000
 8003748:	40014400 	.word	0x40014400
 800374c:	40014800 	.word	0x40014800

08003750 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003750:	b480      	push	{r7}
 8003752:	b087      	sub	sp, #28
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	f023 0210 	bic.w	r2, r3, #16
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800377e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800378a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	021b      	lsls	r3, r3, #8
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	4313      	orrs	r3, r2
 8003796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	f023 0320 	bic.w	r3, r3, #32
 800379e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a24      	ldr	r2, [pc, #144]	; (8003840 <TIM_OC2_SetConfig+0xf0>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d10d      	bne.n	80037d0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	011b      	lsls	r3, r3, #4
 80037c2:	697a      	ldr	r2, [r7, #20]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037ce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a1b      	ldr	r2, [pc, #108]	; (8003840 <TIM_OC2_SetConfig+0xf0>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d00b      	beq.n	80037f0 <TIM_OC2_SetConfig+0xa0>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a1a      	ldr	r2, [pc, #104]	; (8003844 <TIM_OC2_SetConfig+0xf4>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d007      	beq.n	80037f0 <TIM_OC2_SetConfig+0xa0>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a19      	ldr	r2, [pc, #100]	; (8003848 <TIM_OC2_SetConfig+0xf8>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d003      	beq.n	80037f0 <TIM_OC2_SetConfig+0xa0>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a18      	ldr	r2, [pc, #96]	; (800384c <TIM_OC2_SetConfig+0xfc>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d113      	bne.n	8003818 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037f6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037fe:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	4313      	orrs	r3, r2
 8003816:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685a      	ldr	r2, [r3, #4]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	621a      	str	r2, [r3, #32]
}
 8003832:	bf00      	nop
 8003834:	371c      	adds	r7, #28
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	40012c00 	.word	0x40012c00
 8003844:	40014000 	.word	0x40014000
 8003848:	40014400 	.word	0x40014400
 800384c:	40014800 	.word	0x40014800

08003850 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003850:	b480      	push	{r7}
 8003852:	b087      	sub	sp, #28
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	69db      	ldr	r3, [r3, #28]
 8003876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800387e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f023 0303 	bic.w	r3, r3, #3
 800388a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800389c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	021b      	lsls	r3, r3, #8
 80038a4:	697a      	ldr	r2, [r7, #20]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a23      	ldr	r2, [pc, #140]	; (800393c <TIM_OC3_SetConfig+0xec>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d10d      	bne.n	80038ce <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	021b      	lsls	r3, r3, #8
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038cc:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a1a      	ldr	r2, [pc, #104]	; (800393c <TIM_OC3_SetConfig+0xec>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d00b      	beq.n	80038ee <TIM_OC3_SetConfig+0x9e>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a19      	ldr	r2, [pc, #100]	; (8003940 <TIM_OC3_SetConfig+0xf0>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d007      	beq.n	80038ee <TIM_OC3_SetConfig+0x9e>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a18      	ldr	r2, [pc, #96]	; (8003944 <TIM_OC3_SetConfig+0xf4>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d003      	beq.n	80038ee <TIM_OC3_SetConfig+0x9e>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a17      	ldr	r2, [pc, #92]	; (8003948 <TIM_OC3_SetConfig+0xf8>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d113      	bne.n	8003916 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80038f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80038fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	4313      	orrs	r3, r2
 8003908:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	4313      	orrs	r3, r2
 8003914:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	697a      	ldr	r2, [r7, #20]
 800392e:	621a      	str	r2, [r3, #32]
}
 8003930:	bf00      	nop
 8003932:	371c      	adds	r7, #28
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr
 800393c:	40012c00 	.word	0x40012c00
 8003940:	40014000 	.word	0x40014000
 8003944:	40014400 	.word	0x40014400
 8003948:	40014800 	.word	0x40014800

0800394c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800394c:	b480      	push	{r7}
 800394e:	b087      	sub	sp, #28
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a1b      	ldr	r3, [r3, #32]
 8003966:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800397a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800397e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	021b      	lsls	r3, r3, #8
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	4313      	orrs	r3, r2
 8003992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800399a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	031b      	lsls	r3, r3, #12
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	4a16      	ldr	r2, [pc, #88]	; (8003a04 <TIM_OC4_SetConfig+0xb8>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d00b      	beq.n	80039c8 <TIM_OC4_SetConfig+0x7c>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a15      	ldr	r2, [pc, #84]	; (8003a08 <TIM_OC4_SetConfig+0xbc>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d007      	beq.n	80039c8 <TIM_OC4_SetConfig+0x7c>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a14      	ldr	r2, [pc, #80]	; (8003a0c <TIM_OC4_SetConfig+0xc0>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d003      	beq.n	80039c8 <TIM_OC4_SetConfig+0x7c>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a13      	ldr	r2, [pc, #76]	; (8003a10 <TIM_OC4_SetConfig+0xc4>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d109      	bne.n	80039dc <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	019b      	lsls	r3, r3, #6
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	4313      	orrs	r3, r2
 80039da:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	621a      	str	r2, [r3, #32]
}
 80039f6:	bf00      	nop
 80039f8:	371c      	adds	r7, #28
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	40012c00 	.word	0x40012c00
 8003a08:	40014000 	.word	0x40014000
 8003a0c:	40014400 	.word	0x40014400
 8003a10:	40014800 	.word	0x40014800

08003a14 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b087      	sub	sp, #28
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003a58:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	041b      	lsls	r3, r3, #16
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a15      	ldr	r2, [pc, #84]	; (8003ac0 <TIM_OC5_SetConfig+0xac>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d00b      	beq.n	8003a86 <TIM_OC5_SetConfig+0x72>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a14      	ldr	r2, [pc, #80]	; (8003ac4 <TIM_OC5_SetConfig+0xb0>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d007      	beq.n	8003a86 <TIM_OC5_SetConfig+0x72>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a13      	ldr	r2, [pc, #76]	; (8003ac8 <TIM_OC5_SetConfig+0xb4>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d003      	beq.n	8003a86 <TIM_OC5_SetConfig+0x72>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a12      	ldr	r2, [pc, #72]	; (8003acc <TIM_OC5_SetConfig+0xb8>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d109      	bne.n	8003a9a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a8c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	021b      	lsls	r3, r3, #8
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	621a      	str	r2, [r3, #32]
}
 8003ab4:	bf00      	nop
 8003ab6:	371c      	adds	r7, #28
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr
 8003ac0:	40012c00 	.word	0x40012c00
 8003ac4:	40014000 	.word	0x40014000
 8003ac8:	40014400 	.word	0x40014400
 8003acc:	40014800 	.word	0x40014800

08003ad0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b087      	sub	sp, #28
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003afe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003b16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	051b      	lsls	r3, r3, #20
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a16      	ldr	r2, [pc, #88]	; (8003b80 <TIM_OC6_SetConfig+0xb0>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d00b      	beq.n	8003b44 <TIM_OC6_SetConfig+0x74>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	4a15      	ldr	r2, [pc, #84]	; (8003b84 <TIM_OC6_SetConfig+0xb4>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d007      	beq.n	8003b44 <TIM_OC6_SetConfig+0x74>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a14      	ldr	r2, [pc, #80]	; (8003b88 <TIM_OC6_SetConfig+0xb8>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d003      	beq.n	8003b44 <TIM_OC6_SetConfig+0x74>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a13      	ldr	r2, [pc, #76]	; (8003b8c <TIM_OC6_SetConfig+0xbc>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d109      	bne.n	8003b58 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	029b      	lsls	r3, r3, #10
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68fa      	ldr	r2, [r7, #12]
 8003b62:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	621a      	str	r2, [r3, #32]
}
 8003b72:	bf00      	nop
 8003b74:	371c      	adds	r7, #28
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	40012c00 	.word	0x40012c00
 8003b84:	40014000 	.word	0x40014000
 8003b88:	40014400 	.word	0x40014400
 8003b8c:	40014800 	.word	0x40014800

08003b90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e054      	b.n	8003c52 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a24      	ldr	r2, [pc, #144]	; (8003c60 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d108      	bne.n	8003be4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003bd8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68fa      	ldr	r2, [r7, #12]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a17      	ldr	r2, [pc, #92]	; (8003c60 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d00e      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c10:	d009      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a13      	ldr	r2, [pc, #76]	; (8003c64 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d004      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a11      	ldr	r2, [pc, #68]	; (8003c68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d10c      	bne.n	8003c40 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	68ba      	ldr	r2, [r7, #8]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68ba      	ldr	r2, [r7, #8]
 8003c3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	40012c00 	.word	0x40012c00
 8003c64:	40000400 	.word	0x40000400
 8003c68:	40014000 	.word	0x40014000

08003c6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b088      	sub	sp, #32
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c74:	2300      	movs	r3, #0
 8003c76:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689a      	ldr	r2, [r3, #8]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	69db      	ldr	r3, [r3, #28]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6819      	ldr	r1, [r3, #0]
 8003c9a:	4b8a      	ldr	r3, [pc, #552]	; (8003ec4 <UART_SetConfig+0x258>)
 8003c9c:	400b      	ands	r3, r1
 8003c9e:	6979      	ldr	r1, [r7, #20]
 8003ca0:	430b      	orrs	r3, r1
 8003ca2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	6812      	ldr	r2, [r2, #0]
 8003cac:	6852      	ldr	r2, [r2, #4]
 8003cae:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	68d2      	ldr	r2, [r2, #12]
 8003cb6:	430a      	orrs	r2, r1
 8003cb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	697a      	ldr	r2, [r7, #20]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6812      	ldr	r2, [r2, #0]
 8003cd2:	6892      	ldr	r2, [r2, #8]
 8003cd4:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a79      	ldr	r2, [pc, #484]	; (8003ec8 <UART_SetConfig+0x25c>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d121      	bne.n	8003d2c <UART_SetConfig+0xc0>
 8003ce8:	4b78      	ldr	r3, [pc, #480]	; (8003ecc <UART_SetConfig+0x260>)
 8003cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cec:	f003 0303 	and.w	r3, r3, #3
 8003cf0:	2b03      	cmp	r3, #3
 8003cf2:	d817      	bhi.n	8003d24 <UART_SetConfig+0xb8>
 8003cf4:	a201      	add	r2, pc, #4	; (adr r2, 8003cfc <UART_SetConfig+0x90>)
 8003cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfa:	bf00      	nop
 8003cfc:	08003d0d 	.word	0x08003d0d
 8003d00:	08003d19 	.word	0x08003d19
 8003d04:	08003d1f 	.word	0x08003d1f
 8003d08:	08003d13 	.word	0x08003d13
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	77fb      	strb	r3, [r7, #31]
 8003d10:	e01e      	b.n	8003d50 <UART_SetConfig+0xe4>
 8003d12:	2302      	movs	r3, #2
 8003d14:	77fb      	strb	r3, [r7, #31]
 8003d16:	e01b      	b.n	8003d50 <UART_SetConfig+0xe4>
 8003d18:	2304      	movs	r3, #4
 8003d1a:	77fb      	strb	r3, [r7, #31]
 8003d1c:	e018      	b.n	8003d50 <UART_SetConfig+0xe4>
 8003d1e:	2308      	movs	r3, #8
 8003d20:	77fb      	strb	r3, [r7, #31]
 8003d22:	e015      	b.n	8003d50 <UART_SetConfig+0xe4>
 8003d24:	2310      	movs	r3, #16
 8003d26:	77fb      	strb	r3, [r7, #31]
 8003d28:	bf00      	nop
 8003d2a:	e011      	b.n	8003d50 <UART_SetConfig+0xe4>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a67      	ldr	r2, [pc, #412]	; (8003ed0 <UART_SetConfig+0x264>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d102      	bne.n	8003d3c <UART_SetConfig+0xd0>
 8003d36:	2300      	movs	r3, #0
 8003d38:	77fb      	strb	r3, [r7, #31]
 8003d3a:	e009      	b.n	8003d50 <UART_SetConfig+0xe4>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a64      	ldr	r2, [pc, #400]	; (8003ed4 <UART_SetConfig+0x268>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d102      	bne.n	8003d4c <UART_SetConfig+0xe0>
 8003d46:	2300      	movs	r3, #0
 8003d48:	77fb      	strb	r3, [r7, #31]
 8003d4a:	e001      	b.n	8003d50 <UART_SetConfig+0xe4>
 8003d4c:	2310      	movs	r3, #16
 8003d4e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	69db      	ldr	r3, [r3, #28]
 8003d54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d58:	d15c      	bne.n	8003e14 <UART_SetConfig+0x1a8>
  {
    switch (clocksource)
 8003d5a:	7ffb      	ldrb	r3, [r7, #31]
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d828      	bhi.n	8003db2 <UART_SetConfig+0x146>
 8003d60:	a201      	add	r2, pc, #4	; (adr r2, 8003d68 <UART_SetConfig+0xfc>)
 8003d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d66:	bf00      	nop
 8003d68:	08003d8d 	.word	0x08003d8d
 8003d6c:	08003d95 	.word	0x08003d95
 8003d70:	08003d9d 	.word	0x08003d9d
 8003d74:	08003db3 	.word	0x08003db3
 8003d78:	08003da3 	.word	0x08003da3
 8003d7c:	08003db3 	.word	0x08003db3
 8003d80:	08003db3 	.word	0x08003db3
 8003d84:	08003db3 	.word	0x08003db3
 8003d88:	08003dab 	.word	0x08003dab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d8c:	f7ff f8aa 	bl	8002ee4 <HAL_RCC_GetPCLK1Freq>
 8003d90:	61b8      	str	r0, [r7, #24]
        break;
 8003d92:	e013      	b.n	8003dbc <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d94:	f7ff f8c8 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 8003d98:	61b8      	str	r0, [r7, #24]
        break;
 8003d9a:	e00f      	b.n	8003dbc <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d9c:	4b4e      	ldr	r3, [pc, #312]	; (8003ed8 <UART_SetConfig+0x26c>)
 8003d9e:	61bb      	str	r3, [r7, #24]
        break;
 8003da0:	e00c      	b.n	8003dbc <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003da2:	f7ff f829 	bl	8002df8 <HAL_RCC_GetSysClockFreq>
 8003da6:	61b8      	str	r0, [r7, #24]
        break;
 8003da8:	e008      	b.n	8003dbc <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003daa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dae:	61bb      	str	r3, [r7, #24]
        break;
 8003db0:	e004      	b.n	8003dbc <UART_SetConfig+0x150>
      default:
        pclk = 0U;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	77bb      	strb	r3, [r7, #30]
        break;
 8003dba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d074      	beq.n	8003eac <UART_SetConfig+0x240>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	005a      	lsls	r2, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	085b      	lsrs	r3, r3, #1
 8003dcc:	441a      	add	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	2b0f      	cmp	r3, #15
 8003dde:	d916      	bls.n	8003e0e <UART_SetConfig+0x1a2>
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003de6:	d212      	bcs.n	8003e0e <UART_SetConfig+0x1a2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	f023 030f 	bic.w	r3, r3, #15
 8003df0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	085b      	lsrs	r3, r3, #1
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	f003 0307 	and.w	r3, r3, #7
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	89fb      	ldrh	r3, [r7, #14]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	89fa      	ldrh	r2, [r7, #14]
 8003e0a:	60da      	str	r2, [r3, #12]
 8003e0c:	e04e      	b.n	8003eac <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	77bb      	strb	r3, [r7, #30]
 8003e12:	e04b      	b.n	8003eac <UART_SetConfig+0x240>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e14:	7ffb      	ldrb	r3, [r7, #31]
 8003e16:	2b08      	cmp	r3, #8
 8003e18:	d827      	bhi.n	8003e6a <UART_SetConfig+0x1fe>
 8003e1a:	a201      	add	r2, pc, #4	; (adr r2, 8003e20 <UART_SetConfig+0x1b4>)
 8003e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e20:	08003e45 	.word	0x08003e45
 8003e24:	08003e4d 	.word	0x08003e4d
 8003e28:	08003e55 	.word	0x08003e55
 8003e2c:	08003e6b 	.word	0x08003e6b
 8003e30:	08003e5b 	.word	0x08003e5b
 8003e34:	08003e6b 	.word	0x08003e6b
 8003e38:	08003e6b 	.word	0x08003e6b
 8003e3c:	08003e6b 	.word	0x08003e6b
 8003e40:	08003e63 	.word	0x08003e63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e44:	f7ff f84e 	bl	8002ee4 <HAL_RCC_GetPCLK1Freq>
 8003e48:	61b8      	str	r0, [r7, #24]
        break;
 8003e4a:	e013      	b.n	8003e74 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e4c:	f7ff f86c 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 8003e50:	61b8      	str	r0, [r7, #24]
        break;
 8003e52:	e00f      	b.n	8003e74 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e54:	4b20      	ldr	r3, [pc, #128]	; (8003ed8 <UART_SetConfig+0x26c>)
 8003e56:	61bb      	str	r3, [r7, #24]
        break;
 8003e58:	e00c      	b.n	8003e74 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e5a:	f7fe ffcd 	bl	8002df8 <HAL_RCC_GetSysClockFreq>
 8003e5e:	61b8      	str	r0, [r7, #24]
        break;
 8003e60:	e008      	b.n	8003e74 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e66:	61bb      	str	r3, [r7, #24]
        break;
 8003e68:	e004      	b.n	8003e74 <UART_SetConfig+0x208>
      default:
        pclk = 0U;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	77bb      	strb	r3, [r7, #30]
        break;
 8003e72:	bf00      	nop
    }

    if (pclk != 0U)
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d018      	beq.n	8003eac <UART_SetConfig+0x240>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	085a      	lsrs	r2, r3, #1
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	441a      	add	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	2b0f      	cmp	r3, #15
 8003e94:	d908      	bls.n	8003ea8 <UART_SetConfig+0x23c>
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e9c:	d204      	bcs.n	8003ea8 <UART_SetConfig+0x23c>
      {
        huart->Instance->BRR = usartdiv;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	693a      	ldr	r2, [r7, #16]
 8003ea4:	60da      	str	r2, [r3, #12]
 8003ea6:	e001      	b.n	8003eac <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003eb8:	7fbb      	ldrb	r3, [r7, #30]
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3720      	adds	r7, #32
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	efff69f3 	.word	0xefff69f3
 8003ec8:	40013800 	.word	0x40013800
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	40004400 	.word	0x40004400
 8003ed4:	40004800 	.word	0x40004800
 8003ed8:	007a1200 	.word	0x007a1200

08003edc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00a      	beq.n	8003f06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6812      	ldr	r2, [r2, #0]
 8003ef8:	6852      	ldr	r2, [r2, #4]
 8003efa:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003f02:	430a      	orrs	r2, r1
 8003f04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00a      	beq.n	8003f28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	6812      	ldr	r2, [r2, #0]
 8003f1a:	6852      	ldr	r2, [r2, #4]
 8003f1c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003f24:	430a      	orrs	r2, r1
 8003f26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	f003 0304 	and.w	r3, r3, #4
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00a      	beq.n	8003f4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6812      	ldr	r2, [r2, #0]
 8003f3c:	6852      	ldr	r2, [r2, #4]
 8003f3e:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003f46:	430a      	orrs	r2, r1
 8003f48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00a      	beq.n	8003f6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6812      	ldr	r2, [r2, #0]
 8003f5e:	6852      	ldr	r2, [r2, #4]
 8003f60:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f70:	f003 0310 	and.w	r3, r3, #16
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00a      	beq.n	8003f8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	6812      	ldr	r2, [r2, #0]
 8003f80:	6892      	ldr	r2, [r2, #8]
 8003f82:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f92:	f003 0320 	and.w	r3, r3, #32
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00a      	beq.n	8003fb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	6812      	ldr	r2, [r2, #0]
 8003fa2:	6892      	ldr	r2, [r2, #8]
 8003fa4:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003fac:	430a      	orrs	r2, r1
 8003fae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d01a      	beq.n	8003ff2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6812      	ldr	r2, [r2, #0]
 8003fc4:	6852      	ldr	r2, [r2, #4]
 8003fc6:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fda:	d10a      	bne.n	8003ff2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6812      	ldr	r2, [r2, #0]
 8003fe4:	6852      	ldr	r2, [r2, #4]
 8003fe6:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6812      	ldr	r2, [r2, #0]
 8004006:	6852      	ldr	r2, [r2, #4]
 8004008:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004010:	430a      	orrs	r2, r1
 8004012:	605a      	str	r2, [r3, #4]
  }
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af02      	add	r7, sp, #8
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004030:	f7fc fd16 	bl	8000a60 <HAL_GetTick>
 8004034:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0308 	and.w	r3, r3, #8
 8004040:	2b08      	cmp	r3, #8
 8004042:	d10e      	bne.n	8004062 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004044:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 f82d 	bl	80040b2 <UART_WaitOnFlagUntilTimeout>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e023      	b.n	80040aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b04      	cmp	r3, #4
 800406e:	d10e      	bne.n	800408e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004070:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004074:	9300      	str	r3, [sp, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f817 	bl	80040b2 <UART_WaitOnFlagUntilTimeout>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d001      	beq.n	800408e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e00d      	b.n	80040aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2220      	movs	r2, #32
 8004092:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2220      	movs	r2, #32
 8004098:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b084      	sub	sp, #16
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	60f8      	str	r0, [r7, #12]
 80040ba:	60b9      	str	r1, [r7, #8]
 80040bc:	603b      	str	r3, [r7, #0]
 80040be:	4613      	mov	r3, r2
 80040c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040c2:	e05e      	b.n	8004182 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ca:	d05a      	beq.n	8004182 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040cc:	f7fc fcc8 	bl	8000a60 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	1ad2      	subs	r2, r2, r3
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d802      	bhi.n	80040e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d11b      	bne.n	800411a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	6812      	ldr	r2, [r2, #0]
 80040ea:	6812      	ldr	r2, [r2, #0]
 80040ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80040f0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	6812      	ldr	r2, [r2, #0]
 80040fa:	6892      	ldr	r2, [r2, #8]
 80040fc:	f022 0201 	bic.w	r2, r2, #1
 8004100:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2220      	movs	r2, #32
 8004106:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2220      	movs	r2, #32
 800410c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e043      	b.n	80041a2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0304 	and.w	r3, r3, #4
 8004124:	2b00      	cmp	r3, #0
 8004126:	d02c      	beq.n	8004182 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004132:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004136:	d124      	bne.n	8004182 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004140:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	6812      	ldr	r2, [r2, #0]
 800414a:	6812      	ldr	r2, [r2, #0]
 800414c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004150:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	6812      	ldr	r2, [r2, #0]
 800415a:	6892      	ldr	r2, [r2, #8]
 800415c:	f022 0201 	bic.w	r2, r2, #1
 8004160:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2220      	movs	r2, #32
 8004166:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2220      	movs	r2, #32
 800416c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2220      	movs	r2, #32
 8004172:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e00f      	b.n	80041a2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	69da      	ldr	r2, [r3, #28]
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	401a      	ands	r2, r3
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	429a      	cmp	r2, r3
 8004190:	bf0c      	ite	eq
 8004192:	2301      	moveq	r3, #1
 8004194:	2300      	movne	r3, #0
 8004196:	b2db      	uxtb	r3, r3
 8004198:	461a      	mov	r2, r3
 800419a:	79fb      	ldrb	r3, [r7, #7]
 800419c:	429a      	cmp	r2, r3
 800419e:	d091      	beq.n	80040c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b086      	sub	sp, #24
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	60f8      	str	r0, [r7, #12]
 80041b2:	60b9      	str	r1, [r7, #8]
 80041b4:	607a      	str	r2, [r7, #4]
 80041b6:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e056      	b.n	8004270 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f001 fb6e 	bl	80058b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2224      	movs	r2, #36	; 0x24
 80041dc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	6812      	ldr	r2, [r2, #0]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	f022 0201 	bic.w	r2, r2, #1
 80041ec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f7ff fd3c 	bl	8003c6c <UART_SetConfig>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d101      	bne.n	80041fe <HAL_RS485Ex_Init+0x54>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e038      	b.n	8004270 <HAL_RS485Ex_Init+0xc6>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	2b00      	cmp	r3, #0
 8004204:	d002      	beq.n	800420c <HAL_RS485Ex_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f7ff fe68 	bl	8003edc <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	6812      	ldr	r2, [r2, #0]
 8004214:	6892      	ldr	r2, [r2, #8]
 8004216:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800421a:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	6812      	ldr	r2, [r2, #0]
 8004224:	6892      	ldr	r2, [r2, #8]
 8004226:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800422a:	68ba      	ldr	r2, [r7, #8]
 800422c:	430a      	orrs	r2, r1
 800422e:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	055b      	lsls	r3, r3, #21
 8004234:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	041b      	lsls	r3, r3, #16
 800423a:	697a      	ldr	r2, [r7, #20]
 800423c:	4313      	orrs	r3, r2
 800423e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 800424e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004252:	6979      	ldr	r1, [r7, #20]
 8004254:	430b      	orrs	r3, r1
 8004256:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	6812      	ldr	r2, [r2, #0]
 8004260:	6812      	ldr	r2, [r2, #0]
 8004262:	f042 0201 	orr.w	r2, r2, #1
 8004266:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f7ff fed9 	bl	8004020 <UART_CheckIdleState>
 800426e:	4603      	mov	r3, r0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3718      	adds	r7, #24
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <__NVIC_EnableIRQ>:
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004286:	2b00      	cmp	r3, #0
 8004288:	db0b      	blt.n	80042a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800428a:	4909      	ldr	r1, [pc, #36]	; (80042b0 <__NVIC_EnableIRQ+0x38>)
 800428c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004290:	095b      	lsrs	r3, r3, #5
 8004292:	79fa      	ldrb	r2, [r7, #7]
 8004294:	f002 021f 	and.w	r2, r2, #31
 8004298:	2001      	movs	r0, #1
 800429a:	fa00 f202 	lsl.w	r2, r0, r2
 800429e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80042a2:	bf00      	nop
 80042a4:	370c      	adds	r7, #12
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	e000e100 	.word	0xe000e100

080042b4 <Takt>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Takt(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
	LCM_OUT0 &= ~LCM_E;
 80042b8:	4a0e      	ldr	r2, [pc, #56]	; (80042f4 <Takt+0x40>)
 80042ba:	4b0e      	ldr	r3, [pc, #56]	; (80042f4 <Takt+0x40>)
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	f023 0304 	bic.w	r3, r3, #4
 80042c2:	6153      	str	r3, [r2, #20]
	HAL_Delay(10);
 80042c4:	200a      	movs	r0, #10
 80042c6:	f7fc fbd7 	bl	8000a78 <HAL_Delay>
	LCM_OUT0 |= LCM_E;
 80042ca:	4a0a      	ldr	r2, [pc, #40]	; (80042f4 <Takt+0x40>)
 80042cc:	4b09      	ldr	r3, [pc, #36]	; (80042f4 <Takt+0x40>)
 80042ce:	695b      	ldr	r3, [r3, #20]
 80042d0:	f043 0304 	orr.w	r3, r3, #4
 80042d4:	6153      	str	r3, [r2, #20]
	HAL_Delay(10);
 80042d6:	200a      	movs	r0, #10
 80042d8:	f7fc fbce 	bl	8000a78 <HAL_Delay>
	LCM_OUT0 &= (~LCM_E);
 80042dc:	4a05      	ldr	r2, [pc, #20]	; (80042f4 <Takt+0x40>)
 80042de:	4b05      	ldr	r3, [pc, #20]	; (80042f4 <Takt+0x40>)
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	f023 0304 	bic.w	r3, r3, #4
 80042e6:	6153      	str	r3, [r2, #20]
	HAL_Delay(45);
 80042e8:	202d      	movs	r0, #45	; 0x2d
 80042ea:	f7fc fbc5 	bl	8000a78 <HAL_Delay>
}
 80042ee:	bf00      	nop
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	48000800 	.word	0x48000800

080042f8 <Write_DC>:
//------------------------------------------------------------------------------
void Write_DC(char data, int rs) //    
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	4603      	mov	r3, r0
 8004300:	6039      	str	r1, [r7, #0]
 8004302:	71fb      	strb	r3, [r7, #7]
	if(rs==1) {
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d103      	bne.n	8004312 <Write_DC+0x1a>
		LCM_OUT0=LCM_RS;
 800430a:	4b09      	ldr	r3, [pc, #36]	; (8004330 <Write_DC+0x38>)
 800430c:	2201      	movs	r2, #1
 800430e:	615a      	str	r2, [r3, #20]
 8004310:	e005      	b.n	800431e <Write_DC+0x26>
	}
	else {
		LCM_OUT0 &= ~LCM_RS;
 8004312:	4a07      	ldr	r2, [pc, #28]	; (8004330 <Write_DC+0x38>)
 8004314:	4b06      	ldr	r3, [pc, #24]	; (8004330 <Write_DC+0x38>)
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	f023 0301 	bic.w	r3, r3, #1
 800431c:	6153      	str	r3, [r2, #20]
	}

	LCM_OUT1 = data;
 800431e:	4a05      	ldr	r2, [pc, #20]	; (8004334 <Write_DC+0x3c>)
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	6153      	str	r3, [r2, #20]
	Takt();
 8004324:	f7ff ffc6 	bl	80042b4 <Takt>
}
 8004328:	bf00      	nop
 800432a:	3708      	adds	r7, #8
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	48000800 	.word	0x48000800
 8004334:	48000400 	.word	0x48000400

08004338 <Cursor>:
//-----------------------------------------------
void Cursor (char col, int str)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	4603      	mov	r3, r0
 8004340:	6039      	str	r1, [r7, #0]
 8004342:	71fb      	strb	r3, [r7, #7]

	if (str ==1) {
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d112      	bne.n	8004370 <Cursor+0x38>
	addInd=0x80|col;
 800434a:	79fb      	ldrb	r3, [r7, #7]
 800434c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004350:	b2da      	uxtb	r2, r3
 8004352:	4b12      	ldr	r3, [pc, #72]	; (800439c <Cursor+0x64>)
 8004354:	701a      	strb	r2, [r3, #0]
	LCM_OUT0 &= ~LCM_RS;
 8004356:	4a12      	ldr	r2, [pc, #72]	; (80043a0 <Cursor+0x68>)
 8004358:	4b11      	ldr	r3, [pc, #68]	; (80043a0 <Cursor+0x68>)
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	f023 0301 	bic.w	r3, r3, #1
 8004360:	6153      	str	r3, [r2, #20]
	LCM_OUT1 = addInd;
 8004362:	4b10      	ldr	r3, [pc, #64]	; (80043a4 <Cursor+0x6c>)
 8004364:	4a0d      	ldr	r2, [pc, #52]	; (800439c <Cursor+0x64>)
 8004366:	7812      	ldrb	r2, [r2, #0]
 8004368:	615a      	str	r2, [r3, #20]
	Takt();
 800436a:	f7ff ffa3 	bl	80042b4 <Takt>
		LCM_OUT0 &= ~LCM_RS;
		LCM_OUT1 = addInd;
		Takt();
	}

}
 800436e:	e011      	b.n	8004394 <Cursor+0x5c>
		addInd=0x80|0x40|col;
 8004370:	79fb      	ldrb	r3, [r7, #7]
 8004372:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8004376:	b2da      	uxtb	r2, r3
 8004378:	4b08      	ldr	r3, [pc, #32]	; (800439c <Cursor+0x64>)
 800437a:	701a      	strb	r2, [r3, #0]
		LCM_OUT0 &= ~LCM_RS;
 800437c:	4a08      	ldr	r2, [pc, #32]	; (80043a0 <Cursor+0x68>)
 800437e:	4b08      	ldr	r3, [pc, #32]	; (80043a0 <Cursor+0x68>)
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	f023 0301 	bic.w	r3, r3, #1
 8004386:	6153      	str	r3, [r2, #20]
		LCM_OUT1 = addInd;
 8004388:	4b06      	ldr	r3, [pc, #24]	; (80043a4 <Cursor+0x6c>)
 800438a:	4a04      	ldr	r2, [pc, #16]	; (800439c <Cursor+0x64>)
 800438c:	7812      	ldrb	r2, [r2, #0]
 800438e:	615a      	str	r2, [r3, #20]
		Takt();
 8004390:	f7ff ff90 	bl	80042b4 <Takt>
}
 8004394:	bf00      	nop
 8004396:	3708      	adds	r7, #8
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000290 	.word	0x20000290
 80043a0:	48000800 	.word	0x48000800
 80043a4:	48000400 	.word	0x48000400

080043a8 <InitializeLCD>:
//-----------------------------------------
void InitializeLCD(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
    LCM_OUT1 &= ~(LCM_MASK);
 80043ac:	4a19      	ldr	r2, [pc, #100]	; (8004414 <InitializeLCD+0x6c>)
 80043ae:	4b19      	ldr	r3, [pc, #100]	; (8004414 <InitializeLCD+0x6c>)
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043b6:	6153      	str	r3, [r2, #20]
    HAL_Delay(100);
 80043b8:	2064      	movs	r0, #100	; 0x64
 80043ba:	f7fc fb5d 	bl	8000a78 <HAL_Delay>
    LCM_OUT0 &= ~LCM_RS;
 80043be:	4a16      	ldr	r2, [pc, #88]	; (8004418 <InitializeLCD+0x70>)
 80043c0:	4b15      	ldr	r3, [pc, #84]	; (8004418 <InitializeLCD+0x70>)
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	f023 0301 	bic.w	r3, r3, #1
 80043c8:	6153      	str	r3, [r2, #20]
    LCM_OUT0 &= ~LCM_RW;
 80043ca:	4a13      	ldr	r2, [pc, #76]	; (8004418 <InitializeLCD+0x70>)
 80043cc:	4b12      	ldr	r3, [pc, #72]	; (8004418 <InitializeLCD+0x70>)
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	f023 0302 	bic.w	r3, r3, #2
 80043d4:	6153      	str	r3, [r2, #20]
    LCM_OUT0 &= ~LCM_E;
 80043d6:	4a10      	ldr	r2, [pc, #64]	; (8004418 <InitializeLCD+0x70>)
 80043d8:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <InitializeLCD+0x70>)
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	f023 0304 	bic.w	r3, r3, #4
 80043e0:	6153      	str	r3, [r2, #20]

    Takt();
 80043e2:	f7ff ff67 	bl	80042b4 <Takt>
    Write_DC(0x3C, 0);
 80043e6:	2100      	movs	r1, #0
 80043e8:	203c      	movs	r0, #60	; 0x3c
 80043ea:	f7ff ff85 	bl	80042f8 <Write_DC>
    Write_DC(0x3C, 0);
 80043ee:	2100      	movs	r1, #0
 80043f0:	203c      	movs	r0, #60	; 0x3c
 80043f2:	f7ff ff81 	bl	80042f8 <Write_DC>
    Write_DC(0x0E, 0);
 80043f6:	2100      	movs	r1, #0
 80043f8:	200e      	movs	r0, #14
 80043fa:	f7ff ff7d 	bl	80042f8 <Write_DC>
    Write_DC(0x01, 0);
 80043fe:	2100      	movs	r1, #0
 8004400:	2001      	movs	r0, #1
 8004402:	f7ff ff79 	bl	80042f8 <Write_DC>
    Write_DC(0x06, 0);
 8004406:	2100      	movs	r1, #0
 8004408:	2006      	movs	r0, #6
 800440a:	f7ff ff75 	bl	80042f8 <Write_DC>
}
 800440e:	bf00      	nop
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	48000400 	.word	0x48000400
 8004418:	48000800 	.word	0x48000800

0800441c <Dsp1>:
//------------------------------
void Dsp1(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
	  Write_DC(0x01, 0);
 8004420:	2100      	movs	r1, #0
 8004422:	2001      	movs	r0, #1
 8004424:	f7ff ff68 	bl	80042f8 <Write_DC>
	  Cursor (0x01, 1);
 8004428:	2101      	movs	r1, #1
 800442a:	2001      	movs	r0, #1
 800442c:	f7ff ff84 	bl	8004338 <Cursor>
	    Write_DC(0xA8, 1);//
 8004430:	2101      	movs	r1, #1
 8004432:	20a8      	movs	r0, #168	; 0xa8
 8004434:	f7ff ff60 	bl	80042f8 <Write_DC>
	    Write_DC(0x70, 1);//
 8004438:	2101      	movs	r1, #1
 800443a:	2070      	movs	r0, #112	; 0x70
 800443c:	f7ff ff5c 	bl	80042f8 <Write_DC>
	    Write_DC(0x6F, 1);//
 8004440:	2101      	movs	r1, #1
 8004442:	206f      	movs	r0, #111	; 0x6f
 8004444:	f7ff ff58 	bl	80042f8 <Write_DC>
	    Write_DC(0xB4, 1);//
 8004448:	2101      	movs	r1, #1
 800444a:	20b4      	movs	r0, #180	; 0xb4
 800444c:	f7ff ff54 	bl	80042f8 <Write_DC>
	    Write_DC(0x20, 1);//
 8004450:	2101      	movs	r1, #1
 8004452:	2020      	movs	r0, #32
 8004454:	f7ff ff50 	bl	80042f8 <Write_DC>
	    Write_DC(0x4E, 1);//N
 8004458:	2101      	movs	r1, #1
 800445a:	204e      	movs	r0, #78	; 0x4e
 800445c:	f7ff ff4c 	bl	80042f8 <Write_DC>
	    if (N==0)
 8004460:	4b15      	ldr	r3, [pc, #84]	; (80044b8 <Dsp1+0x9c>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d104      	bne.n	8004472 <Dsp1+0x56>
	    {
	    Write_DC(0x31, 1); //   1 
 8004468:	2101      	movs	r1, #1
 800446a:	2031      	movs	r0, #49	; 0x31
 800446c:	f7ff ff44 	bl	80042f8 <Write_DC>
 8004470:	e003      	b.n	800447a <Dsp1+0x5e>
	    }
	    else
	    {
	    	 Write_DC(0x32, 1); //   2 
 8004472:	2101      	movs	r1, #1
 8004474:	2032      	movs	r0, #50	; 0x32
 8004476:	f7ff ff3f 	bl	80042f8 <Write_DC>
	    }

	  Cursor (0x01, 2);
 800447a:	2102      	movs	r1, #2
 800447c:	2001      	movs	r0, #1
 800447e:	f7ff ff5b 	bl	8004338 <Cursor>
	  Write_DC(0x54, 1);//
 8004482:	2101      	movs	r1, #1
 8004484:	2054      	movs	r0, #84	; 0x54
 8004486:	f7ff ff37 	bl	80042f8 <Write_DC>
	  Write_DC(0xBD, 1);//
 800448a:	2101      	movs	r1, #1
 800448c:	20bd      	movs	r0, #189	; 0xbd
 800448e:	f7ff ff33 	bl	80042f8 <Write_DC>
	  Write_DC(0x3D, 1);//=
 8004492:	2101      	movs	r1, #1
 8004494:	203d      	movs	r0, #61	; 0x3d
 8004496:	f7ff ff2f 	bl	80042f8 <Write_DC>
	  Write_DC(0x30, 1);//0
 800449a:	2101      	movs	r1, #1
 800449c:	2030      	movs	r0, #48	; 0x30
 800449e:	f7ff ff2b 	bl	80042f8 <Write_DC>
	  Write_DC(0x30, 1);//0
 80044a2:	2101      	movs	r1, #1
 80044a4:	2030      	movs	r0, #48	; 0x30
 80044a6:	f7ff ff27 	bl	80042f8 <Write_DC>
	  Write_DC(0x30, 1);//0
 80044aa:	2101      	movs	r1, #1
 80044ac:	2030      	movs	r0, #48	; 0x30
 80044ae:	f7ff ff23 	bl	80042f8 <Write_DC>
}
 80044b2:	bf00      	nop
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	20000050 	.word	0x20000050

080044bc <Dsp2>:
//----------------------------------------------------
void Dsp2(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
	  Write_DC(0x01, 0);
 80044c0:	2100      	movs	r1, #0
 80044c2:	2001      	movs	r0, #1
 80044c4:	f7ff ff18 	bl	80042f8 <Write_DC>
	  Cursor (0x01, 1);
 80044c8:	2101      	movs	r1, #1
 80044ca:	2001      	movs	r0, #1
 80044cc:	f7ff ff34 	bl	8004338 <Cursor>
	  Write_DC(0x74, 1);//t
 80044d0:	2101      	movs	r1, #1
 80044d2:	2074      	movs	r0, #116	; 0x74
 80044d4:	f7ff ff10 	bl	80042f8 <Write_DC>
	  Write_DC(0xBD, 1);//
 80044d8:	2101      	movs	r1, #1
 80044da:	20bd      	movs	r0, #189	; 0xbd
 80044dc:	f7ff ff0c 	bl	80042f8 <Write_DC>
	  Write_DC(0x3D, 1);//=
 80044e0:	2101      	movs	r1, #1
 80044e2:	203d      	movs	r0, #61	; 0x3d
 80044e4:	f7ff ff08 	bl	80042f8 <Write_DC>
	  Write_DC(0x30, 1);//0
 80044e8:	2101      	movs	r1, #1
 80044ea:	2030      	movs	r0, #48	; 0x30
 80044ec:	f7ff ff04 	bl	80042f8 <Write_DC>
	  Write_DC(0x30, 1);//0
 80044f0:	2101      	movs	r1, #1
 80044f2:	2030      	movs	r0, #48	; 0x30
 80044f4:	f7ff ff00 	bl	80042f8 <Write_DC>
	  Write_DC(0x30, 1);//0
 80044f8:	2101      	movs	r1, #1
 80044fa:	2030      	movs	r0, #48	; 0x30
 80044fc:	f7ff fefc 	bl	80042f8 <Write_DC>


	  Cursor (0x01, 2);
 8004500:	2102      	movs	r1, #2
 8004502:	2001      	movs	r0, #1
 8004504:	f7ff ff18 	bl	8004338 <Cursor>
	  Write_DC(0x74, 1);//t
 8004508:	2101      	movs	r1, #1
 800450a:	2074      	movs	r0, #116	; 0x74
 800450c:	f7ff fef4 	bl	80042f8 <Write_DC>
	  Write_DC(0x79, 1);//
 8004510:	2101      	movs	r1, #1
 8004512:	2079      	movs	r0, #121	; 0x79
 8004514:	f7ff fef0 	bl	80042f8 <Write_DC>
	  Write_DC(0x3D, 1);//=
 8004518:	2101      	movs	r1, #1
 800451a:	203d      	movs	r0, #61	; 0x3d
 800451c:	f7ff feec 	bl	80042f8 <Write_DC>
	  Write_DC(0x30, 1);//0
 8004520:	2101      	movs	r1, #1
 8004522:	2030      	movs	r0, #48	; 0x30
 8004524:	f7ff fee8 	bl	80042f8 <Write_DC>
	  Write_DC(0x30, 1);//0
 8004528:	2101      	movs	r1, #1
 800452a:	2030      	movs	r0, #48	; 0x30
 800452c:	f7ff fee4 	bl	80042f8 <Write_DC>
	  Write_DC(0x30, 1);//0
 8004530:	2101      	movs	r1, #1
 8004532:	2030      	movs	r0, #48	; 0x30
 8004534:	f7ff fee0 	bl	80042f8 <Write_DC>
}
 8004538:	bf00      	nop
 800453a:	bd80      	pop	{r7, pc}

0800453c <ChVal>:
//--------------------------     
void ChVal (void)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
	int tn1=1;
 8004542:	2301      	movs	r3, #1
 8004544:	60fb      	str	r3, [r7, #12]
	int tn2=0;
 8004546:	2300      	movs	r3, #0
 8004548:	60bb      	str	r3, [r7, #8]
	int tn3=0;
 800454a:	2300      	movs	r3, #0
 800454c:	607b      	str	r3, [r7, #4]
	char tN1=0;
 800454e:	2300      	movs	r3, #0
 8004550:	70bb      	strb	r3, [r7, #2]
	char tN2=0;
 8004552:	2300      	movs	r3, #0
 8004554:	707b      	strb	r3, [r7, #1]
	char tN3=0;
 8004556:	2300      	movs	r3, #0
 8004558:	703b      	strb	r3, [r7, #0]
	char x=0;
 800455a:	2300      	movs	r3, #0
 800455c:	70fb      	strb	r3, [r7, #3]
while(flVal==1)
 800455e:	e0a9      	b.n	80046b4 <ChVal+0x178>
	{
       if(str==2){x=(0x40);}
 8004560:	4b60      	ldr	r3, [pc, #384]	; (80046e4 <ChVal+0x1a8>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b02      	cmp	r3, #2
 8004566:	d102      	bne.n	800456e <ChVal+0x32>
 8004568:	2340      	movs	r3, #64	; 0x40
 800456a:	70fb      	strb	r3, [r7, #3]
 800456c:	e001      	b.n	8004572 <ChVal+0x36>
       else {x=(0x00);}
 800456e:	2300      	movs	r3, #0
 8004570:	70fb      	strb	r3, [r7, #3]
		if(addInd==(0x80|x|0x06))
 8004572:	78fb      	ldrb	r3, [r7, #3]
 8004574:	f063 0379 	orn	r3, r3, #121	; 0x79
 8004578:	b2da      	uxtb	r2, r3
 800457a:	4b5b      	ldr	r3, [pc, #364]	; (80046e8 <ChVal+0x1ac>)
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	429a      	cmp	r2, r3
 8004580:	d17e      	bne.n	8004680 <ChVal+0x144>
			{
			if((GPIOC->IDR & GPIO_PIN_12)==0)//   9
 8004582:	4b5a      	ldr	r3, [pc, #360]	; (80046ec <ChVal+0x1b0>)
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d102      	bne.n	8004594 <ChVal+0x58>
			{
			  a6=1;  //   
 800458e:	4b58      	ldr	r3, [pc, #352]	; (80046f0 <ChVal+0x1b4>)
 8004590:	2201      	movs	r2, #1
 8004592:	601a      	str	r2, [r3, #0]
			}
				if(tim6_flag & a6) //     6   
 8004594:	4b57      	ldr	r3, [pc, #348]	; (80046f4 <ChVal+0x1b8>)
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	461a      	mov	r2, r3
 800459a:	4b55      	ldr	r3, [pc, #340]	; (80046f0 <ChVal+0x1b4>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4013      	ands	r3, r2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d06d      	beq.n	8004680 <ChVal+0x144>
				{
				tim6_flag = 0;
 80045a4:	4b53      	ldr	r3, [pc, #332]	; (80046f4 <ChVal+0x1b8>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	701a      	strb	r2, [r3, #0]
				a6=0;
 80045aa:	4b51      	ldr	r3, [pc, #324]	; (80046f0 <ChVal+0x1b4>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]

				if(tn1<=9)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2b09      	cmp	r3, #9
 80045b4:	dc14      	bgt.n	80045e0 <ChVal+0xa4>
					{

					tN1=0x30|tn1;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	b25b      	sxtb	r3, r3
 80045ba:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80045be:	b25b      	sxtb	r3, r3
 80045c0:	70bb      	strb	r3, [r7, #2]
					Write_DC(tN1, 1);//  
 80045c2:	78bb      	ldrb	r3, [r7, #2]
 80045c4:	2101      	movs	r1, #1
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7ff fe96 	bl	80042f8 <Write_DC>
					tn1=tn1+1;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	3301      	adds	r3, #1
 80045d0:	60fb      	str	r3, [r7, #12]
					Cursor (0x06, str);
 80045d2:	4b44      	ldr	r3, [pc, #272]	; (80046e4 <ChVal+0x1a8>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4619      	mov	r1, r3
 80045d8:	2006      	movs	r0, #6
 80045da:	f7ff fead 	bl	8004338 <Cursor>
 80045de:	e04f      	b.n	8004680 <ChVal+0x144>
					}
				else
					{
					tn1=1;
 80045e0:	2301      	movs	r3, #1
 80045e2:	60fb      	str	r3, [r7, #12]
					Write_DC(0x30, 1);
 80045e4:	2101      	movs	r1, #1
 80045e6:	2030      	movs	r0, #48	; 0x30
 80045e8:	f7ff fe86 	bl	80042f8 <Write_DC>
					tn2=tn2+1;
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	3301      	adds	r3, #1
 80045f0:	60bb      	str	r3, [r7, #8]
					if(tn2<=9)
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	2b09      	cmp	r3, #9
 80045f6:	dc17      	bgt.n	8004628 <ChVal+0xec>
						{
						tN2=0x30|tn2;
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	b25b      	sxtb	r3, r3
 80045fc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004600:	b25b      	sxtb	r3, r3
 8004602:	707b      	strb	r3, [r7, #1]
						Cursor (0x05, str);
 8004604:	4b37      	ldr	r3, [pc, #220]	; (80046e4 <ChVal+0x1a8>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4619      	mov	r1, r3
 800460a:	2005      	movs	r0, #5
 800460c:	f7ff fe94 	bl	8004338 <Cursor>
						Write_DC(tN2, 1);//  
 8004610:	787b      	ldrb	r3, [r7, #1]
 8004612:	2101      	movs	r1, #1
 8004614:	4618      	mov	r0, r3
 8004616:	f7ff fe6f 	bl	80042f8 <Write_DC>
						Cursor (0x06, str);
 800461a:	4b32      	ldr	r3, [pc, #200]	; (80046e4 <ChVal+0x1a8>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4619      	mov	r1, r3
 8004620:	2006      	movs	r0, #6
 8004622:	f7ff fe89 	bl	8004338 <Cursor>
 8004626:	e02b      	b.n	8004680 <ChVal+0x144>
						}
					else
						{
						tn2=0;
 8004628:	2300      	movs	r3, #0
 800462a:	60bb      	str	r3, [r7, #8]
						Cursor (0x05, str);
 800462c:	4b2d      	ldr	r3, [pc, #180]	; (80046e4 <ChVal+0x1a8>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4619      	mov	r1, r3
 8004632:	2005      	movs	r0, #5
 8004634:	f7ff fe80 	bl	8004338 <Cursor>
						Write_DC(0x30, 1);
 8004638:	2101      	movs	r1, #1
 800463a:	2030      	movs	r0, #48	; 0x30
 800463c:	f7ff fe5c 	bl	80042f8 <Write_DC>
						tn3=tn3+1;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3301      	adds	r3, #1
 8004644:	607b      	str	r3, [r7, #4]
						if(tn3<=9)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b09      	cmp	r3, #9
 800464a:	dc17      	bgt.n	800467c <ChVal+0x140>
							{

							tN3=0x30|tn3;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	b25b      	sxtb	r3, r3
 8004650:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004654:	b25b      	sxtb	r3, r3
 8004656:	703b      	strb	r3, [r7, #0]
							Cursor (0x04, str);
 8004658:	4b22      	ldr	r3, [pc, #136]	; (80046e4 <ChVal+0x1a8>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4619      	mov	r1, r3
 800465e:	2004      	movs	r0, #4
 8004660:	f7ff fe6a 	bl	8004338 <Cursor>
							Write_DC(tN3, 1);//  
 8004664:	783b      	ldrb	r3, [r7, #0]
 8004666:	2101      	movs	r1, #1
 8004668:	4618      	mov	r0, r3
 800466a:	f7ff fe45 	bl	80042f8 <Write_DC>

							Cursor (0x06, str);
 800466e:	4b1d      	ldr	r3, [pc, #116]	; (80046e4 <ChVal+0x1a8>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4619      	mov	r1, r3
 8004674:	2006      	movs	r0, #6
 8004676:	f7ff fe5f 	bl	8004338 <Cursor>
 800467a:	e001      	b.n	8004680 <ChVal+0x144>
							}
							else
							{
								tn3=0;
 800467c:	2300      	movs	r3, #0
 800467e:	607b      	str	r3, [r7, #4]
					}


				}
			}
		if((GPIOC->IDR & GPIO_PIN_10)==0) //    10
 8004680:	4b1a      	ldr	r3, [pc, #104]	; (80046ec <ChVal+0x1b0>)
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004688:	2b00      	cmp	r3, #0
 800468a:	d102      	bne.n	8004692 <ChVal+0x156>
		{
		  a6=1;
 800468c:	4b18      	ldr	r3, [pc, #96]	; (80046f0 <ChVal+0x1b4>)
 800468e:	2201      	movs	r2, #1
 8004690:	601a      	str	r2, [r3, #0]
		}
		if(tim6_flag & a6) //     6 300    
 8004692:	4b18      	ldr	r3, [pc, #96]	; (80046f4 <ChVal+0x1b8>)
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	461a      	mov	r2, r3
 8004698:	4b15      	ldr	r3, [pc, #84]	; (80046f0 <ChVal+0x1b4>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4013      	ands	r3, r2
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d008      	beq.n	80046b4 <ChVal+0x178>

		{
			tim6_flag = 0;
 80046a2:	4b14      	ldr	r3, [pc, #80]	; (80046f4 <ChVal+0x1b8>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	701a      	strb	r2, [r3, #0]
			a6=0;
 80046a8:	4b11      	ldr	r3, [pc, #68]	; (80046f0 <ChVal+0x1b4>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	601a      	str	r2, [r3, #0]
			flVal=0;
 80046ae:	4b12      	ldr	r3, [pc, #72]	; (80046f8 <ChVal+0x1bc>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	601a      	str	r2, [r3, #0]
while(flVal==1)
 80046b4:	4b10      	ldr	r3, [pc, #64]	; (80046f8 <ChVal+0x1bc>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	f43f af51 	beq.w	8004560 <ChVal+0x24>
		}
		}
		tn=100*tn3+10*tn2+tn1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2264      	movs	r2, #100	; 0x64
 80046c2:	fb02 f103 	mul.w	r1, r2, r3
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	4613      	mov	r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	18ca      	adds	r2, r1, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	4413      	add	r3, r2
 80046d6:	4a09      	ldr	r2, [pc, #36]	; (80046fc <ChVal+0x1c0>)
 80046d8:	6013      	str	r3, [r2, #0]
	}
 80046da:	bf00      	nop
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	2000029c 	.word	0x2000029c
 80046e8:	20000290 	.word	0x20000290
 80046ec:	48000800 	.word	0x48000800
 80046f0:	2000003c 	.word	0x2000003c
 80046f4:	20000038 	.word	0x20000038
 80046f8:	20000234 	.word	0x20000234
 80046fc:	20000028 	.word	0x20000028

08004700 <ValLCD>:
//------------------------------
void ValLCD (int n) //      
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
	  switch (n) {
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2b09      	cmp	r3, #9
 800470c:	d83e      	bhi.n	800478c <ValLCD+0x8c>
 800470e:	a201      	add	r2, pc, #4	; (adr r2, 8004714 <ValLCD+0x14>)
 8004710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004714:	0800473d 	.word	0x0800473d
 8004718:	08004745 	.word	0x08004745
 800471c:	0800474d 	.word	0x0800474d
 8004720:	08004755 	.word	0x08004755
 8004724:	0800475d 	.word	0x0800475d
 8004728:	08004765 	.word	0x08004765
 800472c:	0800476d 	.word	0x0800476d
 8004730:	08004775 	.word	0x08004775
 8004734:	0800477d 	.word	0x0800477d
 8004738:	08004785 	.word	0x08004785
	      case 0:
	          data=(0x30);
 800473c:	4b19      	ldr	r3, [pc, #100]	; (80047a4 <ValLCD+0xa4>)
 800473e:	2230      	movs	r2, #48	; 0x30
 8004740:	701a      	strb	r2, [r3, #0]
	          break;
 8004742:	e023      	b.n	800478c <ValLCD+0x8c>
	      case 1:
	    	  data=(0x31);
 8004744:	4b17      	ldr	r3, [pc, #92]	; (80047a4 <ValLCD+0xa4>)
 8004746:	2231      	movs	r2, #49	; 0x31
 8004748:	701a      	strb	r2, [r3, #0]
	    	  break;
 800474a:	e01f      	b.n	800478c <ValLCD+0x8c>
	      case 2:
	      	  data=(0x32);
 800474c:	4b15      	ldr	r3, [pc, #84]	; (80047a4 <ValLCD+0xa4>)
 800474e:	2232      	movs	r2, #50	; 0x32
 8004750:	701a      	strb	r2, [r3, #0]
	      	 break;
 8004752:	e01b      	b.n	800478c <ValLCD+0x8c>
	      case 3:
	      	  data=(0x33);
 8004754:	4b13      	ldr	r3, [pc, #76]	; (80047a4 <ValLCD+0xa4>)
 8004756:	2233      	movs	r2, #51	; 0x33
 8004758:	701a      	strb	r2, [r3, #0]
	      	 break;
 800475a:	e017      	b.n	800478c <ValLCD+0x8c>
	      case 4:
	      	  data=(0x34);
 800475c:	4b11      	ldr	r3, [pc, #68]	; (80047a4 <ValLCD+0xa4>)
 800475e:	2234      	movs	r2, #52	; 0x34
 8004760:	701a      	strb	r2, [r3, #0]
	      	 break;
 8004762:	e013      	b.n	800478c <ValLCD+0x8c>
	      case 5:
	      	  data=(0x35);
 8004764:	4b0f      	ldr	r3, [pc, #60]	; (80047a4 <ValLCD+0xa4>)
 8004766:	2235      	movs	r2, #53	; 0x35
 8004768:	701a      	strb	r2, [r3, #0]
	      	 break;
 800476a:	e00f      	b.n	800478c <ValLCD+0x8c>
	      case 6:
	      	  data=(0x36);
 800476c:	4b0d      	ldr	r3, [pc, #52]	; (80047a4 <ValLCD+0xa4>)
 800476e:	2236      	movs	r2, #54	; 0x36
 8004770:	701a      	strb	r2, [r3, #0]
	      	 break;
 8004772:	e00b      	b.n	800478c <ValLCD+0x8c>
	      case 7:
	      	  data=(0x37);
 8004774:	4b0b      	ldr	r3, [pc, #44]	; (80047a4 <ValLCD+0xa4>)
 8004776:	2237      	movs	r2, #55	; 0x37
 8004778:	701a      	strb	r2, [r3, #0]
	      	 break;
 800477a:	e007      	b.n	800478c <ValLCD+0x8c>
	      case 8:
	      	  data=(0x38);
 800477c:	4b09      	ldr	r3, [pc, #36]	; (80047a4 <ValLCD+0xa4>)
 800477e:	2238      	movs	r2, #56	; 0x38
 8004780:	701a      	strb	r2, [r3, #0]
	      	 break;
 8004782:	e003      	b.n	800478c <ValLCD+0x8c>
	      case 9:
	      	  data=(0x39);
 8004784:	4b07      	ldr	r3, [pc, #28]	; (80047a4 <ValLCD+0xa4>)
 8004786:	2239      	movs	r2, #57	; 0x39
 8004788:	701a      	strb	r2, [r3, #0]
	      	 break;
 800478a:	bf00      	nop
	  }
	 Write_DC(data, rs);
 800478c:	4b05      	ldr	r3, [pc, #20]	; (80047a4 <ValLCD+0xa4>)
 800478e:	781a      	ldrb	r2, [r3, #0]
 8004790:	4b05      	ldr	r3, [pc, #20]	; (80047a8 <ValLCD+0xa8>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4619      	mov	r1, r3
 8004796:	4610      	mov	r0, r2
 8004798:	f7ff fdae 	bl	80042f8 <Write_DC>
}
 800479c:	bf00      	nop
 800479e:	3708      	adds	r7, #8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	20000239 	.word	0x20000239
 80047a8:	20000190 	.word	0x20000190
 80047ac:	00000000 	.word	0x00000000

080047b0 <AcdReadLcd>:
//----------------------------
void AcdReadLcd (int str)
{
 80047b0:	b590      	push	{r4, r7, lr}
 80047b2:	b087      	sub	sp, #28
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
	ADC1->CR |=  ADC_CR_ADSTART;  //  
 80047b8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80047bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f043 0304 	orr.w	r3, r3, #4
 80047c6:	6093      	str	r3, [r2, #8]

		  while((ADC1->CR &=ADC_ISR_EOC)==0) {} 	//      
 80047c8:	bf00      	nop
 80047ca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80047ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f003 0304 	and.w	r3, r3, #4
 80047d8:	6093      	str	r3, [r2, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d0f5      	beq.n	80047ca <AcdReadLcd+0x1a>
		  valADC=ADC1->DR;							//      
 80047de:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80047e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e4:	461a      	mov	r2, r3
 80047e6:	4b3c      	ldr	r3, [pc, #240]	; (80048d8 <AcdReadLcd+0x128>)
 80047e8:	601a      	str	r2, [r3, #0]
		  ADC1->CR |=  ADC_CR_ADSTP;				//  
 80047ea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80047ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f043 0310 	orr.w	r3, r3, #16
 80047f8:	6093      	str	r3, [r2, #8]
		  y=((3.3/4095)*valADC)*100;				//   
 80047fa:	4b37      	ldr	r3, [pc, #220]	; (80048d8 <AcdReadLcd+0x128>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fb fe34 	bl	800046c <__aeabi_i2d>
 8004804:	a332      	add	r3, pc, #200	; (adr r3, 80048d0 <AcdReadLcd+0x120>)
 8004806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480a:	f7fb fe95 	bl	8000538 <__aeabi_dmul>
 800480e:	4603      	mov	r3, r0
 8004810:	460c      	mov	r4, r1
 8004812:	4618      	mov	r0, r3
 8004814:	4621      	mov	r1, r4
 8004816:	f04f 0200 	mov.w	r2, #0
 800481a:	4b30      	ldr	r3, [pc, #192]	; (80048dc <AcdReadLcd+0x12c>)
 800481c:	f7fb fe8c 	bl	8000538 <__aeabi_dmul>
 8004820:	4603      	mov	r3, r0
 8004822:	460c      	mov	r4, r1
 8004824:	4618      	mov	r0, r3
 8004826:	4621      	mov	r1, r4
 8004828:	f7fc f898 	bl	800095c <__aeabi_d2iz>
 800482c:	4602      	mov	r2, r0
 800482e:	4b2c      	ldr	r3, [pc, #176]	; (80048e0 <AcdReadLcd+0x130>)
 8004830:	601a      	str	r2, [r3, #0]

		  Cursor (0x04, str);							//      
 8004832:	6879      	ldr	r1, [r7, #4]
 8004834:	2004      	movs	r0, #4
 8004836:	f7ff fd7f 	bl	8004338 <Cursor>
		  int y1=y/100;								//       100  
 800483a:	4b29      	ldr	r3, [pc, #164]	; (80048e0 <AcdReadLcd+0x130>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a29      	ldr	r2, [pc, #164]	; (80048e4 <AcdReadLcd+0x134>)
 8004840:	fb82 1203 	smull	r1, r2, r2, r3
 8004844:	1152      	asrs	r2, r2, #5
 8004846:	17db      	asrs	r3, r3, #31
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	617b      	str	r3, [r7, #20]
		  int n=y1;									//    
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	613b      	str	r3, [r7, #16]
		  ValLCD (n);								//      
 8004850:	6938      	ldr	r0, [r7, #16]
 8004852:	f7ff ff55 	bl	8004700 <ValLCD>

		  Cursor (0x05, str);
 8004856:	6879      	ldr	r1, [r7, #4]
 8004858:	2005      	movs	r0, #5
 800485a:	f7ff fd6d 	bl	8004338 <Cursor>
		  int y2=(y-y1*100)/10;
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8004864:	fb02 f203 	mul.w	r2, r2, r3
 8004868:	4b1d      	ldr	r3, [pc, #116]	; (80048e0 <AcdReadLcd+0x130>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4413      	add	r3, r2
 800486e:	4a1e      	ldr	r2, [pc, #120]	; (80048e8 <AcdReadLcd+0x138>)
 8004870:	fb82 1203 	smull	r1, r2, r2, r3
 8004874:	1092      	asrs	r2, r2, #2
 8004876:	17db      	asrs	r3, r3, #31
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	60fb      	str	r3, [r7, #12]
		  n=y2;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	613b      	str	r3, [r7, #16]
		  ValLCD (n);								//      
 8004880:	6938      	ldr	r0, [r7, #16]
 8004882:	f7ff ff3d 	bl	8004700 <ValLCD>

		  Cursor (0x06, str);
 8004886:	6879      	ldr	r1, [r7, #4]
 8004888:	2006      	movs	r0, #6
 800488a:	f7ff fd55 	bl	8004338 <Cursor>
		  y2=(y-y1*100)-y2*10;
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8004894:	fb02 f203 	mul.w	r2, r2, r3
 8004898:	4b11      	ldr	r3, [pc, #68]	; (80048e0 <AcdReadLcd+0x130>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	441a      	add	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f06f 0109 	mvn.w	r1, #9
 80048a4:	fb01 f303 	mul.w	r3, r1, r3
 80048a8:	4413      	add	r3, r2
 80048aa:	60fb      	str	r3, [r7, #12]
		  n=y2;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	613b      	str	r3, [r7, #16]
		  ValLCD (n);								//      
 80048b0:	6938      	ldr	r0, [r7, #16]
 80048b2:	f7ff ff25 	bl	8004700 <ValLCD>

		  ADC1->DR=0x00;
 80048b6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80048ba:	2200      	movs	r2, #0
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40
		  HAL_Delay(1000);
 80048be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048c2:	f7fc f8d9 	bl	8000a78 <HAL_Delay>

}
 80048c6:	bf00      	nop
 80048c8:	371c      	adds	r7, #28
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd90      	pop	{r4, r7, pc}
 80048ce:	bf00      	nop
 80048d0:	e734d9b4 	.word	0xe734d9b4
 80048d4:	3f4a680c 	.word	0x3f4a680c
 80048d8:	200002a0 	.word	0x200002a0
 80048dc:	40590000 	.word	0x40590000
 80048e0:	20000288 	.word	0x20000288
 80048e4:	51eb851f 	.word	0x51eb851f
 80048e8:	66666667 	.word	0x66666667

080048ec <TimeLCD>:
//-----------------------------------------
void TimeLCD (ti)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
	Cursor (0x04, 2);							//      
 80048f4:	2102      	movs	r1, #2
 80048f6:	2004      	movs	r0, #4
 80048f8:	f7ff fd1e 	bl	8004338 <Cursor>
		 		  int ti1=ti/1000;					//     1000  
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a2f      	ldr	r2, [pc, #188]	; (80049bc <TimeLCD+0xd0>)
 8004900:	fb82 1203 	smull	r1, r2, r2, r3
 8004904:	1192      	asrs	r2, r2, #6
 8004906:	17db      	asrs	r3, r3, #31
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	617b      	str	r3, [r7, #20]
		 		  int n=ti1;						//    
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	613b      	str	r3, [r7, #16]
		 		  ValLCD (n);						//      
 8004910:	6938      	ldr	r0, [r7, #16]
 8004912:	f7ff fef5 	bl	8004700 <ValLCD>

		 		  Cursor (0x05, 2);
 8004916:	2102      	movs	r1, #2
 8004918:	2005      	movs	r0, #5
 800491a:	f7ff fd0d 	bl	8004338 <Cursor>
		 		  int ti2=(ti-ti1*1000)/100;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	4a27      	ldr	r2, [pc, #156]	; (80049c0 <TimeLCD+0xd4>)
 8004922:	fb02 f203 	mul.w	r2, r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4413      	add	r3, r2
 800492a:	4a26      	ldr	r2, [pc, #152]	; (80049c4 <TimeLCD+0xd8>)
 800492c:	fb82 1203 	smull	r1, r2, r2, r3
 8004930:	1152      	asrs	r2, r2, #5
 8004932:	17db      	asrs	r3, r3, #31
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	60fb      	str	r3, [r7, #12]
		 		  n=ti2;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	613b      	str	r3, [r7, #16]
		 		  ValLCD (n);								//      
 800493c:	6938      	ldr	r0, [r7, #16]
 800493e:	f7ff fedf 	bl	8004700 <ValLCD>

		 		  Cursor (0x06, 2);
 8004942:	2102      	movs	r1, #2
 8004944:	2006      	movs	r0, #6
 8004946:	f7ff fcf7 	bl	8004338 <Cursor>
		 		  int ti3=((ti-ti1*1000)-ti2*100)/10;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	4a1c      	ldr	r2, [pc, #112]	; (80049c0 <TimeLCD+0xd4>)
 800494e:	fb02 f203 	mul.w	r2, r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	441a      	add	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f06f 0163 	mvn.w	r1, #99	; 0x63
 800495c:	fb01 f303 	mul.w	r3, r1, r3
 8004960:	4413      	add	r3, r2
 8004962:	4a19      	ldr	r2, [pc, #100]	; (80049c8 <TimeLCD+0xdc>)
 8004964:	fb82 1203 	smull	r1, r2, r2, r3
 8004968:	1092      	asrs	r2, r2, #2
 800496a:	17db      	asrs	r3, r3, #31
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	60bb      	str	r3, [r7, #8]
		 		  n=ti3;
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	613b      	str	r3, [r7, #16]
		 		  ValLCD (n);
 8004974:	6938      	ldr	r0, [r7, #16]
 8004976:	f7ff fec3 	bl	8004700 <ValLCD>

		 		 Cursor (0x07, 2);
 800497a:	2102      	movs	r1, #2
 800497c:	2007      	movs	r0, #7
 800497e:	f7ff fcdb 	bl	8004338 <Cursor>
		 		 ti3=(((ti-ti1*1000)-ti2*100)-ti3*10);
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	4a0e      	ldr	r2, [pc, #56]	; (80049c0 <TimeLCD+0xd4>)
 8004986:	fb02 f203 	mul.w	r2, r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	441a      	add	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8004994:	fb01 f303 	mul.w	r3, r1, r3
 8004998:	441a      	add	r2, r3
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	f06f 0109 	mvn.w	r1, #9
 80049a0:	fb01 f303 	mul.w	r3, r1, r3
 80049a4:	4413      	add	r3, r2
 80049a6:	60bb      	str	r3, [r7, #8]
		 		 n=ti3;
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	613b      	str	r3, [r7, #16]
		 		 ValLCD (n);
 80049ac:	6938      	ldr	r0, [r7, #16]
 80049ae:	f7ff fea7 	bl	8004700 <ValLCD>

}
 80049b2:	bf00      	nop
 80049b4:	3718      	adds	r7, #24
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	10624dd3 	.word	0x10624dd3
 80049c0:	fffffc18 	.word	0xfffffc18
 80049c4:	51eb851f 	.word	0x51eb851f
 80049c8:	66666667 	.word	0x66666667

080049cc <Disptnok>:

//----------------------

void   Disptnok(void)
{Cursor (0x01, 2);
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	2102      	movs	r1, #2
 80049d2:	2001      	movs	r0, #1
 80049d4:	f7ff fcb0 	bl	8004338 <Cursor>
   	  Write_DC(0x74, 1);//t
 80049d8:	2101      	movs	r1, #1
 80049da:	2074      	movs	r0, #116	; 0x74
 80049dc:	f7ff fc8c 	bl	80042f8 <Write_DC>
   	  Write_DC(0x6E, 1);//n
 80049e0:	2101      	movs	r1, #1
 80049e2:	206e      	movs	r0, #110	; 0x6e
 80049e4:	f7ff fc88 	bl	80042f8 <Write_DC>
   	  Write_DC(0x3D, 1);//=
 80049e8:	2101      	movs	r1, #1
 80049ea:	203d      	movs	r0, #61	; 0x3d
 80049ec:	f7ff fc84 	bl	80042f8 <Write_DC>
   	  Write_DC(0x4F, 1);//O
 80049f0:	2101      	movs	r1, #1
 80049f2:	204f      	movs	r0, #79	; 0x4f
 80049f4:	f7ff fc80 	bl	80042f8 <Write_DC>
   	  Write_DC(0x6B, 1);//k
 80049f8:	2101      	movs	r1, #1
 80049fa:	206b      	movs	r0, #107	; 0x6b
 80049fc:	f7ff fc7c 	bl	80042f8 <Write_DC>
   	  Write_DC(0x20, 1);
 8004a00:	2101      	movs	r1, #1
 8004a02:	2020      	movs	r0, #32
 8004a04:	f7ff fc78 	bl	80042f8 <Write_DC>
   	  Write_DC(0x20, 1);
 8004a08:	2101      	movs	r1, #1
 8004a0a:	2020      	movs	r0, #32
 8004a0c:	f7ff fc74 	bl	80042f8 <Write_DC>
   	  }
 8004a10:	bf00      	nop
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <DispNagr>:
//---------------------------------------------
void DispNagr(void)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
	   	  Write_DC(0x54, 1);//
 8004a18:	2101      	movs	r1, #1
 8004a1a:	2054      	movs	r0, #84	; 0x54
 8004a1c:	f7ff fc6c 	bl	80042f8 <Write_DC>
	   	  Write_DC(0x69, 1);//i
 8004a20:	2101      	movs	r1, #1
 8004a22:	2069      	movs	r0, #105	; 0x69
 8004a24:	f7ff fc68 	bl	80042f8 <Write_DC>
	   	  Write_DC(0x3D, 1);//=
 8004a28:	2101      	movs	r1, #1
 8004a2a:	203d      	movs	r0, #61	; 0x3d
 8004a2c:	f7ff fc64 	bl	80042f8 <Write_DC>

	   	Cursor (0x01, 2);
 8004a30:	2102      	movs	r1, #2
 8004a32:	2001      	movs	r0, #1
 8004a34:	f7ff fc80 	bl	8004338 <Cursor>
	   	   	  Write_DC(0x74, 1);//t
 8004a38:	2101      	movs	r1, #1
 8004a3a:	2074      	movs	r0, #116	; 0x74
 8004a3c:	f7ff fc5c 	bl	80042f8 <Write_DC>
	   	   	  Write_DC(0x6E, 1);//n
 8004a40:	2101      	movs	r1, #1
 8004a42:	206e      	movs	r0, #110	; 0x6e
 8004a44:	f7ff fc58 	bl	80042f8 <Write_DC>
	   	   	  Write_DC(0x3D, 1);//=
 8004a48:	2101      	movs	r1, #1
 8004a4a:	203d      	movs	r0, #61	; 0x3d
 8004a4c:	f7ff fc54 	bl	80042f8 <Write_DC>

}
 8004a50:	bf00      	nop
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <TIM6_Callback>:
//--------------------------------------------------------
void TIM6_Callback(void)//      
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
	tim6_flag = 1;
 8004a58:	4b0f      	ldr	r3, [pc, #60]	; (8004a98 <TIM6_Callback+0x44>)
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	701a      	strb	r2, [r3, #0]
	TIM6->SR&=(~TIM_SR_UIF);
 8004a5e:	4a0f      	ldr	r2, [pc, #60]	; (8004a9c <TIM6_Callback+0x48>)
 8004a60:	4b0e      	ldr	r3, [pc, #56]	; (8004a9c <TIM6_Callback+0x48>)
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	f023 0301 	bic.w	r3, r3, #1
 8004a68:	6113      	str	r3, [r2, #16]
    if(t6<=4) {t6++;}
 8004a6a:	4b0d      	ldr	r3, [pc, #52]	; (8004aa0 <TIM6_Callback+0x4c>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	dc05      	bgt.n	8004a7e <TIM6_Callback+0x2a>
 8004a72:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <TIM6_Callback+0x4c>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	3301      	adds	r3, #1
 8004a78:	4a09      	ldr	r2, [pc, #36]	; (8004aa0 <TIM6_Callback+0x4c>)
 8004a7a:	6013      	str	r3, [r2, #0]
    else {ti++;t6=0;}
}
 8004a7c:	e007      	b.n	8004a8e <TIM6_Callback+0x3a>
    else {ti++;t6=0;}
 8004a7e:	4b09      	ldr	r3, [pc, #36]	; (8004aa4 <TIM6_Callback+0x50>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	3301      	adds	r3, #1
 8004a84:	4a07      	ldr	r2, [pc, #28]	; (8004aa4 <TIM6_Callback+0x50>)
 8004a86:	6013      	str	r3, [r2, #0]
 8004a88:	4b05      	ldr	r3, [pc, #20]	; (8004aa0 <TIM6_Callback+0x4c>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	601a      	str	r2, [r3, #0]
}
 8004a8e:	bf00      	nop
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr
 8004a98:	20000038 	.word	0x20000038
 8004a9c:	40001000 	.word	0x40001000
 8004aa0:	20000040 	.word	0x20000040
 8004aa4:	20000030 	.word	0x20000030

08004aa8 <Ten>:
//----------------------------------------------------------------

//----------------------------------------------------------------
void Ten (void)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	af00      	add	r7, sp, #0
	p = 240;
 8004aac:	4b3a      	ldr	r3, [pc, #232]	; (8004b98 <Ten+0xf0>)
 8004aae:	4a3b      	ldr	r2, [pc, #236]	; (8004b9c <Ten+0xf4>)
 8004ab0:	601a      	str	r2, [r3, #0]
	Ki = 19;
 8004ab2:	4b3b      	ldr	r3, [pc, #236]	; (8004ba0 <Ten+0xf8>)
 8004ab4:	4a3b      	ldr	r2, [pc, #236]	; (8004ba4 <Ten+0xfc>)
 8004ab6:	601a      	str	r2, [r3, #0]
	Kd = 600;
 8004ab8:	4b3b      	ldr	r3, [pc, #236]	; (8004ba8 <Ten+0x100>)
 8004aba:	4a3c      	ldr	r2, [pc, #240]	; (8004bac <Ten+0x104>)
 8004abc:	601a      	str	r2, [r3, #0]
		E0=E;  //  
 8004abe:	4b3c      	ldr	r3, [pc, #240]	; (8004bb0 <Ten+0x108>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a3c      	ldr	r2, [pc, #240]	; (8004bb4 <Ten+0x10c>)
 8004ac4:	6013      	str	r3, [r2, #0]
		E=y-Td;	//   
 8004ac6:	4b3c      	ldr	r3, [pc, #240]	; (8004bb8 <Ten+0x110>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	ee07 3a90 	vmov	s15, r3
 8004ace:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ad2:	4b3a      	ldr	r3, [pc, #232]	; (8004bbc <Ten+0x114>)
 8004ad4:	edd3 7a00 	vldr	s15, [r3]
 8004ad8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004adc:	4b34      	ldr	r3, [pc, #208]	; (8004bb0 <Ten+0x108>)
 8004ade:	edc3 7a00 	vstr	s15, [r3]
		Intg=Intg+(E+E0)/2; // 
 8004ae2:	4b33      	ldr	r3, [pc, #204]	; (8004bb0 <Ten+0x108>)
 8004ae4:	ed93 7a00 	vldr	s14, [r3]
 8004ae8:	4b32      	ldr	r3, [pc, #200]	; (8004bb4 <Ten+0x10c>)
 8004aea:	edd3 7a00 	vldr	s15, [r3]
 8004aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004af2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004af6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004afa:	4b31      	ldr	r3, [pc, #196]	; (8004bc0 <Ten+0x118>)
 8004afc:	edd3 7a00 	vldr	s15, [r3]
 8004b00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b04:	4b2e      	ldr	r3, [pc, #184]	; (8004bc0 <Ten+0x118>)
 8004b06:	edc3 7a00 	vstr	s15, [r3]
		cIntg = Intg*(1/Ki); //    
 8004b0a:	4b25      	ldr	r3, [pc, #148]	; (8004ba0 <Ten+0xf8>)
 8004b0c:	edd3 7a00 	vldr	s15, [r3]
 8004b10:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b18:	4b29      	ldr	r3, [pc, #164]	; (8004bc0 <Ten+0x118>)
 8004b1a:	edd3 7a00 	vldr	s15, [r3]
 8004b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b22:	4b28      	ldr	r3, [pc, #160]	; (8004bc4 <Ten+0x11c>)
 8004b24:	edc3 7a00 	vstr	s15, [r3]
		cDif = Kd*(E-E0); //    
 8004b28:	4b21      	ldr	r3, [pc, #132]	; (8004bb0 <Ten+0x108>)
 8004b2a:	ed93 7a00 	vldr	s14, [r3]
 8004b2e:	4b21      	ldr	r3, [pc, #132]	; (8004bb4 <Ten+0x10c>)
 8004b30:	edd3 7a00 	vldr	s15, [r3]
 8004b34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b38:	4b1b      	ldr	r3, [pc, #108]	; (8004ba8 <Ten+0x100>)
 8004b3a:	edd3 7a00 	vldr	s15, [r3]
 8004b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b42:	4b21      	ldr	r3, [pc, #132]	; (8004bc8 <Ten+0x120>)
 8004b44:	edc3 7a00 	vstr	s15, [r3]
		PID = (p*E + cIntg + cDif);  // 
 8004b48:	4b13      	ldr	r3, [pc, #76]	; (8004b98 <Ten+0xf0>)
 8004b4a:	ed93 7a00 	vldr	s14, [r3]
 8004b4e:	4b18      	ldr	r3, [pc, #96]	; (8004bb0 <Ten+0x108>)
 8004b50:	edd3 7a00 	vldr	s15, [r3]
 8004b54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b58:	4b1a      	ldr	r3, [pc, #104]	; (8004bc4 <Ten+0x11c>)
 8004b5a:	edd3 7a00 	vldr	s15, [r3]
 8004b5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b62:	4b19      	ldr	r3, [pc, #100]	; (8004bc8 <Ten+0x120>)
 8004b64:	edd3 7a00 	vldr	s15, [r3]
 8004b68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b6c:	4b17      	ldr	r3, [pc, #92]	; (8004bcc <Ten+0x124>)
 8004b6e:	edc3 7a00 	vstr	s15, [r3]
		TIM3->CCR2=PID*20;
 8004b72:	4b17      	ldr	r3, [pc, #92]	; (8004bd0 <Ten+0x128>)
 8004b74:	4a15      	ldr	r2, [pc, #84]	; (8004bcc <Ten+0x124>)
 8004b76:	edd2 7a00 	vldr	s15, [r2]
 8004b7a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8004b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b86:	ee17 2a90 	vmov	r2, s15
 8004b8a:	639a      	str	r2, [r3, #56]	; 0x38

}
 8004b8c:	bf00      	nop
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	20000054 	.word	0x20000054
 8004b9c:	43700000 	.word	0x43700000
 8004ba0:	20000124 	.word	0x20000124
 8004ba4:	41980000 	.word	0x41980000
 8004ba8:	2000028c 	.word	0x2000028c
 8004bac:	44160000 	.word	0x44160000
 8004bb0:	20000298 	.word	0x20000298
 8004bb4:	20000134 	.word	0x20000134
 8004bb8:	20000288 	.word	0x20000288
 8004bbc:	20000034 	.word	0x20000034
 8004bc0:	2000018c 	.word	0x2000018c
 8004bc4:	2000013c 	.word	0x2000013c
 8004bc8:	20000294 	.word	0x20000294
 8004bcc:	20000130 	.word	0x20000130
 8004bd0:	40000400 	.word	0x40000400

08004bd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004bda:	f7fb fee7 	bl	80009ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004bde:	f000 fb13 	bl	8005208 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004be2:	f000 fcfb 	bl	80055dc <MX_GPIO_Init>
  MX_DMA_Init();
 8004be6:	f000 fcd3 	bl	8005590 <MX_DMA_Init>
  MX_ADC1_Init();
 8004bea:	f000 fb67 	bl	80052bc <MX_ADC1_Init>
  MX_TIM3_Init();
 8004bee:	f000 fbd5 	bl	800539c <MX_TIM3_Init>
  MX_TIM6_Init();
 8004bf2:	f000 fc2d 	bl	8005450 <MX_TIM6_Init>
  MX_TIM7_Init();
 8004bf6:	f000 fc61 	bl	80054bc <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8004bfa:	f000 fc97 	bl	800552c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  InitializeLCD(); // 
 8004bfe:	f7ff fbd3 	bl	80043a8 <InitializeLCD>

      ADC1->CR &= ~(1U<<29UL); //       00
 8004c02:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004c06:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004c10:	6093      	str	r3, [r2, #8]
      ADC1->CR |= (1U<<28UL);   //       01
 8004c12:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004c16:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c20:	6093      	str	r3, [r2, #8]
      HAL_Delay(1);
 8004c22:	2001      	movs	r0, #1
 8004c24:	f7fb ff28 	bl	8000a78 <HAL_Delay>

      ADC1->CR &= ~(ADC_CR_ADCALDIF);  //       0
 8004c28:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004c2c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004c36:	6093      	str	r3, [r2, #8]
      ADC1->CR |=  ADC_CR_ADCAL;    //        1
 8004c38:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004c3c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004c46:	6093      	str	r3, [r2, #8]
      while((ADC1->CR &  ADC_CR_ADCAL)!=0)  { }  //       0
 8004c48:	bf00      	nop
 8004c4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	dbfa      	blt.n	8004c4a <main+0x76>

      ADC1->IER |= ADC_IER_ADRDYIE;				//       
 8004c54:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004c58:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f043 0301 	orr.w	r3, r3, #1
 8004c62:	6053      	str	r3, [r2, #4]
      ADC1->IER |= ADC_IER_EOCIE;
 8004c64:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004c68:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f043 0304 	orr.w	r3, r3, #4
 8004c72:	6053      	str	r3, [r2, #4]
      ADC1->CFGR |= ADC_CFGR_CONT; 	//     
 8004c74:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004c78:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c82:	60d3      	str	r3, [r2, #12]
      ADC1->CR |=  ADC_CR_ADEN;					//  
 8004c84:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004c88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f043 0301 	orr.w	r3, r3, #1
 8004c92:	6093      	str	r3, [r2, #8]
      while((ADC1->ISR &  ADC_ISR_ADRDY)==0)  { } //     
 8004c94:	bf00      	nop
 8004c96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0301 	and.w	r3, r3, #1
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d0f8      	beq.n	8004c96 <main+0xc2>

       TIM6->DIER |= TIM_DIER_UIE;   //   6
 8004ca4:	4aa0      	ldr	r2, [pc, #640]	; (8004f28 <main+0x354>)
 8004ca6:	4ba0      	ldr	r3, [pc, #640]	; (8004f28 <main+0x354>)
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f043 0301 	orr.w	r3, r3, #1
 8004cae:	60d3      	str	r3, [r2, #12]
       NVIC_EnableIRQ(TIM6_DAC1_IRQn);// 
 8004cb0:	2036      	movs	r0, #54	; 0x36
 8004cb2:	f7ff fae1 	bl	8004278 <__NVIC_EnableIRQ>
       TIM6->CR1 |= TIM_CR1_CEN;//  6
 8004cb6:	4a9c      	ldr	r2, [pc, #624]	; (8004f28 <main+0x354>)
 8004cb8:	4b9b      	ldr	r3, [pc, #620]	; (8004f28 <main+0x354>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f043 0301 	orr.w	r3, r3, #1
 8004cc0:	6013      	str	r3, [r2, #0]


       TIM3->CCER|= (TIM_CCER_CC2E);//      2-  7
 8004cc2:	4a9a      	ldr	r2, [pc, #616]	; (8004f2c <main+0x358>)
 8004cc4:	4b99      	ldr	r3, [pc, #612]	; (8004f2c <main+0x358>)
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	f043 0310 	orr.w	r3, r3, #16
 8004ccc:	6213      	str	r3, [r2, #32]
       TIM3->CR1 |= TIM_CR1_CEN;//  3
 8004cce:	4a97      	ldr	r2, [pc, #604]	; (8004f2c <main+0x358>)
 8004cd0:	4b96      	ldr	r3, [pc, #600]	; (8004f2c <main+0x358>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f043 0301 	orr.w	r3, r3, #1
 8004cd8:	6013      	str	r3, [r2, #0]

       Dsp1();		 	//	 1       
 8004cda:	f7ff fb9f 	bl	800441c <Dsp1>
           str=2;			//   2  
 8004cde:	4b94      	ldr	r3, [pc, #592]	; (8004f30 <main+0x35c>)
 8004ce0:	2202      	movs	r2, #2
 8004ce2:	601a      	str	r2, [r3, #0]
           Cursor (0x06, str);
 8004ce4:	4b92      	ldr	r3, [pc, #584]	; (8004f30 <main+0x35c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4619      	mov	r1, r3
 8004cea:	2006      	movs	r0, #6
 8004cec:	f7ff fb24 	bl	8004338 <Cursor>
           flVal=1;
 8004cf0:	4b90      	ldr	r3, [pc, #576]	; (8004f34 <main+0x360>)
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	601a      	str	r2, [r3, #0]
           ChVal ();		//	     
 8004cf6:	f7ff fc21 	bl	800453c <ChVal>
           Tc1=tn;			//     
 8004cfa:	4b8f      	ldr	r3, [pc, #572]	; (8004f38 <main+0x364>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a8f      	ldr	r2, [pc, #572]	; (8004f3c <main+0x368>)
 8004d00:	6013      	str	r3, [r2, #0]
           tn=0;			// 
 8004d02:	4b8d      	ldr	r3, [pc, #564]	; (8004f38 <main+0x364>)
 8004d04:	2200      	movs	r2, #0
 8004d06:	601a      	str	r2, [r3, #0]
           HAL_Delay(1000);
 8004d08:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d0c:	f7fb feb4 	bl	8000a78 <HAL_Delay>

           Dsp2();			//  2 
 8004d10:	f7ff fbd4 	bl	80044bc <Dsp2>
           str=1;			//   1 
 8004d14:	4b86      	ldr	r3, [pc, #536]	; (8004f30 <main+0x35c>)
 8004d16:	2201      	movs	r2, #1
 8004d18:	601a      	str	r2, [r3, #0]
           Cursor (0x06, str);
 8004d1a:	4b85      	ldr	r3, [pc, #532]	; (8004f30 <main+0x35c>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4619      	mov	r1, r3
 8004d20:	2006      	movs	r0, #6
 8004d22:	f7ff fb09 	bl	8004338 <Cursor>
           flVal=1;
 8004d26:	4b83      	ldr	r3, [pc, #524]	; (8004f34 <main+0x360>)
 8004d28:	2201      	movs	r2, #1
 8004d2a:	601a      	str	r2, [r3, #0]
           ChVal ();		//     
 8004d2c:	f7ff fc06 	bl	800453c <ChVal>
           tn1=tn;			//     
 8004d30:	4b81      	ldr	r3, [pc, #516]	; (8004f38 <main+0x364>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a82      	ldr	r2, [pc, #520]	; (8004f40 <main+0x36c>)
 8004d36:	6013      	str	r3, [r2, #0]
           tn=0;			// 
 8004d38:	4b7f      	ldr	r3, [pc, #508]	; (8004f38 <main+0x364>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	601a      	str	r2, [r3, #0]
           HAL_Delay(1000);
 8004d3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d42:	f7fb fe99 	bl	8000a78 <HAL_Delay>

           str=2;
 8004d46:	4b7a      	ldr	r3, [pc, #488]	; (8004f30 <main+0x35c>)
 8004d48:	2202      	movs	r2, #2
 8004d4a:	601a      	str	r2, [r3, #0]
           Cursor (0x06, str);
 8004d4c:	4b78      	ldr	r3, [pc, #480]	; (8004f30 <main+0x35c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4619      	mov	r1, r3
 8004d52:	2006      	movs	r0, #6
 8004d54:	f7ff faf0 	bl	8004338 <Cursor>
           flVal=1;
 8004d58:	4b76      	ldr	r3, [pc, #472]	; (8004f34 <main+0x360>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	601a      	str	r2, [r3, #0]
           ChVal ();		//      
 8004d5e:	f7ff fbed 	bl	800453c <ChVal>
           ty1=tn;			//   
 8004d62:	4b75      	ldr	r3, [pc, #468]	; (8004f38 <main+0x364>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a77      	ldr	r2, [pc, #476]	; (8004f44 <main+0x370>)
 8004d68:	6013      	str	r3, [r2, #0]
           tn=0;
 8004d6a:	4b73      	ldr	r3, [pc, #460]	; (8004f38 <main+0x364>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	601a      	str	r2, [r3, #0]
           HAL_Delay(1000);
 8004d70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d74:	f7fb fe80 	bl	8000a78 <HAL_Delay>

           N=2;  			//      2
 8004d78:	4b73      	ldr	r3, [pc, #460]	; (8004f48 <main+0x374>)
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	601a      	str	r2, [r3, #0]
             Dsp1();		//	 1       
 8004d7e:	f7ff fb4d 	bl	800441c <Dsp1>
             str=2;			//   2  
 8004d82:	4b6b      	ldr	r3, [pc, #428]	; (8004f30 <main+0x35c>)
 8004d84:	2202      	movs	r2, #2
 8004d86:	601a      	str	r2, [r3, #0]
             Cursor (0x06, str);
 8004d88:	4b69      	ldr	r3, [pc, #420]	; (8004f30 <main+0x35c>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	2006      	movs	r0, #6
 8004d90:	f7ff fad2 	bl	8004338 <Cursor>
             flVal=1;
 8004d94:	4b67      	ldr	r3, [pc, #412]	; (8004f34 <main+0x360>)
 8004d96:	2201      	movs	r2, #1
 8004d98:	601a      	str	r2, [r3, #0]
             ChVal ();		//	     
 8004d9a:	f7ff fbcf 	bl	800453c <ChVal>
             Tc2=tn;			//     
 8004d9e:	4b66      	ldr	r3, [pc, #408]	; (8004f38 <main+0x364>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a6a      	ldr	r2, [pc, #424]	; (8004f4c <main+0x378>)
 8004da4:	6013      	str	r3, [r2, #0]
             tn=0;			// 
 8004da6:	4b64      	ldr	r3, [pc, #400]	; (8004f38 <main+0x364>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]
             HAL_Delay(1000);
 8004dac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004db0:	f7fb fe62 	bl	8000a78 <HAL_Delay>

             Dsp2();			//  2 
 8004db4:	f7ff fb82 	bl	80044bc <Dsp2>
             str=1;			//   1 
 8004db8:	4b5d      	ldr	r3, [pc, #372]	; (8004f30 <main+0x35c>)
 8004dba:	2201      	movs	r2, #1
 8004dbc:	601a      	str	r2, [r3, #0]
             Cursor (0x06, str);
 8004dbe:	4b5c      	ldr	r3, [pc, #368]	; (8004f30 <main+0x35c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	2006      	movs	r0, #6
 8004dc6:	f7ff fab7 	bl	8004338 <Cursor>
             flVal=1;
 8004dca:	4b5a      	ldr	r3, [pc, #360]	; (8004f34 <main+0x360>)
 8004dcc:	2201      	movs	r2, #1
 8004dce:	601a      	str	r2, [r3, #0]
             ChVal ();		//     
 8004dd0:	f7ff fbb4 	bl	800453c <ChVal>
             tn2=tn;			//     
 8004dd4:	4b58      	ldr	r3, [pc, #352]	; (8004f38 <main+0x364>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a5d      	ldr	r2, [pc, #372]	; (8004f50 <main+0x37c>)
 8004dda:	6013      	str	r3, [r2, #0]
             tn=0;			// 
 8004ddc:	4b56      	ldr	r3, [pc, #344]	; (8004f38 <main+0x364>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	601a      	str	r2, [r3, #0]
             HAL_Delay(1000);
 8004de2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004de6:	f7fb fe47 	bl	8000a78 <HAL_Delay>

             str=2;
 8004dea:	4b51      	ldr	r3, [pc, #324]	; (8004f30 <main+0x35c>)
 8004dec:	2202      	movs	r2, #2
 8004dee:	601a      	str	r2, [r3, #0]
             Cursor (0x06, str);
 8004df0:	4b4f      	ldr	r3, [pc, #316]	; (8004f30 <main+0x35c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4619      	mov	r1, r3
 8004df6:	2006      	movs	r0, #6
 8004df8:	f7ff fa9e 	bl	8004338 <Cursor>
             flVal=1;
 8004dfc:	4b4d      	ldr	r3, [pc, #308]	; (8004f34 <main+0x360>)
 8004dfe:	2201      	movs	r2, #1
 8004e00:	601a      	str	r2, [r3, #0]
             ChVal ();		//      
 8004e02:	f7ff fb9b 	bl	800453c <ChVal>
             ty2=tn;			//   
 8004e06:	4b4c      	ldr	r3, [pc, #304]	; (8004f38 <main+0x364>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a52      	ldr	r2, [pc, #328]	; (8004f54 <main+0x380>)
 8004e0c:	6013      	str	r3, [r2, #0]
             tn=0;
 8004e0e:	4b4a      	ldr	r3, [pc, #296]	; (8004f38 <main+0x364>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	601a      	str	r2, [r3, #0]
             HAL_Delay(1000);
 8004e14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004e18:	f7fb fe2e 	bl	8000a78 <HAL_Delay>

             while (a6==0)				//   
 8004e1c:	e016      	b.n	8004e4c <main+0x278>
            {
            	 int a7=0;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	607b      	str	r3, [r7, #4]
            	if((GPIOC->IDR & GPIO_PIN_9)==0)
 8004e22:	4b4d      	ldr	r3, [pc, #308]	; (8004f58 <main+0x384>)
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <main+0x25e>
            {
            		a7=1;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	607b      	str	r3, [r7, #4]
            }
            if((tim6_flag & a7)==1) //     6 300    
 8004e32:	4b4a      	ldr	r3, [pc, #296]	; (8004f5c <main+0x388>)
 8004e34:	781b      	ldrb	r3, [r3, #0]
 8004e36:	461a      	mov	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d105      	bne.n	8004e4c <main+0x278>
            	{
             			tim6_flag = 0;
 8004e40:	4b46      	ldr	r3, [pc, #280]	; (8004f5c <main+0x388>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	701a      	strb	r2, [r3, #0]
             			a6=1;
 8004e46:	4b46      	ldr	r3, [pc, #280]	; (8004f60 <main+0x38c>)
 8004e48:	2201      	movs	r2, #1
 8004e4a:	601a      	str	r2, [r3, #0]
             while (a6==0)				//   
 8004e4c:	4b44      	ldr	r3, [pc, #272]	; (8004f60 <main+0x38c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0e4      	beq.n	8004e1e <main+0x24a>
            	}
            }
             a6=0;
 8004e54:	4b42      	ldr	r3, [pc, #264]	; (8004f60 <main+0x38c>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	601a      	str	r2, [r3, #0]

             Write_DC(0x01, 0);//  
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	2001      	movs	r0, #1
 8004e5e:	f7ff fa4b 	bl	80042f8 <Write_DC>

             Cursor (0x00, 1);
 8004e62:	2101      	movs	r1, #1
 8004e64:	2000      	movs	r0, #0
 8004e66:	f7ff fa67 	bl	8004338 <Cursor>
        	 Write_DC(0x31, 1);//1
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	2031      	movs	r0, #49	; 0x31
 8004e6e:	f7ff fa43 	bl	80042f8 <Write_DC>
             DispNagr();
 8004e72:	f7ff fdcf 	bl	8004a14 <DispNagr>

             str=1;
 8004e76:	4b2e      	ldr	r3, [pc, #184]	; (8004f30 <main+0x35c>)
 8004e78:	2201      	movs	r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]
             rs=1;
 8004e7c:	4b39      	ldr	r3, [pc, #228]	; (8004f64 <main+0x390>)
 8004e7e:	2201      	movs	r2, #1
 8004e80:	601a      	str	r2, [r3, #0]
             AcdReadLcd (str);  //        .    1
 8004e82:	4b2b      	ldr	r3, [pc, #172]	; (8004f30 <main+0x35c>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7ff fc92 	bl	80047b0 <AcdReadLcd>

                   Ti= (Tc1-y)/(tn1);				//    
 8004e8c:	4b2b      	ldr	r3, [pc, #172]	; (8004f3c <main+0x368>)
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	4b35      	ldr	r3, [pc, #212]	; (8004f68 <main+0x394>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	1ad2      	subs	r2, r2, r3
 8004e96:	4b2a      	ldr	r3, [pc, #168]	; (8004f40 <main+0x36c>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	fb92 f3f3 	sdiv	r3, r2, r3
 8004e9e:	ee07 3a90 	vmov	s15, r3
 8004ea2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ea6:	4b31      	ldr	r3, [pc, #196]	; (8004f6c <main+0x398>)
 8004ea8:	edc3 7a00 	vstr	s15, [r3]
                   Ti= Ti/60;  //    
 8004eac:	4b2f      	ldr	r3, [pc, #188]	; (8004f6c <main+0x398>)
 8004eae:	ed93 7a00 	vldr	s14, [r3]
 8004eb2:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8004f70 <main+0x39c>
 8004eb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004eba:	4b2c      	ldr	r3, [pc, #176]	; (8004f6c <main+0x398>)
 8004ebc:	edc3 7a00 	vstr	s15, [r3]
                   Td=y+Ti;//    1   
 8004ec0:	4b29      	ldr	r3, [pc, #164]	; (8004f68 <main+0x394>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	ee07 3a90 	vmov	s15, r3
 8004ec8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ecc:	4b27      	ldr	r3, [pc, #156]	; (8004f6c <main+0x398>)
 8004ece:	edd3 7a00 	vldr	s15, [r3]
 8004ed2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ed6:	4b27      	ldr	r3, [pc, #156]	; (8004f74 <main+0x3a0>)
 8004ed8:	edc3 7a00 	vstr	s15, [r3]
                   ti=0;
 8004edc:	4b26      	ldr	r3, [pc, #152]	; (8004f78 <main+0x3a4>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	601a      	str	r2, [r3, #0]
                   TimeLCD (ti);
 8004ee2:	4b25      	ldr	r3, [pc, #148]	; (8004f78 <main+0x3a4>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f7ff fd00 	bl	80048ec <TimeLCD>

  /* USER CODE END 2 */
                   tt1=tn1*60;
 8004eec:	4b14      	ldr	r3, [pc, #80]	; (8004f40 <main+0x36c>)
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	011b      	lsls	r3, r3, #4
 8004ef4:	1a9b      	subs	r3, r3, r2
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	461a      	mov	r2, r3
 8004efa:	4b20      	ldr	r3, [pc, #128]	; (8004f7c <main+0x3a8>)
 8004efc:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN WHILE */
  while (y<Tc1)
 8004efe:	e04c      	b.n	8004f9a <main+0x3c6>
  {

     AcdReadLcd (str); //        
 8004f00:	4b0b      	ldr	r3, [pc, #44]	; (8004f30 <main+0x35c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7ff fc53 	bl	80047b0 <AcdReadLcd>

     Ten();   //   
 8004f0a:	f7ff fdcd 	bl	8004aa8 <Ten>
if(ti<tt1)
 8004f0e:	4b1a      	ldr	r3, [pc, #104]	; (8004f78 <main+0x3a4>)
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	4b1a      	ldr	r3, [pc, #104]	; (8004f7c <main+0x3a8>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	da32      	bge.n	8004f80 <main+0x3ac>
{
	TimeLCD (ti);					//     
 8004f1a:	4b17      	ldr	r3, [pc, #92]	; (8004f78 <main+0x3a4>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7ff fce4 	bl	80048ec <TimeLCD>
 8004f24:	e02e      	b.n	8004f84 <main+0x3b0>
 8004f26:	bf00      	nop
 8004f28:	40001000 	.word	0x40001000
 8004f2c:	40000400 	.word	0x40000400
 8004f30:	2000029c 	.word	0x2000029c
 8004f34:	20000234 	.word	0x20000234
 8004f38:	20000028 	.word	0x20000028
 8004f3c:	2000012c 	.word	0x2000012c
 8004f40:	20000058 	.word	0x20000058
 8004f44:	20000144 	.word	0x20000144
 8004f48:	20000050 	.word	0x20000050
 8004f4c:	20000128 	.word	0x20000128
 8004f50:	20000138 	.word	0x20000138
 8004f54:	20000140 	.word	0x20000140
 8004f58:	48000800 	.word	0x48000800
 8004f5c:	20000038 	.word	0x20000038
 8004f60:	2000003c 	.word	0x2000003c
 8004f64:	20000190 	.word	0x20000190
 8004f68:	20000288 	.word	0x20000288
 8004f6c:	2000002c 	.word	0x2000002c
 8004f70:	42700000 	.word	0x42700000
 8004f74:	20000034 	.word	0x20000034
 8004f78:	20000030 	.word	0x20000030
 8004f7c:	20000048 	.word	0x20000048
}
else
{
	Disptnok();					//       
 8004f80:	f7ff fd24 	bl	80049cc <Disptnok>
}

Td=Td+Ti;
 8004f84:	4b93      	ldr	r3, [pc, #588]	; (80051d4 <main+0x600>)
 8004f86:	ed93 7a00 	vldr	s14, [r3]
 8004f8a:	4b93      	ldr	r3, [pc, #588]	; (80051d8 <main+0x604>)
 8004f8c:	edd3 7a00 	vldr	s15, [r3]
 8004f90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f94:	4b8f      	ldr	r3, [pc, #572]	; (80051d4 <main+0x600>)
 8004f96:	edc3 7a00 	vstr	s15, [r3]
  while (y<Tc1)
 8004f9a:	4b90      	ldr	r3, [pc, #576]	; (80051dc <main+0x608>)
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	4b90      	ldr	r3, [pc, #576]	; (80051e0 <main+0x60c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	dbac      	blt.n	8004f00 <main+0x32c>
}


ty1=ty1-1;
 8004fa6:	4b8f      	ldr	r3, [pc, #572]	; (80051e4 <main+0x610>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	4a8d      	ldr	r2, [pc, #564]	; (80051e4 <main+0x610>)
 8004fae:	6013      	str	r3, [r2, #0]
if (ty1>0)   //          0
 8004fb0:	4b8c      	ldr	r3, [pc, #560]	; (80051e4 <main+0x610>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	dd37      	ble.n	8005028 <main+0x454>
{
Cursor (0x01, 2);
 8004fb8:	2102      	movs	r1, #2
 8004fba:	2001      	movs	r0, #1
 8004fbc:	f7ff f9bc 	bl	8004338 <Cursor>
Write_DC(0x74, 1);//t
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	2074      	movs	r0, #116	; 0x74
 8004fc4:	f7ff f998 	bl	80042f8 <Write_DC>
Write_DC(0x79, 1);//y
 8004fc8:	2101      	movs	r1, #1
 8004fca:	2079      	movs	r0, #121	; 0x79
 8004fcc:	f7ff f994 	bl	80042f8 <Write_DC>
Write_DC(0x3D, 1);//=
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	203d      	movs	r0, #61	; 0x3d
 8004fd4:	f7ff f990 	bl	80042f8 <Write_DC>


tt2=ty1*60;
 8004fd8:	4b82      	ldr	r3, [pc, #520]	; (80051e4 <main+0x610>)
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	4613      	mov	r3, r2
 8004fde:	011b      	lsls	r3, r3, #4
 8004fe0:	1a9b      	subs	r3, r3, r2
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	4b80      	ldr	r3, [pc, #512]	; (80051e8 <main+0x614>)
 8004fe8:	601a      	str	r2, [r3, #0]
Td=Tc1;
 8004fea:	4b7d      	ldr	r3, [pc, #500]	; (80051e0 <main+0x60c>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	ee07 3a90 	vmov	s15, r3
 8004ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ff6:	4b77      	ldr	r3, [pc, #476]	; (80051d4 <main+0x600>)
 8004ff8:	edc3 7a00 	vstr	s15, [r3]
ti=0;
 8004ffc:	4b7b      	ldr	r3, [pc, #492]	; (80051ec <main+0x618>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	601a      	str	r2, [r3, #0]
while(ti<tt2)
 8005002:	e00b      	b.n	800501c <main+0x448>
{
TimeLCD (ti);					//     
 8005004:	4b79      	ldr	r3, [pc, #484]	; (80051ec <main+0x618>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4618      	mov	r0, r3
 800500a:	f7ff fc6f 	bl	80048ec <TimeLCD>
AcdReadLcd (str);				//  
 800500e:	4b78      	ldr	r3, [pc, #480]	; (80051f0 <main+0x61c>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4618      	mov	r0, r3
 8005014:	f7ff fbcc 	bl	80047b0 <AcdReadLcd>
Ten();							//   
 8005018:	f7ff fd46 	bl	8004aa8 <Ten>
while(ti<tt2)
 800501c:	4b73      	ldr	r3, [pc, #460]	; (80051ec <main+0x618>)
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	4b71      	ldr	r3, [pc, #452]	; (80051e8 <main+0x614>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	429a      	cmp	r2, r3
 8005026:	dbed      	blt.n	8005004 <main+0x430>
}

}

//--------------------------------------  2 
Tc2=Tc2-1;
 8005028:	4b72      	ldr	r3, [pc, #456]	; (80051f4 <main+0x620>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	3b01      	subs	r3, #1
 800502e:	4a71      	ldr	r2, [pc, #452]	; (80051f4 <main+0x620>)
 8005030:	6013      	str	r3, [r2, #0]
if(Tc2<=0){
 8005032:	4b70      	ldr	r3, [pc, #448]	; (80051f4 <main+0x620>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	f300 80b3 	bgt.w	80051a2 <main+0x5ce>
Write_DC(0x01, 0);//  
 800503c:	2100      	movs	r1, #0
 800503e:	2001      	movs	r0, #1
 8005040:	f7ff f95a 	bl	80042f8 <Write_DC>
Cursor (0x00, 1);
 8005044:	2101      	movs	r1, #1
 8005046:	2000      	movs	r0, #0
 8005048:	f7ff f976 	bl	8004338 <Cursor>
Write_DC(0x32, 1);//2
 800504c:	2101      	movs	r1, #1
 800504e:	2032      	movs	r0, #50	; 0x32
 8005050:	f7ff f952 	bl	80042f8 <Write_DC>
DispNagr();		//
 8005054:	f7ff fcde 	bl	8004a14 <DispNagr>

str=1;
 8005058:	4b65      	ldr	r3, [pc, #404]	; (80051f0 <main+0x61c>)
 800505a:	2201      	movs	r2, #1
 800505c:	601a      	str	r2, [r3, #0]
rs=1;
 800505e:	4b66      	ldr	r3, [pc, #408]	; (80051f8 <main+0x624>)
 8005060:	2201      	movs	r2, #1
 8005062:	601a      	str	r2, [r3, #0]
AcdReadLcd (str);  			//        .    1
 8005064:	4b62      	ldr	r3, [pc, #392]	; (80051f0 <main+0x61c>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4618      	mov	r0, r3
 800506a:	f7ff fba1 	bl	80047b0 <AcdReadLcd>

Ti= (Tc2-y)/(tn2*60);			//     
 800506e:	4b61      	ldr	r3, [pc, #388]	; (80051f4 <main+0x620>)
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	4b5a      	ldr	r3, [pc, #360]	; (80051dc <main+0x608>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	1ad1      	subs	r1, r2, r3
 8005078:	4b60      	ldr	r3, [pc, #384]	; (80051fc <main+0x628>)
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	4613      	mov	r3, r2
 800507e:	011b      	lsls	r3, r3, #4
 8005080:	1a9b      	subs	r3, r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	fb91 f3f3 	sdiv	r3, r1, r3
 8005088:	ee07 3a90 	vmov	s15, r3
 800508c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005090:	4b51      	ldr	r3, [pc, #324]	; (80051d8 <main+0x604>)
 8005092:	edc3 7a00 	vstr	s15, [r3]
Td=y+Ti;			//    i      
 8005096:	4b51      	ldr	r3, [pc, #324]	; (80051dc <main+0x608>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	ee07 3a90 	vmov	s15, r3
 800509e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050a2:	4b4d      	ldr	r3, [pc, #308]	; (80051d8 <main+0x604>)
 80050a4:	edd3 7a00 	vldr	s15, [r3]
 80050a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050ac:	4b49      	ldr	r3, [pc, #292]	; (80051d4 <main+0x600>)
 80050ae:	edc3 7a00 	vstr	s15, [r3]
tn2=tn2-1;
 80050b2:	4b52      	ldr	r3, [pc, #328]	; (80051fc <main+0x628>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	4a50      	ldr	r2, [pc, #320]	; (80051fc <main+0x628>)
 80050ba:	6013      	str	r3, [r2, #0]
tt1=tn2*60;
 80050bc:	4b4f      	ldr	r3, [pc, #316]	; (80051fc <main+0x628>)
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	4613      	mov	r3, r2
 80050c2:	011b      	lsls	r3, r3, #4
 80050c4:	1a9b      	subs	r3, r3, r2
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	461a      	mov	r2, r3
 80050ca:	4b4d      	ldr	r3, [pc, #308]	; (8005200 <main+0x62c>)
 80050cc:	601a      	str	r2, [r3, #0]
ti=0;
 80050ce:	4b47      	ldr	r3, [pc, #284]	; (80051ec <main+0x618>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]
while (y<Tc2)
 80050d4:	e01e      	b.n	8005114 <main+0x540>
{

AcdReadLcd (str);
 80050d6:	4b46      	ldr	r3, [pc, #280]	; (80051f0 <main+0x61c>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4618      	mov	r0, r3
 80050dc:	f7ff fb68 	bl	80047b0 <AcdReadLcd>
TimeLCD ();					//     
 80050e0:	f7ff fc04 	bl	80048ec <TimeLCD>
Ten();							//   
 80050e4:	f7ff fce0 	bl	8004aa8 <Ten>
if(ti<tt1)
 80050e8:	4b40      	ldr	r3, [pc, #256]	; (80051ec <main+0x618>)
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	4b44      	ldr	r3, [pc, #272]	; (8005200 <main+0x62c>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	da02      	bge.n	80050fa <main+0x526>
{
	TimeLCD ();
 80050f4:	f7ff fbfa 	bl	80048ec <TimeLCD>
 80050f8:	e001      	b.n	80050fe <main+0x52a>
}
else
{
Disptnok();				//       
 80050fa:	f7ff fc67 	bl	80049cc <Disptnok>
}
Td=Td+Ti;
 80050fe:	4b35      	ldr	r3, [pc, #212]	; (80051d4 <main+0x600>)
 8005100:	ed93 7a00 	vldr	s14, [r3]
 8005104:	4b34      	ldr	r3, [pc, #208]	; (80051d8 <main+0x604>)
 8005106:	edd3 7a00 	vldr	s15, [r3]
 800510a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800510e:	4b31      	ldr	r3, [pc, #196]	; (80051d4 <main+0x600>)
 8005110:	edc3 7a00 	vstr	s15, [r3]
while (y<Tc2)
 8005114:	4b31      	ldr	r3, [pc, #196]	; (80051dc <main+0x608>)
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	4b36      	ldr	r3, [pc, #216]	; (80051f4 <main+0x620>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	429a      	cmp	r2, r3
 800511e:	dbda      	blt.n	80050d6 <main+0x502>
}
// ------------    2 
ty2=ty2-1;
 8005120:	4b38      	ldr	r3, [pc, #224]	; (8005204 <main+0x630>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	3b01      	subs	r3, #1
 8005126:	4a37      	ldr	r2, [pc, #220]	; (8005204 <main+0x630>)
 8005128:	6013      	str	r3, [r2, #0]
if (ty2>0)    //     2    0
 800512a:	4b36      	ldr	r3, [pc, #216]	; (8005204 <main+0x630>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	dd37      	ble.n	80051a2 <main+0x5ce>
{
Cursor (0x01, 2);
 8005132:	2102      	movs	r1, #2
 8005134:	2001      	movs	r0, #1
 8005136:	f7ff f8ff 	bl	8004338 <Cursor>
Write_DC(0x74, 1);//t
 800513a:	2101      	movs	r1, #1
 800513c:	2074      	movs	r0, #116	; 0x74
 800513e:	f7ff f8db 	bl	80042f8 <Write_DC>
Write_DC(0x79, 1);//y
 8005142:	2101      	movs	r1, #1
 8005144:	2079      	movs	r0, #121	; 0x79
 8005146:	f7ff f8d7 	bl	80042f8 <Write_DC>
Write_DC(0x3D, 1);//=
 800514a:	2101      	movs	r1, #1
 800514c:	203d      	movs	r0, #61	; 0x3d
 800514e:	f7ff f8d3 	bl	80042f8 <Write_DC>

tt2=ty2*60;
 8005152:	4b2c      	ldr	r3, [pc, #176]	; (8005204 <main+0x630>)
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	4613      	mov	r3, r2
 8005158:	011b      	lsls	r3, r3, #4
 800515a:	1a9b      	subs	r3, r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	461a      	mov	r2, r3
 8005160:	4b21      	ldr	r3, [pc, #132]	; (80051e8 <main+0x614>)
 8005162:	601a      	str	r2, [r3, #0]
Td=Tc2;
 8005164:	4b23      	ldr	r3, [pc, #140]	; (80051f4 <main+0x620>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	ee07 3a90 	vmov	s15, r3
 800516c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005170:	4b18      	ldr	r3, [pc, #96]	; (80051d4 <main+0x600>)
 8005172:	edc3 7a00 	vstr	s15, [r3]
ti=0;
 8005176:	4b1d      	ldr	r3, [pc, #116]	; (80051ec <main+0x618>)
 8005178:	2200      	movs	r2, #0
 800517a:	601a      	str	r2, [r3, #0]
while(ti<tt2)
 800517c:	e00b      	b.n	8005196 <main+0x5c2>
{
TimeLCD (ti);					//     
 800517e:	4b1b      	ldr	r3, [pc, #108]	; (80051ec <main+0x618>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4618      	mov	r0, r3
 8005184:	f7ff fbb2 	bl	80048ec <TimeLCD>
AcdReadLcd (str);
 8005188:	4b19      	ldr	r3, [pc, #100]	; (80051f0 <main+0x61c>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4618      	mov	r0, r3
 800518e:	f7ff fb0f 	bl	80047b0 <AcdReadLcd>
Ten();
 8005192:	f7ff fc89 	bl	8004aa8 <Ten>
while(ti<tt2)
 8005196:	4b15      	ldr	r3, [pc, #84]	; (80051ec <main+0x618>)
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	4b13      	ldr	r3, [pc, #76]	; (80051e8 <main+0x614>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	429a      	cmp	r2, r3
 80051a0:	dbed      	blt.n	800517e <main+0x5aa>
}
}
}
Write_DC(0x01, 0);//  
 80051a2:	2100      	movs	r1, #0
 80051a4:	2001      	movs	r0, #1
 80051a6:	f7ff f8a7 	bl	80042f8 <Write_DC>
Cursor (0x01, 1);
 80051aa:	2101      	movs	r1, #1
 80051ac:	2001      	movs	r0, #1
 80051ae:	f7ff f8c3 	bl	8004338 <Cursor>
Write_DC(0x65, 1);//e
 80051b2:	2101      	movs	r1, #1
 80051b4:	2065      	movs	r0, #101	; 0x65
 80051b6:	f7ff f89f 	bl	80042f8 <Write_DC>
Write_DC(0x6E, 1);//n
 80051ba:	2101      	movs	r1, #1
 80051bc:	206e      	movs	r0, #110	; 0x6e
 80051be:	f7ff f89b 	bl	80042f8 <Write_DC>
Write_DC(0x64, 1);//d
 80051c2:	2101      	movs	r1, #1
 80051c4:	2064      	movs	r0, #100	; 0x64
 80051c6:	f7ff f897 	bl	80042f8 <Write_DC>
 80051ca:	2300      	movs	r3, #0
    /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3708      	adds	r7, #8
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	20000034 	.word	0x20000034
 80051d8:	2000002c 	.word	0x2000002c
 80051dc:	20000288 	.word	0x20000288
 80051e0:	2000012c 	.word	0x2000012c
 80051e4:	20000144 	.word	0x20000144
 80051e8:	20000044 	.word	0x20000044
 80051ec:	20000030 	.word	0x20000030
 80051f0:	2000029c 	.word	0x2000029c
 80051f4:	20000128 	.word	0x20000128
 80051f8:	20000190 	.word	0x20000190
 80051fc:	20000138 	.word	0x20000138
 8005200:	20000048 	.word	0x20000048
 8005204:	20000140 	.word	0x20000140

08005208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b096      	sub	sp, #88	; 0x58
 800520c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800520e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005212:	2228      	movs	r2, #40	; 0x28
 8005214:	2100      	movs	r1, #0
 8005216:	4618      	mov	r0, r3
 8005218:	f000 fc9c 	bl	8005b54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800521c:	f107 031c 	add.w	r3, r7, #28
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	605a      	str	r2, [r3, #4]
 8005226:	609a      	str	r2, [r3, #8]
 8005228:	60da      	str	r2, [r3, #12]
 800522a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800522c:	463b      	mov	r3, r7
 800522e:	2200      	movs	r2, #0
 8005230:	601a      	str	r2, [r3, #0]
 8005232:	605a      	str	r2, [r3, #4]
 8005234:	609a      	str	r2, [r3, #8]
 8005236:	60da      	str	r2, [r3, #12]
 8005238:	611a      	str	r2, [r3, #16]
 800523a:	615a      	str	r2, [r3, #20]
 800523c:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800523e:	2302      	movs	r3, #2
 8005240:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005242:	2301      	movs	r3, #1
 8005244:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005246:	2310      	movs	r3, #16
 8005248:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800524a:	2302      	movs	r3, #2
 800524c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800524e:	2300      	movs	r3, #0
 8005250:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8005252:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8005256:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005258:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800525c:	4618      	mov	r0, r3
 800525e:	f7fc fd47 	bl	8001cf0 <HAL_RCC_OscConfig>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d001      	beq.n	800526c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8005268:	f000 fa24 	bl	80056b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800526c:	230f      	movs	r3, #15
 800526e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005270:	2302      	movs	r3, #2
 8005272:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005274:	2300      	movs	r3, #0
 8005276:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005278:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800527c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800527e:	2300      	movs	r3, #0
 8005280:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005282:	f107 031c 	add.w	r3, r7, #28
 8005286:	2102      	movs	r1, #2
 8005288:	4618      	mov	r0, r3
 800528a:	f7fd fc39 	bl	8002b00 <HAL_RCC_ClockConfig>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d001      	beq.n	8005298 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8005294:	f000 fa0e 	bl	80056b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005298:	2380      	movs	r3, #128	; 0x80
 800529a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800529c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052a0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80052a2:	463b      	mov	r3, r7
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7fd fe61 	bl	8002f6c <HAL_RCCEx_PeriphCLKConfig>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d001      	beq.n	80052b4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80052b0:	f000 fa00 	bl	80056b4 <Error_Handler>
  }
}
 80052b4:	bf00      	nop
 80052b6:	3758      	adds	r7, #88	; 0x58
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}

080052bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b08a      	sub	sp, #40	; 0x28
 80052c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80052c2:	f107 031c 	add.w	r3, r7, #28
 80052c6:	2200      	movs	r2, #0
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	605a      	str	r2, [r3, #4]
 80052cc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80052ce:	1d3b      	adds	r3, r7, #4
 80052d0:	2200      	movs	r2, #0
 80052d2:	601a      	str	r2, [r3, #0]
 80052d4:	605a      	str	r2, [r3, #4]
 80052d6:	609a      	str	r2, [r3, #8]
 80052d8:	60da      	str	r2, [r3, #12]
 80052da:	611a      	str	r2, [r3, #16]
 80052dc:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80052de:	4b2e      	ldr	r3, [pc, #184]	; (8005398 <MX_ADC1_Init+0xdc>)
 80052e0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80052e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80052e6:	4b2c      	ldr	r3, [pc, #176]	; (8005398 <MX_ADC1_Init+0xdc>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80052ec:	4b2a      	ldr	r3, [pc, #168]	; (8005398 <MX_ADC1_Init+0xdc>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80052f2:	4b29      	ldr	r3, [pc, #164]	; (8005398 <MX_ADC1_Init+0xdc>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80052f8:	4b27      	ldr	r3, [pc, #156]	; (8005398 <MX_ADC1_Init+0xdc>)
 80052fa:	2200      	movs	r2, #0
 80052fc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80052fe:	4b26      	ldr	r3, [pc, #152]	; (8005398 <MX_ADC1_Init+0xdc>)
 8005300:	2200      	movs	r2, #0
 8005302:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005306:	4b24      	ldr	r3, [pc, #144]	; (8005398 <MX_ADC1_Init+0xdc>)
 8005308:	2200      	movs	r2, #0
 800530a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800530c:	4b22      	ldr	r3, [pc, #136]	; (8005398 <MX_ADC1_Init+0xdc>)
 800530e:	2201      	movs	r2, #1
 8005310:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005312:	4b21      	ldr	r3, [pc, #132]	; (8005398 <MX_ADC1_Init+0xdc>)
 8005314:	2200      	movs	r2, #0
 8005316:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8005318:	4b1f      	ldr	r3, [pc, #124]	; (8005398 <MX_ADC1_Init+0xdc>)
 800531a:	2201      	movs	r2, #1
 800531c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800531e:	4b1e      	ldr	r3, [pc, #120]	; (8005398 <MX_ADC1_Init+0xdc>)
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005326:	4b1c      	ldr	r3, [pc, #112]	; (8005398 <MX_ADC1_Init+0xdc>)
 8005328:	2204      	movs	r2, #4
 800532a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800532c:	4b1a      	ldr	r3, [pc, #104]	; (8005398 <MX_ADC1_Init+0xdc>)
 800532e:	2200      	movs	r2, #0
 8005330:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005332:	4b19      	ldr	r3, [pc, #100]	; (8005398 <MX_ADC1_Init+0xdc>)
 8005334:	2200      	movs	r2, #0
 8005336:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005338:	4817      	ldr	r0, [pc, #92]	; (8005398 <MX_ADC1_Init+0xdc>)
 800533a:	f7fb fbbf 	bl	8000abc <HAL_ADC_Init>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8005344:	f000 f9b6 	bl	80056b4 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005348:	2300      	movs	r3, #0
 800534a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800534c:	f107 031c 	add.w	r3, r7, #28
 8005350:	4619      	mov	r1, r3
 8005352:	4811      	ldr	r0, [pc, #68]	; (8005398 <MX_ADC1_Init+0xdc>)
 8005354:	f7fc f802 	bl	800135c <HAL_ADCEx_MultiModeConfigChannel>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800535e:	f000 f9a9 	bl	80056b4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005362:	2301      	movs	r3, #1
 8005364:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005366:	2301      	movs	r3, #1
 8005368:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800536a:	2300      	movs	r3, #0
 800536c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800536e:	2300      	movs	r3, #0
 8005370:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005372:	2300      	movs	r3, #0
 8005374:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8005376:	2300      	movs	r3, #0
 8005378:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800537a:	1d3b      	adds	r3, r7, #4
 800537c:	4619      	mov	r1, r3
 800537e:	4806      	ldr	r0, [pc, #24]	; (8005398 <MX_ADC1_Init+0xdc>)
 8005380:	f7fb fd2e 	bl	8000de0 <HAL_ADC_ConfigChannel>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d001      	beq.n	800538e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800538a:	f000 f993 	bl	80056b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800538e:	bf00      	nop
 8005390:	3728      	adds	r7, #40	; 0x28
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	200001e4 	.word	0x200001e4

0800539c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08a      	sub	sp, #40	; 0x28
 80053a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053a2:	f107 031c 	add.w	r3, r7, #28
 80053a6:	2200      	movs	r2, #0
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	605a      	str	r2, [r3, #4]
 80053ac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80053ae:	463b      	mov	r3, r7
 80053b0:	2200      	movs	r2, #0
 80053b2:	601a      	str	r2, [r3, #0]
 80053b4:	605a      	str	r2, [r3, #4]
 80053b6:	609a      	str	r2, [r3, #8]
 80053b8:	60da      	str	r2, [r3, #12]
 80053ba:	611a      	str	r2, [r3, #16]
 80053bc:	615a      	str	r2, [r3, #20]
 80053be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80053c0:	4b21      	ldr	r3, [pc, #132]	; (8005448 <MX_TIM3_Init+0xac>)
 80053c2:	4a22      	ldr	r2, [pc, #136]	; (800544c <MX_TIM3_Init+0xb0>)
 80053c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80053c6:	4b20      	ldr	r3, [pc, #128]	; (8005448 <MX_TIM3_Init+0xac>)
 80053c8:	2200      	movs	r2, #0
 80053ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053cc:	4b1e      	ldr	r3, [pc, #120]	; (8005448 <MX_TIM3_Init+0xac>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80053d2:	4b1d      	ldr	r3, [pc, #116]	; (8005448 <MX_TIM3_Init+0xac>)
 80053d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053da:	4b1b      	ldr	r3, [pc, #108]	; (8005448 <MX_TIM3_Init+0xac>)
 80053dc:	2200      	movs	r2, #0
 80053de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053e0:	4b19      	ldr	r3, [pc, #100]	; (8005448 <MX_TIM3_Init+0xac>)
 80053e2:	2200      	movs	r2, #0
 80053e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80053e6:	4818      	ldr	r0, [pc, #96]	; (8005448 <MX_TIM3_Init+0xac>)
 80053e8:	f7fd ff4d 	bl	8003286 <HAL_TIM_PWM_Init>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d001      	beq.n	80053f6 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80053f2:	f000 f95f 	bl	80056b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053f6:	2300      	movs	r3, #0
 80053f8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053fa:	2300      	movs	r3, #0
 80053fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80053fe:	f107 031c 	add.w	r3, r7, #28
 8005402:	4619      	mov	r1, r3
 8005404:	4810      	ldr	r0, [pc, #64]	; (8005448 <MX_TIM3_Init+0xac>)
 8005406:	f7fe fbc3 	bl	8003b90 <HAL_TIMEx_MasterConfigSynchronization>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d001      	beq.n	8005414 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8005410:	f000 f950 	bl	80056b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005414:	2360      	movs	r3, #96	; 0x60
 8005416:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005418:	2300      	movs	r3, #0
 800541a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800541c:	2300      	movs	r3, #0
 800541e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005420:	2300      	movs	r3, #0
 8005422:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005424:	463b      	mov	r3, r7
 8005426:	2204      	movs	r2, #4
 8005428:	4619      	mov	r1, r3
 800542a:	4807      	ldr	r0, [pc, #28]	; (8005448 <MX_TIM3_Init+0xac>)
 800542c:	f7fd ff82 	bl	8003334 <HAL_TIM_PWM_ConfigChannel>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d001      	beq.n	800543a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8005436:	f000 f93d 	bl	80056b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800543a:	4803      	ldr	r0, [pc, #12]	; (8005448 <MX_TIM3_Init+0xac>)
 800543c:	f000 fa04 	bl	8005848 <HAL_TIM_MspPostInit>

}
 8005440:	bf00      	nop
 8005442:	3728      	adds	r7, #40	; 0x28
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}
 8005448:	20000198 	.word	0x20000198
 800544c:	40000400 	.word	0x40000400

08005450 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005456:	1d3b      	adds	r3, r7, #4
 8005458:	2200      	movs	r2, #0
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	605a      	str	r2, [r3, #4]
 800545e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005460:	4b14      	ldr	r3, [pc, #80]	; (80054b4 <MX_TIM6_Init+0x64>)
 8005462:	4a15      	ldr	r2, [pc, #84]	; (80054b8 <MX_TIM6_Init+0x68>)
 8005464:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 63999;
 8005466:	4b13      	ldr	r3, [pc, #76]	; (80054b4 <MX_TIM6_Init+0x64>)
 8005468:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800546c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800546e:	4b11      	ldr	r3, [pc, #68]	; (80054b4 <MX_TIM6_Init+0x64>)
 8005470:	2200      	movs	r2, #0
 8005472:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 150;
 8005474:	4b0f      	ldr	r3, [pc, #60]	; (80054b4 <MX_TIM6_Init+0x64>)
 8005476:	2296      	movs	r2, #150	; 0x96
 8005478:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800547a:	4b0e      	ldr	r3, [pc, #56]	; (80054b4 <MX_TIM6_Init+0x64>)
 800547c:	2200      	movs	r2, #0
 800547e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005480:	480c      	ldr	r0, [pc, #48]	; (80054b4 <MX_TIM6_Init+0x64>)
 8005482:	f7fd fea9 	bl	80031d8 <HAL_TIM_Base_Init>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800548c:	f000 f912 	bl	80056b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005490:	2300      	movs	r3, #0
 8005492:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005494:	2300      	movs	r3, #0
 8005496:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005498:	1d3b      	adds	r3, r7, #4
 800549a:	4619      	mov	r1, r3
 800549c:	4805      	ldr	r0, [pc, #20]	; (80054b4 <MX_TIM6_Init+0x64>)
 800549e:	f7fe fb77 	bl	8003b90 <HAL_TIMEx_MasterConfigSynchronization>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d001      	beq.n	80054ac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80054a8:	f000 f904 	bl	80056b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80054ac:	bf00      	nop
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	2000023c 	.word	0x2000023c
 80054b8:	40001000 	.word	0x40001000

080054bc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054c2:	1d3b      	adds	r3, r7, #4
 80054c4:	2200      	movs	r2, #0
 80054c6:	601a      	str	r2, [r3, #0]
 80054c8:	605a      	str	r2, [r3, #4]
 80054ca:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80054cc:	4b15      	ldr	r3, [pc, #84]	; (8005524 <MX_TIM7_Init+0x68>)
 80054ce:	4a16      	ldr	r2, [pc, #88]	; (8005528 <MX_TIM7_Init+0x6c>)
 80054d0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 63999;
 80054d2:	4b14      	ldr	r3, [pc, #80]	; (8005524 <MX_TIM7_Init+0x68>)
 80054d4:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80054d8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054da:	4b12      	ldr	r3, [pc, #72]	; (8005524 <MX_TIM7_Init+0x68>)
 80054dc:	2200      	movs	r2, #0
 80054de:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 80054e0:	4b10      	ldr	r3, [pc, #64]	; (8005524 <MX_TIM7_Init+0x68>)
 80054e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80054e6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054e8:	4b0e      	ldr	r3, [pc, #56]	; (8005524 <MX_TIM7_Init+0x68>)
 80054ea:	2200      	movs	r2, #0
 80054ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80054ee:	480d      	ldr	r0, [pc, #52]	; (8005524 <MX_TIM7_Init+0x68>)
 80054f0:	f7fd fe72 	bl	80031d8 <HAL_TIM_Base_Init>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80054fa:	f000 f8db 	bl	80056b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054fe:	2300      	movs	r3, #0
 8005500:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005502:	2300      	movs	r3, #0
 8005504:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005506:	1d3b      	adds	r3, r7, #4
 8005508:	4619      	mov	r1, r3
 800550a:	4806      	ldr	r0, [pc, #24]	; (8005524 <MX_TIM7_Init+0x68>)
 800550c:	f7fe fb40 	bl	8003b90 <HAL_TIMEx_MasterConfigSynchronization>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8005516:	f000 f8cd 	bl	80056b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800551a:	bf00      	nop
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
 8005522:	bf00      	nop
 8005524:	200002a8 	.word	0x200002a8
 8005528:	40001400 	.word	0x40001400

0800552c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005530:	4b15      	ldr	r3, [pc, #84]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 8005532:	4a16      	ldr	r2, [pc, #88]	; (800558c <MX_USART3_UART_Init+0x60>)
 8005534:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8005536:	4b14      	ldr	r3, [pc, #80]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 8005538:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800553c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800553e:	4b12      	ldr	r3, [pc, #72]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 8005540:	2200      	movs	r2, #0
 8005542:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005544:	4b10      	ldr	r3, [pc, #64]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 8005546:	2200      	movs	r2, #0
 8005548:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800554a:	4b0f      	ldr	r3, [pc, #60]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 800554c:	2200      	movs	r2, #0
 800554e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005550:	4b0d      	ldr	r3, [pc, #52]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 8005552:	220c      	movs	r2, #12
 8005554:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005556:	4b0c      	ldr	r3, [pc, #48]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 8005558:	2200      	movs	r2, #0
 800555a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800555c:	4b0a      	ldr	r3, [pc, #40]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 800555e:	2200      	movs	r2, #0
 8005560:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005562:	4b09      	ldr	r3, [pc, #36]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 8005564:	2200      	movs	r2, #0
 8005566:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005568:	4b07      	ldr	r3, [pc, #28]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 800556a:	2200      	movs	r2, #0
 800556c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800556e:	2300      	movs	r3, #0
 8005570:	2200      	movs	r2, #0
 8005572:	2100      	movs	r1, #0
 8005574:	4804      	ldr	r0, [pc, #16]	; (8005588 <MX_USART3_UART_Init+0x5c>)
 8005576:	f7fe fe18 	bl	80041aa <HAL_RS485Ex_Init>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d001      	beq.n	8005584 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005580:	f000 f898 	bl	80056b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005584:	bf00      	nop
 8005586:	bd80      	pop	{r7, pc}
 8005588:	200000a0 	.word	0x200000a0
 800558c:	40004800 	.word	0x40004800

08005590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005596:	4a10      	ldr	r2, [pc, #64]	; (80055d8 <MX_DMA_Init+0x48>)
 8005598:	4b0f      	ldr	r3, [pc, #60]	; (80055d8 <MX_DMA_Init+0x48>)
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	f043 0301 	orr.w	r3, r3, #1
 80055a0:	6153      	str	r3, [r2, #20]
 80055a2:	4b0d      	ldr	r3, [pc, #52]	; (80055d8 <MX_DMA_Init+0x48>)
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	607b      	str	r3, [r7, #4]
 80055ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80055ae:	2200      	movs	r2, #0
 80055b0:	2100      	movs	r1, #0
 80055b2:	200c      	movs	r0, #12
 80055b4:	f7fc f8d1 	bl	800175a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80055b8:	200c      	movs	r0, #12
 80055ba:	f7fc f8ea 	bl	8001792 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80055be:	2200      	movs	r2, #0
 80055c0:	2100      	movs	r1, #0
 80055c2:	200d      	movs	r0, #13
 80055c4:	f7fc f8c9 	bl	800175a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80055c8:	200d      	movs	r0, #13
 80055ca:	f7fc f8e2 	bl	8001792 <HAL_NVIC_EnableIRQ>

}
 80055ce:	bf00      	nop
 80055d0:	3708      	adds	r7, #8
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	40021000 	.word	0x40021000

080055dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b088      	sub	sp, #32
 80055e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055e2:	f107 030c 	add.w	r3, r7, #12
 80055e6:	2200      	movs	r2, #0
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	605a      	str	r2, [r3, #4]
 80055ec:	609a      	str	r2, [r3, #8]
 80055ee:	60da      	str	r2, [r3, #12]
 80055f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80055f2:	4a2d      	ldr	r2, [pc, #180]	; (80056a8 <MX_GPIO_Init+0xcc>)
 80055f4:	4b2c      	ldr	r3, [pc, #176]	; (80056a8 <MX_GPIO_Init+0xcc>)
 80055f6:	695b      	ldr	r3, [r3, #20]
 80055f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80055fc:	6153      	str	r3, [r2, #20]
 80055fe:	4b2a      	ldr	r3, [pc, #168]	; (80056a8 <MX_GPIO_Init+0xcc>)
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005606:	60bb      	str	r3, [r7, #8]
 8005608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800560a:	4a27      	ldr	r2, [pc, #156]	; (80056a8 <MX_GPIO_Init+0xcc>)
 800560c:	4b26      	ldr	r3, [pc, #152]	; (80056a8 <MX_GPIO_Init+0xcc>)
 800560e:	695b      	ldr	r3, [r3, #20]
 8005610:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005614:	6153      	str	r3, [r2, #20]
 8005616:	4b24      	ldr	r3, [pc, #144]	; (80056a8 <MX_GPIO_Init+0xcc>)
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800561e:	607b      	str	r3, [r7, #4]
 8005620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005622:	4a21      	ldr	r2, [pc, #132]	; (80056a8 <MX_GPIO_Init+0xcc>)
 8005624:	4b20      	ldr	r3, [pc, #128]	; (80056a8 <MX_GPIO_Init+0xcc>)
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800562c:	6153      	str	r3, [r2, #20]
 800562e:	4b1e      	ldr	r3, [pc, #120]	; (80056a8 <MX_GPIO_Init+0xcc>)
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005636:	603b      	str	r3, [r7, #0]
 8005638:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800563a:	2200      	movs	r2, #0
 800563c:	210f      	movs	r1, #15
 800563e:	481b      	ldr	r0, [pc, #108]	; (80056ac <MX_GPIO_Init+0xd0>)
 8005640:	f7fc fb3e 	bl	8001cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005644:	2200      	movs	r2, #0
 8005646:	21ff      	movs	r1, #255	; 0xff
 8005648:	4819      	ldr	r0, [pc, #100]	; (80056b0 <MX_GPIO_Init+0xd4>)
 800564a:	f7fc fb39 	bl	8001cc0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800564e:	230f      	movs	r3, #15
 8005650:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005652:	2301      	movs	r3, #1
 8005654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005656:	2300      	movs	r3, #0
 8005658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800565a:	2300      	movs	r3, #0
 800565c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800565e:	f107 030c 	add.w	r3, r7, #12
 8005662:	4619      	mov	r1, r3
 8005664:	4811      	ldr	r0, [pc, #68]	; (80056ac <MX_GPIO_Init+0xd0>)
 8005666:	f7fc f9b9 	bl	80019dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3
                           PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800566a:	23ff      	movs	r3, #255	; 0xff
 800566c:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800566e:	2301      	movs	r3, #1
 8005670:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005672:	2300      	movs	r3, #0
 8005674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005676:	2300      	movs	r3, #0
 8005678:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800567a:	f107 030c 	add.w	r3, r7, #12
 800567e:	4619      	mov	r1, r3
 8005680:	480b      	ldr	r0, [pc, #44]	; (80056b0 <MX_GPIO_Init+0xd4>)
 8005682:	f7fc f9ab 	bl	80019dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005686:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800568a:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800568c:	2300      	movs	r3, #0
 800568e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005690:	2300      	movs	r3, #0
 8005692:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005694:	f107 030c 	add.w	r3, r7, #12
 8005698:	4619      	mov	r1, r3
 800569a:	4804      	ldr	r0, [pc, #16]	; (80056ac <MX_GPIO_Init+0xd0>)
 800569c:	f7fc f99e 	bl	80019dc <HAL_GPIO_Init>

}
 80056a0:	bf00      	nop
 80056a2:	3720      	adds	r7, #32
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	40021000 	.word	0x40021000
 80056ac:	48000800 	.word	0x48000800
 80056b0:	48000400 	.word	0x48000400

080056b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80056b4:	b480      	push	{r7}
 80056b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80056b8:	bf00      	nop
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
	...

080056c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056ca:	4a0f      	ldr	r2, [pc, #60]	; (8005708 <HAL_MspInit+0x44>)
 80056cc:	4b0e      	ldr	r3, [pc, #56]	; (8005708 <HAL_MspInit+0x44>)
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	f043 0301 	orr.w	r3, r3, #1
 80056d4:	6193      	str	r3, [r2, #24]
 80056d6:	4b0c      	ldr	r3, [pc, #48]	; (8005708 <HAL_MspInit+0x44>)
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	f003 0301 	and.w	r3, r3, #1
 80056de:	607b      	str	r3, [r7, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80056e2:	4a09      	ldr	r2, [pc, #36]	; (8005708 <HAL_MspInit+0x44>)
 80056e4:	4b08      	ldr	r3, [pc, #32]	; (8005708 <HAL_MspInit+0x44>)
 80056e6:	69db      	ldr	r3, [r3, #28]
 80056e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ec:	61d3      	str	r3, [r2, #28]
 80056ee:	4b06      	ldr	r3, [pc, #24]	; (8005708 <HAL_MspInit+0x44>)
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f6:	603b      	str	r3, [r7, #0]
 80056f8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80056fa:	2007      	movs	r0, #7
 80056fc:	f7fc f822 	bl	8001744 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005700:	bf00      	nop
 8005702:	3708      	adds	r7, #8
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	40021000 	.word	0x40021000

0800570c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b08a      	sub	sp, #40	; 0x28
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005714:	f107 0314 	add.w	r3, r7, #20
 8005718:	2200      	movs	r2, #0
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	605a      	str	r2, [r3, #4]
 800571e:	609a      	str	r2, [r3, #8]
 8005720:	60da      	str	r2, [r3, #12]
 8005722:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800572c:	d124      	bne.n	8005778 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800572e:	4a14      	ldr	r2, [pc, #80]	; (8005780 <HAL_ADC_MspInit+0x74>)
 8005730:	4b13      	ldr	r3, [pc, #76]	; (8005780 <HAL_ADC_MspInit+0x74>)
 8005732:	695b      	ldr	r3, [r3, #20]
 8005734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005738:	6153      	str	r3, [r2, #20]
 800573a:	4b11      	ldr	r3, [pc, #68]	; (8005780 <HAL_ADC_MspInit+0x74>)
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005742:	613b      	str	r3, [r7, #16]
 8005744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005746:	4a0e      	ldr	r2, [pc, #56]	; (8005780 <HAL_ADC_MspInit+0x74>)
 8005748:	4b0d      	ldr	r3, [pc, #52]	; (8005780 <HAL_ADC_MspInit+0x74>)
 800574a:	695b      	ldr	r3, [r3, #20]
 800574c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005750:	6153      	str	r3, [r2, #20]
 8005752:	4b0b      	ldr	r3, [pc, #44]	; (8005780 <HAL_ADC_MspInit+0x74>)
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800575a:	60fb      	str	r3, [r7, #12]
 800575c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800575e:	2301      	movs	r3, #1
 8005760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005762:	2303      	movs	r3, #3
 8005764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005766:	2300      	movs	r3, #0
 8005768:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800576a:	f107 0314 	add.w	r3, r7, #20
 800576e:	4619      	mov	r1, r3
 8005770:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005774:	f7fc f932 	bl	80019dc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005778:	bf00      	nop
 800577a:	3728      	adds	r7, #40	; 0x28
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}
 8005780:	40021000 	.word	0x40021000

08005784 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a0a      	ldr	r2, [pc, #40]	; (80057bc <HAL_TIM_PWM_MspInit+0x38>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d10b      	bne.n	80057ae <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005796:	4a0a      	ldr	r2, [pc, #40]	; (80057c0 <HAL_TIM_PWM_MspInit+0x3c>)
 8005798:	4b09      	ldr	r3, [pc, #36]	; (80057c0 <HAL_TIM_PWM_MspInit+0x3c>)
 800579a:	69db      	ldr	r3, [r3, #28]
 800579c:	f043 0302 	orr.w	r3, r3, #2
 80057a0:	61d3      	str	r3, [r2, #28]
 80057a2:	4b07      	ldr	r3, [pc, #28]	; (80057c0 <HAL_TIM_PWM_MspInit+0x3c>)
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	f003 0302 	and.w	r3, r3, #2
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80057ae:	bf00      	nop
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	40000400 	.word	0x40000400
 80057c0:	40021000 	.word	0x40021000

080057c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a1a      	ldr	r2, [pc, #104]	; (800583c <HAL_TIM_Base_MspInit+0x78>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d114      	bne.n	8005800 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80057d6:	4a1a      	ldr	r2, [pc, #104]	; (8005840 <HAL_TIM_Base_MspInit+0x7c>)
 80057d8:	4b19      	ldr	r3, [pc, #100]	; (8005840 <HAL_TIM_Base_MspInit+0x7c>)
 80057da:	69db      	ldr	r3, [r3, #28]
 80057dc:	f043 0310 	orr.w	r3, r3, #16
 80057e0:	61d3      	str	r3, [r2, #28]
 80057e2:	4b17      	ldr	r3, [pc, #92]	; (8005840 <HAL_TIM_Base_MspInit+0x7c>)
 80057e4:	69db      	ldr	r3, [r3, #28]
 80057e6:	f003 0310 	and.w	r3, r3, #16
 80057ea:	60fb      	str	r3, [r7, #12]
 80057ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80057ee:	2200      	movs	r2, #0
 80057f0:	2100      	movs	r1, #0
 80057f2:	2036      	movs	r0, #54	; 0x36
 80057f4:	f7fb ffb1 	bl	800175a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 80057f8:	2036      	movs	r0, #54	; 0x36
 80057fa:	f7fb ffca 	bl	8001792 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80057fe:	e018      	b.n	8005832 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a0f      	ldr	r2, [pc, #60]	; (8005844 <HAL_TIM_Base_MspInit+0x80>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d113      	bne.n	8005832 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800580a:	4a0d      	ldr	r2, [pc, #52]	; (8005840 <HAL_TIM_Base_MspInit+0x7c>)
 800580c:	4b0c      	ldr	r3, [pc, #48]	; (8005840 <HAL_TIM_Base_MspInit+0x7c>)
 800580e:	69db      	ldr	r3, [r3, #28]
 8005810:	f043 0320 	orr.w	r3, r3, #32
 8005814:	61d3      	str	r3, [r2, #28]
 8005816:	4b0a      	ldr	r3, [pc, #40]	; (8005840 <HAL_TIM_Base_MspInit+0x7c>)
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	f003 0320 	and.w	r3, r3, #32
 800581e:	60bb      	str	r3, [r7, #8]
 8005820:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8005822:	2200      	movs	r2, #0
 8005824:	2100      	movs	r1, #0
 8005826:	2037      	movs	r0, #55	; 0x37
 8005828:	f7fb ff97 	bl	800175a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 800582c:	2037      	movs	r0, #55	; 0x37
 800582e:	f7fb ffb0 	bl	8001792 <HAL_NVIC_EnableIRQ>
}
 8005832:	bf00      	nop
 8005834:	3710      	adds	r7, #16
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	40001000 	.word	0x40001000
 8005840:	40021000 	.word	0x40021000
 8005844:	40001400 	.word	0x40001400

08005848 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b088      	sub	sp, #32
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005850:	f107 030c 	add.w	r3, r7, #12
 8005854:	2200      	movs	r2, #0
 8005856:	601a      	str	r2, [r3, #0]
 8005858:	605a      	str	r2, [r3, #4]
 800585a:	609a      	str	r2, [r3, #8]
 800585c:	60da      	str	r2, [r3, #12]
 800585e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a11      	ldr	r2, [pc, #68]	; (80058ac <HAL_TIM_MspPostInit+0x64>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d11c      	bne.n	80058a4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800586a:	4a11      	ldr	r2, [pc, #68]	; (80058b0 <HAL_TIM_MspPostInit+0x68>)
 800586c:	4b10      	ldr	r3, [pc, #64]	; (80058b0 <HAL_TIM_MspPostInit+0x68>)
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005874:	6153      	str	r3, [r2, #20]
 8005876:	4b0e      	ldr	r3, [pc, #56]	; (80058b0 <HAL_TIM_MspPostInit+0x68>)
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800587e:	60bb      	str	r3, [r7, #8]
 8005880:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005882:	2380      	movs	r3, #128	; 0x80
 8005884:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005886:	2302      	movs	r3, #2
 8005888:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800588a:	2300      	movs	r3, #0
 800588c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800588e:	2300      	movs	r3, #0
 8005890:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005892:	2302      	movs	r3, #2
 8005894:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005896:	f107 030c 	add.w	r3, r7, #12
 800589a:	4619      	mov	r1, r3
 800589c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058a0:	f7fc f89c 	bl	80019dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80058a4:	bf00      	nop
 80058a6:	3720      	adds	r7, #32
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	40000400 	.word	0x40000400
 80058b0:	40021000 	.word	0x40021000

080058b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b08a      	sub	sp, #40	; 0x28
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058bc:	f107 0314 	add.w	r3, r7, #20
 80058c0:	2200      	movs	r2, #0
 80058c2:	601a      	str	r2, [r3, #0]
 80058c4:	605a      	str	r2, [r3, #4]
 80058c6:	609a      	str	r2, [r3, #8]
 80058c8:	60da      	str	r2, [r3, #12]
 80058ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a3d      	ldr	r2, [pc, #244]	; (80059c8 <HAL_UART_MspInit+0x114>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d174      	bne.n	80059c0 <HAL_UART_MspInit+0x10c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80058d6:	4a3d      	ldr	r2, [pc, #244]	; (80059cc <HAL_UART_MspInit+0x118>)
 80058d8:	4b3c      	ldr	r3, [pc, #240]	; (80059cc <HAL_UART_MspInit+0x118>)
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058e0:	61d3      	str	r3, [r2, #28]
 80058e2:	4b3a      	ldr	r3, [pc, #232]	; (80059cc <HAL_UART_MspInit+0x118>)
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058ea:	613b      	str	r3, [r7, #16]
 80058ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058ee:	4a37      	ldr	r2, [pc, #220]	; (80059cc <HAL_UART_MspInit+0x118>)
 80058f0:	4b36      	ldr	r3, [pc, #216]	; (80059cc <HAL_UART_MspInit+0x118>)
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058f8:	6153      	str	r3, [r2, #20]
 80058fa:	4b34      	ldr	r3, [pc, #208]	; (80059cc <HAL_UART_MspInit+0x118>)
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005902:	60fb      	str	r3, [r7, #12]
 8005904:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    PB14     ------> USART3_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14;
 8005906:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 800590a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800590c:	2302      	movs	r3, #2
 800590e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005910:	2300      	movs	r3, #0
 8005912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005914:	2303      	movs	r3, #3
 8005916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005918:	2307      	movs	r3, #7
 800591a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800591c:	f107 0314 	add.w	r3, r7, #20
 8005920:	4619      	mov	r1, r3
 8005922:	482b      	ldr	r0, [pc, #172]	; (80059d0 <HAL_UART_MspInit+0x11c>)
 8005924:	f7fc f85a 	bl	80019dc <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8005928:	4b2a      	ldr	r3, [pc, #168]	; (80059d4 <HAL_UART_MspInit+0x120>)
 800592a:	4a2b      	ldr	r2, [pc, #172]	; (80059d8 <HAL_UART_MspInit+0x124>)
 800592c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800592e:	4b29      	ldr	r3, [pc, #164]	; (80059d4 <HAL_UART_MspInit+0x120>)
 8005930:	2200      	movs	r2, #0
 8005932:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005934:	4b27      	ldr	r3, [pc, #156]	; (80059d4 <HAL_UART_MspInit+0x120>)
 8005936:	2200      	movs	r2, #0
 8005938:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800593a:	4b26      	ldr	r3, [pc, #152]	; (80059d4 <HAL_UART_MspInit+0x120>)
 800593c:	2280      	movs	r2, #128	; 0x80
 800593e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005940:	4b24      	ldr	r3, [pc, #144]	; (80059d4 <HAL_UART_MspInit+0x120>)
 8005942:	2200      	movs	r2, #0
 8005944:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005946:	4b23      	ldr	r3, [pc, #140]	; (80059d4 <HAL_UART_MspInit+0x120>)
 8005948:	2200      	movs	r2, #0
 800594a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800594c:	4b21      	ldr	r3, [pc, #132]	; (80059d4 <HAL_UART_MspInit+0x120>)
 800594e:	2200      	movs	r2, #0
 8005950:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005952:	4b20      	ldr	r3, [pc, #128]	; (80059d4 <HAL_UART_MspInit+0x120>)
 8005954:	2200      	movs	r2, #0
 8005956:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005958:	481e      	ldr	r0, [pc, #120]	; (80059d4 <HAL_UART_MspInit+0x120>)
 800595a:	f7fb ff34 	bl	80017c6 <HAL_DMA_Init>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 8005964:	f7ff fea6 	bl	80056b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a1a      	ldr	r2, [pc, #104]	; (80059d4 <HAL_UART_MspInit+0x120>)
 800596c:	671a      	str	r2, [r3, #112]	; 0x70
 800596e:	4a19      	ldr	r2, [pc, #100]	; (80059d4 <HAL_UART_MspInit+0x120>)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8005974:	4b19      	ldr	r3, [pc, #100]	; (80059dc <HAL_UART_MspInit+0x128>)
 8005976:	4a1a      	ldr	r2, [pc, #104]	; (80059e0 <HAL_UART_MspInit+0x12c>)
 8005978:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800597a:	4b18      	ldr	r3, [pc, #96]	; (80059dc <HAL_UART_MspInit+0x128>)
 800597c:	2210      	movs	r2, #16
 800597e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005980:	4b16      	ldr	r3, [pc, #88]	; (80059dc <HAL_UART_MspInit+0x128>)
 8005982:	2200      	movs	r2, #0
 8005984:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005986:	4b15      	ldr	r3, [pc, #84]	; (80059dc <HAL_UART_MspInit+0x128>)
 8005988:	2280      	movs	r2, #128	; 0x80
 800598a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800598c:	4b13      	ldr	r3, [pc, #76]	; (80059dc <HAL_UART_MspInit+0x128>)
 800598e:	2200      	movs	r2, #0
 8005990:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005992:	4b12      	ldr	r3, [pc, #72]	; (80059dc <HAL_UART_MspInit+0x128>)
 8005994:	2200      	movs	r2, #0
 8005996:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005998:	4b10      	ldr	r3, [pc, #64]	; (80059dc <HAL_UART_MspInit+0x128>)
 800599a:	2200      	movs	r2, #0
 800599c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800599e:	4b0f      	ldr	r3, [pc, #60]	; (80059dc <HAL_UART_MspInit+0x128>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80059a4:	480d      	ldr	r0, [pc, #52]	; (80059dc <HAL_UART_MspInit+0x128>)
 80059a6:	f7fb ff0e 	bl	80017c6 <HAL_DMA_Init>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d001      	beq.n	80059b4 <HAL_UART_MspInit+0x100>
    {
      Error_Handler();
 80059b0:	f7ff fe80 	bl	80056b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a09      	ldr	r2, [pc, #36]	; (80059dc <HAL_UART_MspInit+0x128>)
 80059b8:	66da      	str	r2, [r3, #108]	; 0x6c
 80059ba:	4a08      	ldr	r2, [pc, #32]	; (80059dc <HAL_UART_MspInit+0x128>)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80059c0:	bf00      	nop
 80059c2:	3728      	adds	r7, #40	; 0x28
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	40004800 	.word	0x40004800
 80059cc:	40021000 	.word	0x40021000
 80059d0:	48000400 	.word	0x48000400
 80059d4:	2000005c 	.word	0x2000005c
 80059d8:	40020030 	.word	0x40020030
 80059dc:	20000148 	.word	0x20000148
 80059e0:	4002001c 	.word	0x4002001c

080059e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80059e4:	b480      	push	{r7}
 80059e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80059e8:	bf00      	nop
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr

080059f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80059f2:	b480      	push	{r7}
 80059f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80059f6:	e7fe      	b.n	80059f6 <HardFault_Handler+0x4>

080059f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80059f8:	b480      	push	{r7}
 80059fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80059fc:	e7fe      	b.n	80059fc <MemManage_Handler+0x4>

080059fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80059fe:	b480      	push	{r7}
 8005a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005a02:	e7fe      	b.n	8005a02 <BusFault_Handler+0x4>

08005a04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005a04:	b480      	push	{r7}
 8005a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005a08:	e7fe      	b.n	8005a08 <UsageFault_Handler+0x4>

08005a0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005a0e:	bf00      	nop
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005a1c:	bf00      	nop
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr

08005a26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005a26:	b480      	push	{r7}
 8005a28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005a2a:	bf00      	nop
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005a38:	f7fa fffe 	bl	8000a38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005a3c:	bf00      	nop
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005a44:	4802      	ldr	r0, [pc, #8]	; (8005a50 <DMA1_Channel2_IRQHandler+0x10>)
 8005a46:	f7fb ff05 	bl	8001854 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005a4a:	bf00      	nop
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	20000148 	.word	0x20000148

08005a54 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005a58:	4802      	ldr	r0, [pc, #8]	; (8005a64 <DMA1_Channel3_IRQHandler+0x10>)
 8005a5a:	f7fb fefb 	bl	8001854 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8005a5e:	bf00      	nop
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	bf00      	nop
 8005a64:	2000005c 	.word	0x2000005c

08005a68 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
	 if (TIM6->SR & TIM_SR_UIF)
 8005a6c:	4b04      	ldr	r3, [pc, #16]	; (8005a80 <TIM6_DAC1_IRQHandler+0x18>)
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	f003 0301 	and.w	r3, r3, #1
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d001      	beq.n	8005a7c <TIM6_DAC1_IRQHandler+0x14>
		 {
	 	  TIM6_Callback();
 8005a78:	f7fe ffec 	bl	8004a54 <TIM6_Callback>
		 }
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */


  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8005a7c:	bf00      	nop
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	40001000 	.word	0x40001000

08005a84 <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0


  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */

  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 8005a88:	bf00      	nop
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
	...

08005a94 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005a94:	b480      	push	{r7}
 8005a96:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005a98:	4a06      	ldr	r2, [pc, #24]	; (8005ab4 <SystemInit+0x20>)
 8005a9a:	4b06      	ldr	r3, [pc, #24]	; (8005ab4 <SystemInit+0x20>)
 8005a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005aa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005aa8:	bf00      	nop
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	e000ed00 	.word	0xe000ed00

08005ab8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005ab8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005af0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005abc:	480d      	ldr	r0, [pc, #52]	; (8005af4 <LoopForever+0x6>)
  ldr r1, =_edata
 8005abe:	490e      	ldr	r1, [pc, #56]	; (8005af8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005ac0:	4a0e      	ldr	r2, [pc, #56]	; (8005afc <LoopForever+0xe>)
  movs r3, #0
 8005ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005ac4:	e002      	b.n	8005acc <LoopCopyDataInit>

08005ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005aca:	3304      	adds	r3, #4

08005acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005ad0:	d3f9      	bcc.n	8005ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005ad2:	4a0b      	ldr	r2, [pc, #44]	; (8005b00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005ad4:	4c0b      	ldr	r4, [pc, #44]	; (8005b04 <LoopForever+0x16>)
  movs r3, #0
 8005ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ad8:	e001      	b.n	8005ade <LoopFillZerobss>

08005ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005adc:	3204      	adds	r2, #4

08005ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ae0:	d3fb      	bcc.n	8005ada <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005ae2:	f7ff ffd7 	bl	8005a94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005ae6:	f000 f811 	bl	8005b0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005aea:	f7ff f873 	bl	8004bd4 <main>

08005aee <LoopForever>:

LoopForever:
    b LoopForever
 8005aee:	e7fe      	b.n	8005aee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005af0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8005af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005af8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8005afc:	08005bbc 	.word	0x08005bbc
  ldr r2, =_sbss
 8005b00:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8005b04:	200002f4 	.word	0x200002f4

08005b08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005b08:	e7fe      	b.n	8005b08 <ADC1_2_IRQHandler>
	...

08005b0c <__libc_init_array>:
 8005b0c:	b570      	push	{r4, r5, r6, lr}
 8005b0e:	4e0d      	ldr	r6, [pc, #52]	; (8005b44 <__libc_init_array+0x38>)
 8005b10:	4c0d      	ldr	r4, [pc, #52]	; (8005b48 <__libc_init_array+0x3c>)
 8005b12:	1ba4      	subs	r4, r4, r6
 8005b14:	10a4      	asrs	r4, r4, #2
 8005b16:	2500      	movs	r5, #0
 8005b18:	42a5      	cmp	r5, r4
 8005b1a:	d109      	bne.n	8005b30 <__libc_init_array+0x24>
 8005b1c:	4e0b      	ldr	r6, [pc, #44]	; (8005b4c <__libc_init_array+0x40>)
 8005b1e:	4c0c      	ldr	r4, [pc, #48]	; (8005b50 <__libc_init_array+0x44>)
 8005b20:	f000 f820 	bl	8005b64 <_init>
 8005b24:	1ba4      	subs	r4, r4, r6
 8005b26:	10a4      	asrs	r4, r4, #2
 8005b28:	2500      	movs	r5, #0
 8005b2a:	42a5      	cmp	r5, r4
 8005b2c:	d105      	bne.n	8005b3a <__libc_init_array+0x2e>
 8005b2e:	bd70      	pop	{r4, r5, r6, pc}
 8005b30:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b34:	4798      	blx	r3
 8005b36:	3501      	adds	r5, #1
 8005b38:	e7ee      	b.n	8005b18 <__libc_init_array+0xc>
 8005b3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b3e:	4798      	blx	r3
 8005b40:	3501      	adds	r5, #1
 8005b42:	e7f2      	b.n	8005b2a <__libc_init_array+0x1e>
 8005b44:	08005bb4 	.word	0x08005bb4
 8005b48:	08005bb4 	.word	0x08005bb4
 8005b4c:	08005bb4 	.word	0x08005bb4
 8005b50:	08005bb8 	.word	0x08005bb8

08005b54 <memset>:
 8005b54:	4402      	add	r2, r0
 8005b56:	4603      	mov	r3, r0
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d100      	bne.n	8005b5e <memset+0xa>
 8005b5c:	4770      	bx	lr
 8005b5e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b62:	e7f9      	b.n	8005b58 <memset+0x4>

08005b64 <_init>:
 8005b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b66:	bf00      	nop
 8005b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b6a:	bc08      	pop	{r3}
 8005b6c:	469e      	mov	lr, r3
 8005b6e:	4770      	bx	lr

08005b70 <_fini>:
 8005b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b72:	bf00      	nop
 8005b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b76:	bc08      	pop	{r3}
 8005b78:	469e      	mov	lr, r3
 8005b7a:	4770      	bx	lr
