--------------------------------------------------------------------------------
-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: L.33
--  \   \         Application: netgen
--  /   /         Filename: time_sim.vhd
-- /___/   /\     Timestamp: Tue Dec 15 20:28:25 2009
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -dir /home/atypic/src/igor/leval_2 -ofmt vhdl -sim -w -intstyle xflow -pcf /home/atypic/src/igor/leval_2/leval2.pcf /home/atypic/src/igor/leval_2/leval2.ncd time_sim.vhd 
-- Device	: 3s500epq208-5 (PRODUCTION 1.27 2009-03-03)
-- Input file	: /home/atypic/src/igor/leval_2/leval2.ncd
-- Output file	: /home/atypic/src/igor/leval_2/time_sim.vhd
-- # of Entities	: 10
-- Design Name	: toplevel
-- Xilinx	: /opt/Xilinx/11.1/ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity Forward is
  port (
    Branch : in STD_LOGIC := 'X'; 
    AluIn2Src : in STD_LOGIC := 'X'; 
    EXMEMR1 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    EXMEMR2 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    IDEXR1 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    IDEXR2 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    M2WBR1 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    M2WBR2 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    FwdMux2Sel : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    FwdMux1Sel : out STD_LOGIC_VECTOR ( 2 downto 0 ) 
  );
end Forward;

architecture STRUCTURE of Forward is
  signal NlwRenamedSignal_GLOBAL_LOGIC0 : STD_LOGIC; 
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal FwdMux1Sel_0_or0000 : STD_LOGIC; 
  signal Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_Q : STD_LOGIC; 
  signal FwdMux1Sel_2_and0000 : STD_LOGIC; 
  signal FwdMux2Sel_1_or0000 : STD_LOGIC; 
  signal FwdMux2Sel_2_and0000 : STD_LOGIC; 
  signal Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_Q : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYINIT_21275 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYSELF_21269 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYMUXG_21266 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_LOGIC_ZERO_21264 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYSELG_21258 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELF_21299 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXFAST_21298 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYAND_21297 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_FASTCARRY_21296 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXG2_21295 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXF2_21294 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21293 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELG_21287 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux1Sel_0_or0000_LOGIC_ZERO_21320 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux1Sel_0_or0000_CYINIT_21319 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux1Sel_0_or0000_CYSELF_21313 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYINIT_21349 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYSELF_21343 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYMUXG_21340 : STD_LOGIC; 
  signal Mcompar_FwdMux1Sel_cmp_eq0001_cy_0_Q : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_LOGIC_ZERO_21338 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYSELG_21332 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELF_21373 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXFAST_21372 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYAND_21371 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_FASTCARRY_21370 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXG2_21369 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXF2_21368 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21367 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELG_21361 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_LOGIC_ZERO_21394 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_CYINIT_21393 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_CYSELF_21387 : STD_LOGIC; 
  signal FwdMux1Sel_0_and0000 : STD_LOGIC; 
  signal cpu_FwdMux1_0_DYMUX_21417 : STD_LOGIC; 
  signal cpu_FwdMux1_0_CLKINVNOT : STD_LOGIC; 
  signal FwdMux2Sel_1_and0000 : STD_LOGIC; 
  signal cpu_FwdMux2_1_DYMUX_21459 : STD_LOGIC; 
  signal cpu_FwdMux2_1_CLKINV_21447 : STD_LOGIC; 
  signal cpu_FwdMux2_1_CEINV_21446 : STD_LOGIC; 
  signal FwdMux1Sel_2_or0000 : STD_LOGIC; 
  signal FwdMux1Sel_1_and0000 : STD_LOGIC; 
  signal cpu_FwdMux1_1_DXMUX_21512 : STD_LOGIC; 
  signal cpu_FwdMux1_1_CLKINVNOT : STD_LOGIC; 
  signal cpu_FwdMux1_2_DYMUX_21528 : STD_LOGIC; 
  signal cpu_FwdMux1_2_BYINV_21527 : STD_LOGIC; 
  signal cpu_FwdMux1_2_CLKINVNOT : STD_LOGIC; 
  signal cpu_FwdMux2_0_DXMUX_21550 : STD_LOGIC; 
  signal cpu_FwdMux2_0_CLKINV_21545 : STD_LOGIC; 
  signal cpu_FwdMux2_0_CEINV_21544 : STD_LOGIC; 
  signal cpu_FwdMux2_2_DYMUX_21569 : STD_LOGIC; 
  signal cpu_FwdMux2_2_BYINV_21568 : STD_LOGIC; 
  signal cpu_FwdMux2_2_CLKINV_21566 : STD_LOGIC; 
  signal cpu_FwdMux2_2_CEINV_21565 : STD_LOGIC; 
  signal FwdMux2Sel_2_or0000 : STD_LOGIC; 
  signal FwdMux2Sel_0_or0000 : STD_LOGIC; 
  signal FwdMux2Sel_0_and0000 : STD_LOGIC; 
  signal FwdMux1Sel_1_or0000 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYINIT_21656 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYSELF_21650 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYMUXG_21647 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_LOGIC_ZERO_21645 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYSELG_21639 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELF_21680 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXFAST_21679 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYAND_21678 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_FASTCARRY_21677 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXG2_21676 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXF2_21675 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21674 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELG_21668 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux2Sel_1_or0000_LOGIC_ZERO_21701 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux2Sel_1_or0000_CYINIT_21700 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux2Sel_1_or0000_CYSELF_21694 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYINIT_21730 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYSELF_21724 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYMUXG_21721 : STD_LOGIC; 
  signal Mcompar_FwdMux2Sel_cmp_eq0001_cy_0_Q : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_LOGIC_ZERO_21719 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYSELG_21713 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELF_21754 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXFAST_21753 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYAND_21752 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_FASTCARRY_21751 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXG2_21750 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXF2_21749 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21748 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELG_21742 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_LOGIC_ZERO_21775 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_CYINIT_21774 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_CYSELF_21768 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYINIT_21804 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYSELF_21798 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYMUXG_21795 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_LOGIC_ZERO_21793 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYSELG_21787 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELF_21828 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXFAST_21827 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYAND_21826 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_FASTCARRY_21825 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXG2_21824 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXF2_21823 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_LOGIC_ZERO_21822 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELG_21816 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux1Sel_2_and0000_LOGIC_ZERO_21849 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux1Sel_2_and0000_CYINIT_21848 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux1Sel_2_and0000_CYSELF_21842 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYINIT_21878 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYSELF_21872 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYMUXG_21869 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_LOGIC_ZERO_21867 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYSELG_21861 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELF_21902 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXFAST_21901 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYAND_21900 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_FASTCARRY_21899 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXG2_21898 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXF2_21897 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_LOGIC_ZERO_21896 : STD_LOGIC; 
  signal cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELG_21890 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux2Sel_2_and0000_LOGIC_ZERO_21923 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux2Sel_2_and0000_CYINIT_21922 : STD_LOGIC; 
  signal cpu_forwarding_unit_FwdMux2Sel_2_and0000_CYSELF_21916 : STD_LOGIC; 
  signal cpu_FwdMux2_0_FFX_SET : STD_LOGIC; 
  signal cpu_FwdMux2_0_FFX_RSTAND_21557 : STD_LOGIC; 
  signal cpu_FwdMux2_2_FFY_SET : STD_LOGIC; 
  signal cpu_FwdMux2_2_FFY_RSTAND_21577 : STD_LOGIC; 
  signal cpu_FwdMux1_0_FFY_SET : STD_LOGIC; 
  signal cpu_FwdMux1_0_FFY_RSTAND_21424 : STD_LOGIC; 
  signal cpu_FwdMux2_1_FFY_SET : STD_LOGIC; 
  signal cpu_FwdMux2_1_FFY_RSTAND_21467 : STD_LOGIC; 
  signal cpu_FwdMux1_1_FFX_SET : STD_LOGIC; 
  signal cpu_FwdMux1_1_FFX_RSTAND_21518 : STD_LOGIC; 
  signal cpu_FwdMux1_2_FFY_SET : STD_LOGIC; 
  signal cpu_FwdMux1_2_FFY_RSTAND_21535 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_and00001_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_and00001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_0_or00001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_0_and00001_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_or00001_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_or00001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_mux0003_2_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_mux0003_2_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_2_or00001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_mux0004_1_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_1_and00001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR3 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NlwInverterSignal_cpu_forwarding_unit_FwdMux2Sel_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_cpu_forwarding_unit_FwdMux2Sel_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_cpu_forwarding_unit_FwdMux1Sel_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_cpu_forwarding_unit_FwdMux2Sel_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_cpu_forwarding_unit_FwdMux1Sel_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_cpu_forwarding_unit_FwdMux1Sel_2_CLK : STD_LOGIC; 
  signal Mcompar_FwdMux1Sel_cmp_eq0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_FwdMux1Sel_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcompar_FwdMux1Sel_cmp_eq0001_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal FwdMux1Sel_mux0003 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal FwdMux2Sel_mux0004 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Mcompar_FwdMux2Sel_cmp_eq0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_FwdMux2Sel_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcompar_FwdMux2Sel_cmp_eq0001_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_mux0001_cmp_eq0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_mux0001_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcompar_mux0000_cmp_eq0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_mux0000_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  NlwRenamedSignal_GLOBAL_LOGIC0 <= Branch;
  NlwRenamedSignal_GLOBAL_LOGIC0 <= AluIn2Src;
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y23"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_LOGIC_ZERO_21264
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y23"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_LOGIC_ZERO_21264,
      IB => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYINIT_21275,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYSELF_21269,
      O => Mcompar_FwdMux1Sel_cmp_eq0000_cy(0)
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYINIT_21275
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0000_lut(0),
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYSELF_21269
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y23"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_LOGIC_ZERO_21264,
      IB => Mcompar_FwdMux1Sel_cmp_eq0000_cy(0),
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYSELG_21258,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYMUXG_21266
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0000_lut(1),
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYSELG_21258
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y24"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21293
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y24"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21293,
      IB => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21293,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELF_21299,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXF2_21294
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0000_lut(2),
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELF_21299
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_1_CYMUXG_21266,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_FASTCARRY_21296
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y24"
    )
    port map (
      I0 => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELG_21287,
      I1 => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELF_21299,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYAND_21297
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y24"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXG2_21295,
      IB => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_FASTCARRY_21296,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYAND_21297,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXFAST_21298
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y24"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21293,
      IB => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXF2_21294,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELG_21287,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXG2_21295
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0000_lut(3),
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYSELG_21287
    );
  cpu_forwarding_unit_FwdMux1Sel_0_or0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y25"
    )
    port map (
      O => cpu_forwarding_unit_FwdMux1Sel_0_or0000_LOGIC_ZERO_21320
    );
  cpu_forwarding_unit_FwdMux1Sel_0_or0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y25"
    )
    port map (
      IA => cpu_forwarding_unit_FwdMux1Sel_0_or0000_LOGIC_ZERO_21320,
      IB => cpu_forwarding_unit_FwdMux1Sel_0_or0000_CYINIT_21319,
      SEL => cpu_forwarding_unit_FwdMux1Sel_0_or0000_CYSELF_21313,
      O => FwdMux1Sel_0_or0000
    );
  cpu_forwarding_unit_FwdMux1Sel_0_or0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_cy_3_CYMUXFAST_21298,
      O => cpu_forwarding_unit_FwdMux1Sel_0_or0000_CYINIT_21319
    );
  cpu_forwarding_unit_FwdMux1Sel_0_or0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0000_lut(4),
      O => cpu_forwarding_unit_FwdMux1Sel_0_or0000_CYSELF_21313
    );
  Mcompar_FwdMux1Sel_cmp_eq0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X39Y25"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_4_ADR1,
      ADR1 => EXMEMR1(9),
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_4_ADR3,
      ADR3 => EXMEMR1(8),
      O => Mcompar_FwdMux1Sel_cmp_eq0000_lut(4)
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y23"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_LOGIC_ZERO_21338
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y23"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_LOGIC_ZERO_21338,
      IB => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYINIT_21349,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYSELF_21343,
      O => Mcompar_FwdMux1Sel_cmp_eq0001_cy_0_Q
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYINIT_21349
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0001_lut(0),
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYSELF_21343
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y23"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_LOGIC_ZERO_21338,
      IB => Mcompar_FwdMux1Sel_cmp_eq0001_cy_0_Q,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYSELG_21332,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYMUXG_21340
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0001_lut(1),
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYSELG_21332
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y24"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21367
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y24"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21367,
      IB => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21367,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELF_21373,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXF2_21368
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0001_lut(2),
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELF_21373
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_1_CYMUXG_21340,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_FASTCARRY_21370
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y24"
    )
    port map (
      I0 => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELG_21361,
      I1 => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELF_21373,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYAND_21371
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y24"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXG2_21369,
      IB => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_FASTCARRY_21370,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYAND_21371,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXFAST_21372
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y24"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21367,
      IB => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXF2_21368,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELG_21361,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXG2_21369
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0001_lut(3),
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYSELG_21361
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y25"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_LOGIC_ZERO_21394
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y25"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_LOGIC_ZERO_21394,
      IB => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_CYINIT_21393,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_CYSELF_21387,
      O => Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_Q
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_3_CYMUXFAST_21372,
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_CYINIT_21393
    );
  cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0001_lut(4),
      O => cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_CYSELF_21387
    );
  Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X37Y25"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR3,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR4,
      O => Mcompar_FwdMux1Sel_cmp_eq0001_lut(4)
    );
  cpu_FwdMux1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_mux0003(2),
      O => cpu_FwdMux1_0_DYMUX_21417
    );
  cpu_FwdMux1_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSignal_GLOBAL_LOGIC0,
      O => cpu_FwdMux1_0_CLKINVNOT
    );
  cpu_FwdMux2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_mux0004(1),
      O => cpu_FwdMux2_1_DYMUX_21459
    );
  cpu_FwdMux2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSignal_GLOBAL_LOGIC0,
      O => cpu_FwdMux2_1_CLKINV_21447
    );
  cpu_FwdMux2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSignal_GLOBAL_LOGIC0,
      O => cpu_FwdMux2_1_CEINV_21446
    );
  FwdMux1Sel_1_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X46Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_and00001_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_and00001_ADR3,
      ADR3 => VCC,
      O => FwdMux1Sel_1_and0000
    );
  cpu_FwdMux1_1_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_2_and0000,
      O => cpu_FwdMux1_1_DXMUX_21512
    );
  cpu_FwdMux1_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSignal_GLOBAL_LOGIC0,
      O => cpu_FwdMux1_1_CLKINVNOT
    );
  cpu_FwdMux1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_FwdMux1_2_BYINV_21527,
      O => cpu_FwdMux1_2_DYMUX_21528
    );
  cpu_FwdMux1_2_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_2_and0000,
      O => cpu_FwdMux1_2_BYINV_21527
    );
  cpu_FwdMux1_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSignal_GLOBAL_LOGIC0,
      O => cpu_FwdMux1_2_CLKINVNOT
    );
  cpu_FwdMux2_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X45Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_2_and0000,
      O => cpu_FwdMux2_0_DXMUX_21550
    );
  cpu_FwdMux2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSignal_GLOBAL_LOGIC0,
      O => cpu_FwdMux2_0_CLKINV_21545
    );
  cpu_FwdMux2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSignal_GLOBAL_LOGIC0,
      O => cpu_FwdMux2_0_CEINV_21544
    );
  cpu_FwdMux2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_FwdMux2_2_BYINV_21568,
      O => cpu_FwdMux2_2_DYMUX_21569
    );
  cpu_FwdMux2_2_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_2_and0000,
      O => cpu_FwdMux2_2_BYINV_21568
    );
  cpu_FwdMux2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSignal_GLOBAL_LOGIC0,
      O => cpu_FwdMux2_2_CLKINV_21566
    );
  cpu_FwdMux2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSignal_GLOBAL_LOGIC0,
      O => cpu_FwdMux2_2_CEINV_21565
    );
  FwdMux2Sel_0_or00001 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_0_or00001_ADR3,
      ADR3 => FwdMux2Sel_1_or0000,
      O => FwdMux2Sel_0_or0000
    );
  FwdMux2Sel_0_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X44Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_0_and00001_ADR2,
      ADR2 => Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_Q,
      ADR3 => VCC,
      O => FwdMux2Sel_0_and0000
    );
  FwdMux1Sel_1_or00001 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X46Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_or00001_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_or00001_ADR3,
      ADR3 => VCC,
      O => FwdMux1Sel_1_or0000
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y23"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_LOGIC_ZERO_21645
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y23"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_LOGIC_ZERO_21645,
      IB => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYINIT_21656,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYSELF_21650,
      O => Mcompar_FwdMux2Sel_cmp_eq0000_cy(0)
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYINIT_21656
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0000_lut(0),
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYSELF_21650
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y23"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_LOGIC_ZERO_21645,
      IB => Mcompar_FwdMux2Sel_cmp_eq0000_cy(0),
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYSELG_21639,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYMUXG_21647
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0000_lut(1),
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYSELG_21639
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21674
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21674,
      IB => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21674,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELF_21680,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXF2_21675
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0000_lut(2),
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELF_21680
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_1_CYMUXG_21647,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_FASTCARRY_21677
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      I0 => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELG_21668,
      I1 => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELF_21680,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYAND_21678
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXG2_21676,
      IB => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_FASTCARRY_21677,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYAND_21678,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXFAST_21679
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_LOGIC_ZERO_21674,
      IB => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXF2_21675,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELG_21668,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXG2_21676
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0000_lut(3),
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYSELG_21668
    );
  cpu_forwarding_unit_FwdMux2Sel_1_or0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      O => cpu_forwarding_unit_FwdMux2Sel_1_or0000_LOGIC_ZERO_21701
    );
  cpu_forwarding_unit_FwdMux2Sel_1_or0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      IA => cpu_forwarding_unit_FwdMux2Sel_1_or0000_LOGIC_ZERO_21701,
      IB => cpu_forwarding_unit_FwdMux2Sel_1_or0000_CYINIT_21700,
      SEL => cpu_forwarding_unit_FwdMux2Sel_1_or0000_CYSELF_21694,
      O => FwdMux2Sel_1_or0000
    );
  cpu_forwarding_unit_FwdMux2Sel_1_or0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_cy_3_CYMUXFAST_21679,
      O => cpu_forwarding_unit_FwdMux2Sel_1_or0000_CYINIT_21700
    );
  cpu_forwarding_unit_FwdMux2Sel_1_or0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0000_lut(4),
      O => cpu_forwarding_unit_FwdMux2Sel_1_or0000_CYSELF_21694
    );
  Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X41Y25"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR2,
      ADR2 => M2WBR1(9),
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR4,
      O => Mcompar_FwdMux2Sel_cmp_eq0000_lut(4)
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y20"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_LOGIC_ZERO_21719
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y20"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_LOGIC_ZERO_21719,
      IB => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYINIT_21730,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYSELF_21724,
      O => Mcompar_FwdMux2Sel_cmp_eq0001_cy_0_Q
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y20",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYINIT_21730
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y20",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0001_lut(0),
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYSELF_21724
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y20"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_LOGIC_ZERO_21719,
      IB => Mcompar_FwdMux2Sel_cmp_eq0001_cy_0_Q,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYSELG_21713,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYMUXG_21721
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y20",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0001_lut(1),
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYSELG_21713
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y21"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21748
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y21"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21748,
      IB => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21748,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELF_21754,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXF2_21749
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y21",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0001_lut(2),
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELF_21754
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y21",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_1_CYMUXG_21721,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_FASTCARRY_21751
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y21"
    )
    port map (
      I0 => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELG_21742,
      I1 => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELF_21754,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYAND_21752
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y21"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXG2_21750,
      IB => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_FASTCARRY_21751,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYAND_21752,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXFAST_21753
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y21"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_LOGIC_ZERO_21748,
      IB => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXF2_21749,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELG_21742,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXG2_21750
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y21",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0001_lut(3),
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYSELG_21742
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y22"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_LOGIC_ZERO_21775
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y22"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_LOGIC_ZERO_21775,
      IB => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_CYINIT_21774,
      SEL => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_CYSELF_21768,
      O => Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_Q
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_3_CYMUXFAST_21753,
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_CYINIT_21774
    );
  cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux2Sel_cmp_eq0001_lut(4),
      O => cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_CYSELF_21768
    );
  Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X39Y22"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR3,
      ADR3 => EXMEMR1(9),
      O => Mcompar_FwdMux2Sel_cmp_eq0001_lut(4)
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y14"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_LOGIC_ZERO_21793
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y14"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_LOGIC_ZERO_21793,
      IB => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYINIT_21804,
      SEL => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYSELF_21798,
      O => Mcompar_mux0001_cmp_eq0000_cy(0)
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYINIT_21804
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0001_cmp_eq0000_lut(0),
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYSELF_21798
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y14"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_LOGIC_ZERO_21793,
      IB => Mcompar_mux0001_cmp_eq0000_cy(0),
      SEL => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYSELG_21787,
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYMUXG_21795
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0001_cmp_eq0000_lut(1),
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYSELG_21787
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y15"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_LOGIC_ZERO_21822
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y15"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_LOGIC_ZERO_21822,
      IB => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_LOGIC_ZERO_21822,
      SEL => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELF_21828,
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXF2_21823
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0001_cmp_eq0000_lut(2),
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELF_21828
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_1_CYMUXG_21795,
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_FASTCARRY_21825
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y15"
    )
    port map (
      I0 => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELG_21816,
      I1 => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELF_21828,
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYAND_21826
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y15"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXG2_21824,
      IB => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_FASTCARRY_21825,
      SEL => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYAND_21826,
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXFAST_21827
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y15"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_LOGIC_ZERO_21822,
      IB => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXF2_21823,
      SEL => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELG_21816,
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXG2_21824
    );
  cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0001_cmp_eq0000_lut(3),
      O => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYSELG_21816
    );
  cpu_forwarding_unit_FwdMux1Sel_2_and0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y16"
    )
    port map (
      O => cpu_forwarding_unit_FwdMux1Sel_2_and0000_LOGIC_ZERO_21849
    );
  cpu_forwarding_unit_FwdMux1Sel_2_and0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y16"
    )
    port map (
      IA => cpu_forwarding_unit_FwdMux1Sel_2_and0000_LOGIC_ZERO_21849,
      IB => cpu_forwarding_unit_FwdMux1Sel_2_and0000_CYINIT_21848,
      SEL => cpu_forwarding_unit_FwdMux1Sel_2_and0000_CYSELF_21842,
      O => FwdMux1Sel_2_and0000
    );
  cpu_forwarding_unit_FwdMux1Sel_2_and0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y16",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_cy_3_CYMUXFAST_21827,
      O => cpu_forwarding_unit_FwdMux1Sel_2_and0000_CYINIT_21848
    );
  cpu_forwarding_unit_FwdMux1Sel_2_and0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y16",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0001_cmp_eq0000_lut(4),
      O => cpu_forwarding_unit_FwdMux1Sel_2_and0000_CYSELF_21842
    );
  Mcompar_mux0001_cmp_eq0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X41Y16"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_4_ADR1,
      ADR1 => M2WBR2(9),
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_4_ADR3,
      ADR3 => M2WBR2(8),
      O => Mcompar_mux0001_cmp_eq0000_lut(4)
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y12"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_LOGIC_ZERO_21867
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y12"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_LOGIC_ZERO_21867,
      IB => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYINIT_21878,
      SEL => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYSELF_21872,
      O => Mcompar_mux0000_cmp_eq0000_cy(0)
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYINIT_21878
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0000_cmp_eq0000_lut(0),
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYSELF_21872
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y12"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_LOGIC_ZERO_21867,
      IB => Mcompar_mux0000_cmp_eq0000_cy(0),
      SEL => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYSELG_21861,
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYMUXG_21869
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0000_cmp_eq0000_lut(1),
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYSELG_21861
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y13"
    )
    port map (
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_LOGIC_ZERO_21896
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y13"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_LOGIC_ZERO_21896,
      IB => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_LOGIC_ZERO_21896,
      SEL => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELF_21902,
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXF2_21897
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0000_cmp_eq0000_lut(2),
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELF_21902
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_1_CYMUXG_21869,
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_FASTCARRY_21899
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y13"
    )
    port map (
      I0 => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELG_21890,
      I1 => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELF_21902,
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYAND_21900
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y13"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXG2_21898,
      IB => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_FASTCARRY_21899,
      SEL => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYAND_21900,
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXFAST_21901
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y13"
    )
    port map (
      IA => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_LOGIC_ZERO_21896,
      IB => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXF2_21897,
      SEL => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELG_21890,
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXG2_21898
    );
  cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0000_cmp_eq0000_lut(3),
      O => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYSELG_21890
    );
  cpu_forwarding_unit_FwdMux2Sel_2_and0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y14"
    )
    port map (
      O => cpu_forwarding_unit_FwdMux2Sel_2_and0000_LOGIC_ZERO_21923
    );
  cpu_forwarding_unit_FwdMux2Sel_2_and0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y14"
    )
    port map (
      IA => cpu_forwarding_unit_FwdMux2Sel_2_and0000_LOGIC_ZERO_21923,
      IB => cpu_forwarding_unit_FwdMux2Sel_2_and0000_CYINIT_21922,
      SEL => cpu_forwarding_unit_FwdMux2Sel_2_and0000_CYSELF_21916,
      O => FwdMux2Sel_2_and0000
    );
  cpu_forwarding_unit_FwdMux2Sel_2_and0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_cy_3_CYMUXFAST_21901,
      O => cpu_forwarding_unit_FwdMux2Sel_2_and0000_CYINIT_21922
    );
  cpu_forwarding_unit_FwdMux2Sel_2_and0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mux0000_cmp_eq0000_lut(4),
      O => cpu_forwarding_unit_FwdMux2Sel_2_and0000_CYSELF_21916
    );
  Mcompar_mux0000_cmp_eq0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X39Y14"
    )
    port map (
      ADR0 => M2WBR2(9),
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_4_ADR2,
      ADR2 => IDEXR2(9),
      ADR3 => M2WBR2(8),
      O => Mcompar_mux0000_cmp_eq0000_lut(4)
    );
  Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X39Y23"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR2,
      ADR2 => EXMEMR1(2),
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR4,
      O => Mcompar_FwdMux1Sel_cmp_eq0000_lut(1)
    );
  Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X39Y24"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR2,
      ADR2 => EXMEMR1(6),
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR4,
      O => Mcompar_FwdMux1Sel_cmp_eq0000_lut(3)
    );
  Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X37Y23"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR4,
      O => Mcompar_FwdMux1Sel_cmp_eq0001_lut(1)
    );
  Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X37Y24"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR3,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR4,
      O => Mcompar_FwdMux1Sel_cmp_eq0001_lut(3)
    );
  Mcompar_FwdMux2Sel_cmp_eq0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X41Y23"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_1_ADR1,
      ADR1 => M2WBR1(2),
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_1_ADR3,
      ADR3 => M2WBR1(3),
      O => Mcompar_FwdMux2Sel_cmp_eq0000_lut(1)
    );
  Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X41Y24"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR3,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR4,
      O => Mcompar_FwdMux2Sel_cmp_eq0000_lut(3)
    );
  Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X39Y20"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR3,
      ADR3 => EXMEMR1(2),
      O => Mcompar_FwdMux2Sel_cmp_eq0001_lut(1)
    );
  Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X39Y21"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR3,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR4,
      O => Mcompar_FwdMux2Sel_cmp_eq0001_lut(3)
    );
  Mcompar_mux0001_cmp_eq0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X41Y14"
    )
    port map (
      ADR0 => IDEXR1(2),
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_1_ADR2,
      ADR2 => IDEXR1(3),
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_1_ADR4,
      O => Mcompar_mux0001_cmp_eq0000_lut(1)
    );
  Mcompar_mux0001_cmp_eq0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X41Y15"
    )
    port map (
      ADR0 => M2WBR2(7),
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_3_ADR2,
      ADR2 => M2WBR2(6),
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_3_ADR4,
      O => Mcompar_mux0001_cmp_eq0000_lut(3)
    );
  Mcompar_mux0000_cmp_eq0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X39Y12"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_1_ADR1,
      ADR1 => M2WBR2(2),
      ADR2 => M2WBR2(3),
      ADR3 => IDEXR2(3),
      O => Mcompar_mux0000_cmp_eq0000_lut(1)
    );
  Mcompar_mux0000_cmp_eq0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X39Y13"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_3_ADR1,
      ADR1 => M2WBR2(6),
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_3_ADR3,
      ADR3 => M2WBR2(7),
      O => Mcompar_mux0000_cmp_eq0000_lut(3)
    );
  Mcompar_FwdMux1Sel_cmp_eq0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X39Y23"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_0_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_0_ADR2,
      ADR2 => EXMEMR1(1),
      ADR3 => EXMEMR1(0),
      O => Mcompar_FwdMux1Sel_cmp_eq0000_lut(0)
    );
  Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X37Y23"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR3,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR4,
      O => Mcompar_FwdMux1Sel_cmp_eq0001_lut(0)
    );
  FwdMux1Sel_mux0003_2_1 : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X47Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_mux0003_2_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_mux0003_2_1_ADR4,
      O => FwdMux1Sel_mux0003(2)
    );
  Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X41Y23"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR2,
      ADR2 => M2WBR1(0),
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR4,
      O => Mcompar_FwdMux2Sel_cmp_eq0000_lut(0)
    );
  Mcompar_FwdMux2Sel_cmp_eq0001_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X39Y20"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_0_ADR1,
      ADR1 => EXMEMR1(0),
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_0_ADR3,
      ADR3 => EXMEMR1(1),
      O => Mcompar_FwdMux2Sel_cmp_eq0001_lut(0)
    );
  Mcompar_mux0001_cmp_eq0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X41Y14"
    )
    port map (
      ADR0 => IDEXR1(0),
      ADR1 => M2WBR2(1),
      ADR2 => IDEXR1(1),
      ADR3 => M2WBR2(0),
      O => Mcompar_mux0001_cmp_eq0000_lut(0)
    );
  Mcompar_mux0000_cmp_eq0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X39Y12"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_0_ADR1,
      ADR1 => M2WBR2(0),
      ADR2 => IDEXR2(0),
      ADR3 => M2WBR2(1),
      O => Mcompar_mux0000_cmp_eq0000_lut(0)
    );
  Mcompar_FwdMux2Sel_cmp_eq0001_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X39Y21"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_2_ADR1,
      ADR1 => EXMEMR1(4),
      ADR2 => EXMEMR1(5),
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_2_ADR4,
      O => Mcompar_FwdMux2Sel_cmp_eq0001_lut(2)
    );
  Mcompar_mux0001_cmp_eq0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X41Y15"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_2_ADR1,
      ADR1 => M2WBR2(4),
      ADR2 => M2WBR2(5),
      ADR3 => IDEXR1(4),
      O => Mcompar_mux0001_cmp_eq0000_lut(2)
    );
  Mcompar_mux0000_cmp_eq0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X39Y13"
    )
    port map (
      ADR0 => M2WBR2(5),
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_2_ADR2,
      ADR2 => M2WBR2(4),
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_2_ADR4,
      O => Mcompar_mux0000_cmp_eq0000_lut(2)
    );
  FwdMux2Sel_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X45Y25",
      INIT => '0'
    )
    port map (
      I => cpu_FwdMux2_0_DXMUX_21550,
      GE => cpu_FwdMux2_0_CEINV_21544,
      CLK => NlwInverterSignal_cpu_forwarding_unit_FwdMux2Sel_0_CLK,
      SET => cpu_FwdMux2_0_FFX_SET,
      RST => cpu_FwdMux2_0_FFX_RSTAND_21557,
      O => FwdMux2Sel(0)
    );
  cpu_FwdMux2_0_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_0_and0000,
      O => cpu_FwdMux2_0_FFX_SET
    );
  cpu_FwdMux2_0_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X45Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_0_or0000,
      O => cpu_FwdMux2_0_FFX_RSTAND_21557
    );
  FwdMux2Sel_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X42Y25",
      INIT => '0'
    )
    port map (
      I => cpu_FwdMux2_2_DYMUX_21569,
      GE => cpu_FwdMux2_2_CEINV_21565,
      CLK => NlwInverterSignal_cpu_forwarding_unit_FwdMux2Sel_2_CLK,
      SET => cpu_FwdMux2_2_FFY_SET,
      RST => cpu_FwdMux2_2_FFY_RSTAND_21577,
      O => FwdMux2Sel(2)
    );
  cpu_FwdMux2_2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_FwdMux2_2_BYINV_21568,
      O => cpu_FwdMux2_2_FFY_SET
    );
  cpu_FwdMux2_2_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_2_or0000,
      O => cpu_FwdMux2_2_FFY_RSTAND_21577
    );
  FwdMux2Sel_2_or00001 : X_LUT4
    generic map(
      INIT => X"FF0C",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_Q,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_2_or00001_ADR3,
      ADR3 => FwdMux2Sel_1_or0000,
      O => FwdMux2Sel_2_or0000
    );
  Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X41Y24"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR3,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR4,
      O => Mcompar_FwdMux2Sel_cmp_eq0000_lut(2)
    );
  Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X39Y24"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR2,
      ADR2 => EXMEMR1(5),
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR4,
      O => Mcompar_FwdMux1Sel_cmp_eq0000_lut(2)
    );
  Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X37Y24"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR3,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR4,
      O => Mcompar_FwdMux1Sel_cmp_eq0001_lut(2)
    );
  FwdMux1Sel_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X47Y26",
      INIT => '0'
    )
    port map (
      I => cpu_FwdMux1_0_DYMUX_21417,
      GE => VCC,
      CLK => NlwInverterSignal_cpu_forwarding_unit_FwdMux1Sel_0_CLK,
      SET => cpu_FwdMux1_0_FFY_SET,
      RST => cpu_FwdMux1_0_FFY_RSTAND_21424,
      O => FwdMux1Sel(0)
    );
  cpu_FwdMux1_0_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_0_or0000,
      O => cpu_FwdMux1_0_FFY_SET
    );
  cpu_FwdMux1_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_0_and0000,
      O => cpu_FwdMux1_0_FFY_RSTAND_21424
    );
  FwdMux1Sel_0_and00001 : X_LUT4
    generic map(
      INIT => X"0F0C",
      LOC => "SLICE_X47Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR3,
      ADR3 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR4,
      O => FwdMux1Sel_0_and0000
    );
  FwdMux2Sel_mux0004_1_1 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_Q,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_mux0004_1_1_ADR3,
      ADR3 => VCC,
      O => FwdMux2Sel_mux0004(1)
    );
  FwdMux2Sel_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X43Y25",
      INIT => '0'
    )
    port map (
      I => cpu_FwdMux2_1_DYMUX_21459,
      GE => cpu_FwdMux2_1_CEINV_21446,
      CLK => NlwInverterSignal_cpu_forwarding_unit_FwdMux2Sel_1_CLK,
      SET => cpu_FwdMux2_1_FFY_SET,
      RST => cpu_FwdMux2_1_FFY_RSTAND_21467,
      O => FwdMux2Sel(1)
    );
  cpu_FwdMux2_1_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_1_or0000,
      O => cpu_FwdMux2_1_FFY_SET
    );
  cpu_FwdMux2_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_1_and0000,
      O => cpu_FwdMux2_1_FFY_RSTAND_21467
    );
  FwdMux2Sel_1_and00001 : X_LUT4
    generic map(
      INIT => X"00FC",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Mcompar_FwdMux2Sel_cmp_eq0001_cy_4_Q,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_1_and00001_ADR3,
      ADR3 => FwdMux2Sel_1_or0000,
      O => FwdMux2Sel_1_and0000
    );
  FwdMux1Sel_2_or00001 : X_LUT4
    generic map(
      INIT => X"CECE",
      LOC => "SLICE_X46Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR1,
      ADR1 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR2,
      ADR2 => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR3,
      ADR3 => VCC,
      O => FwdMux1Sel_2_or0000
    );
  FwdMux1Sel_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X49Y27",
      INIT => '0'
    )
    port map (
      I => cpu_FwdMux1_1_DXMUX_21512,
      GE => VCC,
      CLK => NlwInverterSignal_cpu_forwarding_unit_FwdMux1Sel_1_CLK,
      SET => cpu_FwdMux1_1_FFX_SET,
      RST => cpu_FwdMux1_1_FFX_RSTAND_21518,
      O => FwdMux1Sel(1)
    );
  cpu_FwdMux1_1_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_1_and0000,
      O => cpu_FwdMux1_1_FFX_SET
    );
  cpu_FwdMux1_1_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_1_or0000,
      O => cpu_FwdMux1_1_FFX_RSTAND_21518
    );
  FwdMux1Sel_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X49Y26",
      INIT => '0'
    )
    port map (
      I => cpu_FwdMux1_2_DYMUX_21528,
      GE => VCC,
      CLK => NlwInverterSignal_cpu_forwarding_unit_FwdMux1Sel_2_CLK,
      SET => cpu_FwdMux1_2_FFY_SET,
      RST => cpu_FwdMux1_2_FFY_RSTAND_21535,
      O => FwdMux1Sel(2)
    );
  cpu_FwdMux1_2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_FwdMux1_2_BYINV_21527,
      O => cpu_FwdMux1_2_FFY_SET
    );
  cpu_FwdMux1_2_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_2_or0000,
      O => cpu_FwdMux1_2_FFY_RSTAND_21535
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => NlwRenamedSignal_GLOBAL_LOGIC0
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(9),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_4_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(8),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_4_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(9),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(9),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(8),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(8),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_4_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_1_and00001_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_Q,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_and00001_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_1_and00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_and00001_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux2Sel_0_or00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_0_or00001_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux2Sel_0_and00001_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_0_and00001_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_1_or00001_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_0_or0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_or00001_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_1_or00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_1_or00001_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(9),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(8),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(8),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_4_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEMR1(8),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(9),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(8),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_4_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(9),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_4_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(8),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_4_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(8),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_4_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEMR1(3),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(2),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(3),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_1_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEMR1(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(6),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_3_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(3),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(3),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(2),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(2),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_1_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(6),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(6),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_3_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(3),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_1_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(2),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_1_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(6),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(6),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_3_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEMR1(3),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(3),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(2),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_1_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEMR1(6),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(6),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEMR1(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_3_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR2(3),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_1_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR2(2),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_1_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_3_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(6),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_3_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(2),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_1_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(6),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_3_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(7),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_3_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(0),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_0_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(1),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_0_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(0),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(0),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(1),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(1),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_0_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_mux0003_2_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_mux0003_2_1_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_mux0003_2_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_Q,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_mux0003_2_1_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(1),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(0),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(1),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_0_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(1),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_0_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(0),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_0_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(1),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_0_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(4),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_2_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(5),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0001_lut_2_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(5),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0001_cmp_eq0000_lut_2_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(4),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_2_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(5),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_mux0000_cmp_eq0000_lut_2_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux2Sel_2_or00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_2_or00001_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(4),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(5),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(4),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR2(5),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux2Sel_cmp_eq0000_lut_2_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(5),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEMR1(4),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(4),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0000_lut_2_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(5),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(5),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WBR1(4),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEXR1(4),
      O => NlwBufferSignal_cpu_forwarding_unit_Mcompar_FwdMux1Sel_cmp_eq0001_lut_2_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_0_or0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_Q,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_0_and00001_ADR4
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux2Sel_mux0004_1_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_mux0004_1_1_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux2Sel_1_and00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux2Sel_1_and00001_ADR3
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_FwdMux1Sel_cmp_eq0001_cy_4_Q,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR1
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_0_or0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR2
    );
  NlwBufferBlock_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1Sel_2_and0000,
      O => NlwBufferSignal_cpu_forwarding_unit_FwdMux1Sel_2_or00001_ADR3
    );
  NlwBlock_forwarding_unit_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwInverterBlock_cpu_forwarding_unit_FwdMux2Sel_0_CLK : X_INV
    port map (
      I => cpu_FwdMux2_0_CLKINV_21545,
      O => NlwInverterSignal_cpu_forwarding_unit_FwdMux2Sel_0_CLK
    );
  NlwInverterBlock_cpu_forwarding_unit_FwdMux2Sel_2_CLK : X_INV
    port map (
      I => cpu_FwdMux2_2_CLKINV_21566,
      O => NlwInverterSignal_cpu_forwarding_unit_FwdMux2Sel_2_CLK
    );
  NlwInverterBlock_cpu_forwarding_unit_FwdMux1Sel_0_CLK : X_INV
    port map (
      I => cpu_FwdMux1_0_CLKINVNOT,
      O => NlwInverterSignal_cpu_forwarding_unit_FwdMux1Sel_0_CLK
    );
  NlwInverterBlock_cpu_forwarding_unit_FwdMux2Sel_1_CLK : X_INV
    port map (
      I => cpu_FwdMux2_1_CLKINV_21447,
      O => NlwInverterSignal_cpu_forwarding_unit_FwdMux2Sel_1_CLK
    );
  NlwInverterBlock_cpu_forwarding_unit_FwdMux1Sel_1_CLK : X_INV
    port map (
      I => cpu_FwdMux1_1_CLKINVNOT,
      O => NlwInverterSignal_cpu_forwarding_unit_FwdMux1Sel_1_CLK
    );
  NlwInverterBlock_cpu_forwarding_unit_FwdMux1Sel_2_CLK : X_INV
    port map (
      I => cpu_FwdMux1_2_CLKINVNOT,
      O => NlwInverterSignal_cpu_forwarding_unit_FwdMux1Sel_2_CLK
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity rwmem_3 is
  port (
    clk : in STD_LOGIC := 'X'; 
    we : in STD_LOGIC := 'X'; 
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    write_addr : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    read_addr : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    read_data : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end rwmem_3;

architecture STRUCTURE of rwmem_3 is
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal GLOBAL_LOGIC0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOPA1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOPA0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA15 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA14 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA13 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA12 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA11 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA10 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA9 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA8 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA7 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA6 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA5 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA4 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA3 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA2 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DOA0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIPB1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIPB0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB15 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB14 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB13 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB12 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB11 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB10 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB9 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB8 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB7 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB6 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB5 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB4 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB3 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB2 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIB0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIPA1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIPA0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA15 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA14 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA13 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA12 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA11 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA10 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA9 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA8 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA7 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA6 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA5 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA4 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA3 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA2 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM1_DIA0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOPB1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOPB0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOB15 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOB14 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOPA1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOPA0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA15 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA14 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA13 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA12 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA11 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA10 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA9 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA8 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA7 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA6 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA5 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA4 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA3 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA2 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DOA0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIPB1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIPB0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB15 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB14 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB13 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB12 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB11 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB10 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB9 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB8 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB7 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB6 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB5 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB4 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB3 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB2 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIB0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIPA1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIPA0 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA15 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA14 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA13 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA12 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA11 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA10 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA9 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA8 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA7 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA6 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA5 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA4 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA3 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA2 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA1 : STD_LOGIC; 
  signal cpu_data_Mram_RAM2_DIA0 : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB : STD_LOGIC_VECTOR ( 9 downto 0 ); 
begin
  Mram_RAM1 : X_RAMB16_S18_S18
    generic map(
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => GLOBAL_LOGIC0,
      SSRB => GLOBAL_LOGIC0,
      WEA => GLOBAL_LOGIC0,
      WEB => GLOBAL_LOGIC0,
      ADDRA(9) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(9),
      ADDRA(8) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(8),
      ADDRA(7) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(7),
      ADDRA(6) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(6),
      ADDRA(5) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(5),
      ADDRA(4) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(4),
      ADDRA(3) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(3),
      ADDRA(2) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(2),
      ADDRA(1) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(1),
      ADDRA(0) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(0),
      ADDRB(9) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(0),
      DIA(15) => cpu_data_Mram_RAM1_DIA15,
      DIA(14) => cpu_data_Mram_RAM1_DIA14,
      DIA(13) => cpu_data_Mram_RAM1_DIA13,
      DIA(12) => cpu_data_Mram_RAM1_DIA12,
      DIA(11) => cpu_data_Mram_RAM1_DIA11,
      DIA(10) => cpu_data_Mram_RAM1_DIA10,
      DIA(9) => cpu_data_Mram_RAM1_DIA9,
      DIA(8) => cpu_data_Mram_RAM1_DIA8,
      DIA(7) => cpu_data_Mram_RAM1_DIA7,
      DIA(6) => cpu_data_Mram_RAM1_DIA6,
      DIA(5) => cpu_data_Mram_RAM1_DIA5,
      DIA(4) => cpu_data_Mram_RAM1_DIA4,
      DIA(3) => cpu_data_Mram_RAM1_DIA3,
      DIA(2) => cpu_data_Mram_RAM1_DIA2,
      DIA(1) => cpu_data_Mram_RAM1_DIA1,
      DIA(0) => cpu_data_Mram_RAM1_DIA0,
      DIPA(1) => cpu_data_Mram_RAM1_DIPA1,
      DIPA(0) => cpu_data_Mram_RAM1_DIPA0,
      DIB(15) => cpu_data_Mram_RAM1_DIB15,
      DIB(14) => cpu_data_Mram_RAM1_DIB14,
      DIB(13) => cpu_data_Mram_RAM1_DIB13,
      DIB(12) => cpu_data_Mram_RAM1_DIB12,
      DIB(11) => cpu_data_Mram_RAM1_DIB11,
      DIB(10) => cpu_data_Mram_RAM1_DIB10,
      DIB(9) => cpu_data_Mram_RAM1_DIB9,
      DIB(8) => cpu_data_Mram_RAM1_DIB8,
      DIB(7) => cpu_data_Mram_RAM1_DIB7,
      DIB(6) => cpu_data_Mram_RAM1_DIB6,
      DIB(5) => cpu_data_Mram_RAM1_DIB5,
      DIB(4) => cpu_data_Mram_RAM1_DIB4,
      DIB(3) => cpu_data_Mram_RAM1_DIB3,
      DIB(2) => cpu_data_Mram_RAM1_DIB2,
      DIB(1) => cpu_data_Mram_RAM1_DIB1,
      DIB(0) => cpu_data_Mram_RAM1_DIB0,
      DIPB(1) => cpu_data_Mram_RAM1_DIPB1,
      DIPB(0) => cpu_data_Mram_RAM1_DIPB0,
      DOA(15) => cpu_data_Mram_RAM1_DOA15,
      DOA(14) => cpu_data_Mram_RAM1_DOA14,
      DOA(13) => cpu_data_Mram_RAM1_DOA13,
      DOA(12) => cpu_data_Mram_RAM1_DOA12,
      DOA(11) => cpu_data_Mram_RAM1_DOA11,
      DOA(10) => cpu_data_Mram_RAM1_DOA10,
      DOA(9) => cpu_data_Mram_RAM1_DOA9,
      DOA(8) => cpu_data_Mram_RAM1_DOA8,
      DOA(7) => cpu_data_Mram_RAM1_DOA7,
      DOA(6) => cpu_data_Mram_RAM1_DOA6,
      DOA(5) => cpu_data_Mram_RAM1_DOA5,
      DOA(4) => cpu_data_Mram_RAM1_DOA4,
      DOA(3) => cpu_data_Mram_RAM1_DOA3,
      DOA(2) => cpu_data_Mram_RAM1_DOA2,
      DOA(1) => cpu_data_Mram_RAM1_DOA1,
      DOA(0) => cpu_data_Mram_RAM1_DOA0,
      DOPA(1) => cpu_data_Mram_RAM1_DOPA1,
      DOPA(0) => cpu_data_Mram_RAM1_DOPA0,
      DOB(15) => read_data(15),
      DOB(14) => read_data(14),
      DOB(13) => read_data(13),
      DOB(12) => read_data(12),
      DOB(11) => read_data(11),
      DOB(10) => read_data(10),
      DOB(9) => read_data(9),
      DOB(8) => read_data(8),
      DOB(7) => read_data(7),
      DOB(6) => read_data(6),
      DOB(5) => read_data(5),
      DOB(4) => read_data(4),
      DOB(3) => read_data(3),
      DOB(2) => read_data(2),
      DOB(1) => read_data(1),
      DOB(0) => read_data(0),
      DOPB(1) => read_data(17),
      DOPB(0) => read_data(16)
    );
  Mram_RAM2 : X_RAMB16_S18_S18
    generic map(
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => GLOBAL_LOGIC0,
      SSRB => GLOBAL_LOGIC0,
      WEA => GLOBAL_LOGIC0,
      WEB => GLOBAL_LOGIC0,
      ADDRA(9) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(9),
      ADDRA(8) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(8),
      ADDRA(7) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(7),
      ADDRA(6) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(6),
      ADDRA(5) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(5),
      ADDRA(4) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(4),
      ADDRA(3) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(3),
      ADDRA(2) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(2),
      ADDRA(1) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(1),
      ADDRA(0) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(0),
      ADDRB(9) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(0),
      DIA(15) => cpu_data_Mram_RAM2_DIA15,
      DIA(14) => cpu_data_Mram_RAM2_DIA14,
      DIA(13) => cpu_data_Mram_RAM2_DIA13,
      DIA(12) => cpu_data_Mram_RAM2_DIA12,
      DIA(11) => cpu_data_Mram_RAM2_DIA11,
      DIA(10) => cpu_data_Mram_RAM2_DIA10,
      DIA(9) => cpu_data_Mram_RAM2_DIA9,
      DIA(8) => cpu_data_Mram_RAM2_DIA8,
      DIA(7) => cpu_data_Mram_RAM2_DIA7,
      DIA(6) => cpu_data_Mram_RAM2_DIA6,
      DIA(5) => cpu_data_Mram_RAM2_DIA5,
      DIA(4) => cpu_data_Mram_RAM2_DIA4,
      DIA(3) => cpu_data_Mram_RAM2_DIA3,
      DIA(2) => cpu_data_Mram_RAM2_DIA2,
      DIA(1) => cpu_data_Mram_RAM2_DIA1,
      DIA(0) => cpu_data_Mram_RAM2_DIA0,
      DIPA(1) => cpu_data_Mram_RAM2_DIPA1,
      DIPA(0) => cpu_data_Mram_RAM2_DIPA0,
      DIB(15) => cpu_data_Mram_RAM2_DIB15,
      DIB(14) => cpu_data_Mram_RAM2_DIB14,
      DIB(13) => cpu_data_Mram_RAM2_DIB13,
      DIB(12) => cpu_data_Mram_RAM2_DIB12,
      DIB(11) => cpu_data_Mram_RAM2_DIB11,
      DIB(10) => cpu_data_Mram_RAM2_DIB10,
      DIB(9) => cpu_data_Mram_RAM2_DIB9,
      DIB(8) => cpu_data_Mram_RAM2_DIB8,
      DIB(7) => cpu_data_Mram_RAM2_DIB7,
      DIB(6) => cpu_data_Mram_RAM2_DIB6,
      DIB(5) => cpu_data_Mram_RAM2_DIB5,
      DIB(4) => cpu_data_Mram_RAM2_DIB4,
      DIB(3) => cpu_data_Mram_RAM2_DIB3,
      DIB(2) => cpu_data_Mram_RAM2_DIB2,
      DIB(1) => cpu_data_Mram_RAM2_DIB1,
      DIB(0) => cpu_data_Mram_RAM2_DIB0,
      DIPB(1) => cpu_data_Mram_RAM2_DIPB1,
      DIPB(0) => cpu_data_Mram_RAM2_DIPB0,
      DOA(15) => cpu_data_Mram_RAM2_DOA15,
      DOA(14) => cpu_data_Mram_RAM2_DOA14,
      DOA(13) => cpu_data_Mram_RAM2_DOA13,
      DOA(12) => cpu_data_Mram_RAM2_DOA12,
      DOA(11) => cpu_data_Mram_RAM2_DOA11,
      DOA(10) => cpu_data_Mram_RAM2_DOA10,
      DOA(9) => cpu_data_Mram_RAM2_DOA9,
      DOA(8) => cpu_data_Mram_RAM2_DOA8,
      DOA(7) => cpu_data_Mram_RAM2_DOA7,
      DOA(6) => cpu_data_Mram_RAM2_DOA6,
      DOA(5) => cpu_data_Mram_RAM2_DOA5,
      DOA(4) => cpu_data_Mram_RAM2_DOA4,
      DOA(3) => cpu_data_Mram_RAM2_DOA3,
      DOA(2) => cpu_data_Mram_RAM2_DOA2,
      DOA(1) => cpu_data_Mram_RAM2_DOA1,
      DOA(0) => cpu_data_Mram_RAM2_DOA0,
      DOPA(1) => cpu_data_Mram_RAM2_DOPA1,
      DOPA(0) => cpu_data_Mram_RAM2_DOPA0,
      DOB(15) => cpu_data_Mram_RAM2_DOB15,
      DOB(14) => cpu_data_Mram_RAM2_DOB14,
      DOB(13) => read_data(31),
      DOB(12) => read_data(30),
      DOB(11) => read_data(29),
      DOB(10) => read_data(28),
      DOB(9) => read_data(27),
      DOB(8) => read_data(26),
      DOB(7) => read_data(25),
      DOB(6) => read_data(24),
      DOB(5) => read_data(23),
      DOB(4) => read_data(22),
      DOB(3) => read_data(21),
      DOB(2) => read_data(20),
      DOB(1) => read_data(19),
      DOB(0) => read_data(18),
      DOPB(1) => cpu_data_Mram_RAM2_DOPB1,
      DOPB(0) => cpu_data_Mram_RAM2_DOPB0
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(9),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(9)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(8),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(8)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(7),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(7)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(6),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(6)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(5),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(5)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(4),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(4)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(3),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(3)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(2),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(2)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(1),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(1)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(0),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRA(0)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(9),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(9)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(8),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(8)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(7),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(7)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(6),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(6)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(5),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(5)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(4),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(4)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(3),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(3)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(2),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(2)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(1),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(1)
    );
  NlwBufferBlock_cpu_data_Mram_RAM1_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(0),
      O => NlwBufferSignal_cpu_data_Mram_RAM1_ADDRB(0)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(9),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(9)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(8),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(8)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(7),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(7)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(6),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(6)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(5),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(5)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(4),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(4)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(3),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(3)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(2),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(2)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(1),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(1)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_addr(0),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRA(0)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(9),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(9)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(8),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(8)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(7),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(7)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(6),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(6)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(5),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(5)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(4),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(4)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(3),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(3)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(2),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(2)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(1),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(1)
    );
  NlwBufferBlock_cpu_data_Mram_RAM2_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(0),
      O => NlwBufferSignal_cpu_data_Mram_RAM2_ADDRB(0)
    );
  NlwBlock_data_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity alu is
  port (
    funct : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
    in_a : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    in_b : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    status : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    output : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end alu;

architecture STRUCTURE of alu is
  signal NlwRenamedSig_OI_GLOBAL_LOGIC0 : STD_LOGIC; 
  signal datum_r_sub0000_4_Q : STD_LOGIC; 
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal Sh112 : STD_LOGIC; 
  signal datum_r_24_mux000092_0 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_17 : STD_LOGIC; 
  signal Mmult_mul_res_submult_1_P_to_Adder_A_0 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_18 : STD_LOGIC; 
  signal Mmult_mul_res_submult_1_P_to_Adder_A_1 : STD_LOGIC; 
  signal Mmult_mul_res_Madd_cy_18_Q : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_19 : STD_LOGIC; 
  signal Mmult_mul_res_submult_1_P_to_Adder_A_2 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_20 : STD_LOGIC; 
  signal Mmult_mul_res_submult_1_P_to_Adder_A_3 : STD_LOGIC; 
  signal Mmult_mul_res_Madd_cy_20_Q : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_21 : STD_LOGIC; 
  signal Mmult_mul_res_submult_1_P_to_Adder_A_4 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_22 : STD_LOGIC; 
  signal Mmult_mul_res_submult_1_P_to_Adder_A_5 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_23 : STD_LOGIC; 
  signal Mmult_mul_res_submult_1_P_to_Adder_A_6 : STD_LOGIC; 
  signal Mmult_mul_res_submult_1_P_to_Adder_A_7 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_24 : STD_LOGIC; 
  signal datum_r_or0000 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_24 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_23 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_22 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_21 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_20 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_19 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_18 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_17 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_16 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_15 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_14 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_13 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_12 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_11 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_10 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_9 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_8 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_7 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_6 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_5 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_4 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_3 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_2 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_1 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_P_to_Adder_A_0 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_17 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_16 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_15 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_14 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_13 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_12 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_11 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_10 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_9 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_8 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_7 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_6 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_5 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_4 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_3 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_2 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_1 : STD_LOGIC; 
  signal Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_0 : STD_LOGIC; 
  signal Mmult_mul_res_submult_01_P_to_Adder_B_7 : STD_LOGIC; 
  signal Mmult_mul_res_submult_01_P_to_Adder_B_6 : STD_LOGIC; 
  signal Mmult_mul_res_submult_01_P_to_Adder_B_5 : STD_LOGIC; 
  signal Mmult_mul_res_submult_01_P_to_Adder_B_4 : STD_LOGIC; 
  signal Mmult_mul_res_submult_01_P_to_Adder_B_3 : STD_LOGIC; 
  signal Mmult_mul_res_submult_01_P_to_Adder_B_2 : STD_LOGIC; 
  signal Mmult_mul_res_submult_01_P_to_Adder_B_1 : STD_LOGIC; 
  signal Mmult_mul_res_submult_01_P_to_Adder_B_0 : STD_LOGIC; 
  signal datum_r_10_mux000081_0 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0003_0 : STD_LOGIC; 
  signal datum_r_10_mux0000210_0 : STD_LOGIC; 
  signal Sh84_0 : STD_LOGIC; 
  signal Sh80_0 : STD_LOGIC; 
  signal Sh92_0 : STD_LOGIC; 
  signal Sh88_0 : STD_LOGIC; 
  signal datum_r_14_mux0000178 : STD_LOGIC; 
  signal Sh46_0 : STD_LOGIC; 
  signal N145 : STD_LOGIC; 
  signal Sh108_0 : STD_LOGIC; 
  signal N34_0 : STD_LOGIC; 
  signal N87_0 : STD_LOGIC; 
  signal datum_r_0_mux000041 : STD_LOGIC; 
  signal Sh25_0 : STD_LOGIC; 
  signal datum_r_9_mux0000135_0 : STD_LOGIC; 
  signal datum_r_9_mux0000122_0 : STD_LOGIC; 
  signal datum_r_9_mux0000185 : STD_LOGIC; 
  signal Sh97_0 : STD_LOGIC; 
  signal Sh89_0 : STD_LOGIC; 
  signal datum_r_23_mux0000132_0 : STD_LOGIC; 
  signal Sh93_0 : STD_LOGIC; 
  signal N381_0 : STD_LOGIC; 
  signal N391_0 : STD_LOGIC; 
  signal Sh86_0 : STD_LOGIC; 
  signal Sh78_0 : STD_LOGIC; 
  signal N140_0 : STD_LOGIC; 
  signal N141_0 : STD_LOGIC; 
  signal Sh87_0 : STD_LOGIC; 
  signal Sh79_0 : STD_LOGIC; 
  signal Sh113 : STD_LOGIC; 
  signal Sh91_0 : STD_LOGIC; 
  signal Sh99_0 : STD_LOGIC; 
  signal Sh95_0 : STD_LOGIC; 
  signal N147 : STD_LOGIC; 
  signal datum_r_11_mux000081_0 : STD_LOGIC; 
  signal datum_r_11_mux0000210_0 : STD_LOGIC; 
  signal Sh85_0 : STD_LOGIC; 
  signal Sh81 : STD_LOGIC; 
  signal datum_r_4_mux0000240_0 : STD_LOGIC; 
  signal datum_r_4_mux0000254_0 : STD_LOGIC; 
  signal datum_r_5_mux0000162_0 : STD_LOGIC; 
  signal N29_0 : STD_LOGIC; 
  signal Sh109_0 : STD_LOGIC; 
  signal datum_r_5_mux0000211 : STD_LOGIC; 
  signal datum_r_12_mux000081_0 : STD_LOGIC; 
  signal datum_r_12_mux0000224_0 : STD_LOGIC; 
  signal Sh14_0 : STD_LOGIC; 
  signal Sh22 : STD_LOGIC; 
  signal Sh10_0 : STD_LOGIC; 
  signal Sh18_0 : STD_LOGIC; 
  signal datum_r_10_mux0000131 : STD_LOGIC; 
  signal N59_0 : STD_LOGIC; 
  signal N60_0 : STD_LOGIC; 
  signal Sh16_0 : STD_LOGIC; 
  signal Sh24_0 : STD_LOGIC; 
  signal Sh42 : STD_LOGIC; 
  signal N56_0 : STD_LOGIC; 
  signal N57_0 : STD_LOGIC; 
  signal Sh17_0 : STD_LOGIC; 
  signal Sh43 : STD_LOGIC; 
  signal datum_r_10_mux0000179 : STD_LOGIC; 
  signal Sh15_0 : STD_LOGIC; 
  signal Sh23_0 : STD_LOGIC; 
  signal Sh11_0 : STD_LOGIC; 
  signal Sh19_0 : STD_LOGIC; 
  signal datum_r_11_mux0000131 : STD_LOGIC; 
  signal datum_r_11_mux0000179 : STD_LOGIC; 
  signal Sh12_0 : STD_LOGIC; 
  signal Sh20_0 : STD_LOGIC; 
  signal datum_r_12_mux0000122 : STD_LOGIC; 
  signal Sh90_0 : STD_LOGIC; 
  signal Sh82_0 : STD_LOGIC; 
  signal datum_r_12_mux0000175 : STD_LOGIC; 
  signal Sh13_0 : STD_LOGIC; 
  signal Sh21_0 : STD_LOGIC; 
  signal Sh83_0 : STD_LOGIC; 
  signal N113_0 : STD_LOGIC; 
  signal N114_0 : STD_LOGIC; 
  signal Sh94_0 : STD_LOGIC; 
  signal Sh98_0 : STD_LOGIC; 
  signal N107_0 : STD_LOGIC; 
  signal N108_0 : STD_LOGIC; 
  signal datum_r_25_mux0000155_0 : STD_LOGIC; 
  signal datum_r_25_mux0000216 : STD_LOGIC; 
  signal datum_r_17_mux0000129_0 : STD_LOGIC; 
  signal datum_r_17_mux0000116_0 : STD_LOGIC; 
  signal datum_r_17_mux0000183 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal datum_r_18_mux0000116_0 : STD_LOGIC; 
  signal datum_r_18_mux0000182 : STD_LOGIC; 
  signal datum_r_19_mux0000129_0 : STD_LOGIC; 
  signal datum_r_19_mux0000116_0 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal Sh47_0 : STD_LOGIC; 
  signal Sh4_0 : STD_LOGIC; 
  signal Sh8_0 : STD_LOGIC; 
  signal datum_r_0_mux0000265 : STD_LOGIC; 
  signal Sh5_0 : STD_LOGIC; 
  signal datum_r_1_mux0000133_0 : STD_LOGIC; 
  signal Sh9_0 : STD_LOGIC; 
  signal Sh6_0 : STD_LOGIC; 
  signal datum_r_2_mux0000128_0 : STD_LOGIC; 
  signal datum_r_2_mux0000133_0 : STD_LOGIC; 
  signal Sh7_0 : STD_LOGIC; 
  signal datum_r_3_mux0000128_0 : STD_LOGIC; 
  signal datum_r_3_mux0000133_0 : STD_LOGIC; 
  signal datum_r_4_mux0000208_0 : STD_LOGIC; 
  signal datum_r_4_mux0000161_0 : STD_LOGIC; 
  signal datum_r_4_mux0000129_0 : STD_LOGIC; 
  signal datum_r_24_mux0000209_0 : STD_LOGIC; 
  signal datum_r_24_mux0000274_0 : STD_LOGIC; 
  signal N32_0 : STD_LOGIC; 
  signal datum_r_25_mux0000106_0 : STD_LOGIC; 
  signal datum_r_6_mux0000113_0 : STD_LOGIC; 
  signal N76_0 : STD_LOGIC; 
  signal datum_r_17_mux00003_0 : STD_LOGIC; 
  signal N207_0 : STD_LOGIC; 
  signal gc_flag_r1_0 : STD_LOGIC; 
  signal N237_0 : STD_LOGIC; 
  signal Sh110_0 : STD_LOGIC; 
  signal datum_r_6_mux0000173_0 : STD_LOGIC; 
  signal datum_r_6_mux0000127_0 : STD_LOGIC; 
  signal Sh111_0 : STD_LOGIC; 
  signal datum_r_7_mux0000173_0 : STD_LOGIC; 
  signal datum_r_7_mux0000127_0 : STD_LOGIC; 
  signal datum_r_7_mux0000142_0 : STD_LOGIC; 
  signal datum_r_21_mux00003_0 : STD_LOGIC; 
  signal N215_0 : STD_LOGIC; 
  signal datum_r_13_mux00003_0 : STD_LOGIC; 
  signal N191_0 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0004_0 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0006_0 : STD_LOGIC; 
  signal datum_r_6_mux00003_0 : STD_LOGIC; 
  signal N203_0 : STD_LOGIC; 
  signal datum_r_0_mux000078_0 : STD_LOGIC; 
  signal datum_r_0_mux000091_0 : STD_LOGIC; 
  signal datum_r_0_mux0000165_0 : STD_LOGIC; 
  signal datum_r_0_mux000057_0 : STD_LOGIC; 
  signal N28_0 : STD_LOGIC; 
  signal datum_r_sub0000_1_Q : STD_LOGIC; 
  signal datum_r_1_mux000032_0 : STD_LOGIC; 
  signal datum_r_8_mux0000173_0 : STD_LOGIC; 
  signal datum_r_8_mux0000114_0 : STD_LOGIC; 
  signal datum_r_8_mux0000142_0 : STD_LOGIC; 
  signal datum_r_8_mux0000127_0 : STD_LOGIC; 
  signal datum_r_14_or0000_0 : STD_LOGIC; 
  signal datum_r_1_mux000072_0 : STD_LOGIC; 
  signal datum_r_1_mux000046_0 : STD_LOGIC; 
  signal datum_r_1_mux00003_0 : STD_LOGIC; 
  signal N21_0 : STD_LOGIC; 
  signal datum_r_2_mux000038_0 : STD_LOGIC; 
  signal datum_r_2_mux00003_0 : STD_LOGIC; 
  signal datum_r_2_mux000032_0 : STD_LOGIC; 
  signal datum_r_sub0000_2_Q : STD_LOGIC; 
  signal datum_r_2_mux000046_0 : STD_LOGIC; 
  signal N231_0 : STD_LOGIC; 
  signal datum_r_9_mux0000204_0 : STD_LOGIC; 
  signal Sh96_0 : STD_LOGIC; 
  signal datum_r_0_cmp_eq0003_0 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0000_0 : STD_LOGIC; 
  signal N7_0 : STD_LOGIC; 
  signal N225_0 : STD_LOGIC; 
  signal datum_r_3_mux000046_0 : STD_LOGIC; 
  signal datum_r_3_mux000038_0 : STD_LOGIC; 
  signal datum_r_3_mux000021_0 : STD_LOGIC; 
  signal datum_r_3_mux000073_0 : STD_LOGIC; 
  signal datum_r_4_mux000038_0 : STD_LOGIC; 
  signal datum_r_4_mux000067_0 : STD_LOGIC; 
  signal datum_r_4_mux0000105_0 : STD_LOGIC; 
  signal datum_r_4_mux00003_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_4_Q : STD_LOGIC; 
  signal N5_0 : STD_LOGIC; 
  signal datum_r_5_mux000038_0 : STD_LOGIC; 
  signal datum_r_5_mux00003_0 : STD_LOGIC; 
  signal datum_r_5_mux000049_0 : STD_LOGIC; 
  signal datum_r_5_mux000093_0 : STD_LOGIC; 
  signal N27_0 : STD_LOGIC; 
  signal Sh44_0 : STD_LOGIC; 
  signal datum_r_6_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_6_Q : STD_LOGIC; 
  signal datum_r_6_mux000078_0 : STD_LOGIC; 
  signal Sh45_0 : STD_LOGIC; 
  signal datum_r_5_mux0000115_0 : STD_LOGIC; 
  signal datum_r_5_mux0000130_0 : STD_LOGIC; 
  signal datum_r_24_add0000_7_Q : STD_LOGIC; 
  signal datum_r_7_mux000078_0 : STD_LOGIC; 
  signal N227_0 : STD_LOGIC; 
  signal datum_r_7_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_7_Q : STD_LOGIC; 
  signal N201_0 : STD_LOGIC; 
  signal datum_r_7_mux00003_0 : STD_LOGIC; 
  signal datum_r_16_mux0000119_0 : STD_LOGIC; 
  signal datum_r_8_mux000053_0 : STD_LOGIC; 
  signal datum_r_8_mux000078_0 : STD_LOGIC; 
  signal N199_0 : STD_LOGIC; 
  signal datum_r_8_mux00003_0 : STD_LOGIC; 
  signal datum_r_0_cmp_eq0000_0 : STD_LOGIC; 
  signal datum_r_9_mux000078_0 : STD_LOGIC; 
  signal datum_r_9_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_9_Q : STD_LOGIC; 
  signal N197_0 : STD_LOGIC; 
  signal N243_0 : STD_LOGIC; 
  signal N245_0 : STD_LOGIC; 
  signal datum_r_9_mux000092_0 : STD_LOGIC; 
  signal N94_0 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0009_0 : STD_LOGIC; 
  signal type_r_or0000_0 : STD_LOGIC; 
  signal datum_r_10_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_10_Q : STD_LOGIC; 
  signal datum_r_10_mux000078_0 : STD_LOGIC; 
  signal N187_0 : STD_LOGIC; 
  signal datum_r_10_mux00003_0 : STD_LOGIC; 
  signal datum_r_24_add0000_11_Q : STD_LOGIC; 
  signal datum_r_24_add0000_10_Q : STD_LOGIC; 
  signal datum_r_11_mux000078_0 : STD_LOGIC; 
  signal datum_r_11_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_11_Q : STD_LOGIC; 
  signal N185_0 : STD_LOGIC; 
  signal datum_r_11_mux00003_0 : STD_LOGIC; 
  signal datum_r_20_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_20_Q : STD_LOGIC; 
  signal datum_r_20_mux000078_0 : STD_LOGIC; 
  signal N213_0 : STD_LOGIC; 
  signal datum_r_20_mux00003_0 : STD_LOGIC; 
  signal datum_r_12_mux000053_0 : STD_LOGIC; 
  signal datum_r_12_mux000078_0 : STD_LOGIC; 
  signal N189_0 : STD_LOGIC; 
  signal datum_r_12_mux00003_0 : STD_LOGIC; 
  signal type_r_0_7_0 : STD_LOGIC; 
  signal type_r_0_10_0 : STD_LOGIC; 
  signal datum_r_18_mux00003_0 : STD_LOGIC; 
  signal N209_0 : STD_LOGIC; 
  signal datum_r_24_add0000_13_Q : STD_LOGIC; 
  signal datum_r_24_add0000_12_Q : STD_LOGIC; 
  signal datum_r_13_mux000078_0 : STD_LOGIC; 
  signal datum_r_14_mux000078_0 : STD_LOGIC; 
  signal N235_0 : STD_LOGIC; 
  signal datum_r_22_cmp_eq0006_0 : STD_LOGIC; 
  signal datum_r_21_mux000053_0 : STD_LOGIC; 
  signal datum_r_21_mux000078_0 : STD_LOGIC; 
  signal datum_r_21_mux000081_0 : STD_LOGIC; 
  signal datum_r_13_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_13_Q : STD_LOGIC; 
  signal datum_r_13_mux000081_0 : STD_LOGIC; 
  signal N241_0 : STD_LOGIC; 
  signal N78_0 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0005_0 : STD_LOGIC; 
  signal datum_r_23_mux000023_0 : STD_LOGIC; 
  signal datum_r_24_mux000023_0 : STD_LOGIC; 
  signal datum_r_22_mux000023_0 : STD_LOGIC; 
  signal datum_r_24_add0000_21_Q : STD_LOGIC; 
  signal datum_r_14_mux000053_0 : STD_LOGIC; 
  signal N193_0 : STD_LOGIC; 
  signal datum_r_14_mux00003_0 : STD_LOGIC; 
  signal datum_r_22_mux00009_0 : STD_LOGIC; 
  signal N80_0 : STD_LOGIC; 
  signal datum_r_22_mux000046_0 : STD_LOGIC; 
  signal gc_flag_r9_0 : STD_LOGIC; 
  signal N195_0 : STD_LOGIC; 
  signal datum_r_15_mux00003_0 : STD_LOGIC; 
  signal datum_r_22_mux000093_0 : STD_LOGIC; 
  signal datum_r_22_mux0000102_0 : STD_LOGIC; 
  signal N77_0 : STD_LOGIC; 
  signal datum_r_23_mux00009_0 : STD_LOGIC; 
  signal datum_r_15_mux000053_0 : STD_LOGIC; 
  signal datum_r_22_cmp_eq0003_0 : STD_LOGIC; 
  signal datum_r_25_mux00001_0 : STD_LOGIC; 
  signal datum_r_23_mux000093_0 : STD_LOGIC; 
  signal datum_r_16_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_16_Q : STD_LOGIC; 
  signal datum_r_16_mux000078_0 : STD_LOGIC; 
  signal N205_0 : STD_LOGIC; 
  signal datum_r_16_mux00003_0 : STD_LOGIC; 
  signal datum_r_16_mux000081_0 : STD_LOGIC; 
  signal datum_r_22_or0000_0 : STD_LOGIC; 
  signal datum_r_24_mux000046_0 : STD_LOGIC; 
  signal datum_r_24_mux00009_0 : STD_LOGIC; 
  signal N171_0 : STD_LOGIC; 
  signal N122_0 : STD_LOGIC; 
  signal N89_0 : STD_LOGIC; 
  signal N90_0 : STD_LOGIC; 
  signal N211_0 : STD_LOGIC; 
  signal datum_r_19_mux00003_0 : STD_LOGIC; 
  signal datum_r_24_add0000_17_Q : STD_LOGIC; 
  signal datum_r_24_add0000_16_Q : STD_LOGIC; 
  signal datum_r_24_mux0000244_0 : STD_LOGIC; 
  signal datum_r_24_mux000078_0 : STD_LOGIC; 
  signal N88_0 : STD_LOGIC; 
  signal datum_r_24_add0000_24_Q : STD_LOGIC; 
  signal datum_r_24_mux0000290_0 : STD_LOGIC; 
  signal datum_r_25_mux000029_0 : STD_LOGIC; 
  signal datum_r_25_mux000037_0 : STD_LOGIC; 
  signal datum_r_25_mux000027_0 : STD_LOGIC; 
  signal datum_r_17_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_17_Q : STD_LOGIC; 
  signal N119_0 : STD_LOGIC; 
  signal N86_0 : STD_LOGIC; 
  signal N871_0 : STD_LOGIC; 
  signal datum_r_24_add0000_25_Q : STD_LOGIC; 
  signal datum_r_25_mux000083_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_25_Q : STD_LOGIC; 
  signal N183_0 : STD_LOGIC; 
  signal datum_r_25_mux000086_0 : STD_LOGIC; 
  signal datum_r_18_mux000053_0 : STD_LOGIC; 
  signal datum_r_18_mux000078_0 : STD_LOGIC; 
  signal N116_0 : STD_LOGIC; 
  signal N83_0 : STD_LOGIC; 
  signal N92_0 : STD_LOGIC; 
  signal N110_0 : STD_LOGIC; 
  signal datum_r_24_add0000_19_Q : STD_LOGIC; 
  signal datum_r_24_add0000_18_Q : STD_LOGIC; 
  signal datum_r_19_mux000078_0 : STD_LOGIC; 
  signal datum_r_19_mux000053_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_19_Q : STD_LOGIC; 
  signal N81_0 : STD_LOGIC; 
  signal N74_0 : STD_LOGIC; 
  signal N771_0 : STD_LOGIC; 
  signal datum_r_22_mux00003113_0 : STD_LOGIC; 
  signal datum_r_22_mux00003114_0 : STD_LOGIC; 
  signal N104_0 : STD_LOGIC; 
  signal N781_0 : STD_LOGIC; 
  signal datum_r_22_mux0000376_0 : STD_LOGIC; 
  signal Mcompar_datum_r_22_cmp_eq0015_cy_12_Q : STD_LOGIC; 
  signal N25_0 : STD_LOGIC; 
  signal N101_0 : STD_LOGIC; 
  signal N68_0 : STD_LOGIC; 
  signal N71_0 : STD_LOGIC; 
  signal N98_0 : STD_LOGIC; 
  signal N72_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_0_Q : STD_LOGIC; 
  signal N95_0 : STD_LOGIC; 
  signal N69_0 : STD_LOGIC; 
  signal N65_0 : STD_LOGIC; 
  signal N66_0 : STD_LOGIC; 
  signal datum_r_24_add0000_22_Q : STD_LOGIC; 
  signal N179_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_22_Q : STD_LOGIC; 
  signal N53_0 : STD_LOGIC; 
  signal N54_0 : STD_LOGIC; 
  signal N50_0 : STD_LOGIC; 
  signal N51_0 : STD_LOGIC; 
  signal N134_0 : STD_LOGIC; 
  signal N48_0 : STD_LOGIC; 
  signal datum_r_24_add0000_1_Q : STD_LOGIC; 
  signal N44_0 : STD_LOGIC; 
  signal N45_0 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0008_0 : STD_LOGIC; 
  signal N128_0 : STD_LOGIC; 
  signal N411_0 : STD_LOGIC; 
  signal N42_0 : STD_LOGIC; 
  signal datum_r_10_mux0000208_0 : STD_LOGIC; 
  signal N125_0 : STD_LOGIC; 
  signal N351_0 : STD_LOGIC; 
  signal N361_0 : STD_LOGIC; 
  signal N120_0 : STD_LOGIC; 
  signal N117_0 : STD_LOGIC; 
  signal N138_0 : STD_LOGIC; 
  signal N135_0 : STD_LOGIC; 
  signal datum_r_16_mux0000148_0 : STD_LOGIC; 
  signal N129_0 : STD_LOGIC; 
  signal N123_0 : STD_LOGIC; 
  signal datum_r_11_mux0000208_0 : STD_LOGIC; 
  signal N149_0 : STD_LOGIC; 
  signal datum_r_24_mux0000155_0 : STD_LOGIC; 
  signal datum_r_20_mux0000215_0 : STD_LOGIC; 
  signal datum_r_12_mux0000219_0 : STD_LOGIC; 
  signal gc_flag_r18_0 : STD_LOGIC; 
  signal N229_0 : STD_LOGIC; 
  signal datum_r_21_mux0000215_0 : STD_LOGIC; 
  signal N1111_0 : STD_LOGIC; 
  signal datum_r_13_mux0000236_0 : STD_LOGIC; 
  signal datum_r_13_mux0000219_0 : STD_LOGIC; 
  signal datum_r_22_mux0000118_0 : STD_LOGIC; 
  signal datum_r_15_mux0000208_0 : STD_LOGIC; 
  signal datum_r_14_mux0000208_0 : STD_LOGIC; 
  signal datum_r_14_mux0000225_0 : STD_LOGIC; 
  signal N105_0 : STD_LOGIC; 
  signal datum_r_22_mux0000326_0 : STD_LOGIC; 
  signal datum_r_22_mux0000290_0 : STD_LOGIC; 
  signal datum_r_22_mux0000286_0 : STD_LOGIC; 
  signal N126_0 : STD_LOGIC; 
  signal N102_0 : STD_LOGIC; 
  signal datum_r_23_mux0000303_0 : STD_LOGIC; 
  signal datum_r_15_mux0000225_0 : STD_LOGIC; 
  signal N99_0 : STD_LOGIC; 
  signal datum_r_24_add0000_23_Q : STD_LOGIC; 
  signal N175_0 : STD_LOGIC; 
  signal datum_r_24_sub0000_23_Q : STD_LOGIC; 
  signal N96_0 : STD_LOGIC; 
  signal datum_r_24_mux0000213_0 : STD_LOGIC; 
  signal datum_r_24_mux0000189_0 : STD_LOGIC; 
  signal datum_r_24_mux0000172_0 : STD_LOGIC; 
  signal N93_0 : STD_LOGIC; 
  signal datum_r_16_mux0000179_0 : STD_LOGIC; 
  signal datum_r_17_mux0000228_0 : STD_LOGIC; 
  signal N233_0 : STD_LOGIC; 
  signal datum_r_25_mux0000263_0 : STD_LOGIC; 
  signal datum_r_18_mux0000227_0 : STD_LOGIC; 
  signal datum_r_19_mux0000227_0 : STD_LOGIC; 
  signal N15_0 : STD_LOGIC; 
  signal N33_0 : STD_LOGIC; 
  signal N37_0 : STD_LOGIC; 
  signal datum_r_1_mux000093_0 : STD_LOGIC; 
  signal datum_r_0_mux0000304_0 : STD_LOGIC; 
  signal datum_r_0_mux0000213_0 : STD_LOGIC; 
  signal datum_r_0_mux0000119_0 : STD_LOGIC; 
  signal datum_r_0_mux0000142_0 : STD_LOGIC; 
  signal datum_r_0_mux0000136_0 : STD_LOGIC; 
  signal datum_r_2_mux0000198_0 : STD_LOGIC; 
  signal N13_0 : STD_LOGIC; 
  signal datum_r_1_mux0000108_0 : STD_LOGIC; 
  signal N111_0 : STD_LOGIC; 
  signal datum_r_0_cmp_eq0002_0 : STD_LOGIC; 
  signal datum_r_2_mux0000108_0 : STD_LOGIC; 
  signal N9_0 : STD_LOGIC; 
  signal datum_r_3_mux0000108_0 : STD_LOGIC; 
  signal datum_r_4_mux0000100_0 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_1_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_3_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_5_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_7_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_9_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_11_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_13_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_15_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_17_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_19_Q : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_21_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_1_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_3_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_5_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_7_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_9_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_11_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_13_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_15_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_17_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_19_Q : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_21_Q : STD_LOGIC; 
  signal Mmult_mul_res_submult_00_Madd_cy_18_Q : STD_LOGIC; 
  signal Mmult_mul_res_submult_00_Madd_cy_20_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_4_XORF_12343 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_4_CYINIT_12342 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_0_XORF_12379 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_0_CYINIT_12378 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_0_CY0F_12377 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_0_CYSELF_12369 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_0_XORG_12365 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_0_CYMUXG_12364 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_0_CY0G_12362 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_0_CYSELG_12354 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_XORF_12418 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_CYINIT_12417 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_CY0F_12416 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_XORG_12406 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_CYSELF_12404 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_CYMUXFAST_12403 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_CYAND_12402 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_FASTCARRY_12401 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_CYMUXG2_12400 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_CYMUXF2_12399 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_CY0G_12398 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_2_CYSELG_12390 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_4_XORF_12445 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0001_4_CYINIT_12444 : STD_LOGIC; 
  signal datum_r_24_mux000092_12433 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_17_XORF_12481 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_17_CYINIT_12480 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_17_CY0F_12479 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_17_CYSELF_12471 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_17_XORG_12467 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_17_CYMUXG_12466 : STD_LOGIC; 
  signal Mmult_mul_res_Madd_cy_17_Q : STD_LOGIC; 
  signal cpu_main_alu_mul_res_17_CY0G_12464 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_17_CYSELG_12456 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_XORF_12520 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_CYINIT_12519 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_CY0F_12518 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_XORG_12508 : STD_LOGIC; 
  signal Mmult_mul_res_Madd_cy_19_Q : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_CYSELF_12506 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_CYMUXFAST_12505 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_CYAND_12504 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_FASTCARRY_12503 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_CYMUXG2_12502 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_CYMUXF2_12501 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_CY0G_12500 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_19_CYSELG_12492 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_XORF_12559 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_CYINIT_12558 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_CY0F_12557 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_XORG_12547 : STD_LOGIC; 
  signal Mmult_mul_res_Madd_cy_21_Q : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_CYSELF_12545 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_CYMUXFAST_12544 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_CYAND_12543 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_FASTCARRY_12542 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_CYMUXG2_12541 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_CYMUXF2_12540 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_CY0G_12539 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_21_CYSELG_12531 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_23_XORF_12590 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_23_CYINIT_12589 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_23_CY0F_12588 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_23_CYSELF_12580 : STD_LOGIC; 
  signal cpu_main_alu_mul_res_23_XORG_12577 : STD_LOGIC; 
  signal Mmult_mul_res_Madd_cy_23_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_1_CYINIT_12620 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_1_CYSELF_12611 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_1_CYMUXG_12608 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_1_LOGIC_ONE_12606 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_1_CYSELG_12600 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELF_12644 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXFAST_12643 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_3_CYAND_12642 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_3_FASTCARRY_12641 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXG2_12640 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXF2_12639 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_3_LOGIC_ONE_12638 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELG_12632 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_CYSELF_12674 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_CYMUXFAST_12673 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_CYAND_12672 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_FASTCARRY_12671 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_CYMUXG2_12670 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_CYMUXF2_12669 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_LOGIC_ONE_12668 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_or0000_CYSELG_12662 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P25 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P26 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P27 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P28 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P29 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P30 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P31 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P32 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P33 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P34 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_P35 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN0 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN1 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN2 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN3 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN4 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN5 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN6 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN7 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN8 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN9 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN10 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN11 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN12 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN13 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN14 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN15 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN16 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_BCIN17 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT0 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT1 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT2 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT3 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT4 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT5 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT6 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT7 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT8 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT9 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT10 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT11 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT12 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT13 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT14 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT15 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT16 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCOUT17 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P8 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P9 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P10 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P11 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P12 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P13 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P14 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P15 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P16 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P17 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P18 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P19 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P20 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P21 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P22 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P23 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P24 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P25 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P26 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P27 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P28 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P29 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P30 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P31 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P32 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P33 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P34 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_P35 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN0 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN1 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN2 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN3 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN4 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN5 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN6 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN7 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN8 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN9 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN10 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN11 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN12 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN13 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN14 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN15 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN16 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_1_BCIN17 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT0 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT1 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT2 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT3 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT4 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT5 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT6 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT7 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT8 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT9 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT10 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT11 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT12 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT13 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT14 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT15 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT16 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_BCOUT17 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P8 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P9 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P10 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P11 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P12 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P13 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P14 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P15 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P16 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P17 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P18 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P19 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P20 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P21 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P22 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P23 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P24 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P25 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P26 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P27 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P28 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P29 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P30 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P31 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P32 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P33 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P34 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_P35 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B0 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B1 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B2 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B3 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B4 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B5 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B6 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B7 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B8 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B9 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B10 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B11 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B12 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B13 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B14 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B15 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B16 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_01_B17 : STD_LOGIC; 
  signal cpu_AluRes_10_F5MUX_13070 : STD_LOGIC; 
  signal datum_r_10_mux0000251 : STD_LOGIC; 
  signal cpu_AluRes_10_BXINV_13063 : STD_LOGIC; 
  signal datum_r_10_mux00002511_13061 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_14_mux0000178_F5MUX_13095 : STD_LOGIC; 
  signal datum_r_14_mux00001781_13093 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_14_mux0000178_BXINV_13088 : STD_LOGIC; 
  signal datum_r_14_mux00001782_13086 : STD_LOGIC; 
  signal cpu_main_alu_N167_F5MUX_13120 : STD_LOGIC; 
  signal datum_r_20_mux0000215_SW0 : STD_LOGIC; 
  signal cpu_main_alu_N167_BXINV_13113 : STD_LOGIC; 
  signal datum_r_20_mux0000215_SW01_13111 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_0_mux000041_F5MUX_13145 : STD_LOGIC; 
  signal N310 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_0_mux000041_BXINV_13138 : STD_LOGIC; 
  signal N309 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_9_mux0000185_F5MUX_13170 : STD_LOGIC; 
  signal N256 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_9_mux0000185_BXINV_13163 : STD_LOGIC; 
  signal N255 : STD_LOGIC; 
  signal cpu_main_alu_N143_F5MUX_13195 : STD_LOGIC; 
  signal N308 : STD_LOGIC; 
  signal cpu_main_alu_N143_BXINV_13187 : STD_LOGIC; 
  signal N307 : STD_LOGIC; 
  signal cpu_main_alu_Sh112_F5MUX_13220 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal cpu_main_alu_Sh112_BXINV_13213 : STD_LOGIC; 
  signal N275 : STD_LOGIC; 
  signal cpu_main_alu_Sh113_F5MUX_13245 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal cpu_main_alu_Sh113_BXINV_13238 : STD_LOGIC; 
  signal N281 : STD_LOGIC; 
  signal cpu_main_alu_N147_F5MUX_13270 : STD_LOGIC; 
  signal datum_r_21_mux0000170_SW0 : STD_LOGIC; 
  signal cpu_main_alu_N147_BXINV_13262 : STD_LOGIC; 
  signal datum_r_21_mux0000170_SW01_13260 : STD_LOGIC; 
  signal cpu_AluRes_11_F5MUX_13295 : STD_LOGIC; 
  signal datum_r_11_mux0000250 : STD_LOGIC; 
  signal cpu_AluRes_11_BXINV_13288 : STD_LOGIC; 
  signal datum_r_11_mux00002501_13286 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_15_mux0000178_F5MUX_13320 : STD_LOGIC; 
  signal datum_r_15_mux00001781_13318 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_15_mux0000178_BXINV_13313 : STD_LOGIC; 
  signal datum_r_15_mux00001782_13311 : STD_LOGIC; 
  signal cpu_AluRes_4_F5MUX_13345 : STD_LOGIC; 
  signal cpu_AluRes_4_F : STD_LOGIC; 
  signal cpu_AluRes_4_BXINV_13334 : STD_LOGIC; 
  signal datum_r_4_mux0000282 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_5_mux0000211_F5MUX_13370 : STD_LOGIC; 
  signal datum_r_5_mux00002111_13368 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_5_mux0000211_BXINV_13362 : STD_LOGIC; 
  signal datum_r_5_mux00002112_13360 : STD_LOGIC; 
  signal cpu_AluRes_12_F5MUX_13395 : STD_LOGIC; 
  signal datum_r_12_mux0000261 : STD_LOGIC; 
  signal cpu_AluRes_12_BXINV_13388 : STD_LOGIC; 
  signal datum_r_12_mux00002611_13386 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_10_mux0000131_F5MUX_13420 : STD_LOGIC; 
  signal N254 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_10_mux0000131_BXINV_13413 : STD_LOGIC; 
  signal N253 : STD_LOGIC; 
  signal cpu_main_alu_Sh22_F5MUX_13445 : STD_LOGIC; 
  signal N272 : STD_LOGIC; 
  signal cpu_main_alu_Sh22_BXINV_13437 : STD_LOGIC; 
  signal N271 : STD_LOGIC; 
  signal cpu_main_alu_Sh42_F5MUX_13470 : STD_LOGIC; 
  signal N280 : STD_LOGIC; 
  signal cpu_main_alu_Sh42_BXINV_13463 : STD_LOGIC; 
  signal N279 : STD_LOGIC; 
  signal cpu_main_alu_Sh43_F5MUX_13495 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal cpu_main_alu_Sh43_BXINV_13488 : STD_LOGIC; 
  signal N277 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_10_mux0000179_F5MUX_13520 : STD_LOGIC; 
  signal N302 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_10_mux0000179_BXINV_13512 : STD_LOGIC; 
  signal N301 : STD_LOGIC; 
  signal cpu_main_alu_Sh81_F5MUX_13545 : STD_LOGIC; 
  signal N270 : STD_LOGIC; 
  signal cpu_main_alu_Sh81_BXINV_13537 : STD_LOGIC; 
  signal N269 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_11_mux0000131_F5MUX_13570 : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_11_mux0000131_BXINV_13563 : STD_LOGIC; 
  signal N251 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_11_mux0000179_F5MUX_13595 : STD_LOGIC; 
  signal N300 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_11_mux0000179_BXINV_13587 : STD_LOGIC; 
  signal N299 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_12_mux0000122_F5MUX_13620 : STD_LOGIC; 
  signal N294 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_12_mux0000122_BXINV_13612 : STD_LOGIC; 
  signal N293 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_12_mux0000175_F5MUX_13645 : STD_LOGIC; 
  signal N296 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_12_mux0000175_BXINV_13637 : STD_LOGIC; 
  signal N295 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_13_mux0000131_F5MUX_13670 : STD_LOGIC; 
  signal N258 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_13_mux0000131_BXINV_13663 : STD_LOGIC; 
  signal N257 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_13_mux0000189_F5MUX_13695 : STD_LOGIC; 
  signal N268 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_13_mux0000189_BXINV_13688 : STD_LOGIC; 
  signal N267 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_14_mux0000122_F5MUX_13720 : STD_LOGIC; 
  signal N264 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_14_mux0000122_BXINV_13712 : STD_LOGIC; 
  signal N263 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_22_mux0000195_F5MUX_13745 : STD_LOGIC; 
  signal N306 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_22_mux0000195_BXINV_13738 : STD_LOGIC; 
  signal N305 : STD_LOGIC; 
  signal cpu_main_alu_N145_F5MUX_13770 : STD_LOGIC; 
  signal N314 : STD_LOGIC; 
  signal cpu_main_alu_N145_BXINV_13762 : STD_LOGIC; 
  signal N313 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_15_mux0000122_F5MUX_13795 : STD_LOGIC; 
  signal N266 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_15_mux0000122_BXINV_13787 : STD_LOGIC; 
  signal N265 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_mux0000113_F5MUX_13820 : STD_LOGIC; 
  signal N304 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_mux0000113_BXINV_13812 : STD_LOGIC; 
  signal N303 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_25_mux0000216_F5MUX_13845 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_25_mux0000216_BXINV_13837 : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_17_mux0000183_F5MUX_13870 : STD_LOGIC; 
  signal N298 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_17_mux0000183_BXINV_13863 : STD_LOGIC; 
  signal N297 : STD_LOGIC; 
  signal cpu_main_alu_N43_F5MUX_13895 : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal cpu_main_alu_N43_BXINV_13888 : STD_LOGIC; 
  signal N273 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_18_mux0000182_F5MUX_13920 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_18_mux0000182_BXINV_13913 : STD_LOGIC; 
  signal N283 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_19_mux0000183_F5MUX_13945 : STD_LOGIC; 
  signal N260 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_19_mux0000183_BXINV_13938 : STD_LOGIC; 
  signal N259 : STD_LOGIC; 
  signal cpu_main_alu_N75_F5MUX_13970 : STD_LOGIC; 
  signal N312 : STD_LOGIC; 
  signal cpu_main_alu_N75_BXINV_13963 : STD_LOGIC; 
  signal N311 : STD_LOGIC; 
  signal cpu_main_alu_N165_F5MUX_13995 : STD_LOGIC; 
  signal datum_r_21_mux0000215_SW0 : STD_LOGIC; 
  signal cpu_main_alu_N165_BXINV_13988 : STD_LOGIC; 
  signal datum_r_21_mux0000215_SW01_13986 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_0_mux0000265_F5MUX_14020 : STD_LOGIC; 
  signal N292 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_0_mux0000265_BXINV_14012 : STD_LOGIC; 
  signal N291 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_1_mux0000160_F5MUX_14045 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_1_mux0000160_BXINV_14037 : STD_LOGIC; 
  signal N289 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_2_mux0000160_F5MUX_14070 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_2_mux0000160_BXINV_14062 : STD_LOGIC; 
  signal N287 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_3_mux0000160_F5MUX_14095 : STD_LOGIC; 
  signal N286 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_3_mux0000160_BXINV_14087 : STD_LOGIC; 
  signal N285 : STD_LOGIC; 
  signal datum_r_4_mux0000240_14118 : STD_LOGIC; 
  signal datum_r_4_mux0000208_14111 : STD_LOGIC; 
  signal datum_r_4_mux0000134_14142 : STD_LOGIC; 
  signal datum_r_4_mux0000129_14135 : STD_LOGIC; 
  signal datum_r_24_mux0000209_14166 : STD_LOGIC; 
  signal datum_r_4_mux0000161_14157 : STD_LOGIC; 
  signal datum_r_24_mux0000274_14190 : STD_LOGIC; 
  signal datum_r_4_mux0000254_14182 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal datum_r_4_mux0000176_14205 : STD_LOGIC; 
  signal datum_r_25_mux0000106_14238 : STD_LOGIC; 
  signal datum_r_6_mux0000113_14231 : STD_LOGIC; 
  signal datum_r_17_mux00003_14262 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal gc_flag_r1_14286 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal datum_r_6_mux0000173_14303 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal datum_r_7_mux0000173_14327 : STD_LOGIC; 
  signal datum_r_23_mux0000253_14358 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal datum_r_21_mux00003_14382 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal datum_r_13_mux00003_14406 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal datum_r_1_mux000038_14430 : STD_LOGIC; 
  signal datum_r_0_mux000072_14423 : STD_LOGIC; 
  signal datum_r_0_mux0000233_14454 : STD_LOGIC; 
  signal datum_r_1_mux000021_14447 : STD_LOGIC; 
  signal datum_r_6_mux00003_14478 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal datum_r_0_mux0000179_14502 : STD_LOGIC; 
  signal datum_r_0_mux000078_14494 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0003 : STD_LOGIC; 
  signal datum_r_1_mux000032_14518 : STD_LOGIC; 
  signal N161 : STD_LOGIC; 
  signal datum_r_8_mux0000173_14543 : STD_LOGIC; 
  signal datum_r_1_mux000074_14574 : STD_LOGIC; 
  signal datum_r_1_mux000046_14567 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal datum_r_2_mux000021_14590 : STD_LOGIC; 
  signal datum_r_2_mux000046_14622 : STD_LOGIC; 
  signal datum_r_2_mux000032_14615 : STD_LOGIC; 
  signal cpu_AluRes_8_F : STD_LOGIC; 
  signal N231 : STD_LOGIC; 
  signal datum_r_19_mux0000116_14670 : STD_LOGIC; 
  signal datum_r_9_mux0000122_14662 : STD_LOGIC; 
  signal datum_r_9_mux0000222_14694 : STD_LOGIC; 
  signal datum_r_9_mux0000204_14687 : STD_LOGIC; 
  signal datum_r_18_mux0000129_14718 : STD_LOGIC; 
  signal datum_r_9_mux0000135_14710 : STD_LOGIC; 
  signal datum_r_3_mux000093_14742 : STD_LOGIC; 
  signal datum_r_2_mux000093_14735 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal datum_r_3_mux000032_14759 : STD_LOGIC; 
  signal datum_r_3_mux000080_14790 : STD_LOGIC; 
  signal datum_r_3_mux000046_14783 : STD_LOGIC; 
  signal datum_r_18_mux0000116_14814 : STD_LOGIC; 
  signal datum_r_3_mux000038_14806 : STD_LOGIC; 
  signal N225 : STD_LOGIC; 
  signal datum_r_3_mux000073_14831 : STD_LOGIC; 
  signal datum_r_4_mux000049_14862 : STD_LOGIC; 
  signal datum_r_4_mux000038_14855 : STD_LOGIC; 
  signal datum_r_4_mux0000109_14886 : STD_LOGIC; 
  signal datum_r_4_mux000067_14879 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal datum_r_5_mux000038_14902 : STD_LOGIC; 
  signal datum_r_5_mux000067_14934 : STD_LOGIC; 
  signal datum_r_5_mux000049_14927 : STD_LOGIC; 
  signal datum_r_8_mux0000114_14958 : STD_LOGIC; 
  signal Sh24 : STD_LOGIC; 
  signal datum_r_25_mux0000155_14982 : STD_LOGIC; 
  signal Sh25 : STD_LOGIC; 
  signal cpu_AluRes_5_F : STD_LOGIC; 
  signal datum_r_5_mux000093_14998 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0004 : STD_LOGIC; 
  signal datum_r_5_mux000078_15022 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal Sh44 : STD_LOGIC; 
  signal datum_r_6_mux000081_15078 : STD_LOGIC; 
  signal datum_r_6_mux000053_15071 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal Sh45 : STD_LOGIC; 
  signal Sh108 : STD_LOGIC; 
  signal Sh46 : STD_LOGIC; 
  signal datum_r_5_mux0000162_15150 : STD_LOGIC; 
  signal Sh47 : STD_LOGIC; 
  signal datum_r_7_mux000078_15174 : STD_LOGIC; 
  signal datum_r_6_mux000078_15167 : STD_LOGIC; 
  signal datum_r_2_mux000080_15198 : STD_LOGIC; 
  signal N227 : STD_LOGIC; 
  signal datum_r_7_mux000081_15222 : STD_LOGIC; 
  signal datum_r_7_mux000053_15215 : STD_LOGIC; 
  signal datum_r_16_mux0000119_15246 : STD_LOGIC; 
  signal Sh78 : STD_LOGIC; 
  signal datum_r_1_mux0000128_15270 : STD_LOGIC; 
  signal Sh79 : STD_LOGIC; 
  signal datum_r_8_mux000081_15294 : STD_LOGIC; 
  signal datum_r_8_mux000053_15287 : STD_LOGIC; 
  signal datum_r_1_mux00003_15318 : STD_LOGIC; 
  signal datum_r_2_mux00003_15311 : STD_LOGIC; 
  signal datum_r_9_mux000078_15342 : STD_LOGIC; 
  signal datum_r_8_mux000078_15335 : STD_LOGIC; 
  signal datum_r_9_mux000081_15366 : STD_LOGIC; 
  signal datum_r_9_mux000053_15359 : STD_LOGIC; 
  signal datum_r_5_mux00003_15390 : STD_LOGIC; 
  signal datum_r_4_mux00003_15383 : STD_LOGIC; 
  signal N243 : STD_LOGIC; 
  signal N245 : STD_LOGIC; 
  signal cpu_AluRes_9_F : STD_LOGIC; 
  signal datum_r_9_mux000092_15430 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0009 : STD_LOGIC; 
  signal type_r_or0000 : STD_LOGIC; 
  signal datum_r_10_mux000081_15486 : STD_LOGIC; 
  signal datum_r_10_mux000053_15479 : STD_LOGIC; 
  signal datum_r_11_mux000078_15510 : STD_LOGIC; 
  signal datum_r_10_mux000078_15503 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal datum_r_8_mux00003_15526 : STD_LOGIC; 
  signal datum_r_11_mux000081_15558 : STD_LOGIC; 
  signal datum_r_11_mux000053_15551 : STD_LOGIC; 
  signal datum_r_20_mux000081_15582 : STD_LOGIC; 
  signal datum_r_20_mux000053_15575 : STD_LOGIC; 
  signal datum_r_12_mux000081_15606 : STD_LOGIC; 
  signal datum_r_12_mux000053_15599 : STD_LOGIC; 
  signal type_r_0_10_15630 : STD_LOGIC; 
  signal type_r_0_7_15622 : STD_LOGIC; 
  signal datum_r_18_mux00003_15654 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal datum_r_11_mux00003_15670 : STD_LOGIC; 
  signal datum_r_13_mux000078_15702 : STD_LOGIC; 
  signal datum_r_12_mux000078_15695 : STD_LOGIC; 
  signal datum_r_14_mux000078_15726 : STD_LOGIC; 
  signal datum_r_20_mux000078_15719 : STD_LOGIC; 
  signal cpu_AluRes_6_F : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal datum_r_22_cmp_eq0006 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal datum_r_21_mux000081_15798 : STD_LOGIC; 
  signal datum_r_21_mux000053_15791 : STD_LOGIC; 
  signal datum_r_13_mux000081_15822 : STD_LOGIC; 
  signal datum_r_13_mux000053_15815 : STD_LOGIC; 
  signal datum_r_23_mux000023_15846 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal datum_r_24_mux000023_15870 : STD_LOGIC; 
  signal datum_r_22_mux000023_15863 : STD_LOGIC; 
  signal datum_r_15_mux000078_15894 : STD_LOGIC; 
  signal datum_r_21_mux000078_15887 : STD_LOGIC; 
  signal datum_r_14_mux000081_15918 : STD_LOGIC; 
  signal datum_r_14_mux000053_15911 : STD_LOGIC; 
  signal datum_r_22_mux0000140_15942 : STD_LOGIC; 
  signal datum_r_22_mux000046_15934 : STD_LOGIC; 
  signal gc_flag_r9_15966 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal datum_r_15_mux00003_15982 : STD_LOGIC; 
  signal datum_r_22_mux0000102_16014 : STD_LOGIC; 
  signal datum_r_22_mux000093_16007 : STD_LOGIC; 
  signal datum_r_22_mux00009_16038 : STD_LOGIC; 
  signal datum_r_23_mux00009_16031 : STD_LOGIC; 
  signal datum_r_15_mux000081_16062 : STD_LOGIC; 
  signal datum_r_15_mux000053_16055 : STD_LOGIC; 
  signal datum_r_25_mux00001_16074 : STD_LOGIC; 
  signal datum_r_23_mux0000102_16098 : STD_LOGIC; 
  signal datum_r_23_mux000093_16091 : STD_LOGIC; 
  signal datum_r_14_mux00003_16122 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal datum_r_16_mux000081_16146 : STD_LOGIC; 
  signal datum_r_16_mux000053_16139 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal datum_r_24_mux000046_16162 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal Sh10_16218 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal datum_r_7_mux00003_16242 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N211 : STD_LOGIC; 
  signal datum_r_19_mux00003_16258 : STD_LOGIC; 
  signal datum_r_17_mux000078_16290 : STD_LOGIC; 
  signal datum_r_16_mux000078_16283 : STD_LOGIC; 
  signal datum_r_24_mux0000290_16314 : STD_LOGIC; 
  signal datum_r_24_mux000078_16307 : STD_LOGIC; 
  signal datum_r_25_mux000037_16338 : STD_LOGIC; 
  signal datum_r_25_mux000027_16331 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal datum_r_25_mux000029_16354 : STD_LOGIC; 
  signal datum_r_17_mux000081_16386 : STD_LOGIC; 
  signal datum_r_17_mux000053_16379 : STD_LOGIC; 
  signal N119 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal Sh11_16434 : STD_LOGIC; 
  signal N871 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal datum_r_25_mux000083_16451 : STD_LOGIC; 
  signal cpu_AluRes_25_F : STD_LOGIC; 
  signal datum_r_25_mux000086_16475 : STD_LOGIC; 
  signal datum_r_18_mux000081_16506 : STD_LOGIC; 
  signal datum_r_18_mux000053_16499 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal Sh20_16602 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal datum_r_19_mux000078_16626 : STD_LOGIC; 
  signal datum_r_18_mux000078_16619 : STD_LOGIC; 
  signal datum_r_10_mux00003_16650 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal datum_r_19_mux000081_16674 : STD_LOGIC; 
  signal datum_r_19_mux000053_16667 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal N801 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N107 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal Sh21_16770 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N771 : STD_LOGIC; 
  signal datum_r_22_mux00003114_16818 : STD_LOGIC; 
  signal datum_r_22_mux00003113_16810 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N781 : STD_LOGIC; 
  signal datum_r_23_mux000046_16866 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal Sh109 : STD_LOGIC; 
  signal datum_r_25_mux0000140_16902 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal N751 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal datum_r_0_mux000091_16998 : STD_LOGIC; 
  signal datum_r_14_or0000 : STD_LOGIC; 
  signal N95 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal datum_r_23_mux0000132_17070 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal datum_r_23_mux0000286_17094 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal datum_r_22_mux000078_17118 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal Sh4_17166 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N137 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal Sh5_17214 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal Sh6_17262 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal datum_r_1_mux000072_17286 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0000 : STD_LOGIC; 
  signal cpu_AluRes_24_F : STD_LOGIC; 
  signal datum_r_22_cmp_eq0003 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal Sh7_17358 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal cpu_AluRes_27_F : STD_LOGIC; 
  signal datum_r_14_cmp_eq0008 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal Sh8_17430 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal datum_r_10_mux0000210_17454 : STD_LOGIC; 
  signal datum_r_10_mux0000208_17446 : STD_LOGIC; 
  signal datum_r_8_mux0000127_17478 : STD_LOGIC; 
  signal Sh12_17471 : STD_LOGIC; 
  signal datum_r_5_mux0000130_17502 : STD_LOGIC; 
  signal Sh13_17495 : STD_LOGIC; 
  signal datum_r_6_mux0000142_17526 : STD_LOGIC; 
  signal Sh14_17519 : STD_LOGIC; 
  signal datum_r_7_mux0000142_17550 : STD_LOGIC; 
  signal Sh15_17543 : STD_LOGIC; 
  signal datum_r_7_mux0000113_17574 : STD_LOGIC; 
  signal Sh23_17567 : STD_LOGIC; 
  signal datum_r_8_mux0000142_17598 : STD_LOGIC; 
  signal Sh16_17591 : STD_LOGIC; 
  signal datum_r_5_mux0000115_17622 : STD_LOGIC; 
  signal Sh17_17615 : STD_LOGIC; 
  signal datum_r_6_mux0000127_17646 : STD_LOGIC; 
  signal Sh18_17639 : STD_LOGIC; 
  signal datum_r_7_mux0000127_17670 : STD_LOGIC; 
  signal Sh19_17663 : STD_LOGIC; 
  signal N125 : STD_LOGIC; 
  signal N351 : STD_LOGIC; 
  signal Sh9_17718 : STD_LOGIC; 
  signal N361 : STD_LOGIC; 
  signal datum_r_2_mux000073_17742 : STD_LOGIC; 
  signal Sh80_17735 : STD_LOGIC; 
  signal datum_r_16_mux0000133_17766 : STD_LOGIC; 
  signal Sh90_17759 : STD_LOGIC; 
  signal datum_r_17_mux0000116_17790 : STD_LOGIC; 
  signal Sh91_17782 : STD_LOGIC; 
  signal Sh110 : STD_LOGIC; 
  signal Sh84_17807 : STD_LOGIC; 
  signal Sh111 : STD_LOGIC; 
  signal Sh85_17831 : STD_LOGIC; 
  signal datum_r_16_mux0000148_17862 : STD_LOGIC; 
  signal Sh86_17855 : STD_LOGIC; 
  signal datum_r_17_mux0000129_17886 : STD_LOGIC; 
  signal Sh87_17878 : STD_LOGIC; 
  signal datum_r_19_mux0000129_17910 : STD_LOGIC; 
  signal Sh89_17902 : STD_LOGIC; 
  signal datum_r_11_mux0000210_17934 : STD_LOGIC; 
  signal datum_r_11_mux0000208_17926 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N381 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal Sh82_18006 : STD_LOGIC; 
  signal N391 : STD_LOGIC; 
  signal datum_r_24_mux0000155_18030 : STD_LOGIC; 
  signal N149 : STD_LOGIC; 
  signal datum_r_23_mux0000147_18054 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal cpu_AluRes_20_F : STD_LOGIC; 
  signal datum_r_20_mux0000215_18071 : STD_LOGIC; 
  signal Sh83_18102 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal N117 : STD_LOGIC; 
  signal datum_r_12_mux0000224_18138 : STD_LOGIC; 
  signal datum_r_12_mux0000219_18131 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0005 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal cpu_AluRes_26_F : STD_LOGIC; 
  signal gc_flag_r18_18179 : STD_LOGIC; 
  signal datum_r_22_or0000 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal Sh92_18234 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal cpu_AluRes_16_F : STD_LOGIC; 
  signal N229 : STD_LOGIC; 
  signal cpu_AluRes_21_F : STD_LOGIC; 
  signal datum_r_21_mux0000215_18275 : STD_LOGIC; 
  signal datum_r_2_mux0000133_18306 : STD_LOGIC; 
  signal N135 : STD_LOGIC; 
  signal Sh93_18330 : STD_LOGIC; 
  signal N1111 : STD_LOGIC; 
  signal cpu_AluRes_13_F : STD_LOGIC; 
  signal datum_r_13_mux0000236_18347 : STD_LOGIC; 
  signal datum_r_3_mux0000133_18378 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal Sh94_18402 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal datum_r_22_mux0000239_18426 : STD_LOGIC; 
  signal datum_r_22_mux0000118_18419 : STD_LOGIC; 
  signal datum_r_15_mux0000208_18450 : STD_LOGIC; 
  signal datum_r_14_mux0000208_18442 : STD_LOGIC; 
  signal cpu_AluRes_14_F : STD_LOGIC; 
  signal datum_r_14_mux0000225_18467 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal Sh95_18510 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal datum_r_22_mux0000336_18534 : STD_LOGIC; 
  signal datum_r_22_mux0000326_18526 : STD_LOGIC; 
  signal cpu_AluRes_22_F : STD_LOGIC; 
  signal datum_r_22_mux0000290_18551 : STD_LOGIC; 
  signal datum_r_22_mux0000286_18570 : STD_LOGIC; 
  signal datum_r_22_mux0000376_18582 : STD_LOGIC; 
  signal Sh88_18606 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal Sh96_18630 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal cpu_AluRes_23_F : STD_LOGIC; 
  signal datum_r_23_mux0000303_18646 : STD_LOGIC; 
  signal cpu_AluRes_15_F : STD_LOGIC; 
  signal datum_r_15_mux0000225_18671 : STD_LOGIC; 
  signal Sh97_18702 : STD_LOGIC; 
  signal N99 : STD_LOGIC; 
  signal datum_r_23_mux000078_18726 : STD_LOGIC; 
  signal N175 : STD_LOGIC; 
  signal Sh98_18750 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal datum_r_24_mux0000244_18774 : STD_LOGIC; 
  signal datum_r_24_mux0000213_18767 : STD_LOGIC; 
  signal datum_r_24_mux0000189_18798 : STD_LOGIC; 
  signal datum_r_24_mux0000172_18791 : STD_LOGIC; 
  signal datum_r_13_mux0000219_18822 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal Sh99_18846 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal datum_r_16_mux0000179_18863 : STD_LOGIC; 
  signal datum_r_3_mux000021_18894 : STD_LOGIC; 
  signal datum_r_14_cmp_eq0006 : STD_LOGIC; 
  signal cpu_AluRes_17_F : STD_LOGIC; 
  signal datum_r_17_mux0000228_18911 : STD_LOGIC; 
  signal cpu_AluRes_7_F : STD_LOGIC; 
  signal N233 : STD_LOGIC; 
  signal N153 : STD_LOGIC; 
  signal datum_r_25_mux0000263_18959 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal datum_r_9_mux00003_18982 : STD_LOGIC; 
  signal cpu_AluRes_18_F : STD_LOGIC; 
  signal datum_r_18_mux0000227_19007 : STD_LOGIC; 
  signal N213 : STD_LOGIC; 
  signal datum_r_20_mux00003_19030 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal datum_r_12_mux00003_19054 : STD_LOGIC; 
  signal datum_r_24_mux00009_19086 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal datum_r_16_mux00003_19110 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal cpu_AluRes_19_F : STD_LOGIC; 
  signal datum_r_19_mux0000227_19127 : STD_LOGIC; 
  signal cpu_AluRes_28_F : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal datum_r_1_mux0000199_19182 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal datum_r_1_mux000093_19206 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal datum_r_2_mux000038_19230 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal cpu_AluRes_0_F : STD_LOGIC; 
  signal datum_r_0_mux0000213_19246 : STD_LOGIC; 
  signal datum_r_0_mux0000165_19278 : STD_LOGIC; 
  signal datum_r_0_mux0000119_19271 : STD_LOGIC; 
  signal datum_r_0_mux0000142_19302 : STD_LOGIC; 
  signal datum_r_0_mux0000136_19294 : STD_LOGIC; 
  signal datum_r_2_mux0000198_19326 : STD_LOGIC; 
  signal datum_r_0_mux0000304_19319 : STD_LOGIC; 
  signal datum_r_2_mux0000128_19350 : STD_LOGIC; 
  signal datum_r_0_mux0000238_19343 : STD_LOGIC; 
  signal datum_r_3_mux0000198_19374 : STD_LOGIC; 
  signal datum_r_0_mux0000198_19367 : STD_LOGIC; 
  signal cpu_AluRes_29_F : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal cpu_AluRes_1_F : STD_LOGIC; 
  signal datum_r_1_mux0000108_19414 : STD_LOGIC; 
  signal datum_r_3_mux0000128_19446 : STD_LOGIC; 
  signal datum_r_1_mux0000133_19439 : STD_LOGIC; 
  signal datum_r_0_cmp_eq0003 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal datum_r_3_mux00003_19494 : STD_LOGIC; 
  signal datum_r_0_cmp_eq0000 : STD_LOGIC; 
  signal cpu_AluRes_30_F : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal datum_r_0_mux000057_19542 : STD_LOGIC; 
  signal datum_r_0_cmp_eq0002 : STD_LOGIC; 
  signal cpu_AluRes_2_F : STD_LOGIC; 
  signal datum_r_2_mux0000108_19558 : STD_LOGIC; 
  signal cpu_AluRes_31_F : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal cpu_AluRes_3_F : STD_LOGIC; 
  signal datum_r_3_mux0000108_19606 : STD_LOGIC; 
  signal datum_r_4_mux0000105_19638 : STD_LOGIC; 
  signal datum_r_4_mux0000100_19631 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_0_XORF_19675 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_0_CYINIT_19674 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_0_CY0F_19673 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_0_CYSELF_19665 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_0_XORG_19661 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_0_CYMUXG_19660 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_0_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_0_CY0G_19658 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_0_CYSELG_19650 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_XORF_19714 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_CYINIT_19713 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_CY0F_19712 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_XORG_19702 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_2_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_CYSELF_19700 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_CYMUXFAST_19699 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_CYAND_19698 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_FASTCARRY_19697 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_CYMUXG2_19696 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_CYMUXF2_19695 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_CY0G_19694 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_2_CYSELG_19686 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_XORF_19753 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_CYINIT_19752 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_CY0F_19751 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_XORG_19741 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_4_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_CYSELF_19739 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_CYMUXFAST_19738 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_CYAND_19737 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_FASTCARRY_19736 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_CYMUXG2_19735 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_CYMUXF2_19734 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_CY0G_19733 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_4_CYSELG_19725 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_XORF_19792 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_CYINIT_19791 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_CY0F_19790 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_XORG_19780 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_6_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_CYSELF_19778 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_CYMUXFAST_19777 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_CYAND_19776 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_FASTCARRY_19775 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_CYMUXG2_19774 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_CYMUXF2_19773 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_CY0G_19772 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_6_CYSELG_19764 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_XORF_19831 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_CYINIT_19830 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_CY0F_19829 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_XORG_19819 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_8_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_CYSELF_19817 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_CYMUXFAST_19816 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_CYAND_19815 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_FASTCARRY_19814 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_CYMUXG2_19813 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_CYMUXF2_19812 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_CY0G_19811 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_8_CYSELG_19803 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_XORF_19870 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_CYINIT_19869 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_CY0F_19868 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_XORG_19858 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_10_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_CYSELF_19856 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_CYMUXFAST_19855 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_CYAND_19854 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_FASTCARRY_19853 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_CYMUXG2_19852 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_CYMUXF2_19851 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_CY0G_19850 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_10_CYSELG_19842 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_XORF_19909 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_CYINIT_19908 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_CY0F_19907 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_XORG_19897 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_12_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_CYSELF_19895 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_CYMUXFAST_19894 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_CYAND_19893 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_FASTCARRY_19892 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_CYMUXG2_19891 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_CYMUXF2_19890 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_CY0G_19889 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_12_CYSELG_19881 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_XORF_19948 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_CYINIT_19947 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_CY0F_19946 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_XORG_19936 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_14_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_CYSELF_19934 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_CYMUXFAST_19933 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_CYAND_19932 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_FASTCARRY_19931 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_CYMUXG2_19930 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_CYMUXF2_19929 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_CY0G_19928 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_14_CYSELG_19920 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_XORF_19987 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_CYINIT_19986 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_CY0F_19985 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_XORG_19975 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_16_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_CYSELF_19973 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_CYMUXFAST_19972 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_CYAND_19971 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_FASTCARRY_19970 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_CYMUXG2_19969 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_CYMUXF2_19968 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_CY0G_19967 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_16_CYSELG_19959 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_XORF_20026 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_CYINIT_20025 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_CY0F_20024 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_XORG_20014 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_18_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_CYSELF_20012 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_CYMUXFAST_20011 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_CYAND_20010 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_FASTCARRY_20009 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_CYMUXG2_20008 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_CYMUXF2_20007 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_CY0G_20006 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_18_CYSELG_19998 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_XORF_20065 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_CYINIT_20064 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_CY0F_20063 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_XORG_20053 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_20_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_CYSELF_20051 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_CYMUXFAST_20050 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_CYAND_20049 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_FASTCARRY_20048 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_CYMUXG2_20047 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_CYMUXF2_20046 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_CY0G_20045 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_20_CYSELG_20037 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_XORF_20104 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_CYINIT_20103 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_CY0F_20102 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_XORG_20092 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_22_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_CYSELF_20090 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_CYMUXFAST_20089 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_CYAND_20088 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_FASTCARRY_20087 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_CYMUXG2_20086 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_CYMUXF2_20085 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_CY0G_20084 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_22_CYSELG_20076 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_24_XORF_20135 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_24_CYINIT_20134 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_24_CY0F_20133 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_24_CYSELF_20125 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_sub0000_24_XORG_20122 : STD_LOGIC; 
  signal Msub_datum_r_24_sub0000_cy_24_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_0_XORF_20171 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_0_CYINIT_20170 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_0_CY0F_20169 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_0_CYSELF_20161 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_0_XORG_20157 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_0_CYMUXG_20156 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_0_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_0_CY0G_20154 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_0_CYSELG_20146 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_XORF_20210 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_CYINIT_20209 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_CY0F_20208 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_XORG_20198 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_2_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_CYSELF_20196 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_CYMUXFAST_20195 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_CYAND_20194 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_FASTCARRY_20193 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_CYMUXG2_20192 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_CYMUXF2_20191 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_CY0G_20190 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_2_CYSELG_20182 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_XORF_20249 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_CYINIT_20248 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_CY0F_20247 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_XORG_20237 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_4_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_CYSELF_20235 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_CYMUXFAST_20234 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_CYAND_20233 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_FASTCARRY_20232 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_CYMUXG2_20231 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_CYMUXF2_20230 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_CY0G_20229 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_4_CYSELG_20221 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_XORF_20288 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_CYINIT_20287 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_CY0F_20286 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_XORG_20276 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_6_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_CYSELF_20274 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_CYMUXFAST_20273 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_CYAND_20272 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_FASTCARRY_20271 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_CYMUXG2_20270 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_CYMUXF2_20269 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_CY0G_20268 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_6_CYSELG_20260 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_XORF_20327 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_CYINIT_20326 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_CY0F_20325 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_XORG_20315 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_8_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_CYSELF_20313 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_CYMUXFAST_20312 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_CYAND_20311 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_FASTCARRY_20310 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_CYMUXG2_20309 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_CYMUXF2_20308 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_CY0G_20307 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_8_CYSELG_20299 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_XORF_20366 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_CYINIT_20365 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_CY0F_20364 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_XORG_20354 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_10_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_CYSELF_20352 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_CYMUXFAST_20351 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_CYAND_20350 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_FASTCARRY_20349 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_CYMUXG2_20348 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_CYMUXF2_20347 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_CY0G_20346 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_10_CYSELG_20338 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_XORF_20405 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_CYINIT_20404 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_CY0F_20403 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_XORG_20393 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_12_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_CYSELF_20391 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_CYMUXFAST_20390 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_CYAND_20389 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_FASTCARRY_20388 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_CYMUXG2_20387 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_CYMUXF2_20386 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_CY0G_20385 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_12_CYSELG_20377 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_XORF_20444 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_CYINIT_20443 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_CY0F_20442 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_XORG_20432 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_14_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_CYSELF_20430 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_CYMUXFAST_20429 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_CYAND_20428 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_FASTCARRY_20427 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_CYMUXG2_20426 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_CYMUXF2_20425 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_CY0G_20424 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_14_CYSELG_20416 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_XORF_20483 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_CYINIT_20482 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_CY0F_20481 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_XORG_20471 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_16_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_CYSELF_20469 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_CYMUXFAST_20468 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_CYAND_20467 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_FASTCARRY_20466 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_CYMUXG2_20465 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_CYMUXF2_20464 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_CY0G_20463 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_16_CYSELG_20455 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_XORF_20522 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_CYINIT_20521 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_CY0F_20520 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_XORG_20510 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_18_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_CYSELF_20508 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_CYMUXFAST_20507 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_CYAND_20506 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_FASTCARRY_20505 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_CYMUXG2_20504 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_CYMUXF2_20503 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_CY0G_20502 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_18_CYSELG_20494 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_XORF_20561 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_CYINIT_20560 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_CY0F_20559 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_XORG_20549 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_20_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_CYSELF_20547 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_CYMUXFAST_20546 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_CYAND_20545 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_FASTCARRY_20544 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_CYMUXG2_20543 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_CYMUXF2_20542 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_CY0G_20541 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_20_CYSELG_20533 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_XORF_20600 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_CYINIT_20599 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_CY0F_20598 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_XORG_20588 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_22_Q : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_CYSELF_20586 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_CYMUXFAST_20585 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_CYAND_20584 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_FASTCARRY_20583 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_CYMUXG2_20582 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_CYMUXF2_20581 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_CY0G_20580 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_22_CYSELG_20572 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_24_XORF_20631 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_24_CYINIT_20630 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_24_CY0F_20629 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_24_CYSELF_20621 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_24_add0000_24_XORG_20618 : STD_LOGIC; 
  signal Madd_datum_r_24_add0000_cy_24_Q : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_17_XORF_20667 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_17_CYINIT_20666 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_17_CY0F_20665 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_17_CYSELF_20657 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_17_XORG_20653 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_17_CYMUXG_20652 : STD_LOGIC; 
  signal Mmult_mul_res_submult_00_Madd_cy_17_Q : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_17_CY0G_20650 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_17_CYSELG_20642 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_XORF_20706 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_CYINIT_20705 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_CY0F_20704 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_XORG_20694 : STD_LOGIC; 
  signal Mmult_mul_res_submult_00_Madd_cy_19_Q : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELF_20692 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXFAST_20691 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_CYAND_20690 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_FASTCARRY_20689 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXG2_20688 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXF2_20687 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_CY0G_20686 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELG_20678 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_XORF_20745 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_CYINIT_20744 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_CY0F_20743 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_XORG_20733 : STD_LOGIC; 
  signal Mmult_mul_res_submult_00_Madd_cy_21_Q : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELF_20731 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXFAST_20730 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_CYAND_20729 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_FASTCARRY_20728 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXG2_20727 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXF2_20726 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_CY0G_20725 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELG_20717 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_23_XORF_20776 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_23_CYINIT_20775 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_23_CY0F_20774 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_23_CYSELF_20766 : STD_LOGIC; 
  signal cpu_main_alu_Mmult_mul_res_submult_0_23_XORG_20763 : STD_LOGIC; 
  signal Mmult_mul_res_submult_00_Madd_cy_23_Q : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYINIT_20806 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYSELF_20800 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYMUXG_20797 : STD_LOGIC; 
  signal Mcompar_datum_r_22_cmp_eq0015_cy_0_Q : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_LOGIC_ZERO_20795 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYSELG_20789 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELF_20830 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXFAST_20829 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYAND_20828 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_FASTCARRY_20827 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXG2_20826 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXF2_20825 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_LOGIC_ZERO_20824 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELG_20818 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELF_20860 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXFAST_20859 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYAND_20858 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_FASTCARRY_20857 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXG2_20856 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXF2_20855 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_LOGIC_ZERO_20854 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELG_20848 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELF_20890 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXFAST_20889 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYAND_20888 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_FASTCARRY_20887 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXG2_20886 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXF2_20885 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_LOGIC_ZERO_20884 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELG_20878 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELF_20920 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXFAST_20919 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYAND_20918 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_FASTCARRY_20917 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXG2_20916 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXF2_20915 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_LOGIC_ZERO_20914 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELG_20908 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELF_20950 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXFAST_20949 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYAND_20948 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_FASTCARRY_20947 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXG2_20946 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXF2_20945 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_LOGIC_ZERO_20944 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELG_20938 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_LOGIC_ZERO_20971 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_CYINIT_20970 : STD_LOGIC; 
  signal cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_CYSELF_20964 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_0_XORF_21006 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_0_CYINIT_21005 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_0_CY0F_21004 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_0_CYSELF_20996 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_0_XORG_20992 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_0_CYMUXG_20991 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_0_CY0G_20989 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_0_CYSELG_20981 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_XORF_21045 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_CYINIT_21044 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_CY0F_21043 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_XORG_21033 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_CYSELF_21031 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_CYMUXFAST_21030 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_CYAND_21029 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_FASTCARRY_21028 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_CYMUXG2_21027 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_CYMUXF2_21026 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_CY0G_21025 : STD_LOGIC; 
  signal cpu_main_alu_datum_r_sub0000_2_CYSELG_21017 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000092_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000092_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000092_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_20_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_22_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_14_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_12_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_10_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_9_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_6_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_4_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_16_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_15_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_13_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_12_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_10_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_9_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_8_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_6_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_5_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_4_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_7_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_6_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_5_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_4_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000208_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000208_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000208_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000161_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000161_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000161_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000254_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000254_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000176_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000176_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000176_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000173_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000173_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000173_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000173_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000072_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000072_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000021_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000021_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000021_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000032_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000032_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000032_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000173_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000046_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000046_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000021_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000021_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000032_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000032_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000032_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000122_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000122_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000122_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000204_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000204_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000135_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000093_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000093_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000093_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000032_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000032_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000032_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000046_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000046_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux000067_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux000067_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000049_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000049_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000049_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh241_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh241_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh241_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh241_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh251_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh251_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh251_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh441_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh441_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh441_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh451_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh451_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh451_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh451_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh461_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh461_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh471_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh471_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh471_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh781_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh781_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh781_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh791_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh791_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh791_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh791_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000092_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000092_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000092_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_or00001_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_or00001_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_or00001_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_0_7_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_0_7_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000046_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r711_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r711_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000093_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000093_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux00009_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux00009_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux00001_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000093_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000093_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000046_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh10_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh10_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh10_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh10_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh10_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh10_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000027_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000027_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000029_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000029_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000029_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh11_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh11_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh11_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh11_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh11_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh11_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000083_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000083_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000083_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh12_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh12_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh12_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh20_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh20_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh20_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh12_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh12_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh12_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh20_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh20_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh20_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh13_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh13_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh13_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh21_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh21_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh21_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh13_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh13_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh13_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh21_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh21_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh21_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh14_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh14_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh14_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh14_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh14_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh14_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003123_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh1091_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh1091_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh23_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh23_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh23_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh15_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh15_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh15_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh16_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh16_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh16_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh16_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh16_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh16_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh17_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh17_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh17_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh18_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh18_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh18_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh18_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh18_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh18_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh4_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh4_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh4_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh4_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh4_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh4_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh5_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh5_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh5_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh5_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh5_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh5_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh6_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh6_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh6_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh6_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh6_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh6_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00001_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00001_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00001_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh7_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh7_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh7_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh7_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh7_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh7_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00081_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00081_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00081_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh8_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh8_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh8_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh8_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh8_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh8_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000208_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000208_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh13_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh13_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh14_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh15_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh15_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh23_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh23_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh23_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh16_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh17_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh19_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh19_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh19_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh9_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh9_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh9_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh9_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh9_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh9_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh80_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh80_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh80_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh90_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh91_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh84_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh84_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh85_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh86_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh86_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh86_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh87_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh89_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000208_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000208_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000208_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh82_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh82_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh82_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh90_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh90_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh90_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh82_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh82_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh82_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh83_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh83_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh83_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh91_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh91_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh91_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000219_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000219_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000219_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r41_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r41_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r41_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r18_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r51_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r51_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r51_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh92_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh92_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh92_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh85_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh85_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh85_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh93_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh93_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh93_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000236_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000236_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh86_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh86_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh86_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh94_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh94_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh94_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000118_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000118_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000118_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000208_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000208_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000208_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000225_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000225_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh87_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh87_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh87_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh95_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh95_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh95_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000326_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000326_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000326_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000290_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000290_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000286_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000286_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000286_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh88_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh88_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh88_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh96_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh96_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh96_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000225_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000225_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000225_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh97_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh97_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh97_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000078_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh98_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh98_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh98_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000213_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000172_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000172_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh99_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh99_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh99_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000179_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000179_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000611_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000611_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000611_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000263_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000263_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000121_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000121_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000121_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000119_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000119_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000119_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000304_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000304_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000198_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000198_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_2_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000108_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000108_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000108_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq000011_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq000011_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq000011_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00001_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_3_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_3_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00021_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00021_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_4_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_4_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_5_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_5_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_7_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_7_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_9_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_9_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_13_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_13_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_15_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_15_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_17_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_17_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_19_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_19_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_21_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_21_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_23_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_23_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_5_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_5_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_7_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_7_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_9_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_9_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_13_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_13_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_15_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_15_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_17_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_17_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_19_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_19_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_21_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_21_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_23_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_20_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_20_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_22_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_22_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_24_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002512_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002512_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001782_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001782_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001782_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW02_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW02_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh112_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh112_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh113_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000170_SW02_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002502_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002502_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002502_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001782_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001782_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux00002821_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux00002821_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002612_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002612_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh22_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh22_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh22_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh42_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh43_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh81_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh81_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh81_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000122_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000160_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000160_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_25_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_24_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_24_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002511_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002511_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002511_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001781_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001781_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001781_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW01_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW01_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh112_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh112_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh112_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh113_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh113_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh113_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000170_SW01_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000170_SW01_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001781_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001781_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002611_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002611_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002611_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh22_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh22_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh22_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh42_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh42_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh43_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh43_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh43_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh81_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh81_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh81_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000122_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000160_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000160_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000160_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000037_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000037_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000011_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000011_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000081_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux000081_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh90_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh90_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh90_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_23_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00062_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00062_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00062_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux000081_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux000081_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_4_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_17_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_19_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_19_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_21_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh17_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh17_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh17_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh97_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh97_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh97_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000091_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh98_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh98_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh98_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh19_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh19_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh19_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000286_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000286_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000286_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000240_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000240_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000134_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000134_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000209_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000209_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000274_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000274_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000274_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh11611_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh11611_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000223_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000223_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000223_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000223_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000038_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000038_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000038_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000311_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000311_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000311_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000224_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000224_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000074_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh80_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh80_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh80_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000046_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000116_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000222_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000222_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000129_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000129_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000093_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000093_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000093_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000116_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000116_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux000049_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux000049_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux000049_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000109_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000067_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux000067_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000114_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000114_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000114_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000237_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00041_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00041_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux000081_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh1081_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh1081_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000162_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux000081_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000119_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000119_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000119_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000081_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000081_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000081_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000249_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000249_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00091_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00091_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00091_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux000081_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_11_mux000081_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux000081_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000081_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000081_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000081_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux000081_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000140_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000140_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000140_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r9_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r9_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000102_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000102_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000102_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00009_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00009_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000081_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000081_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux000081_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000102_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000102_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000102_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux000081_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux000078_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh89_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh89_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh89_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh10_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh21_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh21_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh15_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh15_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh15_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003114_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003114_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh95_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh95_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh95_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000046_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh96_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh96_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh96_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000086_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux000086_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000081_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux000081_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh91_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh91_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh91_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh99_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh99_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh99_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh93_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh93_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh93_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh20_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux000078_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux000078_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux000081_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh92_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh92_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh92_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh19_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh19_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh19_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh94_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh94_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh94_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh83_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh83_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh83_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh84_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh84_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh84_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh5_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh85_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh85_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh85_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh6_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh6_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh86_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh86_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh86_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh7_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_0_28_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_0_28_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh87_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh87_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh87_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh8_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000127_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000127_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000127_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000127_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000127_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh88_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh88_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh88_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh9_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000073_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000073_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000073_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000133_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000133_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000133_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000116_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000127_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000127_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000130_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000130_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000130_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000142_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000142_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000142_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000142_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000142_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000113_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000113_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000113_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000142_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000142_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000115_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000115_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh1101_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh1101_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh1101_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh1111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh1111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000148_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000148_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000129_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000129_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000129_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh84_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh84_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh84_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh89_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh89_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh89_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh82_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000244_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000244_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh83_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh83_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000224_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000511_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000511_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_gc_flag_r35_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_or00001_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_or00001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh92_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000244_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000244_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh93_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000263_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000263_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000263_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh94_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000239_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000239_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000239_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000208_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000208_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000208_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000252_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000252_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000252_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh95_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000336_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000336_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000317_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh88_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh96_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000252_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000252_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000252_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh97_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_23_mux000078_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh98_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000244_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000244_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000244_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000189_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000189_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000189_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000219_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000219_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Sh99_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000226_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000226_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000021_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux000021_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000257_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000257_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000257_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000256_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000256_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000165_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000142_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000142_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000198_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000198_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000198_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000222_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000222_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux00009_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_24_mux00009_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000256_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000199_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000199_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000199_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000093_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000093_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_1_mux000093_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000038_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux000038_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000327_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00031_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00031_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux00003_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux00003_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux00003_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000057_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000057_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_0_mux000057_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000222_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_type_r_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000222_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000222_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_6_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_6_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_8_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_8_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_10_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_10_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000105_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000105_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_14_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_14_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_16_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_16_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_18_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_20_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_20_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_22_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_22_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_24_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_24_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_10_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_10_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_14_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_14_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_6_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_6_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_8_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_16_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_16_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_19_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_19_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_21_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_21_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_23_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_23_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_20_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_20_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_22_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_22_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_24_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_24_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_17_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_17_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_2_ADR2 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NlwRenamedSignal_output : STD_LOGIC_VECTOR ( 25 downto 25 ); 
  signal datum_r_sub0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Msub_datum_r_sub0001_cy : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mul_res : STD_LOGIC_VECTOR ( 24 downto 18 ); 
  signal Msub_datum_r_sub0000_cy : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Msub_datum_r_sub0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Msub_datum_r_sub0001_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mmult_mul_res_Madd_lut : STD_LOGIC_VECTOR ( 24 downto 17 ); 
  signal datum_r_or0000_wg_lut : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal datum_r_or0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Msub_datum_r_24_sub0000_lut : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal Madd_datum_r_24_add0000_lut : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal Mmult_mul_res_submult_00_Madd_lut : STD_LOGIC_VECTOR ( 24 downto 17 ); 
  signal Mcompar_datum_r_22_cmp_eq0015_lut : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  status(7) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  status(6) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  status(5) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  status(2) <= NlwRenamedSignal_output(25);
  status(1) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  output(25) <= NlwRenamedSignal_output(25);
  cpu_main_alu_datum_r_sub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0000_4_XORF_12343,
      O => datum_r_sub0000_4_Q
    );
  cpu_main_alu_datum_r_sub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y37"
    )
    port map (
      I0 => cpu_main_alu_datum_r_sub0000_4_CYINIT_12342,
      I1 => Msub_datum_r_sub0000_lut(4),
      O => cpu_main_alu_datum_r_sub0000_4_XORF_12343
    );
  cpu_main_alu_datum_r_sub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0000_2_CYMUXFAST_21030,
      O => cpu_main_alu_datum_r_sub0000_4_CYINIT_12342
    );
  Msub_datum_r_sub0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_4_ADR1,
      ADR1 => in_b(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_sub0000_lut(4)
    );
  cpu_main_alu_datum_r_sub0001_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0001_0_XORF_12379,
      O => datum_r_sub0001(0)
    );
  cpu_main_alu_datum_r_sub0001_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      I0 => cpu_main_alu_datum_r_sub0001_0_CYINIT_12378,
      I1 => Msub_datum_r_sub0001_lut(0),
      O => cpu_main_alu_datum_r_sub0001_0_XORF_12379
    );
  cpu_main_alu_datum_r_sub0001_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0001_0_CY0F_12377,
      IB => cpu_main_alu_datum_r_sub0001_0_CYINIT_12378,
      SEL => cpu_main_alu_datum_r_sub0001_0_CYSELF_12369,
      O => Msub_datum_r_sub0001_cy(0)
    );
  cpu_main_alu_datum_r_sub0001_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_main_alu_datum_r_sub0001_0_CYINIT_12378
    );
  cpu_main_alu_datum_r_sub0001_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(27),
      O => cpu_main_alu_datum_r_sub0001_0_CY0F_12377
    );
  cpu_main_alu_datum_r_sub0001_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0001_lut(0),
      O => cpu_main_alu_datum_r_sub0001_0_CYSELF_12369
    );
  cpu_main_alu_datum_r_sub0001_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0001_0_XORG_12365,
      O => datum_r_sub0001(1)
    );
  cpu_main_alu_datum_r_sub0001_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      I0 => Msub_datum_r_sub0001_cy(0),
      I1 => Msub_datum_r_sub0001_lut(1),
      O => cpu_main_alu_datum_r_sub0001_0_XORG_12365
    );
  cpu_main_alu_datum_r_sub0001_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0001_0_CYMUXG_12364,
      O => Msub_datum_r_sub0001_cy(1)
    );
  cpu_main_alu_datum_r_sub0001_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0001_0_CY0G_12362,
      IB => Msub_datum_r_sub0001_cy(0),
      SEL => cpu_main_alu_datum_r_sub0001_0_CYSELG_12354,
      O => cpu_main_alu_datum_r_sub0001_0_CYMUXG_12364
    );
  cpu_main_alu_datum_r_sub0001_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(28),
      O => cpu_main_alu_datum_r_sub0001_0_CY0G_12362
    );
  cpu_main_alu_datum_r_sub0001_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0001_lut(1),
      O => cpu_main_alu_datum_r_sub0001_0_CYSELG_12354
    );
  Msub_datum_r_sub0001_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X33Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_1_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_sub0001_lut(1)
    );
  cpu_main_alu_datum_r_sub0001_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0001_2_XORF_12418,
      O => datum_r_sub0001(2)
    );
  cpu_main_alu_datum_r_sub0001_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      I0 => cpu_main_alu_datum_r_sub0001_2_CYINIT_12417,
      I1 => Msub_datum_r_sub0001_lut(2),
      O => cpu_main_alu_datum_r_sub0001_2_XORF_12418
    );
  cpu_main_alu_datum_r_sub0001_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0001_2_CY0F_12416,
      IB => cpu_main_alu_datum_r_sub0001_2_CYINIT_12417,
      SEL => cpu_main_alu_datum_r_sub0001_2_CYSELF_12404,
      O => Msub_datum_r_sub0001_cy(2)
    );
  cpu_main_alu_datum_r_sub0001_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0001_2_CY0F_12416,
      IB => cpu_main_alu_datum_r_sub0001_2_CY0F_12416,
      SEL => cpu_main_alu_datum_r_sub0001_2_CYSELF_12404,
      O => cpu_main_alu_datum_r_sub0001_2_CYMUXF2_12399
    );
  cpu_main_alu_datum_r_sub0001_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0001_cy(1),
      O => cpu_main_alu_datum_r_sub0001_2_CYINIT_12417
    );
  cpu_main_alu_datum_r_sub0001_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(29),
      O => cpu_main_alu_datum_r_sub0001_2_CY0F_12416
    );
  cpu_main_alu_datum_r_sub0001_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0001_lut(2),
      O => cpu_main_alu_datum_r_sub0001_2_CYSELF_12404
    );
  cpu_main_alu_datum_r_sub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0001_2_XORG_12406,
      O => datum_r_sub0001(3)
    );
  cpu_main_alu_datum_r_sub0001_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      I0 => Msub_datum_r_sub0001_cy(2),
      I1 => Msub_datum_r_sub0001_lut(3),
      O => cpu_main_alu_datum_r_sub0001_2_XORG_12406
    );
  cpu_main_alu_datum_r_sub0001_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0001_cy(1),
      O => cpu_main_alu_datum_r_sub0001_2_FASTCARRY_12401
    );
  cpu_main_alu_datum_r_sub0001_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      I0 => cpu_main_alu_datum_r_sub0001_2_CYSELG_12390,
      I1 => cpu_main_alu_datum_r_sub0001_2_CYSELF_12404,
      O => cpu_main_alu_datum_r_sub0001_2_CYAND_12402
    );
  cpu_main_alu_datum_r_sub0001_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0001_2_CYMUXG2_12400,
      IB => cpu_main_alu_datum_r_sub0001_2_FASTCARRY_12401,
      SEL => cpu_main_alu_datum_r_sub0001_2_CYAND_12402,
      O => cpu_main_alu_datum_r_sub0001_2_CYMUXFAST_12403
    );
  cpu_main_alu_datum_r_sub0001_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0001_2_CY0G_12398,
      IB => cpu_main_alu_datum_r_sub0001_2_CYMUXF2_12399,
      SEL => cpu_main_alu_datum_r_sub0001_2_CYSELG_12390,
      O => cpu_main_alu_datum_r_sub0001_2_CYMUXG2_12400
    );
  cpu_main_alu_datum_r_sub0001_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(30),
      O => cpu_main_alu_datum_r_sub0001_2_CY0G_12398
    );
  cpu_main_alu_datum_r_sub0001_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0001_lut(3),
      O => cpu_main_alu_datum_r_sub0001_2_CYSELG_12390
    );
  Msub_datum_r_sub0001_lut_3_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X33Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_3_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_3_ADR3,
      ADR3 => VCC,
      O => Msub_datum_r_sub0001_lut(3)
    );
  cpu_main_alu_datum_r_sub0001_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0001_4_XORF_12445,
      O => datum_r_sub0001(4)
    );
  cpu_main_alu_datum_r_sub0001_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      I0 => cpu_main_alu_datum_r_sub0001_4_CYINIT_12444,
      I1 => Msub_datum_r_sub0001_lut(4),
      O => cpu_main_alu_datum_r_sub0001_4_XORF_12445
    );
  cpu_main_alu_datum_r_sub0001_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0001_2_CYMUXFAST_12403,
      O => cpu_main_alu_datum_r_sub0001_4_CYINIT_12444
    );
  cpu_main_alu_datum_r_sub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux000092_12433,
      O => datum_r_24_mux000092_0
    );
  datum_r_24_mux000092 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X33Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000092_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000092_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000092_ADR4,
      O => datum_r_24_mux000092_12433
    );
  cpu_main_alu_mul_res_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y33"
    )
    port map (
      I0 => cpu_main_alu_mul_res_17_CYINIT_12480,
      I1 => Mmult_mul_res_Madd_lut(17),
      O => cpu_main_alu_mul_res_17_XORF_12481
    );
  cpu_main_alu_mul_res_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y33"
    )
    port map (
      IA => cpu_main_alu_mul_res_17_CY0F_12479,
      IB => cpu_main_alu_mul_res_17_CYINIT_12480,
      SEL => cpu_main_alu_mul_res_17_CYSELF_12471,
      O => Mmult_mul_res_Madd_cy_17_Q
    );
  cpu_main_alu_mul_res_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      O => cpu_main_alu_mul_res_17_CYINIT_12480
    );
  cpu_main_alu_mul_res_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_17,
      O => cpu_main_alu_mul_res_17_CY0F_12479
    );
  cpu_main_alu_mul_res_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_lut(17),
      O => cpu_main_alu_mul_res_17_CYSELF_12471
    );
  cpu_main_alu_mul_res_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_17_XORG_12467,
      O => mul_res(18)
    );
  cpu_main_alu_mul_res_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y33"
    )
    port map (
      I0 => Mmult_mul_res_Madd_cy_17_Q,
      I1 => Mmult_mul_res_Madd_lut(18),
      O => cpu_main_alu_mul_res_17_XORG_12467
    );
  cpu_main_alu_mul_res_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_17_CYMUXG_12466,
      O => Mmult_mul_res_Madd_cy_18_Q
    );
  cpu_main_alu_mul_res_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y33"
    )
    port map (
      IA => cpu_main_alu_mul_res_17_CY0G_12464,
      IB => Mmult_mul_res_Madd_cy_17_Q,
      SEL => cpu_main_alu_mul_res_17_CYSELG_12456,
      O => cpu_main_alu_mul_res_17_CYMUXG_12466
    );
  cpu_main_alu_mul_res_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_18,
      O => cpu_main_alu_mul_res_17_CY0G_12464
    );
  cpu_main_alu_mul_res_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_lut(18),
      O => cpu_main_alu_mul_res_17_CYSELG_12456
    );
  Mmult_mul_res_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y33"
    )
    port map (
      ADR0 => Mmult_mul_res_submult_0_18,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_18_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mmult_mul_res_Madd_lut(18)
    );
  cpu_main_alu_mul_res_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_19_XORF_12520,
      O => mul_res(19)
    );
  cpu_main_alu_mul_res_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y34"
    )
    port map (
      I0 => cpu_main_alu_mul_res_19_CYINIT_12519,
      I1 => Mmult_mul_res_Madd_lut(19),
      O => cpu_main_alu_mul_res_19_XORF_12520
    );
  cpu_main_alu_mul_res_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y34"
    )
    port map (
      IA => cpu_main_alu_mul_res_19_CY0F_12518,
      IB => cpu_main_alu_mul_res_19_CYINIT_12519,
      SEL => cpu_main_alu_mul_res_19_CYSELF_12506,
      O => Mmult_mul_res_Madd_cy_19_Q
    );
  cpu_main_alu_mul_res_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y34"
    )
    port map (
      IA => cpu_main_alu_mul_res_19_CY0F_12518,
      IB => cpu_main_alu_mul_res_19_CY0F_12518,
      SEL => cpu_main_alu_mul_res_19_CYSELF_12506,
      O => cpu_main_alu_mul_res_19_CYMUXF2_12501
    );
  cpu_main_alu_mul_res_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_cy_18_Q,
      O => cpu_main_alu_mul_res_19_CYINIT_12519
    );
  cpu_main_alu_mul_res_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_19,
      O => cpu_main_alu_mul_res_19_CY0F_12518
    );
  cpu_main_alu_mul_res_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_lut(19),
      O => cpu_main_alu_mul_res_19_CYSELF_12506
    );
  cpu_main_alu_mul_res_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_19_XORG_12508,
      O => mul_res(20)
    );
  cpu_main_alu_mul_res_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y34"
    )
    port map (
      I0 => Mmult_mul_res_Madd_cy_19_Q,
      I1 => Mmult_mul_res_Madd_lut(20),
      O => cpu_main_alu_mul_res_19_XORG_12508
    );
  cpu_main_alu_mul_res_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_19_CYMUXFAST_12505,
      O => Mmult_mul_res_Madd_cy_20_Q
    );
  cpu_main_alu_mul_res_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_cy_18_Q,
      O => cpu_main_alu_mul_res_19_FASTCARRY_12503
    );
  cpu_main_alu_mul_res_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y34"
    )
    port map (
      I0 => cpu_main_alu_mul_res_19_CYSELG_12492,
      I1 => cpu_main_alu_mul_res_19_CYSELF_12506,
      O => cpu_main_alu_mul_res_19_CYAND_12504
    );
  cpu_main_alu_mul_res_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y34"
    )
    port map (
      IA => cpu_main_alu_mul_res_19_CYMUXG2_12502,
      IB => cpu_main_alu_mul_res_19_FASTCARRY_12503,
      SEL => cpu_main_alu_mul_res_19_CYAND_12504,
      O => cpu_main_alu_mul_res_19_CYMUXFAST_12505
    );
  cpu_main_alu_mul_res_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y34"
    )
    port map (
      IA => cpu_main_alu_mul_res_19_CY0G_12500,
      IB => cpu_main_alu_mul_res_19_CYMUXF2_12501,
      SEL => cpu_main_alu_mul_res_19_CYSELG_12492,
      O => cpu_main_alu_mul_res_19_CYMUXG2_12502
    );
  cpu_main_alu_mul_res_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_20,
      O => cpu_main_alu_mul_res_19_CY0G_12500
    );
  cpu_main_alu_mul_res_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_lut(20),
      O => cpu_main_alu_mul_res_19_CYSELG_12492
    );
  Mmult_mul_res_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X35Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Mmult_mul_res_submult_0_20,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_20_ADR3,
      ADR3 => VCC,
      O => Mmult_mul_res_Madd_lut(20)
    );
  cpu_main_alu_mul_res_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_21_XORF_12559,
      O => mul_res(21)
    );
  cpu_main_alu_mul_res_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y35"
    )
    port map (
      I0 => cpu_main_alu_mul_res_21_CYINIT_12558,
      I1 => Mmult_mul_res_Madd_lut(21),
      O => cpu_main_alu_mul_res_21_XORF_12559
    );
  cpu_main_alu_mul_res_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y35"
    )
    port map (
      IA => cpu_main_alu_mul_res_21_CY0F_12557,
      IB => cpu_main_alu_mul_res_21_CYINIT_12558,
      SEL => cpu_main_alu_mul_res_21_CYSELF_12545,
      O => Mmult_mul_res_Madd_cy_21_Q
    );
  cpu_main_alu_mul_res_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y35"
    )
    port map (
      IA => cpu_main_alu_mul_res_21_CY0F_12557,
      IB => cpu_main_alu_mul_res_21_CY0F_12557,
      SEL => cpu_main_alu_mul_res_21_CYSELF_12545,
      O => cpu_main_alu_mul_res_21_CYMUXF2_12540
    );
  cpu_main_alu_mul_res_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_cy_20_Q,
      O => cpu_main_alu_mul_res_21_CYINIT_12558
    );
  cpu_main_alu_mul_res_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_21,
      O => cpu_main_alu_mul_res_21_CY0F_12557
    );
  cpu_main_alu_mul_res_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_lut(21),
      O => cpu_main_alu_mul_res_21_CYSELF_12545
    );
  cpu_main_alu_mul_res_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_21_XORG_12547,
      O => mul_res(22)
    );
  cpu_main_alu_mul_res_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y35"
    )
    port map (
      I0 => Mmult_mul_res_Madd_cy_21_Q,
      I1 => Mmult_mul_res_Madd_lut(22),
      O => cpu_main_alu_mul_res_21_XORG_12547
    );
  cpu_main_alu_mul_res_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_cy_20_Q,
      O => cpu_main_alu_mul_res_21_FASTCARRY_12542
    );
  cpu_main_alu_mul_res_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y35"
    )
    port map (
      I0 => cpu_main_alu_mul_res_21_CYSELG_12531,
      I1 => cpu_main_alu_mul_res_21_CYSELF_12545,
      O => cpu_main_alu_mul_res_21_CYAND_12543
    );
  cpu_main_alu_mul_res_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y35"
    )
    port map (
      IA => cpu_main_alu_mul_res_21_CYMUXG2_12541,
      IB => cpu_main_alu_mul_res_21_FASTCARRY_12542,
      SEL => cpu_main_alu_mul_res_21_CYAND_12543,
      O => cpu_main_alu_mul_res_21_CYMUXFAST_12544
    );
  cpu_main_alu_mul_res_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y35"
    )
    port map (
      IA => cpu_main_alu_mul_res_21_CY0G_12539,
      IB => cpu_main_alu_mul_res_21_CYMUXF2_12540,
      SEL => cpu_main_alu_mul_res_21_CYSELG_12531,
      O => cpu_main_alu_mul_res_21_CYMUXG2_12541
    );
  cpu_main_alu_mul_res_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_22,
      O => cpu_main_alu_mul_res_21_CY0G_12539
    );
  cpu_main_alu_mul_res_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_lut(22),
      O => cpu_main_alu_mul_res_21_CYSELG_12531
    );
  Mmult_mul_res_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X35Y35"
    )
    port map (
      ADR0 => Mmult_mul_res_submult_0_22,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_22_ADR3,
      ADR3 => VCC,
      O => Mmult_mul_res_Madd_lut(22)
    );
  cpu_main_alu_mul_res_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_23_XORF_12590,
      O => mul_res(23)
    );
  cpu_main_alu_mul_res_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y36"
    )
    port map (
      I0 => cpu_main_alu_mul_res_23_CYINIT_12589,
      I1 => Mmult_mul_res_Madd_lut(23),
      O => cpu_main_alu_mul_res_23_XORF_12590
    );
  cpu_main_alu_mul_res_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y36"
    )
    port map (
      IA => cpu_main_alu_mul_res_23_CY0F_12588,
      IB => cpu_main_alu_mul_res_23_CYINIT_12589,
      SEL => cpu_main_alu_mul_res_23_CYSELF_12580,
      O => Mmult_mul_res_Madd_cy_23_Q
    );
  cpu_main_alu_mul_res_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_21_CYMUXFAST_12544,
      O => cpu_main_alu_mul_res_23_CYINIT_12589
    );
  cpu_main_alu_mul_res_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_23,
      O => cpu_main_alu_mul_res_23_CY0F_12588
    );
  cpu_main_alu_mul_res_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_Madd_lut(23),
      O => cpu_main_alu_mul_res_23_CYSELF_12580
    );
  cpu_main_alu_mul_res_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_23_XORG_12577,
      O => mul_res(24)
    );
  cpu_main_alu_mul_res_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y36"
    )
    port map (
      I0 => Mmult_mul_res_Madd_cy_23_Q,
      I1 => Mmult_mul_res_Madd_lut(24),
      O => cpu_main_alu_mul_res_23_XORG_12577
    );
  cpu_main_alu_datum_r_or0000_wg_cy_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y37"
    )
    port map (
      O => cpu_main_alu_datum_r_or0000_wg_cy_1_LOGIC_ONE_12606
    );
  cpu_main_alu_datum_r_or0000_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_or0000_wg_cy_1_LOGIC_ONE_12606,
      IB => cpu_main_alu_datum_r_or0000_wg_cy_1_CYINIT_12620,
      SEL => cpu_main_alu_datum_r_or0000_wg_cy_1_CYSELF_12611,
      O => datum_r_or0000_wg_cy(0)
    );
  cpu_main_alu_datum_r_or0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      O => cpu_main_alu_datum_r_or0000_wg_cy_1_CYINIT_12620
    );
  cpu_main_alu_datum_r_or0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000_wg_lut(0),
      O => cpu_main_alu_datum_r_or0000_wg_cy_1_CYSELF_12611
    );
  cpu_main_alu_datum_r_or0000_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_or0000_wg_cy_1_LOGIC_ONE_12606,
      IB => datum_r_or0000_wg_cy(0),
      SEL => cpu_main_alu_datum_r_or0000_wg_cy_1_CYSELG_12600,
      O => cpu_main_alu_datum_r_or0000_wg_cy_1_CYMUXG_12608
    );
  cpu_main_alu_datum_r_or0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000_wg_lut(1),
      O => cpu_main_alu_datum_r_or0000_wg_cy_1_CYSELG_12600
    );
  cpu_main_alu_datum_r_or0000_wg_cy_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      O => cpu_main_alu_datum_r_or0000_wg_cy_3_LOGIC_ONE_12638
    );
  cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_or0000_wg_cy_3_LOGIC_ONE_12638,
      IB => cpu_main_alu_datum_r_or0000_wg_cy_3_LOGIC_ONE_12638,
      SEL => cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELF_12644,
      O => cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXF2_12639
    );
  cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000_wg_lut(2),
      O => cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELF_12644
    );
  cpu_main_alu_datum_r_or0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_or0000_wg_cy_1_CYMUXG_12608,
      O => cpu_main_alu_datum_r_or0000_wg_cy_3_FASTCARRY_12641
    );
  cpu_main_alu_datum_r_or0000_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      I0 => cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELG_12632,
      I1 => cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELF_12644,
      O => cpu_main_alu_datum_r_or0000_wg_cy_3_CYAND_12642
    );
  cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXG2_12640,
      IB => cpu_main_alu_datum_r_or0000_wg_cy_3_FASTCARRY_12641,
      SEL => cpu_main_alu_datum_r_or0000_wg_cy_3_CYAND_12642,
      O => cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXFAST_12643
    );
  cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_or0000_wg_cy_3_LOGIC_ONE_12638,
      IB => cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXF2_12639,
      SEL => cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELG_12632,
      O => cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXG2_12640
    );
  cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000_wg_lut(3),
      O => cpu_main_alu_datum_r_or0000_wg_cy_3_CYSELG_12632
    );
  cpu_main_alu_datum_r_or0000_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      O => cpu_main_alu_datum_r_or0000_LOGIC_ONE_12668
    );
  cpu_main_alu_datum_r_or0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_or0000_LOGIC_ONE_12668,
      IB => cpu_main_alu_datum_r_or0000_LOGIC_ONE_12668,
      SEL => cpu_main_alu_datum_r_or0000_CYSELF_12674,
      O => cpu_main_alu_datum_r_or0000_CYMUXF2_12669
    );
  cpu_main_alu_datum_r_or0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000_wg_lut(4),
      O => cpu_main_alu_datum_r_or0000_CYSELF_12674
    );
  cpu_main_alu_datum_r_or0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_or0000_CYMUXFAST_12673,
      O => datum_r_or0000
    );
  cpu_main_alu_datum_r_or0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_or0000_wg_cy_3_CYMUXFAST_12643,
      O => cpu_main_alu_datum_r_or0000_FASTCARRY_12671
    );
  cpu_main_alu_datum_r_or0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      I0 => cpu_main_alu_datum_r_or0000_CYSELG_12662,
      I1 => cpu_main_alu_datum_r_or0000_CYSELF_12674,
      O => cpu_main_alu_datum_r_or0000_CYAND_12672
    );
  cpu_main_alu_datum_r_or0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_or0000_CYMUXG2_12670,
      IB => cpu_main_alu_datum_r_or0000_FASTCARRY_12671,
      SEL => cpu_main_alu_datum_r_or0000_CYAND_12672,
      O => cpu_main_alu_datum_r_or0000_CYMUXFAST_12673
    );
  cpu_main_alu_datum_r_or0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_or0000_LOGIC_ONE_12668,
      IB => cpu_main_alu_datum_r_or0000_CYMUXF2_12669,
      SEL => cpu_main_alu_datum_r_or0000_CYSELG_12662,
      O => cpu_main_alu_datum_r_or0000_CYMUXG2_12670
    );
  cpu_main_alu_datum_r_or0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000_wg_lut(5),
      O => cpu_main_alu_datum_r_or0000_CYSELG_12662
    );
  Mmult_mul_res_submult_0 : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X1Y4"
    )
    port map (
      CEA => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      CEB => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      CEP => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      CLK => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      RSTA => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      RSTB => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      RSTP => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(17) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(16) => in_a(16),
      A(15) => in_a(15),
      A(14) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_14_Q,
      A(13) => in_a(13),
      A(12) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_12_Q,
      A(11) => in_a(11),
      A(10) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_10_Q,
      A(9) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_9_Q,
      A(8) => in_a(8),
      A(7) => in_a(7),
      A(6) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_6_Q,
      A(5) => in_a(5),
      A(4) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_4_Q,
      A(3) => in_a(3),
      A(2) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_2_Q,
      A(1) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_1_Q,
      A(0) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_0_Q,
      B(17) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(16) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_16_Q,
      B(15) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_15_Q,
      B(14) => in_b(14),
      B(13) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_13_Q,
      B(12) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_12_Q,
      B(11) => in_b(11),
      B(10) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_10_Q,
      B(9) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_9_Q,
      B(8) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_8_Q,
      B(7) => in_b(7),
      B(6) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_6_Q,
      B(5) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_5_Q,
      B(4) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_4_Q,
      B(3) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_3_Q,
      B(2) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_2_Q,
      B(1) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_1_Q,
      B(0) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_0_Q,
      BCIN(17) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN17,
      BCIN(16) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN16,
      BCIN(15) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN15,
      BCIN(14) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN14,
      BCIN(13) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN13,
      BCIN(12) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN12,
      BCIN(11) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN11,
      BCIN(10) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN10,
      BCIN(9) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN9,
      BCIN(8) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN8,
      BCIN(7) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN7,
      BCIN(6) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN6,
      BCIN(5) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN5,
      BCIN(4) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN4,
      BCIN(3) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN3,
      BCIN(2) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN2,
      BCIN(1) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN1,
      BCIN(0) => cpu_main_alu_Mmult_mul_res_submult_0_BCIN0,
      P(35) => cpu_main_alu_Mmult_mul_res_submult_0_P35,
      P(34) => cpu_main_alu_Mmult_mul_res_submult_0_P34,
      P(33) => cpu_main_alu_Mmult_mul_res_submult_0_P33,
      P(32) => cpu_main_alu_Mmult_mul_res_submult_0_P32,
      P(31) => cpu_main_alu_Mmult_mul_res_submult_0_P31,
      P(30) => cpu_main_alu_Mmult_mul_res_submult_0_P30,
      P(29) => cpu_main_alu_Mmult_mul_res_submult_0_P29,
      P(28) => cpu_main_alu_Mmult_mul_res_submult_0_P28,
      P(27) => cpu_main_alu_Mmult_mul_res_submult_0_P27,
      P(26) => cpu_main_alu_Mmult_mul_res_submult_0_P26,
      P(25) => cpu_main_alu_Mmult_mul_res_submult_0_P25,
      P(24) => Mmult_mul_res_submult_0_P_to_Adder_A_24,
      P(23) => Mmult_mul_res_submult_0_P_to_Adder_A_23,
      P(22) => Mmult_mul_res_submult_0_P_to_Adder_A_22,
      P(21) => Mmult_mul_res_submult_0_P_to_Adder_A_21,
      P(20) => Mmult_mul_res_submult_0_P_to_Adder_A_20,
      P(19) => Mmult_mul_res_submult_0_P_to_Adder_A_19,
      P(18) => Mmult_mul_res_submult_0_P_to_Adder_A_18,
      P(17) => Mmult_mul_res_submult_0_P_to_Adder_A_17,
      P(16) => Mmult_mul_res_submult_0_P_to_Adder_A_16,
      P(15) => Mmult_mul_res_submult_0_P_to_Adder_A_15,
      P(14) => Mmult_mul_res_submult_0_P_to_Adder_A_14,
      P(13) => Mmult_mul_res_submult_0_P_to_Adder_A_13,
      P(12) => Mmult_mul_res_submult_0_P_to_Adder_A_12,
      P(11) => Mmult_mul_res_submult_0_P_to_Adder_A_11,
      P(10) => Mmult_mul_res_submult_0_P_to_Adder_A_10,
      P(9) => Mmult_mul_res_submult_0_P_to_Adder_A_9,
      P(8) => Mmult_mul_res_submult_0_P_to_Adder_A_8,
      P(7) => Mmult_mul_res_submult_0_P_to_Adder_A_7,
      P(6) => Mmult_mul_res_submult_0_P_to_Adder_A_6,
      P(5) => Mmult_mul_res_submult_0_P_to_Adder_A_5,
      P(4) => Mmult_mul_res_submult_0_P_to_Adder_A_4,
      P(3) => Mmult_mul_res_submult_0_P_to_Adder_A_3,
      P(2) => Mmult_mul_res_submult_0_P_to_Adder_A_2,
      P(1) => Mmult_mul_res_submult_0_P_to_Adder_A_1,
      P(0) => Mmult_mul_res_submult_0_P_to_Adder_A_0,
      BCOUT(17) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_17,
      BCOUT(16) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_16,
      BCOUT(15) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_15,
      BCOUT(14) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_14,
      BCOUT(13) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_13,
      BCOUT(12) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_12,
      BCOUT(11) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_11,
      BCOUT(10) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_10,
      BCOUT(9) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_9,
      BCOUT(8) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_8,
      BCOUT(7) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_7,
      BCOUT(6) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_6,
      BCOUT(5) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_5,
      BCOUT(4) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_4,
      BCOUT(3) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_3,
      BCOUT(2) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_2,
      BCOUT(1) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_1,
      BCOUT(0) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_0
    );
  Mmult_mul_res_submult_1 : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X1Y0"
    )
    port map (
      CEA => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      CEB => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      CEP => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      CLK => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      RSTA => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      RSTB => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      RSTP => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(17) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(16) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(16),
      A(15) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(15),
      A(14) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(14),
      A(13) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(13),
      A(12) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(12),
      A(11) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(11),
      A(10) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(10),
      A(9) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(9),
      A(8) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(8),
      A(7) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(7),
      A(6) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(6),
      A(5) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(5),
      A(4) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(4),
      A(3) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(3),
      A(2) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(2),
      A(1) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(1),
      A(0) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(0),
      B(17) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(16) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(15) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(14) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(13) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(12) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(11) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(10) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(9) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(8) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      B(7) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(7),
      B(6) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(6),
      B(5) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(5),
      B(4) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(4),
      B(3) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(3),
      B(2) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(2),
      B(1) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(1),
      B(0) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(0),
      BCIN(17) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN17,
      BCIN(16) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN16,
      BCIN(15) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN15,
      BCIN(14) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN14,
      BCIN(13) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN13,
      BCIN(12) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN12,
      BCIN(11) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN11,
      BCIN(10) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN10,
      BCIN(9) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN9,
      BCIN(8) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN8,
      BCIN(7) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN7,
      BCIN(6) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN6,
      BCIN(5) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN5,
      BCIN(4) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN4,
      BCIN(3) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN3,
      BCIN(2) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN2,
      BCIN(1) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN1,
      BCIN(0) => cpu_main_alu_Mmult_mul_res_submult_1_BCIN0,
      P(35) => cpu_main_alu_Mmult_mul_res_submult_1_P35,
      P(34) => cpu_main_alu_Mmult_mul_res_submult_1_P34,
      P(33) => cpu_main_alu_Mmult_mul_res_submult_1_P33,
      P(32) => cpu_main_alu_Mmult_mul_res_submult_1_P32,
      P(31) => cpu_main_alu_Mmult_mul_res_submult_1_P31,
      P(30) => cpu_main_alu_Mmult_mul_res_submult_1_P30,
      P(29) => cpu_main_alu_Mmult_mul_res_submult_1_P29,
      P(28) => cpu_main_alu_Mmult_mul_res_submult_1_P28,
      P(27) => cpu_main_alu_Mmult_mul_res_submult_1_P27,
      P(26) => cpu_main_alu_Mmult_mul_res_submult_1_P26,
      P(25) => cpu_main_alu_Mmult_mul_res_submult_1_P25,
      P(24) => cpu_main_alu_Mmult_mul_res_submult_1_P24,
      P(23) => cpu_main_alu_Mmult_mul_res_submult_1_P23,
      P(22) => cpu_main_alu_Mmult_mul_res_submult_1_P22,
      P(21) => cpu_main_alu_Mmult_mul_res_submult_1_P21,
      P(20) => cpu_main_alu_Mmult_mul_res_submult_1_P20,
      P(19) => cpu_main_alu_Mmult_mul_res_submult_1_P19,
      P(18) => cpu_main_alu_Mmult_mul_res_submult_1_P18,
      P(17) => cpu_main_alu_Mmult_mul_res_submult_1_P17,
      P(16) => cpu_main_alu_Mmult_mul_res_submult_1_P16,
      P(15) => cpu_main_alu_Mmult_mul_res_submult_1_P15,
      P(14) => cpu_main_alu_Mmult_mul_res_submult_1_P14,
      P(13) => cpu_main_alu_Mmult_mul_res_submult_1_P13,
      P(12) => cpu_main_alu_Mmult_mul_res_submult_1_P12,
      P(11) => cpu_main_alu_Mmult_mul_res_submult_1_P11,
      P(10) => cpu_main_alu_Mmult_mul_res_submult_1_P10,
      P(9) => cpu_main_alu_Mmult_mul_res_submult_1_P9,
      P(8) => cpu_main_alu_Mmult_mul_res_submult_1_P8,
      P(7) => Mmult_mul_res_submult_1_P_to_Adder_A_7,
      P(6) => Mmult_mul_res_submult_1_P_to_Adder_A_6,
      P(5) => Mmult_mul_res_submult_1_P_to_Adder_A_5,
      P(4) => Mmult_mul_res_submult_1_P_to_Adder_A_4,
      P(3) => Mmult_mul_res_submult_1_P_to_Adder_A_3,
      P(2) => Mmult_mul_res_submult_1_P_to_Adder_A_2,
      P(1) => Mmult_mul_res_submult_1_P_to_Adder_A_1,
      P(0) => Mmult_mul_res_submult_1_P_to_Adder_A_0,
      BCOUT(17) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT17,
      BCOUT(16) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT16,
      BCOUT(15) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT15,
      BCOUT(14) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT14,
      BCOUT(13) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT13,
      BCOUT(12) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT12,
      BCOUT(11) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT11,
      BCOUT(10) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT10,
      BCOUT(9) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT9,
      BCOUT(8) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT8,
      BCOUT(7) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT7,
      BCOUT(6) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT6,
      BCOUT(5) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT5,
      BCOUT(4) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT4,
      BCOUT(3) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT3,
      BCOUT(2) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT2,
      BCOUT(1) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT1,
      BCOUT(0) => cpu_main_alu_Mmult_mul_res_submult_1_BCOUT0
    );
  Mmult_mul_res_submult_01 : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X1Y5"
    )
    port map (
      CEA => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      CEB => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      CEP => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      CLK => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      RSTA => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      RSTB => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      RSTP => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(17) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(16) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(15) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(14) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(13) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(12) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(11) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(10) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(9) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(8) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A(7) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_7_Q,
      A(6) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_6_Q,
      A(5) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_5_Q,
      A(4) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_4_Q,
      A(3) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_3_Q,
      A(2) => in_a(19),
      A(1) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_1_Q,
      A(0) => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_0_Q,
      B(17) => cpu_main_alu_Mmult_mul_res_submult_01_B17,
      B(16) => cpu_main_alu_Mmult_mul_res_submult_01_B16,
      B(15) => cpu_main_alu_Mmult_mul_res_submult_01_B15,
      B(14) => cpu_main_alu_Mmult_mul_res_submult_01_B14,
      B(13) => cpu_main_alu_Mmult_mul_res_submult_01_B13,
      B(12) => cpu_main_alu_Mmult_mul_res_submult_01_B12,
      B(11) => cpu_main_alu_Mmult_mul_res_submult_01_B11,
      B(10) => cpu_main_alu_Mmult_mul_res_submult_01_B10,
      B(9) => cpu_main_alu_Mmult_mul_res_submult_01_B9,
      B(8) => cpu_main_alu_Mmult_mul_res_submult_01_B8,
      B(7) => cpu_main_alu_Mmult_mul_res_submult_01_B7,
      B(6) => cpu_main_alu_Mmult_mul_res_submult_01_B6,
      B(5) => cpu_main_alu_Mmult_mul_res_submult_01_B5,
      B(4) => cpu_main_alu_Mmult_mul_res_submult_01_B4,
      B(3) => cpu_main_alu_Mmult_mul_res_submult_01_B3,
      B(2) => cpu_main_alu_Mmult_mul_res_submult_01_B2,
      B(1) => cpu_main_alu_Mmult_mul_res_submult_01_B1,
      B(0) => cpu_main_alu_Mmult_mul_res_submult_01_B0,
      BCIN(17) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_17,
      BCIN(16) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_16,
      BCIN(15) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_15,
      BCIN(14) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_14,
      BCIN(13) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_13,
      BCIN(12) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_12,
      BCIN(11) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_11,
      BCIN(10) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_10,
      BCIN(9) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_9,
      BCIN(8) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_8,
      BCIN(7) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_7,
      BCIN(6) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_6,
      BCIN(5) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_5,
      BCIN(4) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_4,
      BCIN(3) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_3,
      BCIN(2) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_2,
      BCIN(1) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_1,
      BCIN(0) => Mmult_mul_res_submult_0_BCOUT_to_Mmult_mul_res_submult_01_BCIN_0,
      P(35) => cpu_main_alu_Mmult_mul_res_submult_01_P35,
      P(34) => cpu_main_alu_Mmult_mul_res_submult_01_P34,
      P(33) => cpu_main_alu_Mmult_mul_res_submult_01_P33,
      P(32) => cpu_main_alu_Mmult_mul_res_submult_01_P32,
      P(31) => cpu_main_alu_Mmult_mul_res_submult_01_P31,
      P(30) => cpu_main_alu_Mmult_mul_res_submult_01_P30,
      P(29) => cpu_main_alu_Mmult_mul_res_submult_01_P29,
      P(28) => cpu_main_alu_Mmult_mul_res_submult_01_P28,
      P(27) => cpu_main_alu_Mmult_mul_res_submult_01_P27,
      P(26) => cpu_main_alu_Mmult_mul_res_submult_01_P26,
      P(25) => cpu_main_alu_Mmult_mul_res_submult_01_P25,
      P(24) => cpu_main_alu_Mmult_mul_res_submult_01_P24,
      P(23) => cpu_main_alu_Mmult_mul_res_submult_01_P23,
      P(22) => cpu_main_alu_Mmult_mul_res_submult_01_P22,
      P(21) => cpu_main_alu_Mmult_mul_res_submult_01_P21,
      P(20) => cpu_main_alu_Mmult_mul_res_submult_01_P20,
      P(19) => cpu_main_alu_Mmult_mul_res_submult_01_P19,
      P(18) => cpu_main_alu_Mmult_mul_res_submult_01_P18,
      P(17) => cpu_main_alu_Mmult_mul_res_submult_01_P17,
      P(16) => cpu_main_alu_Mmult_mul_res_submult_01_P16,
      P(15) => cpu_main_alu_Mmult_mul_res_submult_01_P15,
      P(14) => cpu_main_alu_Mmult_mul_res_submult_01_P14,
      P(13) => cpu_main_alu_Mmult_mul_res_submult_01_P13,
      P(12) => cpu_main_alu_Mmult_mul_res_submult_01_P12,
      P(11) => cpu_main_alu_Mmult_mul_res_submult_01_P11,
      P(10) => cpu_main_alu_Mmult_mul_res_submult_01_P10,
      P(9) => cpu_main_alu_Mmult_mul_res_submult_01_P9,
      P(8) => cpu_main_alu_Mmult_mul_res_submult_01_P8,
      P(7) => Mmult_mul_res_submult_01_P_to_Adder_B_7,
      P(6) => Mmult_mul_res_submult_01_P_to_Adder_B_6,
      P(5) => Mmult_mul_res_submult_01_P_to_Adder_B_5,
      P(4) => Mmult_mul_res_submult_01_P_to_Adder_B_4,
      P(3) => Mmult_mul_res_submult_01_P_to_Adder_B_3,
      P(2) => Mmult_mul_res_submult_01_P_to_Adder_B_2,
      P(1) => Mmult_mul_res_submult_01_P_to_Adder_B_1,
      P(0) => Mmult_mul_res_submult_01_P_to_Adder_B_0,
      BCOUT(17) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT17,
      BCOUT(16) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT16,
      BCOUT(15) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT15,
      BCOUT(14) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT14,
      BCOUT(13) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT13,
      BCOUT(12) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT12,
      BCOUT(11) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT11,
      BCOUT(10) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT10,
      BCOUT(9) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT9,
      BCOUT(8) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT8,
      BCOUT(7) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT7,
      BCOUT(6) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT6,
      BCOUT(5) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT5,
      BCOUT(4) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT4,
      BCOUT(3) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT3,
      BCOUT(2) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT2,
      BCOUT(1) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT1,
      BCOUT(0) => cpu_main_alu_Mmult_mul_res_submult_01_BCOUT0
    );
  cpu_AluRes_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_10_F5MUX_13070,
      O => output(10)
    );
  cpu_AluRes_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X50Y55"
    )
    port map (
      IA => datum_r_10_mux00002511_13061,
      IB => datum_r_10_mux0000251,
      SEL => cpu_AluRes_10_BXINV_13063,
      O => cpu_AluRes_10_F5MUX_13070
    );
  cpu_AluRes_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_10,
      O => cpu_AluRes_10_BXINV_13063
    );
  cpu_main_alu_datum_r_14_mux0000178_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_14_mux0000178_F5MUX_13095,
      O => datum_r_14_mux0000178
    );
  cpu_main_alu_datum_r_14_mux0000178_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y55"
    )
    port map (
      IA => datum_r_14_mux00001782_13086,
      IB => datum_r_14_mux00001781_13093,
      SEL => cpu_main_alu_datum_r_14_mux0000178_BXINV_13088,
      O => cpu_main_alu_datum_r_14_mux0000178_F5MUX_13095
    );
  cpu_main_alu_datum_r_14_mux0000178_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => cpu_main_alu_datum_r_14_mux0000178_BXINV_13088
    );
  cpu_main_alu_N167_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y58"
    )
    port map (
      IA => datum_r_20_mux0000215_SW01_13111,
      IB => datum_r_20_mux0000215_SW0,
      SEL => cpu_main_alu_N167_BXINV_13113,
      O => cpu_main_alu_N167_F5MUX_13120
    );
  cpu_main_alu_N167_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y58",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh46_0,
      O => cpu_main_alu_N167_BXINV_13113
    );
  cpu_main_alu_datum_r_0_mux000041_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_0_mux000041_F5MUX_13145,
      O => datum_r_0_mux000041
    );
  cpu_main_alu_datum_r_0_mux000041_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y34"
    )
    port map (
      IA => N309,
      IB => N310,
      SEL => cpu_main_alu_datum_r_0_mux000041_BXINV_13138,
      O => cpu_main_alu_datum_r_0_mux000041_F5MUX_13145
    );
  cpu_main_alu_datum_r_0_mux000041_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => cpu_main_alu_datum_r_0_mux000041_BXINV_13138
    );
  cpu_main_alu_datum_r_9_mux0000185_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_9_mux0000185_F5MUX_13170,
      O => datum_r_9_mux0000185
    );
  cpu_main_alu_datum_r_9_mux0000185_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y60"
    )
    port map (
      IA => N255,
      IB => N256,
      SEL => cpu_main_alu_datum_r_9_mux0000185_BXINV_13163,
      O => cpu_main_alu_datum_r_9_mux0000185_F5MUX_13170
    );
  cpu_main_alu_datum_r_9_mux0000185_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => cpu_main_alu_datum_r_9_mux0000185_BXINV_13163
    );
  cpu_main_alu_N143_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y64"
    )
    port map (
      IA => N307,
      IB => N308,
      SEL => cpu_main_alu_N143_BXINV_13187,
      O => cpu_main_alu_N143_F5MUX_13195
    );
  cpu_main_alu_N143_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_N143_BXINV_13187
    );
  cpu_main_alu_Sh112_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Sh112_F5MUX_13220,
      O => Sh112
    );
  cpu_main_alu_Sh112_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X53Y63"
    )
    port map (
      IA => N275,
      IB => N276,
      SEL => cpu_main_alu_Sh112_BXINV_13213,
      O => cpu_main_alu_Sh112_F5MUX_13220
    );
  cpu_main_alu_Sh112_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_Sh112_BXINV_13213
    );
  cpu_main_alu_Sh113_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Sh113_F5MUX_13245,
      O => Sh113
    );
  cpu_main_alu_Sh113_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X48Y65"
    )
    port map (
      IA => N281,
      IB => N282,
      SEL => cpu_main_alu_Sh113_BXINV_13238,
      O => cpu_main_alu_Sh113_F5MUX_13245
    );
  cpu_main_alu_Sh113_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_Sh113_BXINV_13238
    );
  cpu_main_alu_N147_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_N147_F5MUX_13270,
      O => N147
    );
  cpu_main_alu_N147_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y64"
    )
    port map (
      IA => datum_r_21_mux0000170_SW01_13260,
      IB => datum_r_21_mux0000170_SW0,
      SEL => cpu_main_alu_N147_BXINV_13262,
      O => cpu_main_alu_N147_F5MUX_13270
    );
  cpu_main_alu_N147_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => cpu_main_alu_N147_BXINV_13262
    );
  cpu_AluRes_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_11_F5MUX_13295,
      O => output(11)
    );
  cpu_AluRes_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y38"
    )
    port map (
      IA => datum_r_11_mux00002501_13286,
      IB => datum_r_11_mux0000250,
      SEL => cpu_AluRes_11_BXINV_13288,
      O => cpu_AluRes_11_F5MUX_13295
    );
  cpu_AluRes_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_11,
      O => cpu_AluRes_11_BXINV_13288
    );
  cpu_main_alu_datum_r_15_mux0000178_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y65"
    )
    port map (
      IA => datum_r_15_mux00001782_13311,
      IB => datum_r_15_mux00001781_13318,
      SEL => cpu_main_alu_datum_r_15_mux0000178_BXINV_13313,
      O => cpu_main_alu_datum_r_15_mux0000178_F5MUX_13320
    );
  cpu_main_alu_datum_r_15_mux0000178_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => cpu_main_alu_datum_r_15_mux0000178_BXINV_13313
    );
  cpu_AluRes_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_4_F5MUX_13345,
      O => output(4)
    );
  cpu_AluRes_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y46"
    )
    port map (
      IA => datum_r_4_mux0000282,
      IB => cpu_AluRes_4_F,
      SEL => cpu_AluRes_4_BXINV_13334,
      O => cpu_AluRes_4_F5MUX_13345
    );
  cpu_AluRes_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => cpu_AluRes_4_BXINV_13334
    );
  cpu_main_alu_datum_r_5_mux0000211_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_5_mux0000211_F5MUX_13370,
      O => datum_r_5_mux0000211
    );
  cpu_main_alu_datum_r_5_mux0000211_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      IA => datum_r_5_mux00002112_13360,
      IB => datum_r_5_mux00002111_13368,
      SEL => cpu_main_alu_datum_r_5_mux0000211_BXINV_13362,
      O => cpu_main_alu_datum_r_5_mux0000211_F5MUX_13370
    );
  cpu_main_alu_datum_r_5_mux0000211_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => cpu_main_alu_datum_r_5_mux0000211_BXINV_13362
    );
  cpu_AluRes_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_12_F5MUX_13395,
      O => output(12)
    );
  cpu_AluRes_12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X49Y49"
    )
    port map (
      IA => datum_r_12_mux00002611_13386,
      IB => datum_r_12_mux0000261,
      SEL => cpu_AluRes_12_BXINV_13388,
      O => cpu_AluRes_12_F5MUX_13395
    );
  cpu_AluRes_12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_12,
      O => cpu_AluRes_12_BXINV_13388
    );
  cpu_main_alu_datum_r_10_mux0000131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_10_mux0000131_F5MUX_13420,
      O => datum_r_10_mux0000131
    );
  cpu_main_alu_datum_r_10_mux0000131_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y64"
    )
    port map (
      IA => N253,
      IB => N254,
      SEL => cpu_main_alu_datum_r_10_mux0000131_BXINV_13413,
      O => cpu_main_alu_datum_r_10_mux0000131_F5MUX_13420
    );
  cpu_main_alu_datum_r_10_mux0000131_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_10_mux0000131_BXINV_13413
    );
  cpu_main_alu_Sh22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Sh22_F5MUX_13445,
      O => Sh22
    );
  cpu_main_alu_Sh22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y59"
    )
    port map (
      IA => N271,
      IB => N272,
      SEL => cpu_main_alu_Sh22_BXINV_13437,
      O => cpu_main_alu_Sh22_F5MUX_13445
    );
  cpu_main_alu_Sh22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => cpu_main_alu_Sh22_BXINV_13437
    );
  cpu_main_alu_Sh42_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Sh42_F5MUX_13470,
      O => Sh42
    );
  cpu_main_alu_Sh42_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y63"
    )
    port map (
      IA => N279,
      IB => N280,
      SEL => cpu_main_alu_Sh42_BXINV_13463,
      O => cpu_main_alu_Sh42_F5MUX_13470
    );
  cpu_main_alu_Sh42_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_Sh42_BXINV_13463
    );
  cpu_main_alu_Sh43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Sh43_F5MUX_13495,
      O => Sh43
    );
  cpu_main_alu_Sh43_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      IA => N277,
      IB => N278,
      SEL => cpu_main_alu_Sh43_BXINV_13488,
      O => cpu_main_alu_Sh43_F5MUX_13495
    );
  cpu_main_alu_Sh43_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_Sh43_BXINV_13488
    );
  cpu_main_alu_datum_r_10_mux0000179_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_10_mux0000179_F5MUX_13520,
      O => datum_r_10_mux0000179
    );
  cpu_main_alu_datum_r_10_mux0000179_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y53"
    )
    port map (
      IA => N301,
      IB => N302,
      SEL => cpu_main_alu_datum_r_10_mux0000179_BXINV_13512,
      O => cpu_main_alu_datum_r_10_mux0000179_F5MUX_13520
    );
  cpu_main_alu_datum_r_10_mux0000179_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => cpu_main_alu_datum_r_10_mux0000179_BXINV_13512
    );
  cpu_main_alu_Sh81_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Sh81_F5MUX_13545,
      O => Sh81
    );
  cpu_main_alu_Sh81_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y62"
    )
    port map (
      IA => N269,
      IB => N270,
      SEL => cpu_main_alu_Sh81_BXINV_13537,
      O => cpu_main_alu_Sh81_F5MUX_13545
    );
  cpu_main_alu_Sh81_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => cpu_main_alu_Sh81_BXINV_13537
    );
  cpu_main_alu_datum_r_11_mux0000131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_11_mux0000131_F5MUX_13570,
      O => datum_r_11_mux0000131
    );
  cpu_main_alu_datum_r_11_mux0000131_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y69"
    )
    port map (
      IA => N251,
      IB => N252,
      SEL => cpu_main_alu_datum_r_11_mux0000131_BXINV_13563,
      O => cpu_main_alu_datum_r_11_mux0000131_F5MUX_13570
    );
  cpu_main_alu_datum_r_11_mux0000131_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_11_mux0000131_BXINV_13563
    );
  cpu_main_alu_datum_r_11_mux0000179_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_11_mux0000179_F5MUX_13595,
      O => datum_r_11_mux0000179
    );
  cpu_main_alu_datum_r_11_mux0000179_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y65"
    )
    port map (
      IA => N299,
      IB => N300,
      SEL => cpu_main_alu_datum_r_11_mux0000179_BXINV_13587,
      O => cpu_main_alu_datum_r_11_mux0000179_F5MUX_13595
    );
  cpu_main_alu_datum_r_11_mux0000179_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => cpu_main_alu_datum_r_11_mux0000179_BXINV_13587
    );
  cpu_main_alu_datum_r_12_mux0000122_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_12_mux0000122_F5MUX_13620,
      O => datum_r_12_mux0000122
    );
  cpu_main_alu_datum_r_12_mux0000122_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      IA => N293,
      IB => N294,
      SEL => cpu_main_alu_datum_r_12_mux0000122_BXINV_13612,
      O => cpu_main_alu_datum_r_12_mux0000122_F5MUX_13620
    );
  cpu_main_alu_datum_r_12_mux0000122_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_12_mux0000122_BXINV_13612
    );
  cpu_main_alu_datum_r_12_mux0000175_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_12_mux0000175_F5MUX_13645,
      O => datum_r_12_mux0000175
    );
  cpu_main_alu_datum_r_12_mux0000175_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y61"
    )
    port map (
      IA => N295,
      IB => N296,
      SEL => cpu_main_alu_datum_r_12_mux0000175_BXINV_13637,
      O => cpu_main_alu_datum_r_12_mux0000175_F5MUX_13645
    );
  cpu_main_alu_datum_r_12_mux0000175_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_12_mux0000175_BXINV_13637
    );
  cpu_main_alu_datum_r_13_mux0000131_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y61"
    )
    port map (
      IA => N257,
      IB => N258,
      SEL => cpu_main_alu_datum_r_13_mux0000131_BXINV_13663,
      O => cpu_main_alu_datum_r_13_mux0000131_F5MUX_13670
    );
  cpu_main_alu_datum_r_13_mux0000131_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_13_mux0000131_BXINV_13663
    );
  cpu_main_alu_datum_r_13_mux0000189_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X53Y64"
    )
    port map (
      IA => N267,
      IB => N268,
      SEL => cpu_main_alu_datum_r_13_mux0000189_BXINV_13688,
      O => cpu_main_alu_datum_r_13_mux0000189_F5MUX_13695
    );
  cpu_main_alu_datum_r_13_mux0000189_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_13_mux0000189_BXINV_13688
    );
  cpu_main_alu_datum_r_14_mux0000122_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y58"
    )
    port map (
      IA => N263,
      IB => N264,
      SEL => cpu_main_alu_datum_r_14_mux0000122_BXINV_13712,
      O => cpu_main_alu_datum_r_14_mux0000122_F5MUX_13720
    );
  cpu_main_alu_datum_r_14_mux0000122_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y58",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_14_mux0000122_BXINV_13712
    );
  cpu_main_alu_datum_r_22_mux0000195_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y54"
    )
    port map (
      IA => N305,
      IB => N306,
      SEL => cpu_main_alu_datum_r_22_mux0000195_BXINV_13738,
      O => cpu_main_alu_datum_r_22_mux0000195_F5MUX_13745
    );
  cpu_main_alu_datum_r_22_mux0000195_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => cpu_main_alu_datum_r_22_mux0000195_BXINV_13738
    );
  cpu_main_alu_N145_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_N145_F5MUX_13770,
      O => N145
    );
  cpu_main_alu_N145_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y61"
    )
    port map (
      IA => N313,
      IB => N314,
      SEL => cpu_main_alu_N145_BXINV_13762,
      O => cpu_main_alu_N145_F5MUX_13770
    );
  cpu_main_alu_N145_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_N145_BXINV_13762
    );
  cpu_main_alu_datum_r_15_mux0000122_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y72"
    )
    port map (
      IA => N265,
      IB => N266,
      SEL => cpu_main_alu_datum_r_15_mux0000122_BXINV_13787,
      O => cpu_main_alu_datum_r_15_mux0000122_F5MUX_13795
    );
  cpu_main_alu_datum_r_15_mux0000122_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y72",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_15_mux0000122_BXINV_13787
    );
  cpu_main_alu_datum_r_24_mux0000113_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y60"
    )
    port map (
      IA => N303,
      IB => N304,
      SEL => cpu_main_alu_datum_r_24_mux0000113_BXINV_13812,
      O => cpu_main_alu_datum_r_24_mux0000113_F5MUX_13820
    );
  cpu_main_alu_datum_r_24_mux0000113_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_24_mux0000113_BXINV_13812
    );
  cpu_main_alu_datum_r_25_mux0000216_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_25_mux0000216_F5MUX_13845,
      O => datum_r_25_mux0000216
    );
  cpu_main_alu_datum_r_25_mux0000216_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y63"
    )
    port map (
      IA => N261,
      IB => N262,
      SEL => cpu_main_alu_datum_r_25_mux0000216_BXINV_13837,
      O => cpu_main_alu_datum_r_25_mux0000216_F5MUX_13845
    );
  cpu_main_alu_datum_r_25_mux0000216_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_25_mux0000216_BXINV_13837
    );
  cpu_main_alu_datum_r_17_mux0000183_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_17_mux0000183_F5MUX_13870,
      O => datum_r_17_mux0000183
    );
  cpu_main_alu_datum_r_17_mux0000183_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X48Y64"
    )
    port map (
      IA => N297,
      IB => N298,
      SEL => cpu_main_alu_datum_r_17_mux0000183_BXINV_13863,
      O => cpu_main_alu_datum_r_17_mux0000183_F5MUX_13870
    );
  cpu_main_alu_datum_r_17_mux0000183_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => cpu_main_alu_datum_r_17_mux0000183_BXINV_13863
    );
  cpu_main_alu_N43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_N43_F5MUX_13895,
      O => N43
    );
  cpu_main_alu_N43_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y30"
    )
    port map (
      IA => N273,
      IB => N274,
      SEL => cpu_main_alu_N43_BXINV_13888,
      O => cpu_main_alu_N43_F5MUX_13895
    );
  cpu_main_alu_N43_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => cpu_main_alu_N43_BXINV_13888
    );
  cpu_main_alu_datum_r_18_mux0000182_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_18_mux0000182_F5MUX_13920,
      O => datum_r_18_mux0000182
    );
  cpu_main_alu_datum_r_18_mux0000182_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => N283,
      IB => N284,
      SEL => cpu_main_alu_datum_r_18_mux0000182_BXINV_13913,
      O => cpu_main_alu_datum_r_18_mux0000182_F5MUX_13920
    );
  cpu_main_alu_datum_r_18_mux0000182_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => cpu_main_alu_datum_r_18_mux0000182_BXINV_13913
    );
  cpu_main_alu_datum_r_19_mux0000183_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y61"
    )
    port map (
      IA => N259,
      IB => N260,
      SEL => cpu_main_alu_datum_r_19_mux0000183_BXINV_13938,
      O => cpu_main_alu_datum_r_19_mux0000183_F5MUX_13945
    );
  cpu_main_alu_datum_r_19_mux0000183_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => cpu_main_alu_datum_r_19_mux0000183_BXINV_13938
    );
  cpu_main_alu_N75_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_N75_F5MUX_13970,
      O => N75
    );
  cpu_main_alu_N75_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => N311,
      IB => N312,
      SEL => cpu_main_alu_N75_BXINV_13963,
      O => cpu_main_alu_N75_F5MUX_13970
    );
  cpu_main_alu_N75_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => cpu_main_alu_N75_BXINV_13963
    );
  cpu_main_alu_N165_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y51"
    )
    port map (
      IA => datum_r_21_mux0000215_SW01_13986,
      IB => datum_r_21_mux0000215_SW0,
      SEL => cpu_main_alu_N165_BXINV_13988,
      O => cpu_main_alu_N165_F5MUX_13995
    );
  cpu_main_alu_N165_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh47_0,
      O => cpu_main_alu_N165_BXINV_13988
    );
  cpu_main_alu_datum_r_0_mux0000265_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_0_mux0000265_F5MUX_14020,
      O => datum_r_0_mux0000265
    );
  cpu_main_alu_datum_r_0_mux0000265_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y63"
    )
    port map (
      IA => N291,
      IB => N292,
      SEL => cpu_main_alu_datum_r_0_mux0000265_BXINV_14012,
      O => cpu_main_alu_datum_r_0_mux0000265_F5MUX_14020
    );
  cpu_main_alu_datum_r_0_mux0000265_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_0_mux0000265_BXINV_14012
    );
  cpu_main_alu_datum_r_1_mux0000160_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y61"
    )
    port map (
      IA => N289,
      IB => N290,
      SEL => cpu_main_alu_datum_r_1_mux0000160_BXINV_14037,
      O => cpu_main_alu_datum_r_1_mux0000160_F5MUX_14045
    );
  cpu_main_alu_datum_r_1_mux0000160_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_1_mux0000160_BXINV_14037
    );
  cpu_main_alu_datum_r_2_mux0000160_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y65"
    )
    port map (
      IA => N287,
      IB => N288,
      SEL => cpu_main_alu_datum_r_2_mux0000160_BXINV_14062,
      O => cpu_main_alu_datum_r_2_mux0000160_F5MUX_14070
    );
  cpu_main_alu_datum_r_2_mux0000160_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_2_mux0000160_BXINV_14062
    );
  cpu_main_alu_datum_r_3_mux0000160_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y70"
    )
    port map (
      IA => N285,
      IB => N286,
      SEL => cpu_main_alu_datum_r_3_mux0000160_BXINV_14087,
      O => cpu_main_alu_datum_r_3_mux0000160_F5MUX_14095
    );
  cpu_main_alu_datum_r_3_mux0000160_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => cpu_main_alu_datum_r_3_mux0000160_BXINV_14087
    );
  cpu_main_alu_datum_r_4_mux0000240_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000240_14118,
      O => datum_r_4_mux0000240_0
    );
  cpu_main_alu_datum_r_4_mux0000240_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000208_14111,
      O => datum_r_4_mux0000208_0
    );
  datum_r_4_mux0000208 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X41Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000208_ADR1,
      ADR1 => datum_r_4_mux0000161_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000208_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000208_ADR4,
      O => datum_r_4_mux0000208_14111
    );
  cpu_main_alu_datum_r_4_mux0000134_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000129_14135,
      O => datum_r_4_mux0000129_0
    );
  datum_r_4_mux0000129 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X40Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR4,
      O => datum_r_4_mux0000129_14135
    );
  cpu_main_alu_datum_r_24_mux0000209_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux0000209_14166,
      O => datum_r_24_mux0000209_0
    );
  cpu_main_alu_datum_r_24_mux0000209_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000161_14157,
      O => datum_r_4_mux0000161_0
    );
  datum_r_4_mux0000161 : X_LUT4
    generic map(
      INIT => X"8A80",
      LOC => "SLICE_X41Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000161_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000161_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000161_ADR3,
      ADR3 => Sh8_0,
      O => datum_r_4_mux0000161_14157
    );
  cpu_main_alu_datum_r_24_mux0000274_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux0000274_14190,
      O => datum_r_24_mux0000274_0
    );
  cpu_main_alu_datum_r_24_mux0000274_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000254_14182,
      O => datum_r_4_mux0000254_0
    );
  datum_r_4_mux0000254 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X35Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000254_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000254_ADR3,
      ADR3 => VCC,
      O => datum_r_4_mux0000254_14182
    );
  cpu_main_alu_N32_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => N32,
      O => N32_0
    );
  datum_r_4_mux0000176 : X_LUT4
    generic map(
      INIT => X"00D8",
      LOC => "SLICE_X46Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000176_ADR1,
      ADR1 => Sh12_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000176_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000176_ADR4,
      O => datum_r_4_mux0000176_14205
    );
  cpu_main_alu_datum_r_25_mux0000106_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux0000106_14238,
      O => datum_r_25_mux0000106_0
    );
  cpu_main_alu_datum_r_25_mux0000106_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_6_mux0000113_14231,
      O => datum_r_6_mux0000113_0
    );
  datum_r_6_mux0000113 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X46Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR4,
      O => datum_r_6_mux0000113_14231
    );
  cpu_main_alu_datum_r_17_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_17_mux00003_14262,
      O => datum_r_17_mux00003_0
    );
  cpu_main_alu_datum_r_17_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => N207,
      O => N207_0
    );
  datum_r_17_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"5AA0",
      LOC => "SLICE_X33Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_SW0_ADR4,
      O => N207
    );
  cpu_main_alu_gc_flag_r1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => gc_flag_r1_14286,
      O => gc_flag_r1_0
    );
  cpu_main_alu_gc_flag_r1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => N237,
      O => N237_0
    );
  datum_r_22_mux00002_SW0 : X_LUT4
    generic map(
      INIT => X"0009",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR4,
      O => N237
    );
  cpu_main_alu_N221_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_6_mux0000173_14303,
      O => datum_r_6_mux0000173_0
    );
  datum_r_6_mux0000173 : X_LUT4
    generic map(
      INIT => X"F5F4",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000173_ADR1,
      ADR1 => datum_r_6_mux0000127_0,
      ADR2 => datum_r_6_mux0000113_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000173_ADR4,
      O => datum_r_6_mux0000173_14303
    );
  cpu_main_alu_N219_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_7_mux0000173_14327,
      O => datum_r_7_mux0000173_0
    );
  datum_r_7_mux0000173 : X_LUT4
    generic map(
      INIT => X"DDDC",
      LOC => "SLICE_X67Y71"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000173_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000173_ADR2,
      ADR2 => datum_r_7_mux0000127_0,
      ADR3 => datum_r_7_mux0000142_0,
      O => datum_r_7_mux0000173_14327
    );
  datum_r_17_mux0000228_SW0 : X_LUT4
    generic map(
      INIT => X"DCCC",
      LOC => "SLICE_X45Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_SW0_ADR1,
      ADR1 => datum_r_17_mux0000183,
      ADR2 => Sh43,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_SW0_ADR4,
      O => N177
    );
  cpu_main_alu_datum_r_21_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_21_mux00003_14382,
      O => datum_r_21_mux00003_0
    );
  cpu_main_alu_datum_r_21_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => N215,
      O => N215_0
    );
  datum_r_21_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"6688",
      LOC => "SLICE_X30Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_SW0_ADR4,
      O => N215
    );
  cpu_main_alu_datum_r_13_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_13_mux00003_14406,
      O => datum_r_13_mux00003_0
    );
  cpu_main_alu_datum_r_13_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => N191,
      O => N191_0
    );
  datum_r_13_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"5AA0",
      LOC => "SLICE_X36Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_SW0_ADR4,
      O => N191
    );
  datum_r_0_mux000072 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X28Y44"
    )
    port map (
      ADR0 => datum_r_14_cmp_eq0004_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000072_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000072_ADR3,
      ADR3 => VCC,
      O => datum_r_0_mux000072_14423
    );
  datum_r_1_mux000021 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X43Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000021_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000021_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000021_ADR3,
      ADR3 => VCC,
      O => datum_r_1_mux000021_14447
    );
  cpu_main_alu_datum_r_6_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_6_mux00003_14478,
      O => datum_r_6_mux00003_0
    );
  cpu_main_alu_datum_r_6_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => N203,
      O => N203_0
    );
  datum_r_6_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"5AA0",
      LOC => "SLICE_X30Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_SW0_ADR4,
      O => N203
    );
  cpu_main_alu_datum_r_0_mux0000179_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux000078_14494,
      O => datum_r_0_mux000078_0
    );
  datum_r_0_mux000078 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X32Y36"
    )
    port map (
      ADR0 => datum_r_0_mux000057_0,
      ADR1 => datum_r_0_mux000041,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000078_ADR4,
      O => datum_r_0_mux000078_14494
    );
  cpu_main_alu_datum_r_14_cmp_eq0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003,
      O => datum_r_14_cmp_eq0003_0
    );
  cpu_main_alu_datum_r_14_cmp_eq0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux000032_14518,
      O => datum_r_1_mux000032_0
    );
  datum_r_1_mux000032 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X34Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000032_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000032_ADR2,
      ADR2 => datum_r_sub0000_1_Q,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000032_ADR4,
      O => datum_r_1_mux000032_14518
    );
  cpu_main_alu_N161_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_8_mux0000173_14543,
      O => datum_r_8_mux0000173_0
    );
  datum_r_8_mux0000173 : X_LUT4
    generic map(
      INIT => X"CCFE",
      LOC => "SLICE_X48Y63"
    )
    port map (
      ADR0 => datum_r_8_mux0000127_0,
      ADR1 => datum_r_8_mux0000114_0,
      ADR2 => datum_r_8_mux0000142_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000173_ADR4,
      O => datum_r_8_mux0000173_14543
    );
  cpu_main_alu_datum_r_1_mux000074_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux000046_14567,
      O => datum_r_1_mux000046_0
    );
  datum_r_1_mux000046 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000046_ADR1,
      ADR1 => datum_r_1_mux000032_0,
      ADR2 => datum_r_1_mux00003_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000046_ADR4,
      O => datum_r_1_mux000046_14567
    );
  cpu_main_alu_N21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => N21,
      O => N21_0
    );
  datum_r_2_mux000021 : X_LUT4
    generic map(
      INIT => X"50A0",
      LOC => "SLICE_X36Y53"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000021_ADR1,
      ADR1 => VCC,
      ADR2 => datum_r_14_cmp_eq0006_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000021_ADR4,
      O => datum_r_2_mux000021_14590
    );
  cpu_main_alu_datum_r_2_mux000046_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux000046_14622,
      O => datum_r_2_mux000046_0
    );
  cpu_main_alu_datum_r_2_mux000046_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux000032_14615,
      O => datum_r_2_mux000032_0
    );
  datum_r_2_mux000032 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X30Y36"
    )
    port map (
      ADR0 => datum_r_sub0000_2_Q,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000032_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000032_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000032_ADR4,
      O => datum_r_2_mux000032_14615
    );
  cpu_AluRes_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_8_F,
      O => output(8)
    );
  cpu_AluRes_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => N231,
      O => N231_0
    );
  datum_r_8_mux0000250_SW0 : X_LUT4
    generic map(
      INIT => X"F0F2",
      LOC => "SLICE_X48Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR4,
      O => N231
    );
  cpu_main_alu_datum_r_19_mux0000116_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_19_mux0000116_14670,
      O => datum_r_19_mux0000116_0
    );
  cpu_main_alu_datum_r_19_mux0000116_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_9_mux0000122_14662,
      O => datum_r_9_mux0000122_0
    );
  datum_r_9_mux0000122 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X65Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000122_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000122_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000122_ADR3,
      ADR3 => VCC,
      O => datum_r_9_mux0000122_14662
    );
  cpu_main_alu_datum_r_9_mux0000222_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_9_mux0000204_14687,
      O => datum_r_9_mux0000204_0
    );
  datum_r_9_mux0000204 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X45Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000204_ADR1,
      ADR1 => Sh113,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000204_ADR4,
      O => datum_r_9_mux0000204_14687
    );
  cpu_main_alu_datum_r_18_mux0000129_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_9_mux0000135_14710,
      O => datum_r_9_mux0000135_0
    );
  datum_r_9_mux0000135 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X49Y59"
    )
    port map (
      ADR0 => Sh17_0,
      ADR1 => VCC,
      ADR2 => Sh9_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000135_ADR4,
      O => datum_r_9_mux0000135_14710
    );
  datum_r_2_mux000093 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X35Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000093_ADR1,
      ADR1 => datum_r_sub0001(2),
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000093_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000093_ADR4,
      O => datum_r_2_mux000093_14735
    );
  cpu_main_alu_N7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => N7,
      O => N7_0
    );
  datum_r_3_mux000032 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X29Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000032_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000032_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000032_ADR3,
      ADR3 => N28_0,
      O => datum_r_3_mux000032_14759
    );
  cpu_main_alu_datum_r_3_mux000080_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux000046_14783,
      O => datum_r_3_mux000046_0
    );
  datum_r_3_mux000046 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X36Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000046_ADR1,
      ADR1 => datum_r_3_mux000038_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000046_ADR3,
      ADR3 => datum_r_3_mux000021_0,
      O => datum_r_3_mux000046_14783
    );
  cpu_main_alu_datum_r_18_mux0000116_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_18_mux0000116_14814,
      O => datum_r_18_mux0000116_0
    );
  cpu_main_alu_datum_r_18_mux0000116_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux000038_14806,
      O => datum_r_3_mux000038_0
    );
  datum_r_3_mux000038 : X_LUT4
    generic map(
      INIT => X"AA80",
      LOC => "SLICE_X40Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR4,
      O => datum_r_3_mux000038_14806
    );
  cpu_main_alu_N225_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => N225,
      O => N225_0
    );
  cpu_main_alu_N225_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux000073_14831,
      O => datum_r_3_mux000073_0
    );
  datum_r_3_mux000073 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X37Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR4,
      O => datum_r_3_mux000073_14831
    );
  cpu_main_alu_datum_r_4_mux000049_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux000038_14855,
      O => datum_r_4_mux000038_0
    );
  datum_r_4_mux000038 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X28Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR4,
      O => datum_r_4_mux000038_14855
    );
  cpu_main_alu_datum_r_4_mux0000109_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux000067_14879,
      O => datum_r_4_mux000067_0
    );
  datum_r_4_mux000067 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X35Y38"
    )
    port map (
      ADR0 => datum_r_4_mux00003_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000067_ADR2,
      ADR2 => datum_r_24_sub0000_4_Q,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000067_ADR4,
      O => datum_r_4_mux000067_14879
    );
  cpu_main_alu_N5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => N5,
      O => N5_0
    );
  cpu_main_alu_N5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_5_mux000038_14902,
      O => datum_r_5_mux000038_0
    );
  datum_r_5_mux000038 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X33Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR4,
      O => datum_r_5_mux000038_14902
    );
  cpu_main_alu_datum_r_5_mux000067_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_5_mux000049_14927,
      O => datum_r_5_mux000049_0
    );
  datum_r_5_mux000049 : X_LUT4
    generic map(
      INIT => X"6800",
      LOC => "SLICE_X35Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000049_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000049_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000049_ADR3,
      ADR3 => datum_r_5_mux000038_0,
      O => datum_r_5_mux000049_14927
    );
  cpu_main_alu_datum_r_8_mux0000114_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_8_mux0000114_14958,
      O => datum_r_8_mux0000114_0
    );
  cpu_main_alu_datum_r_8_mux0000114_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh24,
      O => Sh24_0
    );
  Sh241 : X_LUT4
    generic map(
      INIT => X"3210",
      LOC => "SLICE_X46Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh241_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh241_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh241_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh241_ADR4,
      O => Sh24
    );
  cpu_main_alu_datum_r_25_mux0000155_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux0000155_14982,
      O => datum_r_25_mux0000155_0
    );
  cpu_main_alu_datum_r_25_mux0000155_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh25,
      O => Sh25_0
    );
  Sh251 : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X43Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh251_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh251_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh251_ADR4,
      O => Sh25
    );
  cpu_AluRes_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_5_F,
      O => output(5)
    );
  cpu_AluRes_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_5_mux000093_14998,
      O => datum_r_5_mux000093_0
    );
  datum_r_5_mux000093 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X40Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR4,
      O => datum_r_5_mux000093_14998
    );
  cpu_main_alu_datum_r_14_cmp_eq0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0004,
      O => datum_r_14_cmp_eq0004_0
    );
  datum_r_5_mux000078 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR4,
      O => datum_r_5_mux000078_15022
    );
  cpu_main_alu_N173_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh44,
      O => Sh44_0
    );
  Sh441 : X_LUT4
    generic map(
      INIT => X"00E2",
      LOC => "SLICE_X42Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh441_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh441_ADR2,
      ADR2 => Sh22,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh441_ADR4,
      O => Sh44
    );
  cpu_main_alu_datum_r_6_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_6_mux000053_15071,
      O => datum_r_6_mux000053_0
    );
  datum_r_6_mux000053 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X30Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_ADR1,
      ADR1 => datum_r_6_mux00003_0,
      ADR2 => N203_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_ADR4,
      O => datum_r_6_mux000053_15071
    );
  cpu_main_alu_N169_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh45,
      O => Sh45_0
    );
  Sh451 : X_LUT4
    generic map(
      INIT => X"2230",
      LOC => "SLICE_X49Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh451_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh451_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh451_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh451_ADR4,
      O => Sh45
    );
  cpu_main_alu_Sh108_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh108,
      O => Sh108_0
    );
  cpu_main_alu_Sh108_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh46,
      O => Sh46_0
    );
  Sh461 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X46Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh461_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh461_ADR2,
      ADR2 => Sh20_0,
      ADR3 => Sh24_0,
      O => Sh46
    );
  cpu_main_alu_datum_r_5_mux0000162_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_5_mux0000162_15150,
      O => datum_r_5_mux0000162_0
    );
  cpu_main_alu_datum_r_5_mux0000162_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh47,
      O => Sh47_0
    );
  Sh471 : X_LUT4
    generic map(
      INIT => X"00AC",
      LOC => "SLICE_X43Y60"
    )
    port map (
      ADR0 => Sh25_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh471_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh471_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh471_ADR4,
      O => Sh47
    );
  cpu_main_alu_datum_r_7_mux000078_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_7_mux000078_15174,
      O => datum_r_7_mux000078_0
    );
  cpu_main_alu_datum_r_7_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_6_mux000078_15167,
      O => datum_r_6_mux000078_0
    );
  datum_r_6_mux000078 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X34Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR4,
      O => datum_r_6_mux000078_15167
    );
  cpu_main_alu_datum_r_2_mux000080_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => N227,
      O => N227_0
    );
  datum_r_2_mux000080_SW0 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X30Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR4,
      O => N227
    );
  cpu_main_alu_datum_r_7_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_7_mux000053_15215,
      O => datum_r_7_mux000053_0
    );
  datum_r_7_mux000053 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X35Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_ADR1,
      ADR1 => N201_0,
      ADR2 => datum_r_7_mux00003_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_ADR4,
      O => datum_r_7_mux000053_15215
    );
  cpu_main_alu_datum_r_16_mux0000119_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_16_mux0000119_15246,
      O => datum_r_16_mux0000119_0
    );
  cpu_main_alu_datum_r_16_mux0000119_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh78,
      O => Sh78_0
    );
  Sh781 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X49Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh781_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh781_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh781_ADR4,
      O => Sh78
    );
  cpu_main_alu_datum_r_1_mux0000128_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh79,
      O => Sh79_0
    );
  Sh791 : X_LUT4
    generic map(
      INIT => X"00AC",
      LOC => "SLICE_X54Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh791_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh791_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh791_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh791_ADR4,
      O => Sh79
    );
  cpu_main_alu_datum_r_8_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_8_mux000053_15287,
      O => datum_r_8_mux000053_0
    );
  datum_r_8_mux000053 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X35Y42"
    )
    port map (
      ADR0 => N199_0,
      ADR1 => datum_r_8_mux00003_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_ADR4,
      O => datum_r_8_mux000053_15287
    );
  cpu_main_alu_datum_r_1_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux00003_15318,
      O => datum_r_1_mux00003_0
    );
  cpu_main_alu_datum_r_1_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux00003_15311,
      O => datum_r_2_mux00003_0
    );
  datum_r_2_mux00003 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X33Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux00003_ADR3,
      ADR3 => datum_r_0_cmp_eq0000_0,
      O => datum_r_2_mux00003_15311
    );
  cpu_main_alu_datum_r_9_mux000078_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_9_mux000078_15342,
      O => datum_r_9_mux000078_0
    );
  cpu_main_alu_datum_r_9_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_8_mux000078_15335,
      O => datum_r_8_mux000078_0
    );
  datum_r_8_mux000078 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X35Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR4,
      O => datum_r_8_mux000078_15335
    );
  cpu_main_alu_datum_r_9_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_9_mux000053_15359,
      O => datum_r_9_mux000053_0
    );
  datum_r_9_mux000053 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X34Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_ADR3,
      ADR3 => N197_0,
      O => datum_r_9_mux000053_15359
    );
  cpu_main_alu_datum_r_5_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_5_mux00003_15390,
      O => datum_r_5_mux00003_0
    );
  cpu_main_alu_datum_r_5_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux00003_15383,
      O => datum_r_4_mux00003_0
    );
  datum_r_4_mux00003 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X34Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00003_ADR3,
      ADR3 => N76_0,
      O => datum_r_4_mux00003_15383
    );
  cpu_main_alu_N243_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => N243,
      O => N243_0
    );
  cpu_main_alu_N243_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => N245,
      O => N245_0
    );
  datum_r_22_mux000023_SW0 : X_LUT4
    generic map(
      INIT => X"0606",
      LOC => "SLICE_X29Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_SW0_ADR3,
      ADR3 => VCC,
      O => N245
    );
  cpu_AluRes_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_9_F,
      O => output(9)
    );
  cpu_AluRes_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_9_mux000092_15430,
      O => datum_r_9_mux000092_0
    );
  datum_r_9_mux000092 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X44Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000092_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000092_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000092_ADR4,
      O => datum_r_9_mux000092_15430
    );
  cpu_main_alu_datum_r_14_cmp_eq0009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0009,
      O => datum_r_14_cmp_eq0009_0
    );
  cpu_main_alu_datum_r_14_cmp_eq0009_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => type_r_or0000,
      O => type_r_or0000_0
    );
  type_r_or00001 : X_LUT4
    generic map(
      INIT => X"F0F2",
      LOC => "SLICE_X33Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_type_r_or00001_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_type_r_or00001_ADR2,
      ADR2 => N43,
      ADR3 => NlwBufferSignal_cpu_main_alu_type_r_or00001_ADR4,
      O => type_r_or0000
    );
  cpu_main_alu_datum_r_10_mux000081_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_10_mux000081_15486,
      O => datum_r_10_mux000081_0
    );
  cpu_main_alu_datum_r_10_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_10_mux000053_15479,
      O => datum_r_10_mux000053_0
    );
  datum_r_10_mux000053 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X44Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_ADR1,
      ADR1 => datum_r_10_mux00003_0,
      ADR2 => N187_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_ADR4,
      O => datum_r_10_mux000053_15479
    );
  cpu_main_alu_datum_r_11_mux000078_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux000078_15510,
      O => datum_r_11_mux000078_0
    );
  cpu_main_alu_datum_r_11_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_10_mux000078_15503,
      O => datum_r_10_mux000078_0
    );
  datum_r_10_mux000078 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X44Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000078_ADR1,
      ADR1 => datum_r_24_add0000_10_Q,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000078_ADR4,
      O => datum_r_10_mux000078_15503
    );
  cpu_main_alu_N199_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => N199,
      O => N199_0
    );
  cpu_main_alu_N199_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_8_mux00003_15526,
      O => datum_r_8_mux00003_0
    );
  datum_r_8_mux00003 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X38Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR4,
      O => datum_r_8_mux00003_15526
    );
  cpu_main_alu_datum_r_11_mux000081_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux000081_15558,
      O => datum_r_11_mux000081_0
    );
  cpu_main_alu_datum_r_11_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux000053_15551,
      O => datum_r_11_mux000053_0
    );
  datum_r_11_mux000053 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X45Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_ADR1,
      ADR1 => datum_r_11_mux00003_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_ADR3,
      ADR3 => N185_0,
      O => datum_r_11_mux000053_15551
    );
  cpu_main_alu_datum_r_20_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_20_mux000053_15575,
      O => datum_r_20_mux000053_0
    );
  datum_r_20_mux000053 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X32Y42"
    )
    port map (
      ADR0 => N27_0,
      ADR1 => N213_0,
      ADR2 => datum_r_20_mux00003_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_ADR4,
      O => datum_r_20_mux000053_15575
    );
  cpu_main_alu_datum_r_12_mux000081_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_12_mux000081_15606,
      O => datum_r_12_mux000081_0
    );
  cpu_main_alu_datum_r_12_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_12_mux000053_15599,
      O => datum_r_12_mux000053_0
    );
  datum_r_12_mux000053 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X42Y49"
    )
    port map (
      ADR0 => N189_0,
      ADR1 => datum_r_12_mux00003_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_ADR4,
      O => datum_r_12_mux000053_15599
    );
  cpu_main_alu_type_r_0_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => type_r_0_10_15630,
      O => type_r_0_10_0
    );
  cpu_main_alu_type_r_0_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => type_r_0_7_15622,
      O => type_r_0_7_0
    );
  type_r_0_7 : X_LUT4
    generic map(
      INIT => X"DC50",
      LOC => "SLICE_X36Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_type_r_0_7_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_type_r_0_7_ADR2,
      ADR2 => N87_0,
      ADR3 => in_a(27),
      O => type_r_0_7_15622
    );
  cpu_main_alu_datum_r_18_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_18_mux00003_15654,
      O => datum_r_18_mux00003_0
    );
  cpu_main_alu_datum_r_18_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => N209,
      O => N209_0
    );
  datum_r_18_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"5AA0",
      LOC => "SLICE_X30Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_SW0_ADR4,
      O => N209
    );
  cpu_main_alu_N185_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => N185,
      O => N185_0
    );
  cpu_main_alu_N185_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux00003_15670,
      O => datum_r_11_mux00003_0
    );
  datum_r_11_mux00003 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X47Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00003_ADR2,
      ADR2 => in_b(11),
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00003_ADR4,
      O => datum_r_11_mux00003_15670
    );
  cpu_main_alu_datum_r_13_mux000078_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_13_mux000078_15702,
      O => datum_r_13_mux000078_0
    );
  cpu_main_alu_datum_r_13_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_12_mux000078_15695,
      O => datum_r_12_mux000078_0
    );
  datum_r_12_mux000078 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X40Y45"
    )
    port map (
      ADR0 => datum_r_24_add0000_12_Q,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000078_ADR4,
      O => datum_r_12_mux000078_15695
    );
  cpu_main_alu_datum_r_14_mux000078_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_mux000078_15726,
      O => datum_r_14_mux000078_0
    );
  cpu_main_alu_datum_r_14_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_20_mux000078_15719,
      O => datum_r_20_mux000078_0
    );
  datum_r_20_mux000078 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X34Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR4,
      O => datum_r_20_mux000078_15719
    );
  cpu_AluRes_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_6_F,
      O => output(6)
    );
  cpu_AluRes_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => N235,
      O => N235_0
    );
  datum_r_6_mux0000249_SW0 : X_LUT4
    generic map(
      INIT => X"F1F0",
      LOC => "SLICE_X48Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR4,
      O => N235
    );
  cpu_main_alu_datum_r_22_cmp_eq0006_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_cmp_eq0006,
      O => datum_r_22_cmp_eq0006_0
    );
  cpu_main_alu_datum_r_22_cmp_eq0006_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => N27,
      O => N27_0
    );
  gc_flag_r111 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X30Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_gc_flag_r111_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_gc_flag_r111_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_gc_flag_r111_ADR4,
      O => N27
    );
  cpu_main_alu_datum_r_21_mux000081_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_21_mux000081_15798,
      O => datum_r_21_mux000081_0
    );
  cpu_main_alu_datum_r_21_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_21_mux000053_15791,
      O => datum_r_21_mux000053_0
    );
  datum_r_21_mux000053 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X31Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_ADR1,
      ADR1 => N215_0,
      ADR2 => datum_r_21_mux00003_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_ADR4,
      O => datum_r_21_mux000053_15791
    );
  cpu_main_alu_datum_r_13_mux000081_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_13_mux000081_15822,
      O => datum_r_13_mux000081_0
    );
  cpu_main_alu_datum_r_13_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_13_mux000053_15815,
      O => datum_r_13_mux000053_0
    );
  datum_r_13_mux000053 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X37Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_ADR1,
      ADR1 => N191_0,
      ADR2 => datum_r_13_mux00003_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_ADR4,
      O => datum_r_13_mux000053_15815
    );
  cpu_main_alu_datum_r_23_mux000023_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux000023_15846,
      O => datum_r_23_mux000023_0
    );
  cpu_main_alu_datum_r_23_mux000023_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => N78,
      O => N78_0
    );
  datum_r_22_mux000011 : X_LUT4
    generic map(
      INIT => X"00F1",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_ADR1,
      ADR1 => N7_0,
      ADR2 => datum_r_14_cmp_eq0005_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_ADR4,
      O => N78
    );
  cpu_main_alu_datum_r_24_mux000023_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux000023_15870,
      O => datum_r_24_mux000023_0
    );
  cpu_main_alu_datum_r_24_mux000023_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux000023_15863,
      O => datum_r_22_mux000023_0
    );
  datum_r_22_mux000023 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X28Y43"
    )
    port map (
      ADR0 => N27_0,
      ADR1 => N245_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_ADR3,
      ADR3 => N78_0,
      O => datum_r_22_mux000023_15863
    );
  cpu_main_alu_datum_r_15_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_21_mux000078_15887,
      O => datum_r_21_mux000078_0
    );
  datum_r_21_mux000078 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X35Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000078_ADR3,
      ADR3 => datum_r_24_add0000_21_Q,
      O => datum_r_21_mux000078_15887
    );
  cpu_main_alu_datum_r_14_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_mux000053_15911,
      O => datum_r_14_mux000053_0
    );
  datum_r_14_mux000053 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X40Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_ADR1,
      ADR1 => N193_0,
      ADR2 => datum_r_14_mux00003_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_ADR4,
      O => datum_r_14_mux000053_15911
    );
  cpu_main_alu_datum_r_22_mux0000140_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux000046_15934,
      O => datum_r_22_mux000046_0
    );
  datum_r_22_mux000046 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X31Y44"
    )
    port map (
      ADR0 => N80_0,
      ADR1 => datum_r_22_mux00009_0,
      ADR2 => datum_r_22_mux000023_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000046_ADR4,
      O => datum_r_22_mux000046_15934
    );
  cpu_main_alu_gc_flag_r9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => gc_flag_r9_15966,
      O => gc_flag_r9_0
    );
  cpu_main_alu_gc_flag_r9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => N94,
      O => N94_0
    );
  gc_flag_r711 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X30Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_gc_flag_r711_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_gc_flag_r711_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N94
    );
  cpu_main_alu_N195_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => N195,
      O => N195_0
    );
  cpu_main_alu_N195_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_15_mux00003_15982,
      O => datum_r_15_mux00003_0
    );
  datum_r_15_mux00003 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X43Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR4,
      O => datum_r_15_mux00003_15982
    );
  cpu_main_alu_datum_r_22_mux0000102_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux0000102_16014,
      O => datum_r_22_mux0000102_0
    );
  cpu_main_alu_datum_r_22_mux0000102_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux000093_16007,
      O => datum_r_22_mux000093_0
    );
  datum_r_22_mux000093 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X32Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000093_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000093_ADR4,
      O => datum_r_22_mux000093_16007
    );
  cpu_main_alu_datum_r_22_mux00009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux00009_16038,
      O => datum_r_22_mux00009_0
    );
  cpu_main_alu_datum_r_22_mux00009_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux00009_16031,
      O => datum_r_23_mux00009_0
    );
  datum_r_23_mux00009 : X_LUT4
    generic map(
      INIT => X"A0A8",
      LOC => "SLICE_X30Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux00009_ADR1,
      ADR1 => datum_r_22_cmp_eq0006_0,
      ADR2 => N77_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux00009_ADR4,
      O => datum_r_23_mux00009_16031
    );
  cpu_main_alu_datum_r_15_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_15_mux000053_16055,
      O => datum_r_15_mux000053_0
    );
  datum_r_15_mux000053 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X42Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_ADR1,
      ADR1 => datum_r_15_mux00003_0,
      ADR2 => N195_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_ADR4,
      O => datum_r_15_mux000053_16055
    );
  cpu_main_alu_datum_r_25_mux00001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux00001_16074,
      O => datum_r_25_mux00001_0
    );
  datum_r_25_mux00001 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X31Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux00001_ADR1,
      ADR1 => VCC,
      ADR2 => datum_r_22_cmp_eq0006_0,
      ADR3 => VCC,
      O => datum_r_25_mux00001_16074
    );
  cpu_main_alu_datum_r_23_mux0000102_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux000093_16091,
      O => datum_r_23_mux000093_0
    );
  datum_r_23_mux000093 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X32Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000093_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000093_ADR4,
      O => datum_r_23_mux000093_16091
    );
  cpu_main_alu_datum_r_14_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_mux00003_16122,
      O => datum_r_14_mux00003_0
    );
  cpu_main_alu_datum_r_14_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => N193,
      O => N193_0
    );
  datum_r_14_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"5AA0",
      LOC => "SLICE_X41Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_SW0_ADR4,
      O => N193
    );
  cpu_main_alu_datum_r_16_mux000081_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_16_mux000081_16146,
      O => datum_r_16_mux000081_0
    );
  cpu_main_alu_datum_r_16_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_16_mux000053_16139,
      O => datum_r_16_mux000053_0
    );
  datum_r_16_mux000053 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X42Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_ADR1,
      ADR1 => N205_0,
      ADR2 => datum_r_16_mux00003_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_ADR4,
      O => datum_r_16_mux000053_16139
    );
  cpu_main_alu_N171_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => N171,
      O => N171_0
    );
  cpu_main_alu_N171_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux000046_16162,
      O => datum_r_24_mux000046_0
    );
  datum_r_24_mux000046 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => N80_0,
      ADR1 => datum_r_24_mux000023_0,
      ADR2 => datum_r_24_mux00009_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000046_ADR4,
      O => datum_r_24_mux000046_16162
    );
  cpu_main_alu_N122_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => N122,
      O => N122_0
    );
  cpu_main_alu_N122_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => N89,
      O => N89_0
    );
  Sh10_SW0 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X66Y67"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh10_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh10_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh10_SW0_ADR4,
      O => N89
    );
  cpu_main_alu_Sh10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh10_16218,
      O => Sh10_0
    );
  cpu_main_alu_Sh10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N90,
      O => N90_0
    );
  Sh10_SW1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X65Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh10_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh10_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh10_SW1_ADR4,
      O => N90
    );
  cpu_main_alu_datum_r_7_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_7_mux00003_16242,
      O => datum_r_7_mux00003_0
    );
  cpu_main_alu_datum_r_7_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => N201,
      O => N201_0
    );
  datum_r_7_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"6868",
      LOC => "SLICE_X34Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_SW0_ADR3,
      ADR3 => VCC,
      O => N201
    );
  cpu_main_alu_N211_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => N211,
      O => N211_0
    );
  cpu_main_alu_N211_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_19_mux00003_16258,
      O => datum_r_19_mux00003_0
    );
  datum_r_19_mux00003 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X30Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR4,
      O => datum_r_19_mux00003_16258
    );
  cpu_main_alu_datum_r_17_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_16_mux000078_16283,
      O => datum_r_16_mux000078_0
    );
  datum_r_16_mux000078 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X40Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000078_ADR3,
      ADR3 => datum_r_24_add0000_16_Q,
      O => datum_r_16_mux000078_16283
    );
  cpu_main_alu_datum_r_24_mux0000290_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux0000290_16314,
      O => datum_r_24_mux0000290_0
    );
  cpu_main_alu_datum_r_24_mux0000290_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux000078_16307,
      O => datum_r_24_mux000078_0
    );
  datum_r_24_mux000078 : X_LUT4
    generic map(
      INIT => X"F4F0",
      LOC => "SLICE_X34Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000078_ADR1,
      ADR1 => datum_r_24_add0000_24_Q,
      ADR2 => N171_0,
      ADR3 => N88_0,
      O => datum_r_24_mux000078_16307
    );
  cpu_main_alu_datum_r_25_mux000037_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux000037_16338,
      O => datum_r_25_mux000037_0
    );
  cpu_main_alu_datum_r_25_mux000037_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux000027_16331,
      O => datum_r_25_mux000027_0
    );
  datum_r_25_mux000027 : X_LUT4
    generic map(
      INIT => X"B8C8",
      LOC => "SLICE_X30Y45"
    )
    port map (
      ADR0 => N77_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000027_ADR2,
      ADR2 => datum_r_25_mux00001_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000027_ADR4,
      O => datum_r_25_mux000027_16331
    );
  cpu_main_alu_N88_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => N88,
      O => N88_0
    );
  cpu_main_alu_N88_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux000029_16354,
      O => datum_r_25_mux000029_0
    );
  datum_r_25_mux000029 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X31Y45"
    )
    port map (
      ADR0 => N27_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000029_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000029_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000029_ADR4,
      O => datum_r_25_mux000029_16354
    );
  cpu_main_alu_datum_r_17_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_17_mux000053_16379,
      O => datum_r_17_mux000053_0
    );
  datum_r_17_mux000053 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X32Y41"
    )
    port map (
      ADR0 => N207_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_ADR3,
      ADR3 => datum_r_17_mux00003_0,
      O => datum_r_17_mux000053_16379
    );
  cpu_main_alu_N119_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => N119,
      O => N119_0
    );
  cpu_main_alu_N119_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => N86,
      O => N86_0
    );
  Sh11_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X64Y68"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh11_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh11_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh11_SW0_ADR3,
      ADR3 => VCC,
      O => N86
    );
  cpu_main_alu_Sh11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh11_16434,
      O => Sh11_0
    );
  cpu_main_alu_Sh11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => N871,
      O => N871_0
    );
  Sh11_SW1 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X67Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh11_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh11_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh11_SW1_ADR4,
      O => N871
    );
  cpu_main_alu_N183_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => N183,
      O => N183_0
    );
  cpu_main_alu_N183_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux000083_16451,
      O => datum_r_25_mux000083_0
    );
  datum_r_25_mux000083 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X35Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000083_ADR1,
      ADR1 => datum_r_24_sub0000_25_Q,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000083_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000083_ADR4,
      O => datum_r_25_mux000083_16451
    );
  cpu_AluRes_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_25_F,
      O => NlwRenamedSignal_output(25)
    );
  cpu_AluRes_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux000086_16475,
      O => datum_r_25_mux000086_0
    );
  datum_r_25_mux000086 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X33Y45"
    )
    port map (
      ADR0 => datum_r_25_mux000037_0,
      ADR1 => N183_0,
      ADR2 => N80_0,
      ADR3 => datum_r_25_mux000027_0,
      O => datum_r_25_mux000086_16475
    );
  cpu_main_alu_datum_r_18_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_18_mux000053_16499,
      O => datum_r_18_mux000053_0
    );
  datum_r_18_mux000053 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X31Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_ADR1,
      ADR1 => N209_0,
      ADR2 => datum_r_18_mux00003_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_ADR4,
      O => datum_r_18_mux000053_16499
    );
  cpu_main_alu_N116_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N116,
      O => N116_0
    );
  cpu_main_alu_N116_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N83,
      O => N83_0
    );
  Sh12_SW0 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X52Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh12_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh12_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh12_SW0_ADR4,
      O => N83
    );
  cpu_main_alu_N92_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => N92,
      O => N92_0
    );
  cpu_main_alu_N92_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => N59,
      O => N59_0
    );
  Sh20_SW0 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X44Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh20_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh20_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh20_SW0_ADR4,
      O => N59
    );
  cpu_main_alu_N110_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => N110,
      O => N110_0
    );
  Sh12_SW1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X64Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh12_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh12_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh12_SW1_ADR4,
      O => N84
    );
  cpu_main_alu_Sh20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh20_16602,
      O => Sh20_0
    );
  cpu_main_alu_Sh20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => N60,
      O => N60_0
    );
  Sh20_SW1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X47Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh20_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh20_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh20_SW1_ADR4,
      O => N60
    );
  cpu_main_alu_datum_r_19_mux000078_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_19_mux000078_16626,
      O => datum_r_19_mux000078_0
    );
  cpu_main_alu_datum_r_19_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_18_mux000078_16619,
      O => datum_r_18_mux000078_0
    );
  datum_r_18_mux000078 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000078_ADR3,
      ADR3 => datum_r_24_add0000_18_Q,
      O => datum_r_18_mux000078_16619
    );
  cpu_main_alu_datum_r_10_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_10_mux00003_16650,
      O => datum_r_10_mux00003_0
    );
  cpu_main_alu_datum_r_10_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => N187,
      O => N187_0
    );
  datum_r_10_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"6688",
      LOC => "SLICE_X44Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_SW0_ADR4,
      O => N187
    );
  cpu_main_alu_datum_r_19_mux000081_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_19_mux000053_16667,
      O => datum_r_19_mux000053_0
    );
  datum_r_19_mux000053 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X31Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_ADR2,
      ADR2 => N211_0,
      ADR3 => datum_r_19_mux00003_0,
      O => datum_r_19_mux000053_16667
    );
  cpu_main_alu_N113_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => N113,
      O => N113_0
    );
  Sh13_SW0 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X49Y54"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh13_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh13_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh13_SW0_ADR3,
      ADR3 => VCC,
      O => N801
    );
  cpu_main_alu_N63_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => N56,
      O => N56_0
    );
  Sh21_SW0 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X54Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh21_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh21_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh21_SW0_ADR4,
      O => N56
    );
  cpu_main_alu_N107_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => N107,
      O => N107_0
    );
  cpu_main_alu_N107_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => N81,
      O => N81_0
    );
  Sh13_SW1 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X53Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh13_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh13_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh13_SW1_ADR4,
      O => N81
    );
  cpu_main_alu_Sh21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh21_16770,
      O => Sh21_0
    );
  cpu_main_alu_Sh21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => N57,
      O => N57_0
    );
  Sh21_SW1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X51Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh21_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh21_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh21_SW1_ADR4,
      O => N57
    );
  cpu_main_alu_N74_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y75",
      PATHPULSE => 694 ps
    )
    port map (
      I => N74,
      O => N74_0
    );
  cpu_main_alu_N74_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y75",
      PATHPULSE => 694 ps
    )
    port map (
      I => N771,
      O => N771_0
    );
  Sh14_SW0 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X65Y75"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh14_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh14_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh14_SW0_ADR4,
      O => N771
    );
  cpu_main_alu_datum_r_22_mux00003114_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux00003114_16818,
      O => datum_r_22_mux00003114_0
    );
  cpu_main_alu_datum_r_22_mux00003114_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux00003113_16810,
      O => datum_r_22_mux00003113_0
    );
  datum_r_22_mux00003113 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X28Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR4,
      O => datum_r_22_mux00003113_16810
    );
  cpu_main_alu_N104_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => N104,
      O => N104_0
    );
  cpu_main_alu_N104_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => N781,
      O => N781_0
    );
  Sh14_SW1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X54Y69"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh14_SW1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh14_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh14_SW1_ADR4,
      O => N781
    );
  cpu_main_alu_datum_r_23_mux000046_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => N80,
      O => N80_0
    );
  datum_r_22_mux00003123 : X_LUT4
    generic map(
      INIT => X"F0D0",
      LOC => "SLICE_X30Y42"
    )
    port map (
      ADR0 => Mcompar_datum_r_22_cmp_eq0015_cy_12_Q,
      ADR1 => datum_r_22_mux0000376_0,
      ADR2 => datum_r_22_mux00003114_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003123_ADR4,
      O => N80
    );
  cpu_main_alu_Sh109_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh109,
      O => Sh109_0
    );
  Sh1091 : X_LUT4
    generic map(
      INIT => X"00CA",
      LOC => "SLICE_X53Y60"
    )
    port map (
      ADR0 => Sh83_0,
      ADR1 => Sh79_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh1091_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh1091_ADR4,
      O => Sh109
    );
  cpu_main_alu_datum_r_25_mux0000140_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => N25,
      O => N25_0
    );
  Sh23_SW0 : X_LUT4
    generic map(
      INIT => X"330F",
      LOC => "SLICE_X53Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh23_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh23_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh23_SW0_ADR4,
      O => N25
    );
  cpu_main_alu_N101_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => N101,
      O => N101_0
    );
  Sh15_SW1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X55Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh15_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh15_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh15_SW1_ADR4,
      O => N751
    );
  cpu_main_alu_N68_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => N68,
      O => N68_0
    );
  cpu_main_alu_N68_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => N71,
      O => N71_0
    );
  Sh16_SW0 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X49Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh16_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh16_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh16_SW0_ADR4,
      O => N71
    );
  cpu_main_alu_N98_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N98,
      O => N98_0
    );
  cpu_main_alu_N98_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N72,
      O => N72_0
    );
  Sh16_SW1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X55Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh16_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh16_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh16_SW1_ADR4,
      O => N72
    );
  cpu_main_alu_datum_r_0_mux000091_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux000091_16998,
      O => datum_r_0_mux000091_0
    );
  cpu_main_alu_datum_r_0_mux000091_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000,
      O => datum_r_14_or0000_0
    );
  datum_r_14_or00001 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X33Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR4,
      O => datum_r_14_or0000
    );
  cpu_main_alu_N95_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => N95,
      O => N95_0
    );
  cpu_main_alu_N95_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => N69,
      O => N69_0
    );
  Sh17_SW1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X48Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh17_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh17_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh17_SW1_ADR3,
      ADR3 => VCC,
      O => N69
    );
  cpu_main_alu_N62_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N65,
      O => N65_0
    );
  Sh18_SW0 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X53Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh18_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh18_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh18_SW0_ADR4,
      O => N65
    );
  cpu_main_alu_datum_r_23_mux0000132_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux0000132_17070,
      O => datum_r_23_mux0000132_0
    );
  cpu_main_alu_datum_r_23_mux0000132_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => N66,
      O => N66_0
    );
  Sh18_SW1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X55Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh18_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh18_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh18_SW1_ADR4,
      O => N66
    );
  cpu_main_alu_datum_r_23_mux0000286_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => N241,
      O => N241_0
    );
  datum_r_23_mux000023_SW0 : X_LUT4
    generic map(
      INIT => X"050A",
      LOC => "SLICE_X28Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_SW0_ADR4,
      O => N241
    );
  cpu_main_alu_datum_r_22_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => N179,
      O => N179_0
    );
  datum_r_22_mux000078_SW0 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X32Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => datum_r_24_sub0000_22_Q,
      ADR2 => datum_r_22_or0000_0,
      ADR3 => datum_r_22_mux000046_0,
      O => N179
    );
  cpu_main_alu_N140_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => N140,
      O => N140_0
    );
  cpu_main_alu_N140_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => N53,
      O => N53_0
    );
  Sh4_SW0 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X55Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh4_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh4_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh4_SW0_ADR4,
      O => N53
    );
  cpu_main_alu_Sh4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh4_17166,
      O => Sh4_0
    );
  cpu_main_alu_Sh4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => N54,
      O => N54_0
    );
  Sh4_SW1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X58Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh4_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh4_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh4_SW1_ADR4,
      O => N54
    );
  cpu_main_alu_N137_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N50,
      O => N50_0
    );
  Sh5_SW0 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X64Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh5_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh5_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh5_SW0_ADR4,
      O => N50
    );
  cpu_main_alu_Sh5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh5_17214,
      O => Sh5_0
    );
  cpu_main_alu_Sh5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N51,
      O => N51_0
    );
  Sh5_SW1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X67Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh5_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh5_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh5_SW1_ADR3,
      ADR3 => VCC,
      O => N51
    );
  cpu_main_alu_N134_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => N134,
      O => N134_0
    );
  Sh6_SW0 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X66Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh6_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh6_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh6_SW0_ADR3,
      ADR3 => VCC,
      O => N47
    );
  cpu_main_alu_Sh6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y70",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh6_17262,
      O => Sh6_0
    );
  cpu_main_alu_Sh6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y70",
      PATHPULSE => 694 ps
    )
    port map (
      I => N48,
      O => N48_0
    );
  Sh6_SW1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X65Y70"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh6_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh6_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh6_SW1_ADR4,
      O => N48
    );
  cpu_main_alu_datum_r_1_mux000072_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux000072_17286,
      O => datum_r_1_mux000072_0
    );
  cpu_main_alu_datum_r_1_mux000072_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0000,
      O => datum_r_14_cmp_eq0000_0
    );
  datum_r_14_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00001_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00001_ADR2,
      ADR2 => N94_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00001_ADR4,
      O => datum_r_14_cmp_eq0000
    );
  cpu_AluRes_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_24_F,
      O => output(24)
    );
  cpu_AluRes_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_cmp_eq0003,
      O => datum_r_22_cmp_eq0003_0
    );
  datum_r_22_cmp_eq00032 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X34Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR4,
      O => datum_r_22_cmp_eq0003
    );
  cpu_main_alu_N131_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y71",
      PATHPULSE => 694 ps
    )
    port map (
      I => N44,
      O => N44_0
    );
  Sh7_SW0 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X66Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh7_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh7_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh7_SW0_ADR4,
      O => N44
    );
  cpu_main_alu_Sh7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh7_17358,
      O => Sh7_0
    );
  cpu_main_alu_Sh7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => N45,
      O => N45_0
    );
  Sh7_SW1 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X66Y68"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh7_SW1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh7_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh7_SW1_ADR4,
      O => N45
    );
  cpu_AluRes_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_27_F,
      O => output(27)
    );
  cpu_AluRes_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0008,
      O => datum_r_14_cmp_eq0008_0
    );
  datum_r_14_cmp_eq00081 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X36Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00081_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00081_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00081_ADR4,
      O => datum_r_14_cmp_eq0008
    );
  cpu_main_alu_N128_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => N128,
      O => N128_0
    );
  cpu_main_alu_N128_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => N411,
      O => N411_0
    );
  Sh8_SW0 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X47Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh8_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh8_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh8_SW0_ADR4,
      O => N411
    );
  cpu_main_alu_Sh8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh8_17430,
      O => Sh8_0
    );
  cpu_main_alu_Sh8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => N42,
      O => N42_0
    );
  Sh8_SW1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X47Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh8_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh8_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh8_SW1_ADR4,
      O => N42
    );
  cpu_main_alu_datum_r_10_mux0000210_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_10_mux0000210_17454,
      O => datum_r_10_mux0000210_0
    );
  cpu_main_alu_datum_r_10_mux0000210_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_10_mux0000208_17446,
      O => datum_r_10_mux0000208_0
    );
  datum_r_10_mux0000208 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X51Y53"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000208_ADR1,
      ADR1 => N29_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000208_ADR3,
      ADR3 => VCC,
      O => datum_r_10_mux0000208_17446
    );
  cpu_main_alu_datum_r_8_mux0000127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_8_mux0000127_17478,
      O => datum_r_8_mux0000127_0
    );
  cpu_main_alu_datum_r_8_mux0000127_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh12_17471,
      O => Sh12_0
    );
  Sh12 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X52Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh12_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh12_ADR3,
      ADR3 => N83_0,
      O => Sh12_17471
    );
  cpu_main_alu_datum_r_5_mux0000130_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_5_mux0000130_17502,
      O => datum_r_5_mux0000130_0
    );
  cpu_main_alu_datum_r_5_mux0000130_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh13_17495,
      O => Sh13_0
    );
  Sh13 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X52Y60"
    )
    port map (
      ADR0 => N81_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh13_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh13_ADR4,
      O => Sh13_17495
    );
  cpu_main_alu_datum_r_6_mux0000142_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y73",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh14_17519,
      O => Sh14_0
    );
  Sh14 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X64Y73"
    )
    port map (
      ADR0 => N781_0,
      ADR1 => N771_0,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh14_ADR4,
      O => Sh14_17519
    );
  cpu_main_alu_datum_r_7_mux0000142_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_7_mux0000142_17550,
      O => datum_r_7_mux0000142_0
    );
  cpu_main_alu_datum_r_7_mux0000142_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh15_17543,
      O => Sh15_0
    );
  Sh15 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X64Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh15_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh15_ADR3,
      ADR3 => N74_0,
      O => Sh15_17543
    );
  cpu_main_alu_datum_r_7_mux0000113_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh23_17567,
      O => Sh23_0
    );
  Sh23 : X_LUT4
    generic map(
      INIT => X"11B1",
      LOC => "SLICE_X55Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh23_ADR1,
      ADR1 => N25_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh23_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh23_ADR4,
      O => Sh23_17567
    );
  cpu_main_alu_datum_r_8_mux0000142_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_8_mux0000142_17598,
      O => datum_r_8_mux0000142_0
    );
  cpu_main_alu_datum_r_8_mux0000142_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh16_17591,
      O => Sh16_0
    );
  Sh16 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X48Y62"
    )
    port map (
      ADR0 => N71_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh16_ADR2,
      ADR2 => VCC,
      ADR3 => N72_0,
      O => Sh16_17591
    );
  cpu_main_alu_datum_r_5_mux0000115_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_5_mux0000115_17622,
      O => datum_r_5_mux0000115_0
    );
  cpu_main_alu_datum_r_5_mux0000115_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh17_17615,
      O => Sh17_0
    );
  Sh17 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X48Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N68_0,
      ADR2 => N69_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh17_ADR4,
      O => Sh17_17615
    );
  cpu_main_alu_datum_r_6_mux0000127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_6_mux0000127_17646,
      O => datum_r_6_mux0000127_0
    );
  cpu_main_alu_datum_r_6_mux0000127_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh18_17639,
      O => Sh18_0
    );
  Sh18 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X53Y65"
    )
    port map (
      ADR0 => N65_0,
      ADR1 => N66_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh18_ADR3,
      ADR3 => VCC,
      O => Sh18_17639
    );
  cpu_main_alu_datum_r_7_mux0000127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_7_mux0000127_17670,
      O => datum_r_7_mux0000127_0
    );
  cpu_main_alu_datum_r_7_mux0000127_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh19_17663,
      O => Sh19_0
    );
  Sh19 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X66Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh19_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh19_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh19_ADR3,
      ADR3 => VCC,
      O => Sh19_17663
    );
  cpu_main_alu_N125_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => N125,
      O => N125_0
    );
  cpu_main_alu_N125_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => N351,
      O => N351_0
    );
  Sh9_SW0 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X52Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh9_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh9_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh9_SW0_ADR4,
      O => N351
    );
  cpu_main_alu_Sh9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh9_17718,
      O => Sh9_0
    );
  cpu_main_alu_Sh9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 694 ps
    )
    port map (
      I => N361,
      O => N361_0
    );
  Sh9_SW1 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X53Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh9_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh9_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh9_SW1_ADR4,
      O => N361
    );
  cpu_main_alu_datum_r_2_mux000073_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh80_17735,
      O => Sh80_0
    );
  Sh80 : X_LUT4
    generic map(
      INIT => X"058D",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh80_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh80_ADR2,
      ADR2 => N21_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh80_ADR4,
      O => Sh80_17735
    );
  cpu_main_alu_datum_r_16_mux0000133_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh90_17759,
      O => Sh90_0
    );
  Sh90 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X65Y67"
    )
    port map (
      ADR0 => N119_0,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh90_ADR3,
      ADR3 => N120_0,
      O => Sh90_17759
    );
  cpu_main_alu_datum_r_17_mux0000116_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_17_mux0000116_17790,
      O => datum_r_17_mux0000116_0
    );
  cpu_main_alu_datum_r_17_mux0000116_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh91_17782,
      O => Sh91_0
    );
  Sh91 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X53Y67"
    )
    port map (
      ADR0 => N117_0,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh91_ADR3,
      ADR3 => N116_0,
      O => Sh91_17782
    );
  cpu_main_alu_Sh110_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh110,
      O => Sh110_0
    );
  cpu_main_alu_Sh110_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh84_17807,
      O => Sh84_0
    );
  Sh84 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X49Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh84_ADR1,
      ADR1 => N138_0,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh84_ADR4,
      O => Sh84_17807
    );
  cpu_main_alu_Sh111_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh111,
      O => Sh111_0
    );
  cpu_main_alu_Sh111_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh85_17831,
      O => Sh85_0
    );
  Sh85 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X67Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N135_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh85_ADR3,
      ADR3 => N134_0,
      O => Sh85_17831
    );
  cpu_main_alu_datum_r_16_mux0000148_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_16_mux0000148_17862,
      O => datum_r_16_mux0000148_0
    );
  cpu_main_alu_datum_r_16_mux0000148_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh86_17855,
      O => Sh86_0
    );
  Sh86 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X54Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh86_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh86_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh86_ADR4,
      O => Sh86_17855
    );
  cpu_main_alu_datum_r_17_mux0000129_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_17_mux0000129_17886,
      O => datum_r_17_mux0000129_0
    );
  cpu_main_alu_datum_r_17_mux0000129_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh87_17878,
      O => Sh87_0
    );
  Sh87 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X46Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N129_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh87_ADR3,
      ADR3 => N128_0,
      O => Sh87_17878
    );
  cpu_main_alu_datum_r_19_mux0000129_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_19_mux0000129_17910,
      O => datum_r_19_mux0000129_0
    );
  cpu_main_alu_datum_r_19_mux0000129_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh89_17902,
      O => Sh89_0
    );
  Sh89 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X67Y67"
    )
    port map (
      ADR0 => N123_0,
      ADR1 => VCC,
      ADR2 => N122_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh89_ADR4,
      O => Sh89_17902
    );
  cpu_main_alu_datum_r_11_mux0000210_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux0000210_17934,
      O => datum_r_11_mux0000210_0
    );
  cpu_main_alu_datum_r_11_mux0000210_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux0000208_17926,
      O => datum_r_11_mux0000208_0
    );
  datum_r_11_mux0000208 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X66Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000208_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000208_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000208_ADR4,
      O => datum_r_11_mux0000208_17926
    );
  cpu_main_alu_N138_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => N138,
      O => N138_0
    );
  cpu_main_alu_N138_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => N381,
      O => N381_0
    );
  Sh82_SW0 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh82_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh82_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh82_SW0_ADR4,
      O => N381
    );
  cpu_main_alu_N123_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => N123,
      O => N123_0
    );
  cpu_main_alu_N123_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => N120,
      O => N120_0
    );
  Sh90_SW1 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X67Y68"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh90_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh90_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh90_SW1_ADR4,
      O => N120
    );
  cpu_main_alu_Sh82_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh82_18006,
      O => Sh82_0
    );
  cpu_main_alu_Sh82_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => N391,
      O => N391_0
    );
  Sh82_SW1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh82_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh82_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh82_SW1_ADR4,
      O => N391
    );
  cpu_main_alu_datum_r_24_mux0000155_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux0000155_18030,
      O => datum_r_24_mux0000155_0
    );
  cpu_main_alu_datum_r_24_mux0000155_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => N149,
      O => N149_0
    );
  datum_r_24_mux0000155_SW0 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X37Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR4,
      O => N149
    );
  datum_r_22_mux0000152_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR3,
      ADR3 => VCC,
      O => N159
    );
  cpu_AluRes_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_20_F,
      O => output(20)
    );
  cpu_AluRes_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_20_mux0000215_18071,
      O => datum_r_20_mux0000215_0
    );
  datum_r_20_mux0000215 : X_LUT4
    generic map(
      INIT => X"FF40",
      LOC => "SLICE_X35Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR4,
      O => datum_r_20_mux0000215_18071
    );
  cpu_main_alu_Sh83_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh83_18102,
      O => Sh83_0
    );
  cpu_main_alu_Sh83_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => N141,
      O => N141_0
    );
  Sh83_SW1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X52Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh83_SW1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh83_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh83_SW1_ADR4,
      O => N141
    );
  cpu_main_alu_N117_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => N117,
      O => N117_0
    );
  Sh91_SW1 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X53Y69"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh91_SW1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh91_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh91_SW1_ADR4,
      O => N117
    );
  cpu_main_alu_datum_r_12_mux0000224_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_12_mux0000224_18138,
      O => datum_r_12_mux0000224_0
    );
  cpu_main_alu_datum_r_12_mux0000224_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_12_mux0000219_18131,
      O => datum_r_12_mux0000219_0
    );
  datum_r_12_mux0000219 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X48Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000219_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000219_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000219_ADR4,
      O => datum_r_12_mux0000219_18131
    );
  cpu_main_alu_datum_r_14_cmp_eq0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0005,
      O => datum_r_14_cmp_eq0005_0
    );
  cpu_main_alu_datum_r_14_cmp_eq0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => N28,
      O => N28_0
    );
  gc_flag_r41 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X28Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_gc_flag_r41_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_gc_flag_r41_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_gc_flag_r41_ADR4,
      O => N28
    );
  cpu_AluRes_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_26_F,
      O => output(26)
    );
  cpu_AluRes_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => gc_flag_r18_18179,
      O => gc_flag_r18_0
    );
  gc_flag_r18 : X_LUT4
    generic map(
      INIT => X"C888",
      LOC => "SLICE_X32Y29"
    )
    port map (
      ADR0 => gc_flag_r9_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_gc_flag_r18_ADR2,
      ADR2 => gc_flag_r1_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_gc_flag_r18_ADR4,
      O => gc_flag_r18_18179
    );
  cpu_main_alu_datum_r_22_or0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_or0000,
      O => datum_r_22_or0000_0
    );
  cpu_main_alu_datum_r_22_or0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => N34,
      O => N34_0
    );
  gc_flag_r51 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_gc_flag_r51_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_gc_flag_r51_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_gc_flag_r51_ADR4,
      O => N34
    );
  cpu_main_alu_Sh92_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh92_18234,
      O => Sh92_0
    );
  cpu_main_alu_Sh92_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => N114,
      O => N114_0
    );
  Sh92_SW1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X45Y54"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh92_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh92_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh92_SW1_ADR4,
      O => N114
    );
  cpu_AluRes_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_16_F,
      O => output(16)
    );
  cpu_AluRes_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => N229,
      O => N229_0
    );
  datum_r_16_mux0000253_SW0 : X_LUT4
    generic map(
      INIT => X"F1F0",
      LOC => "SLICE_X50Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR2,
      ADR2 => datum_r_16_mux000081_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR4,
      O => N229
    );
  cpu_AluRes_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_21_F,
      O => output(21)
    );
  cpu_AluRes_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_21_mux0000215_18275,
      O => datum_r_21_mux0000215_0
    );
  datum_r_21_mux0000215 : X_LUT4
    generic map(
      INIT => X"CCEC",
      LOC => "SLICE_X34Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_ADR1,
      ADR1 => datum_r_21_mux000081_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_ADR4,
      O => datum_r_21_mux0000215_18275
    );
  cpu_main_alu_datum_r_2_mux0000133_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux0000133_18306,
      O => datum_r_2_mux0000133_0
    );
  cpu_main_alu_datum_r_2_mux0000133_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => N135,
      O => N135_0
    );
  Sh85_SW1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X64Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh85_SW1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh85_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh85_SW1_ADR4,
      O => N135
    );
  cpu_main_alu_Sh93_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh93_18330,
      O => Sh93_0
    );
  cpu_main_alu_Sh93_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => N1111,
      O => N1111_0
    );
  Sh93_SW1 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X64Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh93_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh93_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh93_SW1_ADR3,
      ADR3 => VCC,
      O => N1111
    );
  cpu_AluRes_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_13_F,
      O => output(13)
    );
  cpu_AluRes_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_13_mux0000236_18347,
      O => datum_r_13_mux0000236_0
    );
  datum_r_13_mux0000236 : X_LUT4
    generic map(
      INIT => X"FAF8",
      LOC => "SLICE_X49Y50"
    )
    port map (
      ADR0 => datum_r_13_mux0000219_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000236_ADR2,
      ADR2 => datum_r_13_mux000081_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000236_ADR4,
      O => datum_r_13_mux0000236_18347
    );
  cpu_main_alu_datum_r_3_mux0000133_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y70",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux0000133_18378,
      O => datum_r_3_mux0000133_0
    );
  Sh86_SW1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X66Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh86_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh86_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh86_SW1_ADR4,
      O => N132
    );
  cpu_main_alu_Sh94_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh94_18402,
      O => Sh94_0
    );
  cpu_main_alu_Sh94_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 694 ps
    )
    port map (
      I => N108,
      O => N108_0
    );
  Sh94_SW1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X51Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh94_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh94_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh94_SW1_ADR4,
      O => N108
    );
  cpu_main_alu_datum_r_22_mux0000239_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux0000118_18419,
      O => datum_r_22_mux0000118_0
    );
  datum_r_22_mux0000118 : X_LUT4
    generic map(
      INIT => X"E020",
      LOC => "SLICE_X49Y58"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000118_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000118_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000118_ADR3,
      ADR3 => Sh88_0,
      O => datum_r_22_mux0000118_18419
    );
  cpu_main_alu_datum_r_15_mux0000208_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_15_mux0000208_18450,
      O => datum_r_15_mux0000208_0
    );
  cpu_main_alu_datum_r_15_mux0000208_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_mux0000208_18442,
      O => datum_r_14_mux0000208_0
    );
  datum_r_14_mux0000208 : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X54Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000208_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000208_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000208_ADR4,
      O => datum_r_14_mux0000208_18442
    );
  cpu_AluRes_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_14_F,
      O => output(14)
    );
  cpu_AluRes_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_mux0000225_18467,
      O => datum_r_14_mux0000225_0
    );
  datum_r_14_mux0000225 : X_LUT4
    generic map(
      INIT => X"FAEA",
      LOC => "SLICE_X52Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000225_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000225_ADR2,
      ADR2 => datum_r_14_mux0000208_0,
      ADR3 => datum_r_14_mux0000178,
      O => datum_r_14_mux0000225_18467
    );
  cpu_main_alu_N129_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => N129,
      O => N129_0
    );
  Sh87_SW1 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X49Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh87_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh87_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh87_SW1_ADR4,
      O => N129
    );
  cpu_main_alu_Sh95_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh95_18510,
      O => Sh95_0
    );
  cpu_main_alu_Sh95_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => N105,
      O => N105_0
    );
  Sh95_SW1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X50Y68"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh95_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh95_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh95_SW1_ADR3,
      ADR3 => VCC,
      O => N105
    );
  cpu_main_alu_datum_r_22_mux0000336_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux0000326_18526,
      O => datum_r_22_mux0000326_0
    );
  datum_r_22_mux0000326 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X34Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000326_ADR1,
      ADR1 => in_a(27),
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000326_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000326_ADR4,
      O => datum_r_22_mux0000326_18526
    );
  cpu_AluRes_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_22_F,
      O => output(22)
    );
  cpu_AluRes_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux0000290_18551,
      O => datum_r_22_mux0000290_0
    );
  datum_r_22_mux0000290 : X_LUT4
    generic map(
      INIT => X"CC08",
      LOC => "SLICE_X32Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000290_ADR1,
      ADR1 => datum_r_22_mux0000286_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000290_ADR3,
      ADR3 => datum_r_22_mux0000102_0,
      O => datum_r_22_mux0000290_18551
    );
  cpu_main_alu_datum_r_22_mux0000286_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux0000286_18570,
      O => datum_r_22_mux0000286_0
    );
  datum_r_22_mux0000286 : X_LUT4
    generic map(
      INIT => X"0500",
      LOC => "SLICE_X32Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000286_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000286_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000286_ADR4,
      O => datum_r_22_mux0000286_18570
    );
  cpu_main_alu_datum_r_22_mux0000376_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux0000376_18582,
      O => datum_r_22_mux0000376_0
    );
  datum_r_22_mux0000376 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X35Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR4,
      O => datum_r_22_mux0000376_18582
    );
  cpu_main_alu_Sh88_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y58",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh88_18606,
      O => Sh88_0
    );
  cpu_main_alu_Sh88_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y58",
      PATHPULSE => 694 ps
    )
    port map (
      I => N126,
      O => N126_0
    );
  Sh88_SW1 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X50Y58"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh88_SW1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh88_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh88_SW1_ADR4,
      O => N126
    );
  cpu_main_alu_Sh96_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh96_18630,
      O => Sh96_0
    );
  cpu_main_alu_Sh96_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => N102,
      O => N102_0
    );
  Sh96_SW1 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X52Y67"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh96_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh96_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh96_SW1_ADR4,
      O => N102
    );
  cpu_AluRes_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_23_F,
      O => output(23)
    );
  cpu_AluRes_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux0000303_18646,
      O => datum_r_23_mux0000303_0
    );
  datum_r_23_mux0000303 : X_LUT4
    generic map(
      INIT => X"EEEA",
      LOC => "SLICE_X32Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR4,
      O => datum_r_23_mux0000303_18646
    );
  cpu_AluRes_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_15_F,
      O => output(15)
    );
  cpu_AluRes_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_15_mux0000225_18671,
      O => datum_r_15_mux0000225_0
    );
  datum_r_15_mux0000225 : X_LUT4
    generic map(
      INIT => X"FCF8",
      LOC => "SLICE_X67Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000225_ADR1,
      ADR1 => datum_r_15_mux0000208_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000225_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000225_ADR4,
      O => datum_r_15_mux0000225_18671
    );
  cpu_main_alu_Sh97_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh97_18702,
      O => Sh97_0
    );
  cpu_main_alu_Sh97_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => N99,
      O => N99_0
    );
  Sh97_SW1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X64Y67"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh97_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh97_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh97_SW1_ADR3,
      ADR3 => VCC,
      O => N99
    );
  cpu_main_alu_datum_r_23_mux000078_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => N175,
      O => N175_0
    );
  datum_r_23_mux000078_SW0 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X33Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000078_SW0_ADR1,
      ADR1 => datum_r_22_or0000_0,
      ADR2 => datum_r_24_sub0000_23_Q,
      ADR3 => VCC,
      O => N175
    );
  cpu_main_alu_Sh98_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh98_18750,
      O => Sh98_0
    );
  cpu_main_alu_Sh98_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => N96,
      O => N96_0
    );
  Sh98_SW1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X47Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh98_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh98_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh98_SW1_ADR4,
      O => N96
    );
  cpu_main_alu_datum_r_24_mux0000244_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux0000244_18774,
      O => datum_r_24_mux0000244_0
    );
  cpu_main_alu_datum_r_24_mux0000244_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux0000213_18767,
      O => datum_r_24_mux0000213_0
    );
  datum_r_24_mux0000213 : X_LUT4
    generic map(
      INIT => X"C4C0",
      LOC => "SLICE_X36Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000213_ADR1,
      ADR1 => datum_r_24_mux0000209_0,
      ADR2 => datum_r_24_mux0000189_0,
      ADR3 => datum_r_24_mux0000155_0,
      O => datum_r_24_mux0000213_18767
    );
  cpu_main_alu_datum_r_24_mux0000189_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux0000189_18798,
      O => datum_r_24_mux0000189_0
    );
  cpu_main_alu_datum_r_24_mux0000189_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux0000172_18791,
      O => datum_r_24_mux0000172_0
    );
  datum_r_24_mux0000172 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X40Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000172_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000172_ADR3,
      ADR3 => VCC,
      O => datum_r_24_mux0000172_18791
    );
  cpu_main_alu_datum_r_13_mux0000219_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_13_mux0000219_18822,
      O => datum_r_13_mux0000219_0
    );
  cpu_main_alu_datum_r_13_mux0000219_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => N29,
      O => N29_0
    );
  datum_r_22_cmp_eq001111 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X47Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR4,
      O => N29
    );
  cpu_main_alu_Sh99_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh99_18846,
      O => Sh99_0
    );
  cpu_main_alu_Sh99_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => N93,
      O => N93_0
    );
  Sh99_SW1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X45Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh99_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh99_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh99_SW1_ADR3,
      ADR3 => VCC,
      O => N93
    );
  cpu_main_alu_N163_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y60",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_16_mux0000179_18863,
      O => datum_r_16_mux0000179_0
    );
  datum_r_16_mux0000179 : X_LUT4
    generic map(
      INIT => X"F0FE",
      LOC => "SLICE_X50Y60"
    )
    port map (
      ADR0 => datum_r_16_mux0000148_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000179_ADR2,
      ADR2 => datum_r_16_mux0000119_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000179_ADR4,
      O => datum_r_16_mux0000179_18863
    );
  cpu_main_alu_datum_r_3_mux000021_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux000021_18894,
      O => datum_r_3_mux000021_0
    );
  cpu_main_alu_datum_r_3_mux000021_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0006,
      O => datum_r_14_cmp_eq0006_0
    );
  datum_r_22_cmp_eq000611 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X37Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000611_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000611_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000611_ADR4,
      O => datum_r_14_cmp_eq0006
    );
  cpu_AluRes_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_17_F,
      O => output(17)
    );
  cpu_AluRes_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_17_mux0000228_18911,
      O => datum_r_17_mux0000228_0
    );
  datum_r_17_mux0000228 : X_LUT4
    generic map(
      INIT => X"AAEA",
      LOC => "SLICE_X44Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR4,
      O => datum_r_17_mux0000228_18911
    );
  cpu_AluRes_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_7_F,
      O => output(7)
    );
  cpu_AluRes_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => N233,
      O => N233_0
    );
  datum_r_7_mux0000249_SW0 : X_LUT4
    generic map(
      INIT => X"AAAE",
      LOC => "SLICE_X51Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR4,
      O => N233
    );
  cpu_main_alu_N153_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux0000263_18959,
      O => datum_r_25_mux0000263_0
    );
  datum_r_25_mux0000263 : X_LUT4
    generic map(
      INIT => X"3120",
      LOC => "SLICE_X44Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000263_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000263_ADR2,
      ADR2 => Sh113,
      ADR3 => datum_r_25_mux0000216,
      O => datum_r_25_mux0000263_18959
    );
  cpu_main_alu_N197_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => N197,
      O => N197_0
    );
  datum_r_9_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR4,
      O => datum_r_9_mux00003_18982
    );
  cpu_AluRes_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_18_F,
      O => output(18)
    );
  cpu_AluRes_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_18_mux0000227_19007,
      O => datum_r_18_mux0000227_0
    );
  datum_r_18_mux0000227 : X_LUT4
    generic map(
      INIT => X"DCCC",
      LOC => "SLICE_X36Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR4,
      O => datum_r_18_mux0000227_19007
    );
  cpu_main_alu_N213_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => N213,
      O => N213_0
    );
  cpu_main_alu_N213_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_20_mux00003_19030,
      O => datum_r_20_mux00003_0
    );
  datum_r_20_mux00003 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y43"
    )
    port map (
      ADR0 => N76_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux00003_ADR3,
      ADR3 => N75,
      O => datum_r_20_mux00003_19030
    );
  cpu_main_alu_N189_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => N189,
      O => N189_0
    );
  cpu_main_alu_N189_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_12_mux00003_19054,
      O => datum_r_12_mux00003_0
    );
  datum_r_12_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR4,
      O => datum_r_12_mux00003_19054
    );
  cpu_main_alu_datum_r_24_mux00009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_24_mux00009_19086,
      O => datum_r_24_mux00009_0
    );
  cpu_main_alu_datum_r_24_mux00009_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => N77,
      O => N77_0
    );
  datum_r_22_mux00002 : X_LUT4
    generic map(
      INIT => X"5540",
      LOC => "SLICE_X31Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_ADR2,
      ADR2 => N237_0,
      ADR3 => datum_r_14_cmp_eq0005_0,
      O => N77
    );
  cpu_main_alu_datum_r_16_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_16_mux00003_19110,
      O => datum_r_16_mux00003_0
    );
  cpu_main_alu_datum_r_16_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => N205,
      O => N205_0
    );
  datum_r_16_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"6868",
      LOC => "SLICE_X43Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_SW0_ADR2,
      ADR2 => in_a(16),
      ADR3 => VCC,
      O => N205
    );
  cpu_AluRes_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_19_F,
      O => output(19)
    );
  cpu_AluRes_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_19_mux0000227_19127,
      O => datum_r_19_mux0000227_0
    );
  datum_r_19_mux0000227 : X_LUT4
    generic map(
      INIT => X"DCCC",
      LOC => "SLICE_X37Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR4,
      O => datum_r_19_mux0000227_19127
    );
  cpu_AluRes_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_28_F,
      O => output(28)
    );
  cpu_AluRes_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => N15,
      O => N15_0
    );
  type_r_1_SW0 : X_LUT4
    generic map(
      INIT => X"0777",
      LOC => "SLICE_X34Y28"
    )
    port map (
      ADR0 => datum_r_14_cmp_eq0009_0,
      ADR1 => in_b(28),
      ADR2 => type_r_or0000_0,
      ADR3 => in_a(28),
      O => N15
    );
  cpu_main_alu_datum_r_1_mux0000199_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 694 ps
    )
    port map (
      I => N33,
      O => N33_0
    );
  datum_r_0_mux0000111 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y58"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000111_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000111_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000111_ADR3,
      ADR3 => VCC,
      O => N33
    );
  cpu_main_alu_datum_r_1_mux000093_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux000093_19206,
      O => datum_r_1_mux000093_0
    );
  cpu_main_alu_datum_r_1_mux000093_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => N37,
      O => N37_0
    );
  datum_r_0_mux0000121 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X51Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000121_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000121_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000121_ADR3,
      ADR3 => VCC,
      O => N37
    );
  cpu_main_alu_datum_r_2_mux000038_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux000038_19230,
      O => datum_r_2_mux000038_0
    );
  cpu_main_alu_datum_r_2_mux000038_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => N76,
      O => N76_0
    );
  datum_r_0_mux0000131 : X_LUT4
    generic map(
      INIT => X"F0F2",
      LOC => "SLICE_X33Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_ADR1,
      ADR1 => N5_0,
      ADR2 => datum_r_14_cmp_eq0005_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_ADR4,
      O => N76
    );
  cpu_AluRes_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_0_F,
      O => output(0)
    );
  cpu_AluRes_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000213_19246,
      O => datum_r_0_mux0000213_0
    );
  datum_r_0_mux0000213 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X50Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR4,
      O => datum_r_0_mux0000213_19246
    );
  cpu_main_alu_datum_r_0_mux0000165_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000165_19278,
      O => datum_r_0_mux0000165_0
    );
  cpu_main_alu_datum_r_0_mux0000165_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000119_19271,
      O => datum_r_0_mux0000119_0
    );
  datum_r_0_mux0000119 : X_LUT4
    generic map(
      INIT => X"6060",
      LOC => "SLICE_X33Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000119_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000119_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000119_ADR3,
      ADR3 => VCC,
      O => datum_r_0_mux0000119_19271
    );
  cpu_main_alu_datum_r_0_mux0000142_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000142_19302,
      O => datum_r_0_mux0000142_0
    );
  cpu_main_alu_datum_r_0_mux0000142_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000136_19294,
      O => datum_r_0_mux0000136_0
    );
  datum_r_0_mux0000136 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR4,
      O => datum_r_0_mux0000136_19294
    );
  cpu_main_alu_datum_r_2_mux0000198_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux0000198_19326,
      O => datum_r_2_mux0000198_0
    );
  cpu_main_alu_datum_r_2_mux0000198_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000304_19319,
      O => datum_r_0_mux0000304_0
    );
  datum_r_0_mux0000304 : X_LUT4
    generic map(
      INIT => X"C0A0",
      LOC => "SLICE_X50Y57"
    )
    port map (
      ADR0 => datum_r_0_mux0000265,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000304_ADR2,
      ADR2 => N33_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000304_ADR4,
      O => datum_r_0_mux0000304_19319
    );
  cpu_main_alu_datum_r_2_mux0000128_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux0000128_19350,
      O => datum_r_2_mux0000128_0
    );
  datum_r_0_mux0000238 : X_LUT4
    generic map(
      INIT => X"A820",
      LOC => "SLICE_X65Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR4,
      O => datum_r_0_mux0000238_19343
    );
  datum_r_0_mux0000198 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X51Y56"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000198_ADR1,
      ADR1 => Sh78_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000198_ADR3,
      ADR3 => N37_0,
      O => datum_r_0_mux0000198_19367
    );
  cpu_AluRes_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_29_F,
      O => output(29)
    );
  cpu_AluRes_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => N13,
      O => N13_0
    );
  type_r_2_SW0 : X_LUT4
    generic map(
      INIT => X"0777",
      LOC => "SLICE_X36Y29"
    )
    port map (
      ADR0 => in_b(29),
      ADR1 => datum_r_14_cmp_eq0009_0,
      ADR2 => in_a(29),
      ADR3 => NlwBufferSignal_cpu_main_alu_type_r_2_SW0_ADR4,
      O => N13
    );
  cpu_AluRes_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_1_F,
      O => output(1)
    );
  cpu_AluRes_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux0000108_19414,
      O => datum_r_1_mux0000108_0
    );
  datum_r_1_mux0000108 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X51Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000108_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000108_ADR2,
      ADR2 => datum_r_1_mux000093_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000108_ADR4,
      O => datum_r_1_mux0000108_19414
    );
  cpu_main_alu_datum_r_3_mux0000128_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux0000128_19446,
      O => datum_r_3_mux0000128_0
    );
  cpu_main_alu_datum_r_3_mux0000128_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux0000133_19439,
      O => datum_r_1_mux0000133_0
    );
  datum_r_1_mux0000133 : X_LUT4
    generic map(
      INIT => X"B080",
      LOC => "SLICE_X67Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR4,
      O => datum_r_1_mux0000133_19439
    );
  cpu_main_alu_datum_r_0_cmp_eq0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_cmp_eq0003,
      O => datum_r_0_cmp_eq0003_0
    );
  cpu_main_alu_datum_r_0_cmp_eq0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => N87,
      O => N87_0
    );
  datum_r_0_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq000011_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq000011_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq000011_ADR4,
      O => N87
    );
  cpu_main_alu_datum_r_3_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_cmp_eq0000,
      O => datum_r_0_cmp_eq0000_0
    );
  datum_r_0_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X32Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N87_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00001_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00001_ADR4,
      O => datum_r_0_cmp_eq0000
    );
  cpu_AluRes_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_30_F,
      O => output(30)
    );
  cpu_AluRes_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => N111,
      O => N111_0
    );
  type_r_3_SW0 : X_LUT4
    generic map(
      INIT => X"153F",
      LOC => "SLICE_X32Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_type_r_3_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_type_r_3_SW0_ADR2,
      ADR2 => type_r_or0000_0,
      ADR3 => datum_r_14_cmp_eq0009_0,
      O => N111
    );
  cpu_main_alu_datum_r_0_mux000057_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux000057_19542,
      O => datum_r_0_mux000057_0
    );
  cpu_main_alu_datum_r_0_mux000057_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_cmp_eq0002,
      O => datum_r_0_cmp_eq0002_0
    );
  datum_r_0_cmp_eq00021 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X28Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00021_ADR1,
      ADR1 => N28_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00021_ADR3,
      ADR3 => VCC,
      O => datum_r_0_cmp_eq0002
    );
  cpu_AluRes_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_2_F,
      O => output(2)
    );
  cpu_AluRes_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux0000108_19558,
      O => datum_r_2_mux0000108_0
    );
  datum_r_2_mux0000108 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X50Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR4,
      O => datum_r_2_mux0000108_19558
    );
  cpu_AluRes_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_31_F,
      O => output(31)
    );
  cpu_AluRes_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => N9,
      O => N9_0
    );
  type_r_4_SW0 : X_LUT4
    generic map(
      INIT => X"153F",
      LOC => "SLICE_X35Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_type_r_4_SW0_ADR1,
      ADR1 => type_r_or0000_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_type_r_4_SW0_ADR3,
      ADR3 => in_b(31),
      O => N9
    );
  cpu_AluRes_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluRes_3_F,
      O => output(3)
    );
  cpu_AluRes_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux0000108_19606,
      O => datum_r_3_mux0000108_0
    );
  datum_r_3_mux0000108 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X50Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR4,
      O => datum_r_3_mux0000108_19606
    );
  cpu_main_alu_datum_r_4_mux0000105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000105_19638,
      O => datum_r_4_mux0000105_0
    );
  cpu_main_alu_datum_r_4_mux0000105_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000100_19631,
      O => datum_r_4_mux0000100_0
    );
  datum_r_4_mux0000100 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X32Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR4,
      O => datum_r_4_mux0000100_19631
    );
  cpu_main_alu_datum_r_24_sub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_0_XORF_19675,
      O => datum_r_24_sub0000_0_Q
    );
  cpu_main_alu_datum_r_24_sub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y33"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_0_CYINIT_19674,
      I1 => Msub_datum_r_24_sub0000_lut(0),
      O => cpu_main_alu_datum_r_24_sub0000_0_XORF_19675
    );
  cpu_main_alu_datum_r_24_sub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y33"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_0_CY0F_19673,
      IB => cpu_main_alu_datum_r_24_sub0000_0_CYINIT_19674,
      SEL => cpu_main_alu_datum_r_24_sub0000_0_CYSELF_19665,
      O => Msub_datum_r_24_sub0000_cy_0_Q
    );
  cpu_main_alu_datum_r_24_sub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_main_alu_datum_r_24_sub0000_0_CYINIT_19674
    );
  cpu_main_alu_datum_r_24_sub0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => cpu_main_alu_datum_r_24_sub0000_0_CY0F_19673
    );
  cpu_main_alu_datum_r_24_sub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(0),
      O => cpu_main_alu_datum_r_24_sub0000_0_CYSELF_19665
    );
  cpu_main_alu_datum_r_24_sub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y33"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_0_Q,
      I1 => Msub_datum_r_24_sub0000_lut(1),
      O => cpu_main_alu_datum_r_24_sub0000_0_XORG_19661
    );
  cpu_main_alu_datum_r_24_sub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_0_CYMUXG_19660,
      O => Msub_datum_r_24_sub0000_cy_1_Q
    );
  cpu_main_alu_datum_r_24_sub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X36Y33"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_0_CY0G_19658,
      IB => Msub_datum_r_24_sub0000_cy_0_Q,
      SEL => cpu_main_alu_datum_r_24_sub0000_0_CYSELG_19650,
      O => cpu_main_alu_datum_r_24_sub0000_0_CYMUXG_19660
    );
  cpu_main_alu_datum_r_24_sub0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => cpu_main_alu_datum_r_24_sub0000_0_CY0G_19658
    );
  cpu_main_alu_datum_r_24_sub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(1),
      O => cpu_main_alu_datum_r_24_sub0000_0_CYSELG_19650
    );
  Msub_datum_r_24_sub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X36Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_1_ADR4,
      O => Msub_datum_r_24_sub0000_lut(1)
    );
  cpu_main_alu_datum_r_24_sub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y34"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_2_CYINIT_19713,
      I1 => Msub_datum_r_24_sub0000_lut(2),
      O => cpu_main_alu_datum_r_24_sub0000_2_XORF_19714
    );
  cpu_main_alu_datum_r_24_sub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y34"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_2_CY0F_19712,
      IB => cpu_main_alu_datum_r_24_sub0000_2_CYINIT_19713,
      SEL => cpu_main_alu_datum_r_24_sub0000_2_CYSELF_19700,
      O => Msub_datum_r_24_sub0000_cy_2_Q
    );
  cpu_main_alu_datum_r_24_sub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y34"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_2_CY0F_19712,
      IB => cpu_main_alu_datum_r_24_sub0000_2_CY0F_19712,
      SEL => cpu_main_alu_datum_r_24_sub0000_2_CYSELF_19700,
      O => cpu_main_alu_datum_r_24_sub0000_2_CYMUXF2_19695
    );
  cpu_main_alu_datum_r_24_sub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_1_Q,
      O => cpu_main_alu_datum_r_24_sub0000_2_CYINIT_19713
    );
  cpu_main_alu_datum_r_24_sub0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => cpu_main_alu_datum_r_24_sub0000_2_CY0F_19712
    );
  cpu_main_alu_datum_r_24_sub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(2),
      O => cpu_main_alu_datum_r_24_sub0000_2_CYSELF_19700
    );
  cpu_main_alu_datum_r_24_sub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y34"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_2_Q,
      I1 => Msub_datum_r_24_sub0000_lut(3),
      O => cpu_main_alu_datum_r_24_sub0000_2_XORG_19702
    );
  cpu_main_alu_datum_r_24_sub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_2_CYMUXFAST_19699,
      O => Msub_datum_r_24_sub0000_cy_3_Q
    );
  cpu_main_alu_datum_r_24_sub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_1_Q,
      O => cpu_main_alu_datum_r_24_sub0000_2_FASTCARRY_19697
    );
  cpu_main_alu_datum_r_24_sub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y34"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_2_CYSELG_19686,
      I1 => cpu_main_alu_datum_r_24_sub0000_2_CYSELF_19700,
      O => cpu_main_alu_datum_r_24_sub0000_2_CYAND_19698
    );
  cpu_main_alu_datum_r_24_sub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y34"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_2_CYMUXG2_19696,
      IB => cpu_main_alu_datum_r_24_sub0000_2_FASTCARRY_19697,
      SEL => cpu_main_alu_datum_r_24_sub0000_2_CYAND_19698,
      O => cpu_main_alu_datum_r_24_sub0000_2_CYMUXFAST_19699
    );
  cpu_main_alu_datum_r_24_sub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y34"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_2_CY0G_19694,
      IB => cpu_main_alu_datum_r_24_sub0000_2_CYMUXF2_19695,
      SEL => cpu_main_alu_datum_r_24_sub0000_2_CYSELG_19686,
      O => cpu_main_alu_datum_r_24_sub0000_2_CYMUXG2_19696
    );
  cpu_main_alu_datum_r_24_sub0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => cpu_main_alu_datum_r_24_sub0000_2_CY0G_19694
    );
  cpu_main_alu_datum_r_24_sub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(3),
      O => cpu_main_alu_datum_r_24_sub0000_2_CYSELG_19686
    );
  Msub_datum_r_24_sub0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X36Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_3_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_3_ADR4,
      O => Msub_datum_r_24_sub0000_lut(3)
    );
  cpu_main_alu_datum_r_24_sub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_4_XORF_19753,
      O => datum_r_24_sub0000_4_Q
    );
  cpu_main_alu_datum_r_24_sub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y35"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_4_CYINIT_19752,
      I1 => Msub_datum_r_24_sub0000_lut(4),
      O => cpu_main_alu_datum_r_24_sub0000_4_XORF_19753
    );
  cpu_main_alu_datum_r_24_sub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_4_CY0F_19751,
      IB => cpu_main_alu_datum_r_24_sub0000_4_CYINIT_19752,
      SEL => cpu_main_alu_datum_r_24_sub0000_4_CYSELF_19739,
      O => Msub_datum_r_24_sub0000_cy_4_Q
    );
  cpu_main_alu_datum_r_24_sub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_4_CY0F_19751,
      IB => cpu_main_alu_datum_r_24_sub0000_4_CY0F_19751,
      SEL => cpu_main_alu_datum_r_24_sub0000_4_CYSELF_19739,
      O => cpu_main_alu_datum_r_24_sub0000_4_CYMUXF2_19734
    );
  cpu_main_alu_datum_r_24_sub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_3_Q,
      O => cpu_main_alu_datum_r_24_sub0000_4_CYINIT_19752
    );
  cpu_main_alu_datum_r_24_sub0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => cpu_main_alu_datum_r_24_sub0000_4_CY0F_19751
    );
  cpu_main_alu_datum_r_24_sub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(4),
      O => cpu_main_alu_datum_r_24_sub0000_4_CYSELF_19739
    );
  cpu_main_alu_datum_r_24_sub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y35"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_4_Q,
      I1 => Msub_datum_r_24_sub0000_lut(5),
      O => cpu_main_alu_datum_r_24_sub0000_4_XORG_19741
    );
  cpu_main_alu_datum_r_24_sub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_4_CYMUXFAST_19738,
      O => Msub_datum_r_24_sub0000_cy_5_Q
    );
  cpu_main_alu_datum_r_24_sub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_3_Q,
      O => cpu_main_alu_datum_r_24_sub0000_4_FASTCARRY_19736
    );
  cpu_main_alu_datum_r_24_sub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y35"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_4_CYSELG_19725,
      I1 => cpu_main_alu_datum_r_24_sub0000_4_CYSELF_19739,
      O => cpu_main_alu_datum_r_24_sub0000_4_CYAND_19737
    );
  cpu_main_alu_datum_r_24_sub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_4_CYMUXG2_19735,
      IB => cpu_main_alu_datum_r_24_sub0000_4_FASTCARRY_19736,
      SEL => cpu_main_alu_datum_r_24_sub0000_4_CYAND_19737,
      O => cpu_main_alu_datum_r_24_sub0000_4_CYMUXFAST_19738
    );
  cpu_main_alu_datum_r_24_sub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_4_CY0G_19733,
      IB => cpu_main_alu_datum_r_24_sub0000_4_CYMUXF2_19734,
      SEL => cpu_main_alu_datum_r_24_sub0000_4_CYSELG_19725,
      O => cpu_main_alu_datum_r_24_sub0000_4_CYMUXG2_19735
    );
  cpu_main_alu_datum_r_24_sub0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => cpu_main_alu_datum_r_24_sub0000_4_CY0G_19733
    );
  cpu_main_alu_datum_r_24_sub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(5),
      O => cpu_main_alu_datum_r_24_sub0000_4_CYSELG_19725
    );
  Msub_datum_r_24_sub0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X36Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_5_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_5_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(5)
    );
  cpu_main_alu_datum_r_24_sub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_6_XORF_19792,
      O => datum_r_24_sub0000_6_Q
    );
  cpu_main_alu_datum_r_24_sub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y36"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_6_CYINIT_19791,
      I1 => Msub_datum_r_24_sub0000_lut(6),
      O => cpu_main_alu_datum_r_24_sub0000_6_XORF_19792
    );
  cpu_main_alu_datum_r_24_sub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_6_CY0F_19790,
      IB => cpu_main_alu_datum_r_24_sub0000_6_CYINIT_19791,
      SEL => cpu_main_alu_datum_r_24_sub0000_6_CYSELF_19778,
      O => Msub_datum_r_24_sub0000_cy_6_Q
    );
  cpu_main_alu_datum_r_24_sub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_6_CY0F_19790,
      IB => cpu_main_alu_datum_r_24_sub0000_6_CY0F_19790,
      SEL => cpu_main_alu_datum_r_24_sub0000_6_CYSELF_19778,
      O => cpu_main_alu_datum_r_24_sub0000_6_CYMUXF2_19773
    );
  cpu_main_alu_datum_r_24_sub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_5_Q,
      O => cpu_main_alu_datum_r_24_sub0000_6_CYINIT_19791
    );
  cpu_main_alu_datum_r_24_sub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => cpu_main_alu_datum_r_24_sub0000_6_CY0F_19790
    );
  cpu_main_alu_datum_r_24_sub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(6),
      O => cpu_main_alu_datum_r_24_sub0000_6_CYSELF_19778
    );
  cpu_main_alu_datum_r_24_sub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_6_XORG_19780,
      O => datum_r_24_sub0000_7_Q
    );
  cpu_main_alu_datum_r_24_sub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y36"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_6_Q,
      I1 => Msub_datum_r_24_sub0000_lut(7),
      O => cpu_main_alu_datum_r_24_sub0000_6_XORG_19780
    );
  cpu_main_alu_datum_r_24_sub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_6_CYMUXFAST_19777,
      O => Msub_datum_r_24_sub0000_cy_7_Q
    );
  cpu_main_alu_datum_r_24_sub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_5_Q,
      O => cpu_main_alu_datum_r_24_sub0000_6_FASTCARRY_19775
    );
  cpu_main_alu_datum_r_24_sub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y36"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_6_CYSELG_19764,
      I1 => cpu_main_alu_datum_r_24_sub0000_6_CYSELF_19778,
      O => cpu_main_alu_datum_r_24_sub0000_6_CYAND_19776
    );
  cpu_main_alu_datum_r_24_sub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_6_CYMUXG2_19774,
      IB => cpu_main_alu_datum_r_24_sub0000_6_FASTCARRY_19775,
      SEL => cpu_main_alu_datum_r_24_sub0000_6_CYAND_19776,
      O => cpu_main_alu_datum_r_24_sub0000_6_CYMUXFAST_19777
    );
  cpu_main_alu_datum_r_24_sub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_6_CY0G_19772,
      IB => cpu_main_alu_datum_r_24_sub0000_6_CYMUXF2_19773,
      SEL => cpu_main_alu_datum_r_24_sub0000_6_CYSELG_19764,
      O => cpu_main_alu_datum_r_24_sub0000_6_CYMUXG2_19774
    );
  cpu_main_alu_datum_r_24_sub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => cpu_main_alu_datum_r_24_sub0000_6_CY0G_19772
    );
  cpu_main_alu_datum_r_24_sub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(7),
      O => cpu_main_alu_datum_r_24_sub0000_6_CYSELG_19764
    );
  Msub_datum_r_24_sub0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X36Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_7_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_7_ADR3,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(7)
    );
  cpu_main_alu_datum_r_24_sub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y37"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_8_CYINIT_19830,
      I1 => Msub_datum_r_24_sub0000_lut(8),
      O => cpu_main_alu_datum_r_24_sub0000_8_XORF_19831
    );
  cpu_main_alu_datum_r_24_sub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_8_CY0F_19829,
      IB => cpu_main_alu_datum_r_24_sub0000_8_CYINIT_19830,
      SEL => cpu_main_alu_datum_r_24_sub0000_8_CYSELF_19817,
      O => Msub_datum_r_24_sub0000_cy_8_Q
    );
  cpu_main_alu_datum_r_24_sub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_8_CY0F_19829,
      IB => cpu_main_alu_datum_r_24_sub0000_8_CY0F_19829,
      SEL => cpu_main_alu_datum_r_24_sub0000_8_CYSELF_19817,
      O => cpu_main_alu_datum_r_24_sub0000_8_CYMUXF2_19812
    );
  cpu_main_alu_datum_r_24_sub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_7_Q,
      O => cpu_main_alu_datum_r_24_sub0000_8_CYINIT_19830
    );
  cpu_main_alu_datum_r_24_sub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => cpu_main_alu_datum_r_24_sub0000_8_CY0F_19829
    );
  cpu_main_alu_datum_r_24_sub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(8),
      O => cpu_main_alu_datum_r_24_sub0000_8_CYSELF_19817
    );
  cpu_main_alu_datum_r_24_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_8_XORG_19819,
      O => datum_r_24_sub0000_9_Q
    );
  cpu_main_alu_datum_r_24_sub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y37"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_8_Q,
      I1 => Msub_datum_r_24_sub0000_lut(9),
      O => cpu_main_alu_datum_r_24_sub0000_8_XORG_19819
    );
  cpu_main_alu_datum_r_24_sub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_8_CYMUXFAST_19816,
      O => Msub_datum_r_24_sub0000_cy_9_Q
    );
  cpu_main_alu_datum_r_24_sub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_7_Q,
      O => cpu_main_alu_datum_r_24_sub0000_8_FASTCARRY_19814
    );
  cpu_main_alu_datum_r_24_sub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y37"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_8_CYSELG_19803,
      I1 => cpu_main_alu_datum_r_24_sub0000_8_CYSELF_19817,
      O => cpu_main_alu_datum_r_24_sub0000_8_CYAND_19815
    );
  cpu_main_alu_datum_r_24_sub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_8_CYMUXG2_19813,
      IB => cpu_main_alu_datum_r_24_sub0000_8_FASTCARRY_19814,
      SEL => cpu_main_alu_datum_r_24_sub0000_8_CYAND_19815,
      O => cpu_main_alu_datum_r_24_sub0000_8_CYMUXFAST_19816
    );
  cpu_main_alu_datum_r_24_sub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_8_CY0G_19811,
      IB => cpu_main_alu_datum_r_24_sub0000_8_CYMUXF2_19812,
      SEL => cpu_main_alu_datum_r_24_sub0000_8_CYSELG_19803,
      O => cpu_main_alu_datum_r_24_sub0000_8_CYMUXG2_19813
    );
  cpu_main_alu_datum_r_24_sub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => cpu_main_alu_datum_r_24_sub0000_8_CY0G_19811
    );
  cpu_main_alu_datum_r_24_sub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(9),
      O => cpu_main_alu_datum_r_24_sub0000_8_CYSELG_19803
    );
  Msub_datum_r_24_sub0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X36Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_9_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_9_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(9)
    );
  cpu_main_alu_datum_r_24_sub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_10_XORF_19870,
      O => datum_r_24_sub0000_10_Q
    );
  cpu_main_alu_datum_r_24_sub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y38"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_10_CYINIT_19869,
      I1 => Msub_datum_r_24_sub0000_lut(10),
      O => cpu_main_alu_datum_r_24_sub0000_10_XORF_19870
    );
  cpu_main_alu_datum_r_24_sub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_10_CY0F_19868,
      IB => cpu_main_alu_datum_r_24_sub0000_10_CYINIT_19869,
      SEL => cpu_main_alu_datum_r_24_sub0000_10_CYSELF_19856,
      O => Msub_datum_r_24_sub0000_cy_10_Q
    );
  cpu_main_alu_datum_r_24_sub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_10_CY0F_19868,
      IB => cpu_main_alu_datum_r_24_sub0000_10_CY0F_19868,
      SEL => cpu_main_alu_datum_r_24_sub0000_10_CYSELF_19856,
      O => cpu_main_alu_datum_r_24_sub0000_10_CYMUXF2_19851
    );
  cpu_main_alu_datum_r_24_sub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_9_Q,
      O => cpu_main_alu_datum_r_24_sub0000_10_CYINIT_19869
    );
  cpu_main_alu_datum_r_24_sub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => cpu_main_alu_datum_r_24_sub0000_10_CY0F_19868
    );
  cpu_main_alu_datum_r_24_sub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(10),
      O => cpu_main_alu_datum_r_24_sub0000_10_CYSELF_19856
    );
  cpu_main_alu_datum_r_24_sub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_10_XORG_19858,
      O => datum_r_24_sub0000_11_Q
    );
  cpu_main_alu_datum_r_24_sub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y38"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_10_Q,
      I1 => Msub_datum_r_24_sub0000_lut(11),
      O => cpu_main_alu_datum_r_24_sub0000_10_XORG_19858
    );
  cpu_main_alu_datum_r_24_sub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_10_CYMUXFAST_19855,
      O => Msub_datum_r_24_sub0000_cy_11_Q
    );
  cpu_main_alu_datum_r_24_sub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_9_Q,
      O => cpu_main_alu_datum_r_24_sub0000_10_FASTCARRY_19853
    );
  cpu_main_alu_datum_r_24_sub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y38"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_10_CYSELG_19842,
      I1 => cpu_main_alu_datum_r_24_sub0000_10_CYSELF_19856,
      O => cpu_main_alu_datum_r_24_sub0000_10_CYAND_19854
    );
  cpu_main_alu_datum_r_24_sub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_10_CYMUXG2_19852,
      IB => cpu_main_alu_datum_r_24_sub0000_10_FASTCARRY_19853,
      SEL => cpu_main_alu_datum_r_24_sub0000_10_CYAND_19854,
      O => cpu_main_alu_datum_r_24_sub0000_10_CYMUXFAST_19855
    );
  cpu_main_alu_datum_r_24_sub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_10_CY0G_19850,
      IB => cpu_main_alu_datum_r_24_sub0000_10_CYMUXF2_19851,
      SEL => cpu_main_alu_datum_r_24_sub0000_10_CYSELG_19842,
      O => cpu_main_alu_datum_r_24_sub0000_10_CYMUXG2_19852
    );
  cpu_main_alu_datum_r_24_sub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => cpu_main_alu_datum_r_24_sub0000_10_CY0G_19850
    );
  cpu_main_alu_datum_r_24_sub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(11),
      O => cpu_main_alu_datum_r_24_sub0000_10_CYSELG_19842
    );
  Msub_datum_r_24_sub0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X36Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_11_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(11)
    );
  cpu_main_alu_datum_r_24_sub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y39"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_12_CYINIT_19908,
      I1 => Msub_datum_r_24_sub0000_lut(12),
      O => cpu_main_alu_datum_r_24_sub0000_12_XORF_19909
    );
  cpu_main_alu_datum_r_24_sub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_12_CY0F_19907,
      IB => cpu_main_alu_datum_r_24_sub0000_12_CYINIT_19908,
      SEL => cpu_main_alu_datum_r_24_sub0000_12_CYSELF_19895,
      O => Msub_datum_r_24_sub0000_cy_12_Q
    );
  cpu_main_alu_datum_r_24_sub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_12_CY0F_19907,
      IB => cpu_main_alu_datum_r_24_sub0000_12_CY0F_19907,
      SEL => cpu_main_alu_datum_r_24_sub0000_12_CYSELF_19895,
      O => cpu_main_alu_datum_r_24_sub0000_12_CYMUXF2_19890
    );
  cpu_main_alu_datum_r_24_sub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_11_Q,
      O => cpu_main_alu_datum_r_24_sub0000_12_CYINIT_19908
    );
  cpu_main_alu_datum_r_24_sub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => cpu_main_alu_datum_r_24_sub0000_12_CY0F_19907
    );
  cpu_main_alu_datum_r_24_sub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(12),
      O => cpu_main_alu_datum_r_24_sub0000_12_CYSELF_19895
    );
  cpu_main_alu_datum_r_24_sub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_12_XORG_19897,
      O => datum_r_24_sub0000_13_Q
    );
  cpu_main_alu_datum_r_24_sub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y39"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_12_Q,
      I1 => Msub_datum_r_24_sub0000_lut(13),
      O => cpu_main_alu_datum_r_24_sub0000_12_XORG_19897
    );
  cpu_main_alu_datum_r_24_sub0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_12_CYMUXFAST_19894,
      O => Msub_datum_r_24_sub0000_cy_13_Q
    );
  cpu_main_alu_datum_r_24_sub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_11_Q,
      O => cpu_main_alu_datum_r_24_sub0000_12_FASTCARRY_19892
    );
  cpu_main_alu_datum_r_24_sub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y39"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_12_CYSELG_19881,
      I1 => cpu_main_alu_datum_r_24_sub0000_12_CYSELF_19895,
      O => cpu_main_alu_datum_r_24_sub0000_12_CYAND_19893
    );
  cpu_main_alu_datum_r_24_sub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_12_CYMUXG2_19891,
      IB => cpu_main_alu_datum_r_24_sub0000_12_FASTCARRY_19892,
      SEL => cpu_main_alu_datum_r_24_sub0000_12_CYAND_19893,
      O => cpu_main_alu_datum_r_24_sub0000_12_CYMUXFAST_19894
    );
  cpu_main_alu_datum_r_24_sub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_12_CY0G_19889,
      IB => cpu_main_alu_datum_r_24_sub0000_12_CYMUXF2_19890,
      SEL => cpu_main_alu_datum_r_24_sub0000_12_CYSELG_19881,
      O => cpu_main_alu_datum_r_24_sub0000_12_CYMUXG2_19891
    );
  cpu_main_alu_datum_r_24_sub0000_12_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => cpu_main_alu_datum_r_24_sub0000_12_CY0G_19889
    );
  cpu_main_alu_datum_r_24_sub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(13),
      O => cpu_main_alu_datum_r_24_sub0000_12_CYSELG_19881
    );
  Msub_datum_r_24_sub0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X36Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_13_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_13_ADR4,
      O => Msub_datum_r_24_sub0000_lut(13)
    );
  cpu_main_alu_datum_r_24_sub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y40"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_14_CYINIT_19947,
      I1 => Msub_datum_r_24_sub0000_lut(14),
      O => cpu_main_alu_datum_r_24_sub0000_14_XORF_19948
    );
  cpu_main_alu_datum_r_24_sub0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y40"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_14_CY0F_19946,
      IB => cpu_main_alu_datum_r_24_sub0000_14_CYINIT_19947,
      SEL => cpu_main_alu_datum_r_24_sub0000_14_CYSELF_19934,
      O => Msub_datum_r_24_sub0000_cy_14_Q
    );
  cpu_main_alu_datum_r_24_sub0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y40"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_14_CY0F_19946,
      IB => cpu_main_alu_datum_r_24_sub0000_14_CY0F_19946,
      SEL => cpu_main_alu_datum_r_24_sub0000_14_CYSELF_19934,
      O => cpu_main_alu_datum_r_24_sub0000_14_CYMUXF2_19929
    );
  cpu_main_alu_datum_r_24_sub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_13_Q,
      O => cpu_main_alu_datum_r_24_sub0000_14_CYINIT_19947
    );
  cpu_main_alu_datum_r_24_sub0000_14_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => cpu_main_alu_datum_r_24_sub0000_14_CY0F_19946
    );
  cpu_main_alu_datum_r_24_sub0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(14),
      O => cpu_main_alu_datum_r_24_sub0000_14_CYSELF_19934
    );
  cpu_main_alu_datum_r_24_sub0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y40"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_14_Q,
      I1 => Msub_datum_r_24_sub0000_lut(15),
      O => cpu_main_alu_datum_r_24_sub0000_14_XORG_19936
    );
  cpu_main_alu_datum_r_24_sub0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_14_CYMUXFAST_19933,
      O => Msub_datum_r_24_sub0000_cy_15_Q
    );
  cpu_main_alu_datum_r_24_sub0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_13_Q,
      O => cpu_main_alu_datum_r_24_sub0000_14_FASTCARRY_19931
    );
  cpu_main_alu_datum_r_24_sub0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y40"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_14_CYSELG_19920,
      I1 => cpu_main_alu_datum_r_24_sub0000_14_CYSELF_19934,
      O => cpu_main_alu_datum_r_24_sub0000_14_CYAND_19932
    );
  cpu_main_alu_datum_r_24_sub0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y40"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_14_CYMUXG2_19930,
      IB => cpu_main_alu_datum_r_24_sub0000_14_FASTCARRY_19931,
      SEL => cpu_main_alu_datum_r_24_sub0000_14_CYAND_19932,
      O => cpu_main_alu_datum_r_24_sub0000_14_CYMUXFAST_19933
    );
  cpu_main_alu_datum_r_24_sub0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y40"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_14_CY0G_19928,
      IB => cpu_main_alu_datum_r_24_sub0000_14_CYMUXF2_19929,
      SEL => cpu_main_alu_datum_r_24_sub0000_14_CYSELG_19920,
      O => cpu_main_alu_datum_r_24_sub0000_14_CYMUXG2_19930
    );
  cpu_main_alu_datum_r_24_sub0000_14_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => cpu_main_alu_datum_r_24_sub0000_14_CY0G_19928
    );
  cpu_main_alu_datum_r_24_sub0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(15),
      O => cpu_main_alu_datum_r_24_sub0000_14_CYSELG_19920
    );
  Msub_datum_r_24_sub0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X36Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_15_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_15_ADR3,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(15)
    );
  cpu_main_alu_datum_r_24_sub0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_16_XORF_19987,
      O => datum_r_24_sub0000_16_Q
    );
  cpu_main_alu_datum_r_24_sub0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y41"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_16_CYINIT_19986,
      I1 => Msub_datum_r_24_sub0000_lut(16),
      O => cpu_main_alu_datum_r_24_sub0000_16_XORF_19987
    );
  cpu_main_alu_datum_r_24_sub0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y41"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_16_CY0F_19985,
      IB => cpu_main_alu_datum_r_24_sub0000_16_CYINIT_19986,
      SEL => cpu_main_alu_datum_r_24_sub0000_16_CYSELF_19973,
      O => Msub_datum_r_24_sub0000_cy_16_Q
    );
  cpu_main_alu_datum_r_24_sub0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y41"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_16_CY0F_19985,
      IB => cpu_main_alu_datum_r_24_sub0000_16_CY0F_19985,
      SEL => cpu_main_alu_datum_r_24_sub0000_16_CYSELF_19973,
      O => cpu_main_alu_datum_r_24_sub0000_16_CYMUXF2_19968
    );
  cpu_main_alu_datum_r_24_sub0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_15_Q,
      O => cpu_main_alu_datum_r_24_sub0000_16_CYINIT_19986
    );
  cpu_main_alu_datum_r_24_sub0000_16_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => cpu_main_alu_datum_r_24_sub0000_16_CY0F_19985
    );
  cpu_main_alu_datum_r_24_sub0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(16),
      O => cpu_main_alu_datum_r_24_sub0000_16_CYSELF_19973
    );
  cpu_main_alu_datum_r_24_sub0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_16_XORG_19975,
      O => datum_r_24_sub0000_17_Q
    );
  cpu_main_alu_datum_r_24_sub0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y41"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_16_Q,
      I1 => Msub_datum_r_24_sub0000_lut(17),
      O => cpu_main_alu_datum_r_24_sub0000_16_XORG_19975
    );
  cpu_main_alu_datum_r_24_sub0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_16_CYMUXFAST_19972,
      O => Msub_datum_r_24_sub0000_cy_17_Q
    );
  cpu_main_alu_datum_r_24_sub0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_15_Q,
      O => cpu_main_alu_datum_r_24_sub0000_16_FASTCARRY_19970
    );
  cpu_main_alu_datum_r_24_sub0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y41"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_16_CYSELG_19959,
      I1 => cpu_main_alu_datum_r_24_sub0000_16_CYSELF_19973,
      O => cpu_main_alu_datum_r_24_sub0000_16_CYAND_19971
    );
  cpu_main_alu_datum_r_24_sub0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y41"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_16_CYMUXG2_19969,
      IB => cpu_main_alu_datum_r_24_sub0000_16_FASTCARRY_19970,
      SEL => cpu_main_alu_datum_r_24_sub0000_16_CYAND_19971,
      O => cpu_main_alu_datum_r_24_sub0000_16_CYMUXFAST_19972
    );
  cpu_main_alu_datum_r_24_sub0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y41"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_16_CY0G_19967,
      IB => cpu_main_alu_datum_r_24_sub0000_16_CYMUXF2_19968,
      SEL => cpu_main_alu_datum_r_24_sub0000_16_CYSELG_19959,
      O => cpu_main_alu_datum_r_24_sub0000_16_CYMUXG2_19969
    );
  cpu_main_alu_datum_r_24_sub0000_16_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => cpu_main_alu_datum_r_24_sub0000_16_CY0G_19967
    );
  cpu_main_alu_datum_r_24_sub0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(17),
      O => cpu_main_alu_datum_r_24_sub0000_16_CYSELG_19959
    );
  Msub_datum_r_24_sub0000_lut_17_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X36Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_17_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_17_ADR4,
      O => Msub_datum_r_24_sub0000_lut(17)
    );
  cpu_main_alu_datum_r_24_sub0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y42"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_18_CYINIT_20025,
      I1 => Msub_datum_r_24_sub0000_lut(18),
      O => cpu_main_alu_datum_r_24_sub0000_18_XORF_20026
    );
  cpu_main_alu_datum_r_24_sub0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y42"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_18_CY0F_20024,
      IB => cpu_main_alu_datum_r_24_sub0000_18_CYINIT_20025,
      SEL => cpu_main_alu_datum_r_24_sub0000_18_CYSELF_20012,
      O => Msub_datum_r_24_sub0000_cy_18_Q
    );
  cpu_main_alu_datum_r_24_sub0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y42"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_18_CY0F_20024,
      IB => cpu_main_alu_datum_r_24_sub0000_18_CY0F_20024,
      SEL => cpu_main_alu_datum_r_24_sub0000_18_CYSELF_20012,
      O => cpu_main_alu_datum_r_24_sub0000_18_CYMUXF2_20007
    );
  cpu_main_alu_datum_r_24_sub0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_17_Q,
      O => cpu_main_alu_datum_r_24_sub0000_18_CYINIT_20025
    );
  cpu_main_alu_datum_r_24_sub0000_18_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => cpu_main_alu_datum_r_24_sub0000_18_CY0F_20024
    );
  cpu_main_alu_datum_r_24_sub0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(18),
      O => cpu_main_alu_datum_r_24_sub0000_18_CYSELF_20012
    );
  cpu_main_alu_datum_r_24_sub0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_18_XORG_20014,
      O => datum_r_24_sub0000_19_Q
    );
  cpu_main_alu_datum_r_24_sub0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y42"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_18_Q,
      I1 => Msub_datum_r_24_sub0000_lut(19),
      O => cpu_main_alu_datum_r_24_sub0000_18_XORG_20014
    );
  cpu_main_alu_datum_r_24_sub0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_18_CYMUXFAST_20011,
      O => Msub_datum_r_24_sub0000_cy_19_Q
    );
  cpu_main_alu_datum_r_24_sub0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_17_Q,
      O => cpu_main_alu_datum_r_24_sub0000_18_FASTCARRY_20009
    );
  cpu_main_alu_datum_r_24_sub0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y42"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_18_CYSELG_19998,
      I1 => cpu_main_alu_datum_r_24_sub0000_18_CYSELF_20012,
      O => cpu_main_alu_datum_r_24_sub0000_18_CYAND_20010
    );
  cpu_main_alu_datum_r_24_sub0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y42"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_18_CYMUXG2_20008,
      IB => cpu_main_alu_datum_r_24_sub0000_18_FASTCARRY_20009,
      SEL => cpu_main_alu_datum_r_24_sub0000_18_CYAND_20010,
      O => cpu_main_alu_datum_r_24_sub0000_18_CYMUXFAST_20011
    );
  cpu_main_alu_datum_r_24_sub0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y42"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_18_CY0G_20006,
      IB => cpu_main_alu_datum_r_24_sub0000_18_CYMUXF2_20007,
      SEL => cpu_main_alu_datum_r_24_sub0000_18_CYSELG_19998,
      O => cpu_main_alu_datum_r_24_sub0000_18_CYMUXG2_20008
    );
  cpu_main_alu_datum_r_24_sub0000_18_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => cpu_main_alu_datum_r_24_sub0000_18_CY0G_20006
    );
  cpu_main_alu_datum_r_24_sub0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(19),
      O => cpu_main_alu_datum_r_24_sub0000_18_CYSELG_19998
    );
  Msub_datum_r_24_sub0000_lut_19_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X36Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_19_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_19_ADR4,
      O => Msub_datum_r_24_sub0000_lut(19)
    );
  cpu_main_alu_datum_r_24_sub0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_20_XORF_20065,
      O => datum_r_24_sub0000_20_Q
    );
  cpu_main_alu_datum_r_24_sub0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y43"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_20_CYINIT_20064,
      I1 => Msub_datum_r_24_sub0000_lut(20),
      O => cpu_main_alu_datum_r_24_sub0000_20_XORF_20065
    );
  cpu_main_alu_datum_r_24_sub0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y43"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_20_CY0F_20063,
      IB => cpu_main_alu_datum_r_24_sub0000_20_CYINIT_20064,
      SEL => cpu_main_alu_datum_r_24_sub0000_20_CYSELF_20051,
      O => Msub_datum_r_24_sub0000_cy_20_Q
    );
  cpu_main_alu_datum_r_24_sub0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y43"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_20_CY0F_20063,
      IB => cpu_main_alu_datum_r_24_sub0000_20_CY0F_20063,
      SEL => cpu_main_alu_datum_r_24_sub0000_20_CYSELF_20051,
      O => cpu_main_alu_datum_r_24_sub0000_20_CYMUXF2_20046
    );
  cpu_main_alu_datum_r_24_sub0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_19_Q,
      O => cpu_main_alu_datum_r_24_sub0000_20_CYINIT_20064
    );
  cpu_main_alu_datum_r_24_sub0000_20_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => cpu_main_alu_datum_r_24_sub0000_20_CY0F_20063
    );
  cpu_main_alu_datum_r_24_sub0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(20),
      O => cpu_main_alu_datum_r_24_sub0000_20_CYSELF_20051
    );
  cpu_main_alu_datum_r_24_sub0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y43"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_20_Q,
      I1 => Msub_datum_r_24_sub0000_lut(21),
      O => cpu_main_alu_datum_r_24_sub0000_20_XORG_20053
    );
  cpu_main_alu_datum_r_24_sub0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_20_CYMUXFAST_20050,
      O => Msub_datum_r_24_sub0000_cy_21_Q
    );
  cpu_main_alu_datum_r_24_sub0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_19_Q,
      O => cpu_main_alu_datum_r_24_sub0000_20_FASTCARRY_20048
    );
  cpu_main_alu_datum_r_24_sub0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y43"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_20_CYSELG_20037,
      I1 => cpu_main_alu_datum_r_24_sub0000_20_CYSELF_20051,
      O => cpu_main_alu_datum_r_24_sub0000_20_CYAND_20049
    );
  cpu_main_alu_datum_r_24_sub0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y43"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_20_CYMUXG2_20047,
      IB => cpu_main_alu_datum_r_24_sub0000_20_FASTCARRY_20048,
      SEL => cpu_main_alu_datum_r_24_sub0000_20_CYAND_20049,
      O => cpu_main_alu_datum_r_24_sub0000_20_CYMUXFAST_20050
    );
  cpu_main_alu_datum_r_24_sub0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y43"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_20_CY0G_20045,
      IB => cpu_main_alu_datum_r_24_sub0000_20_CYMUXF2_20046,
      SEL => cpu_main_alu_datum_r_24_sub0000_20_CYSELG_20037,
      O => cpu_main_alu_datum_r_24_sub0000_20_CYMUXG2_20047
    );
  cpu_main_alu_datum_r_24_sub0000_20_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => cpu_main_alu_datum_r_24_sub0000_20_CY0G_20045
    );
  cpu_main_alu_datum_r_24_sub0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(21),
      O => cpu_main_alu_datum_r_24_sub0000_20_CYSELG_20037
    );
  Msub_datum_r_24_sub0000_lut_21_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X36Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_21_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_21_ADR3,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(21)
    );
  cpu_main_alu_datum_r_24_sub0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_22_XORF_20104,
      O => datum_r_24_sub0000_22_Q
    );
  cpu_main_alu_datum_r_24_sub0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y44"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_22_CYINIT_20103,
      I1 => Msub_datum_r_24_sub0000_lut(22),
      O => cpu_main_alu_datum_r_24_sub0000_22_XORF_20104
    );
  cpu_main_alu_datum_r_24_sub0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y44"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_22_CY0F_20102,
      IB => cpu_main_alu_datum_r_24_sub0000_22_CYINIT_20103,
      SEL => cpu_main_alu_datum_r_24_sub0000_22_CYSELF_20090,
      O => Msub_datum_r_24_sub0000_cy_22_Q
    );
  cpu_main_alu_datum_r_24_sub0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y44"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_22_CY0F_20102,
      IB => cpu_main_alu_datum_r_24_sub0000_22_CY0F_20102,
      SEL => cpu_main_alu_datum_r_24_sub0000_22_CYSELF_20090,
      O => cpu_main_alu_datum_r_24_sub0000_22_CYMUXF2_20085
    );
  cpu_main_alu_datum_r_24_sub0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_21_Q,
      O => cpu_main_alu_datum_r_24_sub0000_22_CYINIT_20103
    );
  cpu_main_alu_datum_r_24_sub0000_22_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => cpu_main_alu_datum_r_24_sub0000_22_CY0F_20102
    );
  cpu_main_alu_datum_r_24_sub0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(22),
      O => cpu_main_alu_datum_r_24_sub0000_22_CYSELF_20090
    );
  cpu_main_alu_datum_r_24_sub0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_22_XORG_20092,
      O => datum_r_24_sub0000_23_Q
    );
  cpu_main_alu_datum_r_24_sub0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y44"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_22_Q,
      I1 => Msub_datum_r_24_sub0000_lut(23),
      O => cpu_main_alu_datum_r_24_sub0000_22_XORG_20092
    );
  cpu_main_alu_datum_r_24_sub0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_cy_21_Q,
      O => cpu_main_alu_datum_r_24_sub0000_22_FASTCARRY_20087
    );
  cpu_main_alu_datum_r_24_sub0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y44"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_22_CYSELG_20076,
      I1 => cpu_main_alu_datum_r_24_sub0000_22_CYSELF_20090,
      O => cpu_main_alu_datum_r_24_sub0000_22_CYAND_20088
    );
  cpu_main_alu_datum_r_24_sub0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y44"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_22_CYMUXG2_20086,
      IB => cpu_main_alu_datum_r_24_sub0000_22_FASTCARRY_20087,
      SEL => cpu_main_alu_datum_r_24_sub0000_22_CYAND_20088,
      O => cpu_main_alu_datum_r_24_sub0000_22_CYMUXFAST_20089
    );
  cpu_main_alu_datum_r_24_sub0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y44"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_22_CY0G_20084,
      IB => cpu_main_alu_datum_r_24_sub0000_22_CYMUXF2_20085,
      SEL => cpu_main_alu_datum_r_24_sub0000_22_CYSELG_20076,
      O => cpu_main_alu_datum_r_24_sub0000_22_CYMUXG2_20086
    );
  cpu_main_alu_datum_r_24_sub0000_22_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => cpu_main_alu_datum_r_24_sub0000_22_CY0G_20084
    );
  cpu_main_alu_datum_r_24_sub0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(23),
      O => cpu_main_alu_datum_r_24_sub0000_22_CYSELG_20076
    );
  Msub_datum_r_24_sub0000_lut_23_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X36Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_23_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_23_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(23)
    );
  cpu_main_alu_datum_r_24_sub0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y45"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_sub0000_24_CYINIT_20134,
      I1 => Msub_datum_r_24_sub0000_lut(24),
      O => cpu_main_alu_datum_r_24_sub0000_24_XORF_20135
    );
  cpu_main_alu_datum_r_24_sub0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y45"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_sub0000_24_CY0F_20133,
      IB => cpu_main_alu_datum_r_24_sub0000_24_CYINIT_20134,
      SEL => cpu_main_alu_datum_r_24_sub0000_24_CYSELF_20125,
      O => Msub_datum_r_24_sub0000_cy_24_Q
    );
  cpu_main_alu_datum_r_24_sub0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_22_CYMUXFAST_20089,
      O => cpu_main_alu_datum_r_24_sub0000_24_CYINIT_20134
    );
  cpu_main_alu_datum_r_24_sub0000_24_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => cpu_main_alu_datum_r_24_sub0000_24_CY0F_20133
    );
  cpu_main_alu_datum_r_24_sub0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_24_sub0000_lut(24),
      O => cpu_main_alu_datum_r_24_sub0000_24_CYSELF_20125
    );
  cpu_main_alu_datum_r_24_sub0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_24_XORG_20122,
      O => datum_r_24_sub0000_25_Q
    );
  cpu_main_alu_datum_r_24_sub0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y45"
    )
    port map (
      I0 => Msub_datum_r_24_sub0000_cy_24_Q,
      I1 => Msub_datum_r_24_sub0000_lut(25),
      O => cpu_main_alu_datum_r_24_sub0000_24_XORG_20122
    );
  cpu_main_alu_datum_r_24_add0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y33"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_0_CYINIT_20170,
      I1 => Madd_datum_r_24_add0000_lut(0),
      O => cpu_main_alu_datum_r_24_add0000_0_XORF_20171
    );
  cpu_main_alu_datum_r_24_add0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y33"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_0_CY0F_20169,
      IB => cpu_main_alu_datum_r_24_add0000_0_CYINIT_20170,
      SEL => cpu_main_alu_datum_r_24_add0000_0_CYSELF_20161,
      O => Madd_datum_r_24_add0000_cy_0_Q
    );
  cpu_main_alu_datum_r_24_add0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      O => cpu_main_alu_datum_r_24_add0000_0_CYINIT_20170
    );
  cpu_main_alu_datum_r_24_add0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => cpu_main_alu_datum_r_24_add0000_0_CY0F_20169
    );
  cpu_main_alu_datum_r_24_add0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(0),
      O => cpu_main_alu_datum_r_24_add0000_0_CYSELF_20161
    );
  cpu_main_alu_datum_r_24_add0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_0_XORG_20157,
      O => datum_r_24_add0000_1_Q
    );
  cpu_main_alu_datum_r_24_add0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y33"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_0_Q,
      I1 => Madd_datum_r_24_add0000_lut(1),
      O => cpu_main_alu_datum_r_24_add0000_0_XORG_20157
    );
  cpu_main_alu_datum_r_24_add0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_0_CYMUXG_20156,
      O => Madd_datum_r_24_add0000_cy_1_Q
    );
  cpu_main_alu_datum_r_24_add0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y33"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_0_CY0G_20154,
      IB => Madd_datum_r_24_add0000_cy_0_Q,
      SEL => cpu_main_alu_datum_r_24_add0000_0_CYSELG_20146,
      O => cpu_main_alu_datum_r_24_add0000_0_CYMUXG_20156
    );
  cpu_main_alu_datum_r_24_add0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => cpu_main_alu_datum_r_24_add0000_0_CY0G_20154
    );
  cpu_main_alu_datum_r_24_add0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(1),
      O => cpu_main_alu_datum_r_24_add0000_0_CYSELG_20146
    );
  cpu_main_alu_datum_r_24_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y34"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_2_CYINIT_20209,
      I1 => Madd_datum_r_24_add0000_lut(2),
      O => cpu_main_alu_datum_r_24_add0000_2_XORF_20210
    );
  cpu_main_alu_datum_r_24_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y34"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_2_CY0F_20208,
      IB => cpu_main_alu_datum_r_24_add0000_2_CYINIT_20209,
      SEL => cpu_main_alu_datum_r_24_add0000_2_CYSELF_20196,
      O => Madd_datum_r_24_add0000_cy_2_Q
    );
  cpu_main_alu_datum_r_24_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y34"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_2_CY0F_20208,
      IB => cpu_main_alu_datum_r_24_add0000_2_CY0F_20208,
      SEL => cpu_main_alu_datum_r_24_add0000_2_CYSELF_20196,
      O => cpu_main_alu_datum_r_24_add0000_2_CYMUXF2_20191
    );
  cpu_main_alu_datum_r_24_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_1_Q,
      O => cpu_main_alu_datum_r_24_add0000_2_CYINIT_20209
    );
  cpu_main_alu_datum_r_24_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => cpu_main_alu_datum_r_24_add0000_2_CY0F_20208
    );
  cpu_main_alu_datum_r_24_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(2),
      O => cpu_main_alu_datum_r_24_add0000_2_CYSELF_20196
    );
  cpu_main_alu_datum_r_24_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y34"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_2_Q,
      I1 => Madd_datum_r_24_add0000_lut(3),
      O => cpu_main_alu_datum_r_24_add0000_2_XORG_20198
    );
  cpu_main_alu_datum_r_24_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_2_CYMUXFAST_20195,
      O => Madd_datum_r_24_add0000_cy_3_Q
    );
  cpu_main_alu_datum_r_24_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_1_Q,
      O => cpu_main_alu_datum_r_24_add0000_2_FASTCARRY_20193
    );
  cpu_main_alu_datum_r_24_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y34"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_2_CYSELG_20182,
      I1 => cpu_main_alu_datum_r_24_add0000_2_CYSELF_20196,
      O => cpu_main_alu_datum_r_24_add0000_2_CYAND_20194
    );
  cpu_main_alu_datum_r_24_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y34"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_2_CYMUXG2_20192,
      IB => cpu_main_alu_datum_r_24_add0000_2_FASTCARRY_20193,
      SEL => cpu_main_alu_datum_r_24_add0000_2_CYAND_20194,
      O => cpu_main_alu_datum_r_24_add0000_2_CYMUXFAST_20195
    );
  cpu_main_alu_datum_r_24_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y34"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_2_CY0G_20190,
      IB => cpu_main_alu_datum_r_24_add0000_2_CYMUXF2_20191,
      SEL => cpu_main_alu_datum_r_24_add0000_2_CYSELG_20182,
      O => cpu_main_alu_datum_r_24_add0000_2_CYMUXG2_20192
    );
  cpu_main_alu_datum_r_24_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => cpu_main_alu_datum_r_24_add0000_2_CY0G_20190
    );
  cpu_main_alu_datum_r_24_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(3),
      O => cpu_main_alu_datum_r_24_add0000_2_CYSELG_20182
    );
  Madd_datum_r_24_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_3_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_3_ADR4,
      O => Madd_datum_r_24_add0000_lut(3)
    );
  cpu_main_alu_datum_r_24_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_4_CYINIT_20248,
      I1 => Madd_datum_r_24_add0000_lut(4),
      O => cpu_main_alu_datum_r_24_add0000_4_XORF_20249
    );
  cpu_main_alu_datum_r_24_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_4_CY0F_20247,
      IB => cpu_main_alu_datum_r_24_add0000_4_CYINIT_20248,
      SEL => cpu_main_alu_datum_r_24_add0000_4_CYSELF_20235,
      O => Madd_datum_r_24_add0000_cy_4_Q
    );
  cpu_main_alu_datum_r_24_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_4_CY0F_20247,
      IB => cpu_main_alu_datum_r_24_add0000_4_CY0F_20247,
      SEL => cpu_main_alu_datum_r_24_add0000_4_CYSELF_20235,
      O => cpu_main_alu_datum_r_24_add0000_4_CYMUXF2_20230
    );
  cpu_main_alu_datum_r_24_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_3_Q,
      O => cpu_main_alu_datum_r_24_add0000_4_CYINIT_20248
    );
  cpu_main_alu_datum_r_24_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => cpu_main_alu_datum_r_24_add0000_4_CY0F_20247
    );
  cpu_main_alu_datum_r_24_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(4),
      O => cpu_main_alu_datum_r_24_add0000_4_CYSELF_20235
    );
  cpu_main_alu_datum_r_24_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_4_Q,
      I1 => Madd_datum_r_24_add0000_lut(5),
      O => cpu_main_alu_datum_r_24_add0000_4_XORG_20237
    );
  cpu_main_alu_datum_r_24_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_4_CYMUXFAST_20234,
      O => Madd_datum_r_24_add0000_cy_5_Q
    );
  cpu_main_alu_datum_r_24_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_3_Q,
      O => cpu_main_alu_datum_r_24_add0000_4_FASTCARRY_20232
    );
  cpu_main_alu_datum_r_24_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_4_CYSELG_20221,
      I1 => cpu_main_alu_datum_r_24_add0000_4_CYSELF_20235,
      O => cpu_main_alu_datum_r_24_add0000_4_CYAND_20233
    );
  cpu_main_alu_datum_r_24_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_4_CYMUXG2_20231,
      IB => cpu_main_alu_datum_r_24_add0000_4_FASTCARRY_20232,
      SEL => cpu_main_alu_datum_r_24_add0000_4_CYAND_20233,
      O => cpu_main_alu_datum_r_24_add0000_4_CYMUXFAST_20234
    );
  cpu_main_alu_datum_r_24_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_4_CY0G_20229,
      IB => cpu_main_alu_datum_r_24_add0000_4_CYMUXF2_20230,
      SEL => cpu_main_alu_datum_r_24_add0000_4_CYSELG_20221,
      O => cpu_main_alu_datum_r_24_add0000_4_CYMUXG2_20231
    );
  cpu_main_alu_datum_r_24_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => cpu_main_alu_datum_r_24_add0000_4_CY0G_20229
    );
  cpu_main_alu_datum_r_24_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(5),
      O => cpu_main_alu_datum_r_24_add0000_4_CYSELG_20221
    );
  Madd_datum_r_24_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_5_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_5_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(5)
    );
  cpu_main_alu_datum_r_24_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_6_CYINIT_20287,
      I1 => Madd_datum_r_24_add0000_lut(6),
      O => cpu_main_alu_datum_r_24_add0000_6_XORF_20288
    );
  cpu_main_alu_datum_r_24_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_6_CY0F_20286,
      IB => cpu_main_alu_datum_r_24_add0000_6_CYINIT_20287,
      SEL => cpu_main_alu_datum_r_24_add0000_6_CYSELF_20274,
      O => Madd_datum_r_24_add0000_cy_6_Q
    );
  cpu_main_alu_datum_r_24_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_6_CY0F_20286,
      IB => cpu_main_alu_datum_r_24_add0000_6_CY0F_20286,
      SEL => cpu_main_alu_datum_r_24_add0000_6_CYSELF_20274,
      O => cpu_main_alu_datum_r_24_add0000_6_CYMUXF2_20269
    );
  cpu_main_alu_datum_r_24_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_5_Q,
      O => cpu_main_alu_datum_r_24_add0000_6_CYINIT_20287
    );
  cpu_main_alu_datum_r_24_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => cpu_main_alu_datum_r_24_add0000_6_CY0F_20286
    );
  cpu_main_alu_datum_r_24_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(6),
      O => cpu_main_alu_datum_r_24_add0000_6_CYSELF_20274
    );
  cpu_main_alu_datum_r_24_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_6_XORG_20276,
      O => datum_r_24_add0000_7_Q
    );
  cpu_main_alu_datum_r_24_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_6_Q,
      I1 => Madd_datum_r_24_add0000_lut(7),
      O => cpu_main_alu_datum_r_24_add0000_6_XORG_20276
    );
  cpu_main_alu_datum_r_24_add0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_6_CYMUXFAST_20273,
      O => Madd_datum_r_24_add0000_cy_7_Q
    );
  cpu_main_alu_datum_r_24_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_5_Q,
      O => cpu_main_alu_datum_r_24_add0000_6_FASTCARRY_20271
    );
  cpu_main_alu_datum_r_24_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_6_CYSELG_20260,
      I1 => cpu_main_alu_datum_r_24_add0000_6_CYSELF_20274,
      O => cpu_main_alu_datum_r_24_add0000_6_CYAND_20272
    );
  cpu_main_alu_datum_r_24_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_6_CYMUXG2_20270,
      IB => cpu_main_alu_datum_r_24_add0000_6_FASTCARRY_20271,
      SEL => cpu_main_alu_datum_r_24_add0000_6_CYAND_20272,
      O => cpu_main_alu_datum_r_24_add0000_6_CYMUXFAST_20273
    );
  cpu_main_alu_datum_r_24_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_6_CY0G_20268,
      IB => cpu_main_alu_datum_r_24_add0000_6_CYMUXF2_20269,
      SEL => cpu_main_alu_datum_r_24_add0000_6_CYSELG_20260,
      O => cpu_main_alu_datum_r_24_add0000_6_CYMUXG2_20270
    );
  cpu_main_alu_datum_r_24_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => cpu_main_alu_datum_r_24_add0000_6_CY0G_20268
    );
  cpu_main_alu_datum_r_24_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(7),
      O => cpu_main_alu_datum_r_24_add0000_6_CYSELG_20260
    );
  Madd_datum_r_24_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_7_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_7_ADR3,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(7)
    );
  cpu_main_alu_datum_r_24_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_8_CYINIT_20326,
      I1 => Madd_datum_r_24_add0000_lut(8),
      O => cpu_main_alu_datum_r_24_add0000_8_XORF_20327
    );
  cpu_main_alu_datum_r_24_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_8_CY0F_20325,
      IB => cpu_main_alu_datum_r_24_add0000_8_CYINIT_20326,
      SEL => cpu_main_alu_datum_r_24_add0000_8_CYSELF_20313,
      O => Madd_datum_r_24_add0000_cy_8_Q
    );
  cpu_main_alu_datum_r_24_add0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_8_CY0F_20325,
      IB => cpu_main_alu_datum_r_24_add0000_8_CY0F_20325,
      SEL => cpu_main_alu_datum_r_24_add0000_8_CYSELF_20313,
      O => cpu_main_alu_datum_r_24_add0000_8_CYMUXF2_20308
    );
  cpu_main_alu_datum_r_24_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_7_Q,
      O => cpu_main_alu_datum_r_24_add0000_8_CYINIT_20326
    );
  cpu_main_alu_datum_r_24_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => cpu_main_alu_datum_r_24_add0000_8_CY0F_20325
    );
  cpu_main_alu_datum_r_24_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(8),
      O => cpu_main_alu_datum_r_24_add0000_8_CYSELF_20313
    );
  cpu_main_alu_datum_r_24_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_8_Q,
      I1 => Madd_datum_r_24_add0000_lut(9),
      O => cpu_main_alu_datum_r_24_add0000_8_XORG_20315
    );
  cpu_main_alu_datum_r_24_add0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_8_CYMUXFAST_20312,
      O => Madd_datum_r_24_add0000_cy_9_Q
    );
  cpu_main_alu_datum_r_24_add0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_7_Q,
      O => cpu_main_alu_datum_r_24_add0000_8_FASTCARRY_20310
    );
  cpu_main_alu_datum_r_24_add0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_8_CYSELG_20299,
      I1 => cpu_main_alu_datum_r_24_add0000_8_CYSELF_20313,
      O => cpu_main_alu_datum_r_24_add0000_8_CYAND_20311
    );
  cpu_main_alu_datum_r_24_add0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_8_CYMUXG2_20309,
      IB => cpu_main_alu_datum_r_24_add0000_8_FASTCARRY_20310,
      SEL => cpu_main_alu_datum_r_24_add0000_8_CYAND_20311,
      O => cpu_main_alu_datum_r_24_add0000_8_CYMUXFAST_20312
    );
  cpu_main_alu_datum_r_24_add0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y37"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_8_CY0G_20307,
      IB => cpu_main_alu_datum_r_24_add0000_8_CYMUXF2_20308,
      SEL => cpu_main_alu_datum_r_24_add0000_8_CYSELG_20299,
      O => cpu_main_alu_datum_r_24_add0000_8_CYMUXG2_20309
    );
  cpu_main_alu_datum_r_24_add0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => cpu_main_alu_datum_r_24_add0000_8_CY0G_20307
    );
  cpu_main_alu_datum_r_24_add0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(9),
      O => cpu_main_alu_datum_r_24_add0000_8_CYSELG_20299
    );
  Madd_datum_r_24_add0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_9_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_9_ADR3,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(9)
    );
  cpu_main_alu_datum_r_24_add0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_10_XORF_20366,
      O => datum_r_24_add0000_10_Q
    );
  cpu_main_alu_datum_r_24_add0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_10_CYINIT_20365,
      I1 => Madd_datum_r_24_add0000_lut(10),
      O => cpu_main_alu_datum_r_24_add0000_10_XORF_20366
    );
  cpu_main_alu_datum_r_24_add0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_10_CY0F_20364,
      IB => cpu_main_alu_datum_r_24_add0000_10_CYINIT_20365,
      SEL => cpu_main_alu_datum_r_24_add0000_10_CYSELF_20352,
      O => Madd_datum_r_24_add0000_cy_10_Q
    );
  cpu_main_alu_datum_r_24_add0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_10_CY0F_20364,
      IB => cpu_main_alu_datum_r_24_add0000_10_CY0F_20364,
      SEL => cpu_main_alu_datum_r_24_add0000_10_CYSELF_20352,
      O => cpu_main_alu_datum_r_24_add0000_10_CYMUXF2_20347
    );
  cpu_main_alu_datum_r_24_add0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_9_Q,
      O => cpu_main_alu_datum_r_24_add0000_10_CYINIT_20365
    );
  cpu_main_alu_datum_r_24_add0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => cpu_main_alu_datum_r_24_add0000_10_CY0F_20364
    );
  cpu_main_alu_datum_r_24_add0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(10),
      O => cpu_main_alu_datum_r_24_add0000_10_CYSELF_20352
    );
  cpu_main_alu_datum_r_24_add0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_10_XORG_20354,
      O => datum_r_24_add0000_11_Q
    );
  cpu_main_alu_datum_r_24_add0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_10_Q,
      I1 => Madd_datum_r_24_add0000_lut(11),
      O => cpu_main_alu_datum_r_24_add0000_10_XORG_20354
    );
  cpu_main_alu_datum_r_24_add0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_10_CYMUXFAST_20351,
      O => Madd_datum_r_24_add0000_cy_11_Q
    );
  cpu_main_alu_datum_r_24_add0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_9_Q,
      O => cpu_main_alu_datum_r_24_add0000_10_FASTCARRY_20349
    );
  cpu_main_alu_datum_r_24_add0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_10_CYSELG_20338,
      I1 => cpu_main_alu_datum_r_24_add0000_10_CYSELF_20352,
      O => cpu_main_alu_datum_r_24_add0000_10_CYAND_20350
    );
  cpu_main_alu_datum_r_24_add0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_10_CYMUXG2_20348,
      IB => cpu_main_alu_datum_r_24_add0000_10_FASTCARRY_20349,
      SEL => cpu_main_alu_datum_r_24_add0000_10_CYAND_20350,
      O => cpu_main_alu_datum_r_24_add0000_10_CYMUXFAST_20351
    );
  cpu_main_alu_datum_r_24_add0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y38"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_10_CY0G_20346,
      IB => cpu_main_alu_datum_r_24_add0000_10_CYMUXF2_20347,
      SEL => cpu_main_alu_datum_r_24_add0000_10_CYSELG_20338,
      O => cpu_main_alu_datum_r_24_add0000_10_CYMUXG2_20348
    );
  cpu_main_alu_datum_r_24_add0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => cpu_main_alu_datum_r_24_add0000_10_CY0G_20346
    );
  cpu_main_alu_datum_r_24_add0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(11),
      O => cpu_main_alu_datum_r_24_add0000_10_CYSELG_20338
    );
  Madd_datum_r_24_add0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_11_ADR2,
      ADR2 => in_b(11),
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(11)
    );
  cpu_main_alu_datum_r_24_add0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_12_XORF_20405,
      O => datum_r_24_add0000_12_Q
    );
  cpu_main_alu_datum_r_24_add0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_12_CYINIT_20404,
      I1 => Madd_datum_r_24_add0000_lut(12),
      O => cpu_main_alu_datum_r_24_add0000_12_XORF_20405
    );
  cpu_main_alu_datum_r_24_add0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_12_CY0F_20403,
      IB => cpu_main_alu_datum_r_24_add0000_12_CYINIT_20404,
      SEL => cpu_main_alu_datum_r_24_add0000_12_CYSELF_20391,
      O => Madd_datum_r_24_add0000_cy_12_Q
    );
  cpu_main_alu_datum_r_24_add0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_12_CY0F_20403,
      IB => cpu_main_alu_datum_r_24_add0000_12_CY0F_20403,
      SEL => cpu_main_alu_datum_r_24_add0000_12_CYSELF_20391,
      O => cpu_main_alu_datum_r_24_add0000_12_CYMUXF2_20386
    );
  cpu_main_alu_datum_r_24_add0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_11_Q,
      O => cpu_main_alu_datum_r_24_add0000_12_CYINIT_20404
    );
  cpu_main_alu_datum_r_24_add0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => cpu_main_alu_datum_r_24_add0000_12_CY0F_20403
    );
  cpu_main_alu_datum_r_24_add0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(12),
      O => cpu_main_alu_datum_r_24_add0000_12_CYSELF_20391
    );
  cpu_main_alu_datum_r_24_add0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_12_XORG_20393,
      O => datum_r_24_add0000_13_Q
    );
  cpu_main_alu_datum_r_24_add0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_12_Q,
      I1 => Madd_datum_r_24_add0000_lut(13),
      O => cpu_main_alu_datum_r_24_add0000_12_XORG_20393
    );
  cpu_main_alu_datum_r_24_add0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_12_CYMUXFAST_20390,
      O => Madd_datum_r_24_add0000_cy_13_Q
    );
  cpu_main_alu_datum_r_24_add0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_11_Q,
      O => cpu_main_alu_datum_r_24_add0000_12_FASTCARRY_20388
    );
  cpu_main_alu_datum_r_24_add0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_12_CYSELG_20377,
      I1 => cpu_main_alu_datum_r_24_add0000_12_CYSELF_20391,
      O => cpu_main_alu_datum_r_24_add0000_12_CYAND_20389
    );
  cpu_main_alu_datum_r_24_add0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_12_CYMUXG2_20387,
      IB => cpu_main_alu_datum_r_24_add0000_12_FASTCARRY_20388,
      SEL => cpu_main_alu_datum_r_24_add0000_12_CYAND_20389,
      O => cpu_main_alu_datum_r_24_add0000_12_CYMUXFAST_20390
    );
  cpu_main_alu_datum_r_24_add0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y39"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_12_CY0G_20385,
      IB => cpu_main_alu_datum_r_24_add0000_12_CYMUXF2_20386,
      SEL => cpu_main_alu_datum_r_24_add0000_12_CYSELG_20377,
      O => cpu_main_alu_datum_r_24_add0000_12_CYMUXG2_20387
    );
  cpu_main_alu_datum_r_24_add0000_12_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => cpu_main_alu_datum_r_24_add0000_12_CY0G_20385
    );
  cpu_main_alu_datum_r_24_add0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(13),
      O => cpu_main_alu_datum_r_24_add0000_12_CYSELG_20377
    );
  Madd_datum_r_24_add0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_13_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_13_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(13)
    );
  cpu_main_alu_datum_r_24_add0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_14_CYINIT_20443,
      I1 => Madd_datum_r_24_add0000_lut(14),
      O => cpu_main_alu_datum_r_24_add0000_14_XORF_20444
    );
  cpu_main_alu_datum_r_24_add0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_14_CY0F_20442,
      IB => cpu_main_alu_datum_r_24_add0000_14_CYINIT_20443,
      SEL => cpu_main_alu_datum_r_24_add0000_14_CYSELF_20430,
      O => Madd_datum_r_24_add0000_cy_14_Q
    );
  cpu_main_alu_datum_r_24_add0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_14_CY0F_20442,
      IB => cpu_main_alu_datum_r_24_add0000_14_CY0F_20442,
      SEL => cpu_main_alu_datum_r_24_add0000_14_CYSELF_20430,
      O => cpu_main_alu_datum_r_24_add0000_14_CYMUXF2_20425
    );
  cpu_main_alu_datum_r_24_add0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_13_Q,
      O => cpu_main_alu_datum_r_24_add0000_14_CYINIT_20443
    );
  cpu_main_alu_datum_r_24_add0000_14_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => cpu_main_alu_datum_r_24_add0000_14_CY0F_20442
    );
  cpu_main_alu_datum_r_24_add0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(14),
      O => cpu_main_alu_datum_r_24_add0000_14_CYSELF_20430
    );
  cpu_main_alu_datum_r_24_add0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_14_Q,
      I1 => Madd_datum_r_24_add0000_lut(15),
      O => cpu_main_alu_datum_r_24_add0000_14_XORG_20432
    );
  cpu_main_alu_datum_r_24_add0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_14_CYMUXFAST_20429,
      O => Madd_datum_r_24_add0000_cy_15_Q
    );
  cpu_main_alu_datum_r_24_add0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_13_Q,
      O => cpu_main_alu_datum_r_24_add0000_14_FASTCARRY_20427
    );
  cpu_main_alu_datum_r_24_add0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_14_CYSELG_20416,
      I1 => cpu_main_alu_datum_r_24_add0000_14_CYSELF_20430,
      O => cpu_main_alu_datum_r_24_add0000_14_CYAND_20428
    );
  cpu_main_alu_datum_r_24_add0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_14_CYMUXG2_20426,
      IB => cpu_main_alu_datum_r_24_add0000_14_FASTCARRY_20427,
      SEL => cpu_main_alu_datum_r_24_add0000_14_CYAND_20428,
      O => cpu_main_alu_datum_r_24_add0000_14_CYMUXFAST_20429
    );
  cpu_main_alu_datum_r_24_add0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y40"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_14_CY0G_20424,
      IB => cpu_main_alu_datum_r_24_add0000_14_CYMUXF2_20425,
      SEL => cpu_main_alu_datum_r_24_add0000_14_CYSELG_20416,
      O => cpu_main_alu_datum_r_24_add0000_14_CYMUXG2_20426
    );
  cpu_main_alu_datum_r_24_add0000_14_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => cpu_main_alu_datum_r_24_add0000_14_CY0G_20424
    );
  cpu_main_alu_datum_r_24_add0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(15),
      O => cpu_main_alu_datum_r_24_add0000_14_CYSELG_20416
    );
  Madd_datum_r_24_add0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_15_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_15_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(15)
    );
  cpu_main_alu_datum_r_24_add0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_16_XORF_20483,
      O => datum_r_24_add0000_16_Q
    );
  cpu_main_alu_datum_r_24_add0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_16_CYINIT_20482,
      I1 => Madd_datum_r_24_add0000_lut(16),
      O => cpu_main_alu_datum_r_24_add0000_16_XORF_20483
    );
  cpu_main_alu_datum_r_24_add0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_16_CY0F_20481,
      IB => cpu_main_alu_datum_r_24_add0000_16_CYINIT_20482,
      SEL => cpu_main_alu_datum_r_24_add0000_16_CYSELF_20469,
      O => Madd_datum_r_24_add0000_cy_16_Q
    );
  cpu_main_alu_datum_r_24_add0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_16_CY0F_20481,
      IB => cpu_main_alu_datum_r_24_add0000_16_CY0F_20481,
      SEL => cpu_main_alu_datum_r_24_add0000_16_CYSELF_20469,
      O => cpu_main_alu_datum_r_24_add0000_16_CYMUXF2_20464
    );
  cpu_main_alu_datum_r_24_add0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_15_Q,
      O => cpu_main_alu_datum_r_24_add0000_16_CYINIT_20482
    );
  cpu_main_alu_datum_r_24_add0000_16_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => cpu_main_alu_datum_r_24_add0000_16_CY0F_20481
    );
  cpu_main_alu_datum_r_24_add0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(16),
      O => cpu_main_alu_datum_r_24_add0000_16_CYSELF_20469
    );
  cpu_main_alu_datum_r_24_add0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_16_XORG_20471,
      O => datum_r_24_add0000_17_Q
    );
  cpu_main_alu_datum_r_24_add0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_16_Q,
      I1 => Madd_datum_r_24_add0000_lut(17),
      O => cpu_main_alu_datum_r_24_add0000_16_XORG_20471
    );
  cpu_main_alu_datum_r_24_add0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_16_CYMUXFAST_20468,
      O => Madd_datum_r_24_add0000_cy_17_Q
    );
  cpu_main_alu_datum_r_24_add0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_15_Q,
      O => cpu_main_alu_datum_r_24_add0000_16_FASTCARRY_20466
    );
  cpu_main_alu_datum_r_24_add0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_16_CYSELG_20455,
      I1 => cpu_main_alu_datum_r_24_add0000_16_CYSELF_20469,
      O => cpu_main_alu_datum_r_24_add0000_16_CYAND_20467
    );
  cpu_main_alu_datum_r_24_add0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_16_CYMUXG2_20465,
      IB => cpu_main_alu_datum_r_24_add0000_16_FASTCARRY_20466,
      SEL => cpu_main_alu_datum_r_24_add0000_16_CYAND_20467,
      O => cpu_main_alu_datum_r_24_add0000_16_CYMUXFAST_20468
    );
  cpu_main_alu_datum_r_24_add0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y41"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_16_CY0G_20463,
      IB => cpu_main_alu_datum_r_24_add0000_16_CYMUXF2_20464,
      SEL => cpu_main_alu_datum_r_24_add0000_16_CYSELG_20455,
      O => cpu_main_alu_datum_r_24_add0000_16_CYMUXG2_20465
    );
  cpu_main_alu_datum_r_24_add0000_16_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => cpu_main_alu_datum_r_24_add0000_16_CY0G_20463
    );
  cpu_main_alu_datum_r_24_add0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(17),
      O => cpu_main_alu_datum_r_24_add0000_16_CYSELG_20455
    );
  Madd_datum_r_24_add0000_lut_17_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_17_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_17_ADR4,
      O => Madd_datum_r_24_add0000_lut(17)
    );
  cpu_main_alu_datum_r_24_add0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_18_XORF_20522,
      O => datum_r_24_add0000_18_Q
    );
  cpu_main_alu_datum_r_24_add0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_18_CYINIT_20521,
      I1 => Madd_datum_r_24_add0000_lut(18),
      O => cpu_main_alu_datum_r_24_add0000_18_XORF_20522
    );
  cpu_main_alu_datum_r_24_add0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_18_CY0F_20520,
      IB => cpu_main_alu_datum_r_24_add0000_18_CYINIT_20521,
      SEL => cpu_main_alu_datum_r_24_add0000_18_CYSELF_20508,
      O => Madd_datum_r_24_add0000_cy_18_Q
    );
  cpu_main_alu_datum_r_24_add0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_18_CY0F_20520,
      IB => cpu_main_alu_datum_r_24_add0000_18_CY0F_20520,
      SEL => cpu_main_alu_datum_r_24_add0000_18_CYSELF_20508,
      O => cpu_main_alu_datum_r_24_add0000_18_CYMUXF2_20503
    );
  cpu_main_alu_datum_r_24_add0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_17_Q,
      O => cpu_main_alu_datum_r_24_add0000_18_CYINIT_20521
    );
  cpu_main_alu_datum_r_24_add0000_18_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => cpu_main_alu_datum_r_24_add0000_18_CY0F_20520
    );
  cpu_main_alu_datum_r_24_add0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(18),
      O => cpu_main_alu_datum_r_24_add0000_18_CYSELF_20508
    );
  cpu_main_alu_datum_r_24_add0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_18_XORG_20510,
      O => datum_r_24_add0000_19_Q
    );
  cpu_main_alu_datum_r_24_add0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_18_Q,
      I1 => Madd_datum_r_24_add0000_lut(19),
      O => cpu_main_alu_datum_r_24_add0000_18_XORG_20510
    );
  cpu_main_alu_datum_r_24_add0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_18_CYMUXFAST_20507,
      O => Madd_datum_r_24_add0000_cy_19_Q
    );
  cpu_main_alu_datum_r_24_add0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_17_Q,
      O => cpu_main_alu_datum_r_24_add0000_18_FASTCARRY_20505
    );
  cpu_main_alu_datum_r_24_add0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_18_CYSELG_20494,
      I1 => cpu_main_alu_datum_r_24_add0000_18_CYSELF_20508,
      O => cpu_main_alu_datum_r_24_add0000_18_CYAND_20506
    );
  cpu_main_alu_datum_r_24_add0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_18_CYMUXG2_20504,
      IB => cpu_main_alu_datum_r_24_add0000_18_FASTCARRY_20505,
      SEL => cpu_main_alu_datum_r_24_add0000_18_CYAND_20506,
      O => cpu_main_alu_datum_r_24_add0000_18_CYMUXFAST_20507
    );
  cpu_main_alu_datum_r_24_add0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_18_CY0G_20502,
      IB => cpu_main_alu_datum_r_24_add0000_18_CYMUXF2_20503,
      SEL => cpu_main_alu_datum_r_24_add0000_18_CYSELG_20494,
      O => cpu_main_alu_datum_r_24_add0000_18_CYMUXG2_20504
    );
  cpu_main_alu_datum_r_24_add0000_18_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => cpu_main_alu_datum_r_24_add0000_18_CY0G_20502
    );
  cpu_main_alu_datum_r_24_add0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(19),
      O => cpu_main_alu_datum_r_24_add0000_18_CYSELG_20494
    );
  Madd_datum_r_24_add0000_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_19_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_19_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(19)
    );
  cpu_main_alu_datum_r_24_add0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_20_CYINIT_20560,
      I1 => Madd_datum_r_24_add0000_lut(20),
      O => cpu_main_alu_datum_r_24_add0000_20_XORF_20561
    );
  cpu_main_alu_datum_r_24_add0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_20_CY0F_20559,
      IB => cpu_main_alu_datum_r_24_add0000_20_CYINIT_20560,
      SEL => cpu_main_alu_datum_r_24_add0000_20_CYSELF_20547,
      O => Madd_datum_r_24_add0000_cy_20_Q
    );
  cpu_main_alu_datum_r_24_add0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_20_CY0F_20559,
      IB => cpu_main_alu_datum_r_24_add0000_20_CY0F_20559,
      SEL => cpu_main_alu_datum_r_24_add0000_20_CYSELF_20547,
      O => cpu_main_alu_datum_r_24_add0000_20_CYMUXF2_20542
    );
  cpu_main_alu_datum_r_24_add0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_19_Q,
      O => cpu_main_alu_datum_r_24_add0000_20_CYINIT_20560
    );
  cpu_main_alu_datum_r_24_add0000_20_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => cpu_main_alu_datum_r_24_add0000_20_CY0F_20559
    );
  cpu_main_alu_datum_r_24_add0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(20),
      O => cpu_main_alu_datum_r_24_add0000_20_CYSELF_20547
    );
  cpu_main_alu_datum_r_24_add0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_20_XORG_20549,
      O => datum_r_24_add0000_21_Q
    );
  cpu_main_alu_datum_r_24_add0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_20_Q,
      I1 => Madd_datum_r_24_add0000_lut(21),
      O => cpu_main_alu_datum_r_24_add0000_20_XORG_20549
    );
  cpu_main_alu_datum_r_24_add0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_20_CYMUXFAST_20546,
      O => Madd_datum_r_24_add0000_cy_21_Q
    );
  cpu_main_alu_datum_r_24_add0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_19_Q,
      O => cpu_main_alu_datum_r_24_add0000_20_FASTCARRY_20544
    );
  cpu_main_alu_datum_r_24_add0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_20_CYSELG_20533,
      I1 => cpu_main_alu_datum_r_24_add0000_20_CYSELF_20547,
      O => cpu_main_alu_datum_r_24_add0000_20_CYAND_20545
    );
  cpu_main_alu_datum_r_24_add0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_20_CYMUXG2_20543,
      IB => cpu_main_alu_datum_r_24_add0000_20_FASTCARRY_20544,
      SEL => cpu_main_alu_datum_r_24_add0000_20_CYAND_20545,
      O => cpu_main_alu_datum_r_24_add0000_20_CYMUXFAST_20546
    );
  cpu_main_alu_datum_r_24_add0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_20_CY0G_20541,
      IB => cpu_main_alu_datum_r_24_add0000_20_CYMUXF2_20542,
      SEL => cpu_main_alu_datum_r_24_add0000_20_CYSELG_20533,
      O => cpu_main_alu_datum_r_24_add0000_20_CYMUXG2_20543
    );
  cpu_main_alu_datum_r_24_add0000_20_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => cpu_main_alu_datum_r_24_add0000_20_CY0G_20541
    );
  cpu_main_alu_datum_r_24_add0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(21),
      O => cpu_main_alu_datum_r_24_add0000_20_CYSELG_20533
    );
  Madd_datum_r_24_add0000_lut_21_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_21_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_21_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(21)
    );
  cpu_main_alu_datum_r_24_add0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_22_XORF_20600,
      O => datum_r_24_add0000_22_Q
    );
  cpu_main_alu_datum_r_24_add0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_22_CYINIT_20599,
      I1 => Madd_datum_r_24_add0000_lut(22),
      O => cpu_main_alu_datum_r_24_add0000_22_XORF_20600
    );
  cpu_main_alu_datum_r_24_add0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_22_CY0F_20598,
      IB => cpu_main_alu_datum_r_24_add0000_22_CYINIT_20599,
      SEL => cpu_main_alu_datum_r_24_add0000_22_CYSELF_20586,
      O => Madd_datum_r_24_add0000_cy_22_Q
    );
  cpu_main_alu_datum_r_24_add0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_22_CY0F_20598,
      IB => cpu_main_alu_datum_r_24_add0000_22_CY0F_20598,
      SEL => cpu_main_alu_datum_r_24_add0000_22_CYSELF_20586,
      O => cpu_main_alu_datum_r_24_add0000_22_CYMUXF2_20581
    );
  cpu_main_alu_datum_r_24_add0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_21_Q,
      O => cpu_main_alu_datum_r_24_add0000_22_CYINIT_20599
    );
  cpu_main_alu_datum_r_24_add0000_22_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => cpu_main_alu_datum_r_24_add0000_22_CY0F_20598
    );
  cpu_main_alu_datum_r_24_add0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(22),
      O => cpu_main_alu_datum_r_24_add0000_22_CYSELF_20586
    );
  cpu_main_alu_datum_r_24_add0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_22_XORG_20588,
      O => datum_r_24_add0000_23_Q
    );
  cpu_main_alu_datum_r_24_add0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_22_Q,
      I1 => Madd_datum_r_24_add0000_lut(23),
      O => cpu_main_alu_datum_r_24_add0000_22_XORG_20588
    );
  cpu_main_alu_datum_r_24_add0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_cy_21_Q,
      O => cpu_main_alu_datum_r_24_add0000_22_FASTCARRY_20583
    );
  cpu_main_alu_datum_r_24_add0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_22_CYSELG_20572,
      I1 => cpu_main_alu_datum_r_24_add0000_22_CYSELF_20586,
      O => cpu_main_alu_datum_r_24_add0000_22_CYAND_20584
    );
  cpu_main_alu_datum_r_24_add0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_22_CYMUXG2_20582,
      IB => cpu_main_alu_datum_r_24_add0000_22_FASTCARRY_20583,
      SEL => cpu_main_alu_datum_r_24_add0000_22_CYAND_20584,
      O => cpu_main_alu_datum_r_24_add0000_22_CYMUXFAST_20585
    );
  cpu_main_alu_datum_r_24_add0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_22_CY0G_20580,
      IB => cpu_main_alu_datum_r_24_add0000_22_CYMUXF2_20581,
      SEL => cpu_main_alu_datum_r_24_add0000_22_CYSELG_20572,
      O => cpu_main_alu_datum_r_24_add0000_22_CYMUXG2_20582
    );
  cpu_main_alu_datum_r_24_add0000_22_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => cpu_main_alu_datum_r_24_add0000_22_CY0G_20580
    );
  cpu_main_alu_datum_r_24_add0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(23),
      O => cpu_main_alu_datum_r_24_add0000_22_CYSELG_20572
    );
  Madd_datum_r_24_add0000_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_23_ADR1,
      ADR1 => in_b(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(23)
    );
  cpu_main_alu_datum_r_24_add0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_24_XORF_20631,
      O => datum_r_24_add0000_24_Q
    );
  cpu_main_alu_datum_r_24_add0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      I0 => cpu_main_alu_datum_r_24_add0000_24_CYINIT_20630,
      I1 => Madd_datum_r_24_add0000_lut(24),
      O => cpu_main_alu_datum_r_24_add0000_24_XORF_20631
    );
  cpu_main_alu_datum_r_24_add0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      IA => cpu_main_alu_datum_r_24_add0000_24_CY0F_20629,
      IB => cpu_main_alu_datum_r_24_add0000_24_CYINIT_20630,
      SEL => cpu_main_alu_datum_r_24_add0000_24_CYSELF_20621,
      O => Madd_datum_r_24_add0000_cy_24_Q
    );
  cpu_main_alu_datum_r_24_add0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_22_CYMUXFAST_20585,
      O => cpu_main_alu_datum_r_24_add0000_24_CYINIT_20630
    );
  cpu_main_alu_datum_r_24_add0000_24_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => cpu_main_alu_datum_r_24_add0000_24_CY0F_20629
    );
  cpu_main_alu_datum_r_24_add0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => Madd_datum_r_24_add0000_lut(24),
      O => cpu_main_alu_datum_r_24_add0000_24_CYSELF_20621
    );
  cpu_main_alu_datum_r_24_add0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_24_XORG_20618,
      O => datum_r_24_add0000_25_Q
    );
  cpu_main_alu_datum_r_24_add0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      I0 => Madd_datum_r_24_add0000_cy_24_Q,
      I1 => Madd_datum_r_24_add0000_lut(25),
      O => cpu_main_alu_datum_r_24_add0000_24_XORG_20618
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_17_XORF_20667,
      O => Mmult_mul_res_submult_0_17
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y33"
    )
    port map (
      I0 => cpu_main_alu_Mmult_mul_res_submult_0_17_CYINIT_20666,
      I1 => Mmult_mul_res_submult_00_Madd_lut(17),
      O => cpu_main_alu_Mmult_mul_res_submult_0_17_XORF_20667
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y33"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_17_CY0F_20665,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_17_CYINIT_20666,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_17_CYSELF_20657,
      O => Mmult_mul_res_submult_00_Madd_cy_17_Q
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      O => cpu_main_alu_Mmult_mul_res_submult_0_17_CYINIT_20666
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_0,
      O => cpu_main_alu_Mmult_mul_res_submult_0_17_CY0F_20665
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_lut(17),
      O => cpu_main_alu_Mmult_mul_res_submult_0_17_CYSELF_20657
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_17_XORG_20653,
      O => Mmult_mul_res_submult_0_18
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y33"
    )
    port map (
      I0 => Mmult_mul_res_submult_00_Madd_cy_17_Q,
      I1 => Mmult_mul_res_submult_00_Madd_lut(18),
      O => cpu_main_alu_Mmult_mul_res_submult_0_17_XORG_20653
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_17_CYMUXG_20652,
      O => Mmult_mul_res_submult_00_Madd_cy_18_Q
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y33"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_17_CY0G_20650,
      IB => Mmult_mul_res_submult_00_Madd_cy_17_Q,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_17_CYSELG_20642,
      O => cpu_main_alu_Mmult_mul_res_submult_0_17_CYMUXG_20652
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_1,
      O => cpu_main_alu_Mmult_mul_res_submult_0_17_CY0G_20650
    );
  cpu_main_alu_Mmult_mul_res_submult_0_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_lut(18),
      O => cpu_main_alu_Mmult_mul_res_submult_0_17_CYSELG_20642
    );
  Mmult_mul_res_submult_00_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_18_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_18_ADR3,
      ADR3 => VCC,
      O => Mmult_mul_res_submult_00_Madd_lut(18)
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_19_XORF_20706,
      O => Mmult_mul_res_submult_0_19
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y34"
    )
    port map (
      I0 => cpu_main_alu_Mmult_mul_res_submult_0_19_CYINIT_20705,
      I1 => Mmult_mul_res_submult_00_Madd_lut(19),
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_XORF_20706
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y34"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_19_CY0F_20704,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_19_CYINIT_20705,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELF_20692,
      O => Mmult_mul_res_submult_00_Madd_cy_19_Q
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y34"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_19_CY0F_20704,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_19_CY0F_20704,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELF_20692,
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXF2_20687
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_cy_18_Q,
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_CYINIT_20705
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_2,
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_CY0F_20704
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_lut(19),
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELF_20692
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_19_XORG_20694,
      O => Mmult_mul_res_submult_0_20
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y34"
    )
    port map (
      I0 => Mmult_mul_res_submult_00_Madd_cy_19_Q,
      I1 => Mmult_mul_res_submult_00_Madd_lut(20),
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_XORG_20694
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXFAST_20691,
      O => Mmult_mul_res_submult_00_Madd_cy_20_Q
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_cy_18_Q,
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_FASTCARRY_20689
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y34"
    )
    port map (
      I0 => cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELG_20678,
      I1 => cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELF_20692,
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_CYAND_20690
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y34"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXG2_20688,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_19_FASTCARRY_20689,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_19_CYAND_20690,
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXFAST_20691
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y34"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_19_CY0G_20686,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXF2_20687,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELG_20678,
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_CYMUXG2_20688
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_3,
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_CY0G_20686
    );
  cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_lut(20),
      O => cpu_main_alu_Mmult_mul_res_submult_0_19_CYSELG_20678
    );
  Mmult_mul_res_submult_00_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_20_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_20_ADR3,
      ADR3 => VCC,
      O => Mmult_mul_res_submult_00_Madd_lut(20)
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_21_XORF_20745,
      O => Mmult_mul_res_submult_0_21
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y35"
    )
    port map (
      I0 => cpu_main_alu_Mmult_mul_res_submult_0_21_CYINIT_20744,
      I1 => Mmult_mul_res_submult_00_Madd_lut(21),
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_XORF_20745
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y35"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_21_CY0F_20743,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_21_CYINIT_20744,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELF_20731,
      O => Mmult_mul_res_submult_00_Madd_cy_21_Q
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y35"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_21_CY0F_20743,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_21_CY0F_20743,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELF_20731,
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXF2_20726
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_cy_20_Q,
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_CYINIT_20744
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_4,
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_CY0F_20743
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_lut(21),
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELF_20731
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_21_XORG_20733,
      O => Mmult_mul_res_submult_0_22
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y35"
    )
    port map (
      I0 => Mmult_mul_res_submult_00_Madd_cy_21_Q,
      I1 => Mmult_mul_res_submult_00_Madd_lut(22),
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_XORG_20733
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_cy_20_Q,
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_FASTCARRY_20728
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y35"
    )
    port map (
      I0 => cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELG_20717,
      I1 => cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELF_20731,
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_CYAND_20729
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y35"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXG2_20727,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_21_FASTCARRY_20728,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_21_CYAND_20729,
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXFAST_20730
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y35"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_21_CY0G_20725,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXF2_20726,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELG_20717,
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXG2_20727
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_5,
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_CY0G_20725
    );
  cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_lut(22),
      O => cpu_main_alu_Mmult_mul_res_submult_0_21_CYSELG_20717
    );
  Mmult_mul_res_submult_00_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_22_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_22_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mmult_mul_res_submult_00_Madd_lut(22)
    );
  cpu_main_alu_Mmult_mul_res_submult_0_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_23_XORF_20776,
      O => Mmult_mul_res_submult_0_23
    );
  cpu_main_alu_Mmult_mul_res_submult_0_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y36"
    )
    port map (
      I0 => cpu_main_alu_Mmult_mul_res_submult_0_23_CYINIT_20775,
      I1 => Mmult_mul_res_submult_00_Madd_lut(23),
      O => cpu_main_alu_Mmult_mul_res_submult_0_23_XORF_20776
    );
  cpu_main_alu_Mmult_mul_res_submult_0_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y36"
    )
    port map (
      IA => cpu_main_alu_Mmult_mul_res_submult_0_23_CY0F_20774,
      IB => cpu_main_alu_Mmult_mul_res_submult_0_23_CYINIT_20775,
      SEL => cpu_main_alu_Mmult_mul_res_submult_0_23_CYSELF_20766,
      O => Mmult_mul_res_submult_00_Madd_cy_23_Q
    );
  cpu_main_alu_Mmult_mul_res_submult_0_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_21_CYMUXFAST_20730,
      O => cpu_main_alu_Mmult_mul_res_submult_0_23_CYINIT_20775
    );
  cpu_main_alu_Mmult_mul_res_submult_0_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_6,
      O => cpu_main_alu_Mmult_mul_res_submult_0_23_CY0F_20774
    );
  cpu_main_alu_Mmult_mul_res_submult_0_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_00_Madd_lut(23),
      O => cpu_main_alu_Mmult_mul_res_submult_0_23_CYSELF_20766
    );
  cpu_main_alu_Mmult_mul_res_submult_0_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mmult_mul_res_submult_0_23_XORG_20763,
      O => Mmult_mul_res_submult_0_24
    );
  cpu_main_alu_Mmult_mul_res_submult_0_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y36"
    )
    port map (
      I0 => Mmult_mul_res_submult_00_Madd_cy_23_Q,
      I1 => Mmult_mul_res_submult_00_Madd_lut(24),
      O => cpu_main_alu_Mmult_mul_res_submult_0_23_XORG_20763
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y38"
    )
    port map (
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_LOGIC_ZERO_20795
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y38"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_LOGIC_ZERO_20795,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYINIT_20806,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYSELF_20800,
      O => Mcompar_datum_r_22_cmp_eq0015_cy_0_Q
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYINIT_20806
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(0),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYSELF_20800
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y38"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_LOGIC_ZERO_20795,
      IB => Mcompar_datum_r_22_cmp_eq0015_cy_0_Q,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYSELG_20789,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYMUXG_20797
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(1),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYSELG_20789
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y39"
    )
    port map (
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_LOGIC_ZERO_20824
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y39"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_LOGIC_ZERO_20824,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_LOGIC_ZERO_20824,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELF_20830,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXF2_20825
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(2),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELF_20830
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_1_CYMUXG_20797,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_FASTCARRY_20827
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y39"
    )
    port map (
      I0 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELG_20818,
      I1 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELF_20830,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYAND_20828
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y39"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXG2_20826,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_FASTCARRY_20827,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYAND_20828,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXFAST_20829
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y39"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_LOGIC_ZERO_20824,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXF2_20825,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELG_20818,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXG2_20826
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(3),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYSELG_20818
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y40"
    )
    port map (
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_LOGIC_ZERO_20854
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y40"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_LOGIC_ZERO_20854,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_LOGIC_ZERO_20854,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELF_20860,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXF2_20855
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(4),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELF_20860
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_3_CYMUXFAST_20829,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_FASTCARRY_20857
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y40"
    )
    port map (
      I0 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELG_20848,
      I1 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELF_20860,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYAND_20858
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y40"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXG2_20856,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_FASTCARRY_20857,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYAND_20858,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXFAST_20859
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y40"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_LOGIC_ZERO_20854,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXF2_20855,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELG_20848,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXG2_20856
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(5),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYSELG_20848
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_LOGIC_ZERO_20884
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_LOGIC_ZERO_20884,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_LOGIC_ZERO_20884,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELF_20890,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXF2_20885
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(6),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELF_20890
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_5_CYMUXFAST_20859,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_FASTCARRY_20887
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      I0 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELG_20878,
      I1 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELF_20890,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYAND_20888
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXG2_20886,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_FASTCARRY_20887,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYAND_20888,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXFAST_20889
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_LOGIC_ZERO_20884,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXF2_20885,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELG_20878,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXG2_20886
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(7),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYSELG_20878
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_LOGIC_ZERO_20914
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_LOGIC_ZERO_20914,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_LOGIC_ZERO_20914,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELF_20920,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXF2_20915
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(8),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELF_20920
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_7_CYMUXFAST_20889,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_FASTCARRY_20917
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      I0 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELG_20908,
      I1 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELF_20920,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYAND_20918
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXG2_20916,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_FASTCARRY_20917,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYAND_20918,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXFAST_20919
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_LOGIC_ZERO_20914,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXF2_20915,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELG_20908,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXG2_20916
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(9),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYSELG_20908
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_LOGIC_ZERO_20944
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_LOGIC_ZERO_20944,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_LOGIC_ZERO_20944,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELF_20950,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXF2_20945
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(10),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELF_20950
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_9_CYMUXFAST_20919,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_FASTCARRY_20947
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      I0 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELG_20938,
      I1 => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELF_20950,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYAND_20948
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXG2_20946,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_FASTCARRY_20947,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYAND_20948,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXFAST_20949
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_LOGIC_ZERO_20944,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXF2_20945,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELG_20938,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXG2_20946
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(11),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYSELG_20938
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_LOGIC_ZERO_20971
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      IA => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_LOGIC_ZERO_20971,
      IB => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_CYINIT_20970,
      SEL => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_CYSELF_20964,
      O => Mcompar_datum_r_22_cmp_eq0015_cy_12_Q
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_11_CYMUXFAST_20949,
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_CYINIT_20970
    );
  cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_datum_r_22_cmp_eq0015_lut(12),
      O => cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_cy_12_CYSELF_20964
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_12_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X37Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(12)
    );
  cpu_main_alu_datum_r_sub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y35"
    )
    port map (
      I0 => cpu_main_alu_datum_r_sub0000_0_CYINIT_21005,
      I1 => Msub_datum_r_sub0000_lut(0),
      O => cpu_main_alu_datum_r_sub0000_0_XORF_21006
    );
  cpu_main_alu_datum_r_sub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0000_0_CY0F_21004,
      IB => cpu_main_alu_datum_r_sub0000_0_CYINIT_21005,
      SEL => cpu_main_alu_datum_r_sub0000_0_CYSELF_20996,
      O => Msub_datum_r_sub0000_cy(0)
    );
  cpu_main_alu_datum_r_sub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_main_alu_datum_r_sub0000_0_CYINIT_21005
    );
  cpu_main_alu_datum_r_sub0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(27),
      O => cpu_main_alu_datum_r_sub0000_0_CY0F_21004
    );
  cpu_main_alu_datum_r_sub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0000_lut(0),
      O => cpu_main_alu_datum_r_sub0000_0_CYSELF_20996
    );
  cpu_main_alu_datum_r_sub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0000_0_XORG_20992,
      O => datum_r_sub0000_1_Q
    );
  cpu_main_alu_datum_r_sub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y35"
    )
    port map (
      I0 => Msub_datum_r_sub0000_cy(0),
      I1 => Msub_datum_r_sub0000_lut(1),
      O => cpu_main_alu_datum_r_sub0000_0_XORG_20992
    );
  cpu_main_alu_datum_r_sub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0000_0_CYMUXG_20991,
      O => Msub_datum_r_sub0000_cy(1)
    );
  cpu_main_alu_datum_r_sub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y35"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0000_0_CY0G_20989,
      IB => Msub_datum_r_sub0000_cy(0),
      SEL => cpu_main_alu_datum_r_sub0000_0_CYSELG_20981,
      O => cpu_main_alu_datum_r_sub0000_0_CYMUXG_20991
    );
  cpu_main_alu_datum_r_sub0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(28),
      O => cpu_main_alu_datum_r_sub0000_0_CY0G_20989
    );
  cpu_main_alu_datum_r_sub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0000_lut(1),
      O => cpu_main_alu_datum_r_sub0000_0_CYSELG_20981
    );
  Msub_datum_r_sub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_1_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_sub0000_lut(1)
    );
  cpu_main_alu_datum_r_sub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0000_2_XORF_21045,
      O => datum_r_sub0000_2_Q
    );
  cpu_main_alu_datum_r_sub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y36"
    )
    port map (
      I0 => cpu_main_alu_datum_r_sub0000_2_CYINIT_21044,
      I1 => Msub_datum_r_sub0000_lut(2),
      O => cpu_main_alu_datum_r_sub0000_2_XORF_21045
    );
  cpu_main_alu_datum_r_sub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0000_2_CY0F_21043,
      IB => cpu_main_alu_datum_r_sub0000_2_CYINIT_21044,
      SEL => cpu_main_alu_datum_r_sub0000_2_CYSELF_21031,
      O => Msub_datum_r_sub0000_cy(2)
    );
  cpu_main_alu_datum_r_sub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0000_2_CY0F_21043,
      IB => cpu_main_alu_datum_r_sub0000_2_CY0F_21043,
      SEL => cpu_main_alu_datum_r_sub0000_2_CYSELF_21031,
      O => cpu_main_alu_datum_r_sub0000_2_CYMUXF2_21026
    );
  cpu_main_alu_datum_r_sub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0000_cy(1),
      O => cpu_main_alu_datum_r_sub0000_2_CYINIT_21044
    );
  cpu_main_alu_datum_r_sub0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(29),
      O => cpu_main_alu_datum_r_sub0000_2_CY0F_21043
    );
  cpu_main_alu_datum_r_sub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0000_lut(2),
      O => cpu_main_alu_datum_r_sub0000_2_CYSELF_21031
    );
  cpu_main_alu_datum_r_sub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y36"
    )
    port map (
      I0 => Msub_datum_r_sub0000_cy(2),
      I1 => Msub_datum_r_sub0000_lut(3),
      O => cpu_main_alu_datum_r_sub0000_2_XORG_21033
    );
  cpu_main_alu_datum_r_sub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0000_cy(1),
      O => cpu_main_alu_datum_r_sub0000_2_FASTCARRY_21028
    );
  cpu_main_alu_datum_r_sub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y36"
    )
    port map (
      I0 => cpu_main_alu_datum_r_sub0000_2_CYSELG_21017,
      I1 => cpu_main_alu_datum_r_sub0000_2_CYSELF_21031,
      O => cpu_main_alu_datum_r_sub0000_2_CYAND_21029
    );
  cpu_main_alu_datum_r_sub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0000_2_CYMUXG2_21027,
      IB => cpu_main_alu_datum_r_sub0000_2_FASTCARRY_21028,
      SEL => cpu_main_alu_datum_r_sub0000_2_CYAND_21029,
      O => cpu_main_alu_datum_r_sub0000_2_CYMUXFAST_21030
    );
  cpu_main_alu_datum_r_sub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y36"
    )
    port map (
      IA => cpu_main_alu_datum_r_sub0000_2_CY0G_21025,
      IB => cpu_main_alu_datum_r_sub0000_2_CYMUXF2_21026,
      SEL => cpu_main_alu_datum_r_sub0000_2_CYSELG_21017,
      O => cpu_main_alu_datum_r_sub0000_2_CYMUXG2_21027
    );
  cpu_main_alu_datum_r_sub0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(30),
      O => cpu_main_alu_datum_r_sub0000_2_CY0G_21025
    );
  cpu_main_alu_datum_r_sub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Msub_datum_r_sub0000_lut(3),
      O => cpu_main_alu_datum_r_sub0000_2_CYSELG_21017
    );
  Mmult_mul_res_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X35Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Mmult_mul_res_submult_0_24,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_24_ADR4,
      O => Mmult_mul_res_Madd_lut(24)
    );
  datum_r_or0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR4,
      O => datum_r_or0000_wg_lut(1)
    );
  datum_r_or0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR4,
      O => datum_r_or0000_wg_lut(3)
    );
  datum_r_or0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR1,
      ADR1 => in_b(25),
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR4,
      O => datum_r_or0000_wg_lut(5)
    );
  datum_r_10_mux00002512 : X_LUT4
    generic map(
      INIT => X"3232",
      LOC => "SLICE_X50Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002512_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002512_ADR2,
      ADR2 => datum_r_10_mux0000210_0,
      ADR3 => VCC,
      O => datum_r_10_mux00002511_13061
    );
  datum_r_14_mux00001782 : X_LUT4
    generic map(
      INIT => X"00AC",
      LOC => "SLICE_X46Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001782_ADR1,
      ADR1 => Sh92_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001782_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001782_ADR4,
      O => datum_r_14_mux00001782_13086
    );
  datum_r_20_mux0000215_SW02 : X_LUT4
    generic map(
      INIT => X"5404",
      LOC => "SLICE_X42Y58"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW02_ADR1,
      ADR1 => N145,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW02_ADR3,
      ADR3 => Sh108_0,
      O => datum_r_20_mux0000215_SW01_13111
    );
  datum_r_0_mux000041_F : X_LUT4
    generic map(
      INIT => X"AC00",
      LOC => "SLICE_X30Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_F_ADR3,
      ADR3 => N87_0,
      O => N309
    );
  datum_r_9_mux0000185_F : X_LUT4
    generic map(
      INIT => X"A088",
      LOC => "SLICE_X44Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_F_ADR1,
      ADR1 => datum_r_9_mux0000135_0,
      ADR2 => datum_r_9_mux0000122_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_F_ADR4,
      O => N255
    );
  datum_r_23_mux0000253_SW0_F : X_LUT4
    generic map(
      INIT => X"DDD8",
      LOC => "SLICE_X54Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR3,
      ADR3 => datum_r_23_mux0000132_0,
      O => N307
    );
  Sh112_F : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X53Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Sh86_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh112_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh112_F_ADR4,
      O => N275
    );
  Sh113_F : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X48Y65"
    )
    port map (
      ADR0 => Sh79_0,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh113_F_ADR3,
      ADR3 => Sh87_0,
      O => N281
    );
  datum_r_21_mux0000170_SW02 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X44Y64"
    )
    port map (
      ADR0 => Sh95_0,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000170_SW02_ADR3,
      ADR3 => Sh99_0,
      O => datum_r_21_mux0000170_SW01_13260
    );
  datum_r_11_mux00002502 : X_LUT4
    generic map(
      INIT => X"00FA",
      LOC => "SLICE_X65Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002502_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002502_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002502_ADR4,
      O => datum_r_11_mux00002501_13286
    );
  datum_r_15_mux00001782 : X_LUT4
    generic map(
      INIT => X"00E4",
      LOC => "SLICE_X67Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001782_ADR1,
      ADR1 => Sh93_0,
      ADR2 => Sh89_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001782_ADR4,
      O => datum_r_15_mux00001782_13311
    );
  datum_r_4_mux00002821 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X38Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00002821_ADR1,
      ADR1 => datum_r_4_mux0000240_0,
      ADR2 => datum_r_4_mux0000254_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00002821_ADR4,
      O => datum_r_4_mux0000282
    );
  datum_r_5_mux00002112 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR4,
      O => datum_r_5_mux00002112_13360
    );
  datum_r_12_mux00002612 : X_LUT4
    generic map(
      INIT => X"0E0E",
      LOC => "SLICE_X49Y49"
    )
    port map (
      ADR0 => datum_r_12_mux000081_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002612_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002612_ADR3,
      ADR3 => VCC,
      O => datum_r_12_mux00002611_13386
    );
  datum_r_10_mux0000131_F : X_LUT4
    generic map(
      INIT => X"B800",
      LOC => "SLICE_X52Y64"
    )
    port map (
      ADR0 => Sh18_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_F_ADR2,
      ADR2 => Sh10_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_F_ADR4,
      O => N253
    );
  Sh22_F : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X44Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh22_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh22_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh22_F_ADR3,
      ADR3 => VCC,
      O => N271
    );
  Sh42_F : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => Sh24_0,
      ADR1 => Sh16_0,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh42_F_ADR4,
      O => N279
    );
  Sh43_F : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X49Y61"
    )
    port map (
      ADR0 => Sh17_0,
      ADR1 => Sh25_0,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh43_F_ADR4,
      O => N277
    );
  datum_r_10_mux0000179_F : X_LUT4
    generic map(
      INIT => X"3022",
      LOC => "SLICE_X46Y53"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_F_ADR2,
      ADR2 => Sh84_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_F_ADR4,
      O => N301
    );
  Sh81_F : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X67Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh81_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh81_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh81_F_ADR4,
      O => N269
    );
  datum_r_11_mux0000131_F : X_LUT4
    generic map(
      INIT => X"8A80",
      LOC => "SLICE_X66Y69"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_F_ADR1,
      ADR1 => Sh19_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_F_ADR3,
      ADR3 => Sh11_0,
      O => N251
    );
  datum_r_11_mux0000179_F : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X66Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_F_ADR1,
      ADR1 => Sh89_0,
      ADR2 => Sh85_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_F_ADR4,
      O => N299
    );
  datum_r_12_mux0000122_F : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X49Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => Sh20_0,
      ADR2 => Sh12_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000122_F_ADR4,
      O => N293
    );
  datum_r_12_mux0000175_F : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X52Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_F_ADR2,
      ADR2 => Sh82_0,
      ADR3 => VCC,
      O => N295
    );
  datum_r_13_mux0000131_F : X_LUT4
    generic map(
      INIT => X"CA00",
      LOC => "SLICE_X44Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_F_ADR1,
      ADR1 => Sh21_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_F_ADR4,
      O => N257
    );
  datum_r_13_mux0000189_F : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X53Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_F_ADR1,
      ADR1 => Sh91_0,
      ADR2 => Sh83_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_F_ADR4,
      O => N267
    );
  datum_r_14_mux0000122_F : X_LUT4
    generic map(
      INIT => X"C840",
      LOC => "SLICE_X46Y58"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_F_ADR3,
      ADR3 => Sh22,
      O => N263
    );
  datum_r_22_mux0000195_F : X_LUT4
    generic map(
      INIT => X"00B8",
      LOC => "SLICE_X44Y54"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR4,
      O => N305
    );
  datum_r_20_mux0000170_SW0_F : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X46Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_F_ADR1,
      ADR1 => VCC,
      ADR2 => Sh98_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_F_ADR4,
      O => N313
    );
  datum_r_15_mux0000122_F : X_LUT4
    generic map(
      INIT => X"CA00",
      LOC => "SLICE_X66Y72"
    )
    port map (
      ADR0 => Sh15_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_F_ADR4,
      O => N265
    );
  datum_r_24_mux0000113_F : X_LUT4
    generic map(
      INIT => X"C480",
      LOC => "SLICE_X46Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_F_ADR2,
      ADR2 => N108_0,
      ADR3 => N107_0,
      O => N303
    );
  datum_r_25_mux0000216_F : X_LUT4
    generic map(
      INIT => X"DDD8",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_F_ADR2,
      ADR2 => datum_r_25_mux0000155_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_F_ADR4,
      O => N261
    );
  datum_r_17_mux0000183_F : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X48Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_F_ADR1,
      ADR1 => datum_r_17_mux0000129_0,
      ADR2 => datum_r_17_mux0000116_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_F_ADR4,
      O => N297
    );
  gc_flag_r6_F : X_LUT4
    generic map(
      INIT => X"1C3E",
      LOC => "SLICE_X32Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR4,
      O => N273
    );
  datum_r_18_mux0000182_F : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_F_ADR3,
      ADR3 => datum_r_18_mux0000116_0,
      O => N283
    );
  datum_r_19_mux0000183_F : X_LUT4
    generic map(
      INIT => X"4540",
      LOC => "SLICE_X66Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_F_ADR1,
      ADR1 => datum_r_19_mux0000116_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_F_ADR3,
      ADR3 => datum_r_19_mux0000129_0,
      O => N259
    );
  datum_r_0_mux0000141_F : X_LUT4
    generic map(
      INIT => X"0804",
      LOC => "SLICE_X29Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR4,
      O => N311
    );
  datum_r_21_mux0000215_SW02 : X_LUT4
    generic map(
      INIT => X"0C0A",
      LOC => "SLICE_X40Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR4,
      O => datum_r_21_mux0000215_SW01_13986
    );
  datum_r_0_mux0000265_F : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X52Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR4,
      O => N291
    );
  datum_r_1_mux0000160_F : X_LUT4
    generic map(
      INIT => X"F5E4",
      LOC => "SLICE_X67Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_F_ADR1,
      ADR1 => datum_r_1_mux0000133_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_F_ADR4,
      O => N289
    );
  datum_r_2_mux0000160_F : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X65Y65"
    )
    port map (
      ADR0 => Sh10_0,
      ADR1 => datum_r_2_mux0000128_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000160_F_ADR3,
      ADR3 => datum_r_2_mux0000133_0,
      O => N287
    );
  datum_r_3_mux0000160_F : X_LUT4
    generic map(
      INIT => X"DDD8",
      LOC => "SLICE_X67Y70"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000160_F_ADR1,
      ADR1 => Sh11_0,
      ADR2 => datum_r_3_mux0000133_0,
      ADR3 => datum_r_3_mux0000128_0,
      O => N285
    );
  Msub_datum_r_24_sub0000_lut_25_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X36Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_25_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_25_ADR4,
      O => Msub_datum_r_24_sub0000_lut(25)
    );
  Madd_datum_r_24_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_1_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(1)
    );
  Madd_datum_r_24_add0000_lut_25_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_25_ADR1,
      ADR1 => in_a(25),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(25)
    );
  Mmult_mul_res_submult_00_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X39Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_24_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_24_ADR4,
      O => Mmult_mul_res_submult_00_Madd_lut(24)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X37Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(1)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X37Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(3)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X37Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(5)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X37Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR2,
      ADR2 => in_a(14),
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(7)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_9_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X37Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(9)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_11_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X37Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(11)
    );
  datum_r_or0000_wg_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X39Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => in_b(12),
      ADR3 => VCC,
      O => datum_r_or0000_wg_lut(0)
    );
  datum_r_10_mux00002511 : X_LUT4
    generic map(
      INIT => X"00FE",
      LOC => "SLICE_X50Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002511_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002511_ADR2,
      ADR2 => datum_r_10_mux0000210_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002511_ADR4,
      O => datum_r_10_mux0000251
    );
  datum_r_14_mux00001781 : X_LUT4
    generic map(
      INIT => X"4450",
      LOC => "SLICE_X46Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001781_ADR1,
      ADR1 => Sh80_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001781_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001781_ADR4,
      O => datum_r_14_mux00001781_13093
    );
  datum_r_20_mux0000215_SW01 : X_LUT4
    generic map(
      INIT => X"5E0E",
      LOC => "SLICE_X42Y58"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW01_ADR1,
      ADR1 => N145,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW01_ADR3,
      ADR3 => Sh108_0,
      O => datum_r_20_mux0000215_SW0
    );
  datum_r_0_mux000041_G : X_LUT4
    generic map(
      INIT => X"6000",
      LOC => "SLICE_X30Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_G_ADR3,
      ADR3 => N34_0,
      O => N310
    );
  datum_r_9_mux0000185_G : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X44Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_G_ADR1,
      ADR1 => Sh25_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_G_ADR4,
      O => N256
    );
  datum_r_23_mux0000253_SW0_G : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X54Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR3,
      ADR3 => VCC,
      O => N308
    );
  Sh112_G : X_LUT4
    generic map(
      INIT => X"3202",
      LOC => "SLICE_X53Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh112_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh112_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh112_G_ADR3,
      ADR3 => N391_0,
      O => N276
    );
  Sh113_G : X_LUT4
    generic map(
      INIT => X"2230",
      LOC => "SLICE_X48Y65"
    )
    port map (
      ADR0 => N141_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh113_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh113_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh113_G_ADR4,
      O => N282
    );
  datum_r_21_mux0000170_SW01 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X44Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000170_SW01_ADR1,
      ADR1 => Sh87_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000170_SW01_ADR3,
      ADR3 => VCC,
      O => datum_r_21_mux0000170_SW0
    );
  datum_r_11_mux00002501 : X_LUT4
    generic map(
      INIT => X"3332",
      LOC => "SLICE_X65Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR4,
      O => datum_r_11_mux0000250
    );
  datum_r_15_mux00001781 : X_LUT4
    generic map(
      INIT => X"00E4",
      LOC => "SLICE_X67Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001781_ADR1,
      ADR1 => Sh85_0,
      ADR2 => Sh81,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001781_ADR4,
      O => datum_r_15_mux00001781_13318
    );
  datum_r_5_mux00002111 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002111_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002111_ADR3,
      ADR3 => datum_r_5_mux0000162_0,
      O => datum_r_5_mux00002111_13368
    );
  datum_r_12_mux00002611 : X_LUT4
    generic map(
      INIT => X"00FE",
      LOC => "SLICE_X49Y49"
    )
    port map (
      ADR0 => datum_r_12_mux000081_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002611_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002611_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002611_ADR4,
      O => datum_r_12_mux0000261
    );
  datum_r_10_mux0000131_G : X_LUT4
    generic map(
      INIT => X"D800",
      LOC => "SLICE_X52Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR4,
      O => N254
    );
  Sh22_G : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X44Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh22_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh22_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh22_G_ADR3,
      ADR3 => VCC,
      O => N272
    );
  Sh42_G : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh42_G_ADR1,
      ADR1 => N59_0,
      ADR2 => N60_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh42_G_ADR4,
      O => N280
    );
  Sh43_G : X_LUT4
    generic map(
      INIT => X"00E4",
      LOC => "SLICE_X49Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh43_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh43_G_ADR2,
      ADR2 => N57_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh43_G_ADR4,
      O => N278
    );
  datum_r_10_mux0000179_G : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X46Y53"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_G_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_G_ADR4,
      O => N302
    );
  Sh81_G : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X67Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh81_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh81_G_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh81_G_ADR4,
      O => N270
    );
  datum_r_11_mux0000131_G : X_LUT4
    generic map(
      INIT => X"88A0",
      LOC => "SLICE_X66Y69"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_G_ADR2,
      ADR2 => Sh15_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_G_ADR4,
      O => N252
    );
  datum_r_11_mux0000179_G : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X66Y65"
    )
    port map (
      ADR0 => Sh81,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_G_ADR4,
      O => N300
    );
  datum_r_12_mux0000122_G : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X49Y62"
    )
    port map (
      ADR0 => Sh16_0,
      ADR1 => VCC,
      ADR2 => Sh24_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000122_G_ADR4,
      O => N294
    );
  datum_r_12_mux0000175_G : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X52Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_G_ADR2,
      ADR2 => Sh86_0,
      ADR3 => VCC,
      O => N296
    );
  datum_r_13_mux0000131_G : X_LUT4
    generic map(
      INIT => X"E400",
      LOC => "SLICE_X44Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_G_ADR1,
      ADR1 => Sh17_0,
      ADR2 => Sh25_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_G_ADR4,
      O => N258
    );
  datum_r_13_mux0000189_G : X_LUT4
    generic map(
      INIT => X"3022",
      LOC => "SLICE_X53Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_G_ADR1,
      ADR1 => funct(0),
      ADR2 => Sh79_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_G_ADR4,
      O => N268
    );
  datum_r_14_mux0000122_G : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X46Y58"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_G_ADR3,
      ADR3 => VCC,
      O => N264
    );
  datum_r_22_mux0000195_G : X_LUT4
    generic map(
      INIT => X"4450",
      LOC => "SLICE_X44Y54"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_G_ADR1,
      ADR1 => N114_0,
      ADR2 => N113_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_G_ADR4,
      O => N306
    );
  datum_r_20_mux0000170_SW0_G : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X46Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_G_ADR1,
      ADR1 => Sh94_0,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_G_ADR4,
      O => N314
    );
  datum_r_15_mux0000122_G : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X66Y72"
    )
    port map (
      ADR0 => Sh19_0,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_G_ADR4,
      O => N266
    );
  datum_r_24_mux0000113_G : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X46Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_G_ADR1,
      ADR1 => VCC,
      ADR2 => Sh98_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_G_ADR4,
      O => N304
    );
  datum_r_25_mux0000216_G : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_G_ADR2,
      ADR2 => Sh99_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_G_ADR4,
      O => N262
    );
  datum_r_17_mux0000183_G : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X48Y64"
    )
    port map (
      ADR0 => Sh79_0,
      ADR1 => funct(0),
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_G_ADR4,
      O => N298
    );
  gc_flag_r6_G : X_LUT4
    generic map(
      INIT => X"A215",
      LOC => "SLICE_X32Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR4,
      O => N274
    );
  datum_r_18_mux0000182_G : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_G_ADR3,
      ADR3 => Sh80_0,
      O => N284
    );
  datum_r_19_mux0000183_G : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X66Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_G_ADR1,
      ADR1 => Sh81,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_G_ADR4,
      O => N260
    );
  datum_r_0_mux0000141_G : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X29Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR4,
      O => N312
    );
  datum_r_21_mux0000215_SW01 : X_LUT4
    generic map(
      INIT => X"0CFA",
      LOC => "SLICE_X40Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR4,
      O => datum_r_21_mux0000215_SW0
    );
  datum_r_0_mux0000265_G : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X52Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_G_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_G_ADR3,
      ADR3 => Sh12_0,
      O => N292
    );
  datum_r_1_mux0000160_G : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X67Y61"
    )
    port map (
      ADR0 => Sh5_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_G_ADR3,
      ADR3 => VCC,
      O => N290
    );
  datum_r_2_mux0000160_G : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X65Y65"
    )
    port map (
      ADR0 => Sh6_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000160_G_ADR2,
      ADR2 => VCC,
      ADR3 => Sh14_0,
      O => N288
    );
  datum_r_3_mux0000160_G : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X67Y70"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000160_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000160_G_ADR2,
      ADR2 => VCC,
      ADR3 => Sh7_0,
      O => N286
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X37Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(0)
    );
  Msub_datum_r_sub0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_3_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_3_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_sub0000_lut(3)
    );
  datum_r_7_mux00003 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X34Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux00003_ADR1,
      ADR1 => N76_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux00003_ADR3,
      ADR3 => N75,
      O => datum_r_7_mux00003_16242
    );
  datum_r_19_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"5AA0",
      LOC => "SLICE_X30Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_SW0_ADR4,
      O => N211
    );
  datum_r_17_mux000078 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X40Y40"
    )
    port map (
      ADR0 => datum_r_24_add0000_17_Q,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000078_ADR4,
      O => datum_r_17_mux000078_16290
    );
  datum_r_24_mux0000290 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X34Y44"
    )
    port map (
      ADR0 => datum_r_24_mux0000274_0,
      ADR1 => datum_r_24_mux000078_0,
      ADR2 => datum_r_24_mux000092_0,
      ADR3 => datum_r_24_mux0000244_0,
      O => datum_r_24_mux0000290_16314
    );
  datum_r_25_mux000037 : X_LUT4
    generic map(
      INIT => X"F800",
      LOC => "SLICE_X30Y45"
    )
    port map (
      ADR0 => datum_r_25_mux000029_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000037_ADR2,
      ADR2 => N78_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000037_ADR4,
      O => datum_r_25_mux000037_16338
    );
  datum_r_22_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X31Y45"
    )
    port map (
      ADR0 => N27_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000011_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000011_ADR4,
      O => N88
    );
  datum_r_17_mux000081 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X32Y41"
    )
    port map (
      ADR0 => datum_r_17_mux000053_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000081_ADR2,
      ADR2 => datum_r_24_sub0000_17_Q,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000081_ADR4,
      O => datum_r_17_mux000081_16386
    );
  Sh90_SW0 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X64Y68"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh90_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh90_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh90_SW0_ADR3,
      ADR3 => VCC,
      O => N119
    );
  Mmult_mul_res_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y36"
    )
    port map (
      ADR0 => Mmult_mul_res_submult_0_23,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_23_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mmult_mul_res_Madd_lut(23)
    );
  datum_r_or0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR3,
      ADR3 => in_b(5),
      O => datum_r_or0000_wg_lut(2)
    );
  datum_r_or0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR4,
      O => datum_r_or0000_wg_lut(4)
    );
  datum_r_11_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"6868",
      LOC => "SLICE_X47Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_SW0_ADR2,
      ADR2 => in_b(11),
      ADR3 => VCC,
      O => N185
    );
  datum_r_13_mux000078 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X40Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000078_ADR3,
      ADR3 => datum_r_24_add0000_13_Q,
      O => datum_r_13_mux000078_15702
    );
  datum_r_14_mux000078 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X34Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR4,
      O => datum_r_14_mux000078_15726
    );
  datum_r_6_mux0000249 : X_LUT4
    generic map(
      INIT => X"5540",
      LOC => "SLICE_X48Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_ADR3,
      ADR3 => N235_0,
      O => cpu_AluRes_6_F
    );
  datum_r_22_cmp_eq00062 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X30Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00062_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00062_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00062_ADR3,
      ADR3 => N27_0,
      O => datum_r_22_cmp_eq0006
    );
  datum_r_21_mux000081 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X31Y35"
    )
    port map (
      ADR0 => datum_r_14_or0000_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000081_ADR2,
      ADR2 => datum_r_21_mux000078_0,
      ADR3 => datum_r_21_mux000053_0,
      O => datum_r_21_mux000081_15798
    );
  datum_r_13_mux000081 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X37Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000081_ADR1,
      ADR1 => datum_r_24_sub0000_13_Q,
      ADR2 => datum_r_13_mux000078_0,
      ADR3 => datum_r_13_mux000053_0,
      O => datum_r_13_mux000081_15822
    );
  datum_r_23_mux000023 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_ADR1,
      ADR1 => N241_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_ADR3,
      ADR3 => N78_0,
      O => datum_r_23_mux000023_15846
    );
  Msub_datum_r_sub0001_lut_4_Q : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X33Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_4_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_4_ADR4,
      O => Msub_datum_r_sub0001_lut(4)
    );
  Mmult_mul_res_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X35Y33"
    )
    port map (
      ADR0 => Mmult_mul_res_submult_0_17,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_17_ADR4,
      O => Mmult_mul_res_Madd_lut(17)
    );
  Mmult_mul_res_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_19_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_19_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mmult_mul_res_Madd_lut(19)
    );
  Mmult_mul_res_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X35Y35"
    )
    port map (
      ADR0 => Mmult_mul_res_submult_0_21,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_21_ADR4,
      O => Mmult_mul_res_Madd_lut(21)
    );
  Msub_datum_r_sub0001_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X33Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_0_ADR3,
      ADR3 => VCC,
      O => Msub_datum_r_sub0001_lut(0)
    );
  Msub_datum_r_sub0001_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X33Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_2_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_2_ADR4,
      O => Msub_datum_r_sub0001_lut(2)
    );
  Sh17_SW0 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X49Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh17_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh17_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh17_SW0_ADR4,
      O => N68
    );
  Sh97_SW0 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X55Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh97_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh97_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh97_SW0_ADR4,
      O => N98
    );
  datum_r_0_mux000091 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X33Y33"
    )
    port map (
      ADR0 => datum_r_24_sub0000_0_Q,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000091_ADR2,
      ADR2 => datum_r_14_cmp_eq0000_0,
      ADR3 => datum_r_14_or0000_0,
      O => datum_r_0_mux000091_16998
    );
  Sh98_SW0 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X48Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh98_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh98_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh98_SW0_ADR3,
      ADR3 => VCC,
      O => N95
    );
  Sh19_SW0 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X53Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh19_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh19_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh19_SW0_ADR4,
      O => N62
    );
  datum_r_23_mux0000132 : X_LUT4
    generic map(
      INIT => X"C480",
      LOC => "SLICE_X55Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR4,
      O => datum_r_23_mux0000132_17070
    );
  datum_r_23_mux0000286 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X28Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000286_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000286_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000286_ADR3,
      ADR3 => VCC,
      O => datum_r_23_mux0000286_17094
    );
  datum_r_4_mux0000240 : X_LUT4
    generic map(
      INIT => X"DC10",
      LOC => "SLICE_X41Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000240_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000240_ADR2,
      ADR2 => Sh108_0,
      ADR3 => datum_r_4_mux0000208_0,
      O => datum_r_4_mux0000240_14118
    );
  datum_r_4_mux0000134 : X_LUT4
    generic map(
      INIT => X"AC00",
      LOC => "SLICE_X40Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000134_ADR1,
      ADR1 => datum_r_sub0000_4_Q,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000134_ADR3,
      ADR3 => datum_r_4_mux0000129_0,
      O => datum_r_4_mux0000134_14142
    );
  datum_r_24_mux0000209 : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X41Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000209_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000209_ADR4,
      O => datum_r_24_mux0000209_14166
    );
  datum_r_24_mux0000274 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X35Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000274_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000274_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000274_ADR4,
      O => datum_r_24_mux0000274_14190
    );
  Sh11611 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X46Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh11611_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh11611_ADR3,
      ADR3 => VCC,
      O => N32
    );
  datum_r_25_mux0000106 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X46Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR4,
      O => datum_r_25_mux0000106_14238
    );
  datum_r_17_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X33Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux00003_ADR3,
      ADR3 => N76_0,
      O => datum_r_17_mux00003_14262
    );
  gc_flag_r1 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR4,
      O => gc_flag_r1_14286
    );
  datum_r_6_mux0000223_SW0 : X_LUT4
    generic map(
      INIT => X"0BFB",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000223_SW0_ADR1,
      ADR1 => Sh110_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000223_SW0_ADR3,
      ADR3 => datum_r_6_mux0000173_0,
      O => N221
    );
  datum_r_7_mux0000223_SW0 : X_LUT4
    generic map(
      INIT => X"51FB",
      LOC => "SLICE_X67Y71"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000223_SW0_ADR1,
      ADR1 => Sh111_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000223_SW0_ADR3,
      ADR3 => datum_r_7_mux0000173_0,
      O => N219
    );
  datum_r_23_mux0000253 : X_LUT4
    generic map(
      INIT => X"0E04",
      LOC => "SLICE_X45Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR4,
      O => datum_r_23_mux0000253_14358
    );
  datum_r_21_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X30Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR4,
      O => datum_r_21_mux00003_14382
    );
  datum_r_13_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X36Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR4,
      O => datum_r_13_mux00003_14406
    );
  datum_r_1_mux000038 : X_LUT4
    generic map(
      INIT => X"E0C0",
      LOC => "SLICE_X28Y44"
    )
    port map (
      ADR0 => datum_r_14_cmp_eq0004_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000038_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000038_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000038_ADR4,
      O => datum_r_1_mux000038_14430
    );
  datum_r_0_mux0000233 : X_LUT4
    generic map(
      INIT => X"5140",
      LOC => "SLICE_X43Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR4,
      O => datum_r_0_mux0000233_14454
    );
  datum_r_6_mux00003 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X30Y41"
    )
    port map (
      ADR0 => N76_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux00003_ADR4,
      O => datum_r_6_mux00003_14478
    );
  datum_r_0_mux0000179 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X32Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => datum_r_0_mux000091_0,
      ADR2 => datum_r_0_mux0000165_0,
      ADR3 => datum_r_0_mux000078_0,
      O => datum_r_0_mux0000179_14502
    );
  datum_r_22_cmp_eq000311 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X34Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000311_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000311_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000311_ADR4,
      O => datum_r_14_cmp_eq0003
    );
  datum_r_8_mux0000224_SW0 : X_LUT4
    generic map(
      INIT => X"5F1B",
      LOC => "SLICE_X48Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000224_SW0_ADR1,
      ADR1 => Sh112,
      ADR2 => datum_r_8_mux0000173_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000224_SW0_ADR4,
      O => N161
    );
  datum_r_1_mux000074 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X32Y38"
    )
    port map (
      ADR0 => datum_r_14_or0000_0,
      ADR1 => datum_r_1_mux000072_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000074_ADR3,
      ADR3 => datum_r_1_mux000046_0,
      O => datum_r_1_mux000074_14574
    );
  Sh80_SW0 : X_LUT4
    generic map(
      INIT => X"1B1B",
      LOC => "SLICE_X36Y53"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh80_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh80_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh80_SW0_ADR3,
      ADR3 => VCC,
      O => N21
    );
  datum_r_2_mux000046 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X30Y36"
    )
    port map (
      ADR0 => datum_r_2_mux000038_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000046_ADR2,
      ADR2 => datum_r_2_mux00003_0,
      ADR3 => datum_r_2_mux000032_0,
      O => datum_r_2_mux000046_14622
    );
  datum_r_8_mux0000250 : X_LUT4
    generic map(
      INIT => X"5450",
      LOC => "SLICE_X48Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_ADR2,
      ADR2 => N231_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_ADR4,
      O => cpu_AluRes_8_F
    );
  datum_r_19_mux0000116 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X65Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000116_ADR1,
      ADR1 => Sh85_0,
      ADR2 => Sh93_0,
      ADR3 => VCC,
      O => datum_r_19_mux0000116_14670
    );
  datum_r_9_mux0000222 : X_LUT4
    generic map(
      INIT => X"2220",
      LOC => "SLICE_X45Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000222_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000222_ADR2,
      ADR2 => datum_r_9_mux0000204_0,
      ADR3 => datum_r_9_mux0000185,
      O => datum_r_9_mux0000222_14694
    );
  datum_r_18_mux0000129 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X49Y59"
    )
    port map (
      ADR0 => Sh88_0,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000129_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000129_ADR4,
      O => datum_r_18_mux0000129_14718
    );
  datum_r_3_mux000093 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X35Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000093_ADR1,
      ADR1 => datum_r_sub0001(3),
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000093_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000093_ADR4,
      O => datum_r_3_mux000093_14742
    );
  datum_r_22_mux000011_SW0 : X_LUT4
    generic map(
      INIT => X"FB7F",
      LOC => "SLICE_X29Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR4,
      O => N7
    );
  datum_r_3_mux000080 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X36Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_ADR2,
      ADR2 => N225_0,
      ADR3 => datum_r_3_mux000046_0,
      O => datum_r_3_mux000080_14790
    );
  datum_r_18_mux0000116 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X40Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000116_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000116_ADR2,
      ADR2 => Sh92_0,
      ADR3 => VCC,
      O => datum_r_18_mux0000116_14814
    );
  datum_r_3_mux000080_SW0 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X37Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_SW0_ADR3,
      ADR3 => datum_r_3_mux000073_0,
      O => N225
    );
  datum_r_4_mux000049 : X_LUT4
    generic map(
      INIT => X"4880",
      LOC => "SLICE_X28Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000049_ADR1,
      ADR1 => datum_r_4_mux000038_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000049_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000049_ADR4,
      O => datum_r_4_mux000049_14862
    );
  datum_r_4_mux0000109 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X35Y38"
    )
    port map (
      ADR0 => datum_r_4_mux0000105_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000109_ADR2,
      ADR2 => datum_r_4_mux000067_0,
      ADR3 => datum_r_14_cmp_eq0000_0,
      O => datum_r_4_mux0000109_14886
    );
  datum_r_0_mux0000131_SW0 : X_LUT4
    generic map(
      INIT => X"DDBB",
      LOC => "SLICE_X33Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR4,
      O => N5
    );
  datum_r_5_mux000067 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X35Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000067_ADR1,
      ADR1 => datum_r_5_mux00003_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000067_ADR3,
      ADR3 => datum_r_5_mux000049_0,
      O => datum_r_5_mux000067_14934
    );
  datum_r_8_mux0000114 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X46Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000114_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000114_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000114_ADR3,
      ADR3 => Sh24_0,
      O => datum_r_8_mux0000114_14958
    );
  datum_r_25_mux0000155 : X_LUT4
    generic map(
      INIT => X"00B8",
      LOC => "SLICE_X43Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR4,
      O => datum_r_25_mux0000155_14982
    );
  datum_r_5_mux0000237 : X_LUT4
    generic map(
      INIT => X"3330",
      LOC => "SLICE_X40Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000237_ADR2,
      ADR2 => datum_r_5_mux0000211,
      ADR3 => datum_r_5_mux000093_0,
      O => cpu_AluRes_5_F
    );
  datum_r_14_cmp_eq00041 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00041_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00041_ADR3,
      ADR3 => N27_0,
      O => datum_r_14_cmp_eq0004
    );
  datum_r_18_mux0000227_SW0 : X_LUT4
    generic map(
      INIT => X"CECC",
      LOC => "SLICE_X42Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_SW0_ADR1,
      ADR1 => datum_r_18_mux0000182,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_SW0_ADR3,
      ADR3 => Sh44_0,
      O => N173
    );
  datum_r_6_mux000081 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X30Y40"
    )
    port map (
      ADR0 => datum_r_24_sub0000_6_Q,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000081_ADR2,
      ADR2 => datum_r_6_mux000078_0,
      ADR3 => datum_r_6_mux000053_0,
      O => datum_r_6_mux000081_15078
    );
  datum_r_19_mux0000227_SW0 : X_LUT4
    generic map(
      INIT => X"DCCC",
      LOC => "SLICE_X49Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR3,
      ADR3 => Sh45_0,
      O => N169
    );
  Sh1081 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X46Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh1081_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh1081_ADR2,
      ADR2 => Sh82_0,
      ADR3 => Sh78_0,
      O => Sh108
    );
  datum_r_5_mux0000162 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X43Y60"
    )
    port map (
      ADR0 => datum_r_5_mux0000115_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000162_ADR2,
      ADR2 => Sh47_0,
      ADR3 => datum_r_5_mux0000130_0,
      O => datum_r_5_mux0000162_15150
    );
  datum_r_7_mux000078 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X34Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000078_ADR3,
      ADR3 => datum_r_24_add0000_7_Q,
      O => datum_r_7_mux000078_15174
    );
  datum_r_2_mux000080 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X30Y38"
    )
    port map (
      ADR0 => datum_r_2_mux000046_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_ADR3,
      ADR3 => N227_0,
      O => datum_r_2_mux000080_15198
    );
  datum_r_7_mux000081 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X35Y43"
    )
    port map (
      ADR0 => datum_r_24_sub0000_7_Q,
      ADR1 => datum_r_7_mux000053_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000081_ADR3,
      ADR3 => datum_r_7_mux000078_0,
      O => datum_r_7_mux000081_15222
    );
  datum_r_16_mux0000119 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X49Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000119_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000119_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000119_ADR3,
      ADR3 => Sh78_0,
      O => datum_r_16_mux0000119_15246
    );
  datum_r_1_mux0000128 : X_LUT4
    generic map(
      INIT => X"00E4",
      LOC => "SLICE_X54Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR4,
      O => datum_r_1_mux0000128_15270
    );
  datum_r_8_mux000081 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X35Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000081_ADR1,
      ADR1 => datum_r_8_mux000078_0,
      ADR2 => datum_r_8_mux000053_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000081_ADR4,
      O => datum_r_8_mux000081_15294
    );
  datum_r_1_mux00003 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X33Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux00003_ADR3,
      ADR3 => datum_r_0_cmp_eq0000_0,
      O => datum_r_1_mux00003_15318
    );
  datum_r_9_mux000078 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X35Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR4,
      O => datum_r_9_mux000078_15342
    );
  datum_r_9_mux000081 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X34Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000081_ADR1,
      ADR1 => datum_r_24_sub0000_9_Q,
      ADR2 => datum_r_9_mux000053_0,
      ADR3 => datum_r_9_mux000078_0,
      O => datum_r_9_mux000081_15366
    );
  datum_r_5_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X34Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR4,
      O => datum_r_5_mux00003_15390
    );
  datum_r_24_mux000023_SW0 : X_LUT4
    generic map(
      INIT => X"030C",
      LOC => "SLICE_X29Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_SW0_ADR4,
      O => N243
    );
  datum_r_9_mux0000249 : X_LUT4
    generic map(
      INIT => X"3330",
      LOC => "SLICE_X44Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000249_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000249_ADR3,
      ADR3 => datum_r_9_mux000092_0,
      O => cpu_AluRes_9_F
    );
  datum_r_14_cmp_eq00091 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X33Y29"
    )
    port map (
      ADR0 => N94_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00091_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00091_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00091_ADR4,
      O => datum_r_14_cmp_eq0009
    );
  datum_r_10_mux000081 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X44Y38"
    )
    port map (
      ADR0 => datum_r_24_sub0000_10_Q,
      ADR1 => datum_r_10_mux000078_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000081_ADR3,
      ADR3 => datum_r_10_mux000053_0,
      O => datum_r_10_mux000081_15486
    );
  datum_r_11_mux000078 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X44Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000078_ADR1,
      ADR1 => datum_r_24_add0000_11_Q,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000078_ADR4,
      O => datum_r_11_mux000078_15510
    );
  datum_r_8_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"3CC0",
      LOC => "SLICE_X38Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_SW0_ADR4,
      O => N199
    );
  datum_r_11_mux000081 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X45Y39"
    )
    port map (
      ADR0 => datum_r_11_mux000078_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000081_ADR2,
      ADR2 => datum_r_24_sub0000_11_Q,
      ADR3 => datum_r_11_mux000053_0,
      O => datum_r_11_mux000081_15558
    );
  datum_r_20_mux000081 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X32Y42"
    )
    port map (
      ADR0 => datum_r_24_sub0000_20_Q,
      ADR1 => datum_r_20_mux000078_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000081_ADR3,
      ADR3 => datum_r_20_mux000053_0,
      O => datum_r_20_mux000081_15582
    );
  datum_r_12_mux000081 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X42Y49"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000081_ADR1,
      ADR1 => datum_r_12_mux000078_0,
      ADR2 => datum_r_12_mux000053_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000081_ADR4,
      O => datum_r_12_mux000081_15606
    );
  type_r_0_10 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X36Y31"
    )
    port map (
      ADR0 => in_b(27),
      ADR1 => VCC,
      ADR2 => type_r_0_7_0,
      ADR3 => datum_r_14_cmp_eq0009_0,
      O => type_r_0_10_15630
    );
  datum_r_18_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X30Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR4,
      O => datum_r_18_mux00003_15654
    );
  datum_r_24_mux000023 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X28Y43"
    )
    port map (
      ADR0 => N27_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_ADR2,
      ADR2 => N243_0,
      ADR3 => N78_0,
      O => datum_r_24_mux000023_15870
    );
  datum_r_15_mux000078 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X35Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR4,
      O => datum_r_15_mux000078_15894
    );
  datum_r_14_mux000081 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X40Y46"
    )
    port map (
      ADR0 => datum_r_14_mux000078_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000081_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000081_ADR3,
      ADR3 => datum_r_14_mux000053_0,
      O => datum_r_14_mux000081_15918
    );
  datum_r_22_mux0000140 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X31Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000140_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000140_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000140_ADR4,
      O => datum_r_22_mux0000140_15942
    );
  gc_flag_r9 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y28"
    )
    port map (
      ADR0 => in_b(26),
      ADR1 => NlwBufferSignal_cpu_main_alu_gc_flag_r9_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_gc_flag_r9_ADR3,
      ADR3 => N94_0,
      O => gc_flag_r9_15966
    );
  datum_r_15_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"6868",
      LOC => "SLICE_X43Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_SW0_ADR3,
      ADR3 => VCC,
      O => N195
    );
  datum_r_22_mux0000102 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X32Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000102_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000102_ADR2,
      ADR2 => datum_r_22_mux000093_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000102_ADR4,
      O => datum_r_22_mux0000102_16014
    );
  datum_r_22_mux00009 : X_LUT4
    generic map(
      INIT => X"A0A8",
      LOC => "SLICE_X30Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00009_ADR1,
      ADR1 => datum_r_22_cmp_eq0006_0,
      ADR2 => N77_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00009_ADR4,
      O => datum_r_22_mux00009_16038
    );
  datum_r_15_mux000081 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X42Y47"
    )
    port map (
      ADR0 => datum_r_15_mux000053_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000081_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000081_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000081_ADR4,
      O => datum_r_15_mux000081_16062
    );
  datum_r_23_mux0000102 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X32Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000102_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000102_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000102_ADR3,
      ADR3 => datum_r_23_mux000093_0,
      O => datum_r_23_mux0000102_16098
    );
  datum_r_14_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X41Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR4,
      O => datum_r_14_mux00003_16122
    );
  datum_r_16_mux000081 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X42Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000081_ADR1,
      ADR1 => datum_r_16_mux000078_0,
      ADR2 => datum_r_16_mux000053_0,
      ADR3 => datum_r_24_sub0000_16_Q,
      O => datum_r_16_mux000081_16146
    );
  datum_r_24_mux000078_SW0 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000078_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => datum_r_24_mux000046_0,
      ADR3 => datum_r_22_or0000_0,
      O => N171
    );
  Sh89_SW0 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X66Y67"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh89_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh89_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh89_SW0_ADR4,
      O => N122
    );
  Sh10 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X65Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh10_ADR1,
      ADR1 => N89_0,
      ADR2 => N90_0,
      ADR3 => VCC,
      O => Sh10_16218
    );
  Sh21 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X51Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh21_ADR1,
      ADR1 => VCC,
      ADR2 => N57_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh21_ADR4,
      O => Sh21_16770
    );
  Sh15_SW0 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X65Y75"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh15_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh15_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh15_SW0_ADR4,
      O => N74
    );
  datum_r_22_mux00003114 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X28Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003114_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003114_ADR2,
      ADR2 => VCC,
      ADR3 => datum_r_22_mux00003113_0,
      O => datum_r_22_mux00003114_16818
    );
  Sh95_SW0 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X54Y69"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh95_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh95_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh95_SW0_ADR4,
      O => N104
    );
  datum_r_23_mux000046 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X30Y42"
    )
    port map (
      ADR0 => datum_r_23_mux000023_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000046_ADR2,
      ADR2 => datum_r_23_mux00009_0,
      ADR3 => N80_0,
      O => datum_r_23_mux000046_16866
    );
  datum_r_25_mux0000140 : X_LUT4
    generic map(
      INIT => X"AC00",
      LOC => "SLICE_X53Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR4,
      O => datum_r_25_mux0000140_16902
    );
  Sh96_SW0 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X55Y67"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh96_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh96_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh96_SW0_ADR4,
      O => N101
    );
  Sh11 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X67Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N86_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh11_ADR3,
      ADR3 => N871_0,
      O => Sh11_16434
    );
  datum_r_25_mux000086_SW0 : X_LUT4
    generic map(
      INIT => X"F2F0",
      LOC => "SLICE_X35Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000086_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000086_SW0_ADR2,
      ADR2 => datum_r_25_mux000083_0,
      ADR3 => datum_r_24_add0000_25_Q,
      O => N183
    );
  datum_r_25_mux0000311 : X_LUT4
    generic map(
      INIT => X"FF08",
      LOC => "SLICE_X33Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_ADR3,
      ADR3 => datum_r_25_mux000086_0,
      O => cpu_AluRes_25_F
    );
  datum_r_18_mux000081 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X31Y36"
    )
    port map (
      ADR0 => datum_r_18_mux000078_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000081_ADR2,
      ADR2 => datum_r_18_mux000053_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000081_ADR4,
      O => datum_r_18_mux000081_16506
    );
  Sh91_SW0 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X52Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh91_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh91_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh91_SW0_ADR4,
      O => N116
    );
  Sh99_SW0 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X44Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh99_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh99_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh99_SW0_ADR4,
      O => N92
    );
  Sh93_SW0 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X64Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh93_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh93_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh93_SW0_ADR3,
      ADR3 => VCC,
      O => N110
    );
  Sh20 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X47Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N59_0,
      ADR2 => N60_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh20_ADR4,
      O => Sh20_16602
    );
  datum_r_19_mux000078 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000078_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000078_ADR2,
      ADR2 => datum_r_24_add0000_19_Q,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000078_ADR4,
      O => datum_r_19_mux000078_16626
    );
  datum_r_10_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X44Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR4,
      O => datum_r_10_mux00003_16650
    );
  datum_r_19_mux000081 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X31Y38"
    )
    port map (
      ADR0 => datum_r_24_sub0000_19_Q,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000081_ADR2,
      ADR2 => datum_r_19_mux000053_0,
      ADR3 => datum_r_19_mux000078_0,
      O => datum_r_19_mux000081_16674
    );
  Sh92_SW0 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X49Y54"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh92_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh92_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh92_SW0_ADR3,
      ADR3 => VCC,
      O => N113
    );
  Sh19_SW1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X54Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh19_SW1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh19_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh19_SW1_ADR4,
      O => N63
    );
  Sh94_SW0 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X53Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh94_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh94_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh94_SW0_ADR4,
      O => N107
    );
  datum_r_22_mux000078 : X_LUT4
    generic map(
      INIT => X"F2F0",
      LOC => "SLICE_X32Y45"
    )
    port map (
      ADR0 => datum_r_24_add0000_22_Q,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000078_ADR2,
      ADR2 => N179_0,
      ADR3 => N88_0,
      O => datum_r_22_mux000078_17118
    );
  Sh83_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X55Y88"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh83_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh83_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh83_SW0_ADR3,
      ADR3 => VCC,
      O => N140
    );
  Sh4 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X58Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh4_ADR2,
      ADR2 => N53_0,
      ADR3 => N54_0,
      O => Sh4_17166
    );
  Sh84_SW0 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X64Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh84_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh84_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh84_SW0_ADR4,
      O => N137
    );
  Sh5 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X67Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh5_ADR1,
      ADR1 => N50_0,
      ADR2 => N51_0,
      ADR3 => VCC,
      O => Sh5_17214
    );
  Sh85_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X66Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh85_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh85_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh85_SW0_ADR3,
      ADR3 => VCC,
      O => N134
    );
  Sh6 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X65Y70"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh6_ADR1,
      ADR1 => VCC,
      ADR2 => N48_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh6_ADR4,
      O => Sh6_17262
    );
  datum_r_1_mux000072 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => datum_r_0_cmp_eq0003_0,
      ADR1 => datum_r_24_add0000_1_Q,
      ADR2 => datum_r_14_cmp_eq0000_0,
      ADR3 => datum_r_sub0001(1),
      O => datum_r_1_mux000072_17286
    );
  datum_r_24_mux0000303 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X34Y37"
    )
    port map (
      ADR0 => datum_r_24_mux0000290_0,
      ADR1 => mul_res(24),
      ADR2 => datum_r_22_cmp_eq0003_0,
      ADR3 => VCC,
      O => cpu_AluRes_24_F
    );
  Sh86_SW0 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X66Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh86_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh86_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh86_SW0_ADR4,
      O => N131
    );
  Sh7 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X66Y68"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh7_ADR1,
      ADR1 => N44_0,
      ADR2 => VCC,
      ADR3 => N45_0,
      O => Sh7_17358
    );
  type_r_0_28 : X_LUT4
    generic map(
      INIT => X"5450",
      LOC => "SLICE_X36Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_type_r_0_28_ADR1,
      ADR1 => datum_r_14_cmp_eq0008_0,
      ADR2 => type_r_0_10_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_type_r_0_28_ADR4,
      O => cpu_AluRes_27_F
    );
  Sh87_SW0 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X47Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh87_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh87_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh87_SW0_ADR4,
      O => N128
    );
  Sh8 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X47Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh8_ADR2,
      ADR2 => N42_0,
      ADR3 => N411_0,
      O => Sh8_17430
    );
  datum_r_10_mux0000210 : X_LUT4
    generic map(
      INIT => X"EE00",
      LOC => "SLICE_X51Y53"
    )
    port map (
      ADR0 => datum_r_10_mux0000179,
      ADR1 => datum_r_10_mux0000131,
      ADR2 => VCC,
      ADR3 => datum_r_10_mux0000208_0,
      O => datum_r_10_mux0000210_17454
    );
  datum_r_6_mux0000127 : X_LUT4
    generic map(
      INIT => X"A808",
      LOC => "SLICE_X53Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000127_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000127_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000127_ADR3,
      ADR3 => Sh18_0,
      O => datum_r_6_mux0000127_17646
    );
  datum_r_7_mux0000127 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X66Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000127_ADR1,
      ADR1 => Sh11_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000127_ADR3,
      ADR3 => Sh19_0,
      O => datum_r_7_mux0000127_17670
    );
  Sh88_SW0 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X52Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh88_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh88_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh88_SW0_ADR4,
      O => N125
    );
  Sh9 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X53Y59"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh9_ADR1,
      ADR1 => N351_0,
      ADR2 => VCC,
      ADR3 => N361_0,
      O => Sh9_17718
    );
  datum_r_2_mux000073 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000073_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000073_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000073_ADR3,
      ADR3 => Sh80_0,
      O => datum_r_2_mux000073_17742
    );
  datum_r_16_mux0000133 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X65Y67"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000133_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000133_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000133_ADR3,
      ADR3 => Sh90_0,
      O => datum_r_16_mux0000133_17766
    );
  datum_r_17_mux0000116 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X53Y67"
    )
    port map (
      ADR0 => Sh83_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000116_ADR2,
      ADR2 => VCC,
      ADR3 => Sh91_0,
      O => datum_r_17_mux0000116_17790
    );
  datum_r_8_mux0000127 : X_LUT4
    generic map(
      INIT => X"C480",
      LOC => "SLICE_X52Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000127_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000127_ADR2,
      ADR2 => Sh20_0,
      ADR3 => Sh12_0,
      O => datum_r_8_mux0000127_17478
    );
  datum_r_5_mux0000130 : X_LUT4
    generic map(
      INIT => X"3120",
      LOC => "SLICE_X52Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000130_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000130_ADR2,
      ADR2 => Sh13_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000130_ADR4,
      O => datum_r_5_mux0000130_17502
    );
  datum_r_6_mux0000142 : X_LUT4
    generic map(
      INIT => X"3022",
      LOC => "SLICE_X64Y73"
    )
    port map (
      ADR0 => Sh6_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000142_ADR2,
      ADR2 => Sh14_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000142_ADR4,
      O => datum_r_6_mux0000142_17526
    );
  datum_r_7_mux0000142 : X_LUT4
    generic map(
      INIT => X"00B8",
      LOC => "SLICE_X64Y75"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000142_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000142_ADR2,
      ADR2 => Sh7_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000142_ADR4,
      O => datum_r_7_mux0000142_17550
    );
  datum_r_7_mux0000113 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X55Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000113_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000113_ADR2,
      ADR2 => Sh23_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000113_ADR4,
      O => datum_r_7_mux0000113_17574
    );
  datum_r_8_mux0000142 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X48Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000142_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000142_ADR2,
      ADR2 => Sh8_0,
      ADR3 => Sh16_0,
      O => datum_r_8_mux0000142_17598
    );
  datum_r_5_mux0000115 : X_LUT4
    generic map(
      INIT => X"C808",
      LOC => "SLICE_X48Y58"
    )
    port map (
      ADR0 => Sh9_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000115_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000115_ADR3,
      ADR3 => Sh17_0,
      O => datum_r_5_mux0000115_17622
    );
  Sh1101 : X_LUT4
    generic map(
      INIT => X"0D08",
      LOC => "SLICE_X49Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh1101_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh1101_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh1101_ADR3,
      ADR3 => Sh84_0,
      O => Sh110
    );
  Sh1111 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X67Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh1111_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh1111_ADR2,
      ADR2 => Sh85_0,
      ADR3 => Sh81,
      O => Sh111
    );
  datum_r_16_mux0000148 : X_LUT4
    generic map(
      INIT => X"5404",
      LOC => "SLICE_X54Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000148_ADR1,
      ADR1 => Sh94_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000148_ADR3,
      ADR3 => Sh86_0,
      O => datum_r_16_mux0000148_17862
    );
  datum_r_17_mux0000129 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X46Y65"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000129_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000129_ADR3,
      ADR3 => Sh87_0,
      O => datum_r_17_mux0000129_17886
    );
  datum_r_19_mux0000129 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X67Y67"
    )
    port map (
      ADR0 => Sh89_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000129_ADR2,
      ADR2 => VCC,
      ADR3 => Sh97_0,
      O => datum_r_19_mux0000129_17910
    );
  datum_r_11_mux0000210 : X_LUT4
    generic map(
      INIT => X"F0C0",
      LOC => "SLICE_X66Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => datum_r_11_mux0000179,
      ADR2 => datum_r_11_mux0000208_0,
      ADR3 => datum_r_11_mux0000131,
      O => datum_r_11_mux0000210_17934
    );
  Sh84_SW1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh84_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh84_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh84_SW1_ADR4,
      O => N138
    );
  Sh89_SW1 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X67Y68"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh89_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh89_SW1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh89_SW1_ADR4,
      O => N123
    );
  Sh82 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh82_ADR2,
      ADR2 => N381_0,
      ADR3 => N391_0,
      O => Sh82_18006
    );
  datum_r_24_mux0000155 : X_LUT4
    generic map(
      INIT => X"F808",
      LOC => "SLICE_X37Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_ADR3,
      ADR3 => N149_0,
      O => datum_r_24_mux0000155_18030
    );
  datum_r_23_mux0000147 : X_LUT4
    generic map(
      INIT => X"00D8",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR4,
      O => datum_r_23_mux0000147_18054
    );
  datum_r_20_mux0000244 : X_LUT4
    generic map(
      INIT => X"00F8",
      LOC => "SLICE_X35Y32"
    )
    port map (
      ADR0 => mul_res(20),
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000244_ADR2,
      ADR2 => datum_r_20_mux0000215_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000244_ADR4,
      O => cpu_AluRes_20_F
    );
  Sh83 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X52Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh83_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh83_ADR3,
      ADR3 => N141_0,
      O => Sh83_18102
    );
  datum_r_12_mux0000224 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X48Y61"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000224_ADR1,
      ADR1 => datum_r_12_mux0000175,
      ADR2 => datum_r_12_mux0000219_0,
      ADR3 => datum_r_12_mux0000122,
      O => datum_r_12_mux0000224_18138
    );
  datum_r_22_cmp_eq000511 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X28Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000511_ADR1,
      ADR1 => VCC,
      ADR2 => N28_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000511_ADR4,
      O => datum_r_14_cmp_eq0005
    );
  gc_flag_r35 : X_LUT4
    generic map(
      INIT => X"5450",
      LOC => "SLICE_X32Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_gc_flag_r35_ADR1,
      ADR1 => N43,
      ADR2 => gc_flag_r18_0,
      ADR3 => in_a(26),
      O => cpu_AluRes_26_F
    );
  datum_r_22_or00001 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_or00001_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_or00001_ADR3,
      ADR3 => N34_0,
      O => datum_r_22_or0000
    );
  Sh92 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X45Y54"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh92_ADR1,
      ADR1 => N113_0,
      ADR2 => N114_0,
      ADR3 => VCC,
      O => Sh92_18234
    );
  datum_r_16_mux0000253 : X_LUT4
    generic map(
      INIT => X"5450",
      LOC => "SLICE_X50Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_ADR2,
      ADR2 => N229_0,
      ADR3 => Mmult_mul_res_submult_0_P_to_Adder_A_16,
      O => cpu_AluRes_16_F
    );
  datum_r_21_mux0000244 : X_LUT4
    generic map(
      INIT => X"5540",
      LOC => "SLICE_X34Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000244_ADR1,
      ADR1 => mul_res(21),
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000244_ADR3,
      ADR3 => datum_r_21_mux0000215_0,
      O => cpu_AluRes_21_F
    );
  datum_r_2_mux0000133 : X_LUT4
    generic map(
      INIT => X"C480",
      LOC => "SLICE_X64Y63"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR4,
      O => datum_r_2_mux0000133_18306
    );
  Sh93 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X64Y61"
    )
    port map (
      ADR0 => N110_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh93_ADR2,
      ADR2 => N1111_0,
      ADR3 => VCC,
      O => Sh93_18330
    );
  datum_r_13_mux0000263 : X_LUT4
    generic map(
      INIT => X"5450",
      LOC => "SLICE_X49Y50"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000263_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000263_ADR2,
      ADR2 => datum_r_13_mux0000236_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000263_ADR4,
      O => cpu_AluRes_13_F
    );
  datum_r_3_mux0000133 : X_LUT4
    generic map(
      INIT => X"88C0",
      LOC => "SLICE_X66Y70"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR4,
      O => datum_r_3_mux0000133_18378
    );
  Sh94 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X51Y61"
    )
    port map (
      ADR0 => N107_0,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Sh94_ADR3,
      ADR3 => N108_0,
      O => Sh94_18402
    );
  datum_r_22_mux0000239 : X_LUT4
    generic map(
      INIT => X"BBB8",
      LOC => "SLICE_X49Y58"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000239_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000239_ADR2,
      ADR2 => datum_r_22_mux0000118_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000239_ADR4,
      O => datum_r_22_mux0000239_18426
    );
  datum_r_15_mux0000208 : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X54Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000208_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000208_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000208_ADR4,
      O => datum_r_15_mux0000208_18450
    );
  datum_r_14_mux0000252 : X_LUT4
    generic map(
      INIT => X"00F8",
      LOC => "SLICE_X52Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000252_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000252_ADR2,
      ADR2 => datum_r_14_mux0000225_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000252_ADR4,
      O => cpu_AluRes_14_F
    );
  Sh95 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X50Y68"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Sh95_ADR1,
      ADR1 => N104_0,
      ADR2 => VCC,
      ADR3 => N105_0,
      O => Sh95_18510
    );
  datum_r_22_mux0000336 : X_LUT4
    generic map(
      INIT => X"AFFA",
      LOC => "SLICE_X34Y34"
    )
    port map (
      ADR0 => datum_r_22_mux0000326_0,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000336_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000336_ADR4,
      O => datum_r_22_mux0000336_18534
    );
  datum_r_22_mux0000317 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X32Y34"
    )
    port map (
      ADR0 => datum_r_22_cmp_eq0003_0,
      ADR1 => mul_res(22),
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000317_ADR3,
      ADR3 => datum_r_22_mux0000290_0,
      O => cpu_AluRes_22_F
    );
  Sh88 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X50Y58"
    )
    port map (
      ADR0 => N126_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh88_ADR2,
      ADR2 => VCC,
      ADR3 => N125_0,
      O => Sh88_18606
    );
  Sh96 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X52Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh96_ADR2,
      ADR2 => N102_0,
      ADR3 => N101_0,
      O => Sh96_18630
    );
  datum_r_23_mux0000316 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X32Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mul_res(23),
      ADR2 => datum_r_23_mux0000303_0,
      ADR3 => datum_r_22_cmp_eq0003_0,
      O => cpu_AluRes_23_F
    );
  datum_r_15_mux0000252 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X67Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000252_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000252_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000252_ADR3,
      ADR3 => datum_r_15_mux0000225_0,
      O => cpu_AluRes_15_F
    );
  Sh97 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X64Y67"
    )
    port map (
      ADR0 => N98_0,
      ADR1 => VCC,
      ADR2 => N99_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_Sh97_ADR4,
      O => Sh97_18702
    );
  datum_r_23_mux000078 : X_LUT4
    generic map(
      INIT => X"F2F0",
      LOC => "SLICE_X33Y44"
    )
    port map (
      ADR0 => N88_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000078_ADR2,
      ADR2 => N175_0,
      ADR3 => datum_r_24_add0000_23_Q,
      O => datum_r_23_mux000078_18726
    );
  Sh98 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X47Y60"
    )
    port map (
      ADR0 => N96_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh98_ADR2,
      ADR2 => N95_0,
      ADR3 => VCC,
      O => Sh98_18750
    );
  datum_r_24_mux0000244 : X_LUT4
    generic map(
      INIT => X"3310",
      LOC => "SLICE_X36Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000244_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000244_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000244_ADR3,
      ADR3 => datum_r_24_mux0000213_0,
      O => datum_r_24_mux0000244_18774
    );
  datum_r_24_mux0000189 : X_LUT4
    generic map(
      INIT => X"00E2",
      LOC => "SLICE_X40Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000189_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000189_ADR2,
      ADR2 => datum_r_24_mux0000172_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000189_ADR4,
      O => datum_r_24_mux0000189_18798
    );
  datum_r_13_mux0000219 : X_LUT4
    generic map(
      INIT => X"0500",
      LOC => "SLICE_X47Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000219_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000219_ADR3,
      ADR3 => N29_0,
      O => datum_r_13_mux0000219_18822
    );
  Sh99 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X45Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Sh99_ADR2,
      ADR2 => N92_0,
      ADR3 => N93_0,
      O => Sh99_18846
    );
  datum_r_16_mux0000226_SW0 : X_LUT4
    generic map(
      INIT => X"A2F7",
      LOC => "SLICE_X50Y60"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000226_SW0_ADR1,
      ADR1 => Sh42,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000226_SW0_ADR3,
      ADR3 => datum_r_16_mux0000179_0,
      O => N163
    );
  datum_r_3_mux000021 : X_LUT4
    generic map(
      INIT => X"50A0",
      LOC => "SLICE_X37Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000021_ADR1,
      ADR1 => VCC,
      ADR2 => datum_r_14_cmp_eq0006_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000021_ADR4,
      O => datum_r_3_mux000021_18894
    );
  datum_r_17_mux0000257 : X_LUT4
    generic map(
      INIT => X"5540",
      LOC => "SLICE_X44Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000257_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000257_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000257_ADR3,
      ADR3 => datum_r_17_mux0000228_0,
      O => cpu_AluRes_17_F
    );
  datum_r_7_mux0000249 : X_LUT4
    generic map(
      INIT => X"0E0C",
      LOC => "SLICE_X51Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_ADR1,
      ADR1 => N233_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_ADR4,
      O => cpu_AluRes_7_F
    );
  datum_r_25_mux0000311_SW0 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X44Y62"
    )
    port map (
      ADR0 => datum_r_25_mux0000106_0,
      ADR1 => Sh25_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_SW0_ADR3,
      ADR3 => datum_r_25_mux0000263_0,
      O => N153
    );
  datum_r_9_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"5AA0",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_SW0_ADR4,
      O => N197
    );
  datum_r_18_mux0000256 : X_LUT4
    generic map(
      INIT => X"5540",
      LOC => "SLICE_X36Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000256_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000256_ADR2,
      ADR2 => mul_res(18),
      ADR3 => datum_r_18_mux0000227_0,
      O => cpu_AluRes_18_F
    );
  datum_r_20_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"6868",
      LOC => "SLICE_X32Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_SW0_ADR3,
      ADR3 => VCC,
      O => N213
    );
  datum_r_12_mux000053_SW0 : X_LUT4
    generic map(
      INIT => X"6868",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_SW0_ADR3,
      ADR3 => VCC,
      O => N189
    );
  datum_r_0_mux0000165 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X33Y36"
    )
    port map (
      ADR0 => datum_r_sub0001(0),
      ADR1 => datum_r_0_mux0000142_0,
      ADR2 => datum_r_0_mux0000119_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000165_ADR4,
      O => datum_r_0_mux0000165_19278
    );
  datum_r_0_mux0000142 : X_LUT4
    generic map(
      INIT => X"5A00",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000142_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000142_ADR3,
      ADR3 => datum_r_0_mux0000136_0,
      O => datum_r_0_mux0000142_19302
    );
  datum_r_2_mux0000198 : X_LUT4
    generic map(
      INIT => X"C088",
      LOC => "SLICE_X50Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR4,
      O => datum_r_2_mux0000198_19326
    );
  datum_r_2_mux0000128 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X65Y62"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR4,
      O => datum_r_2_mux0000128_19350
    );
  datum_r_3_mux0000198 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X51Y56"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000198_ADR1,
      ADR1 => Sh45_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000198_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000198_ADR4,
      O => datum_r_3_mux0000198_19374
    );
  type_r_2_Q : X_LUT4
    generic map(
      INIT => X"4505",
      LOC => "SLICE_X36Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_type_r_2_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_type_r_2_ADR2,
      ADR2 => N13_0,
      ADR3 => datum_r_14_cmp_eq0008_0,
      O => cpu_AluRes_29_F
    );
  datum_r_1_mux0000222 : X_LUT4
    generic map(
      INIT => X"0F0C",
      LOC => "SLICE_X51Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000222_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000222_ADR3,
      ADR3 => datum_r_1_mux0000108_0,
      O => cpu_AluRes_1_F
    );
  datum_r_3_mux0000128 : X_LUT4
    generic map(
      INIT => X"0B08",
      LOC => "SLICE_X67Y64"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR4,
      O => datum_r_3_mux0000128_19446
    );
  datum_r_24_mux00009 : X_LUT4
    generic map(
      INIT => X"BA00",
      LOC => "SLICE_X31Y43"
    )
    port map (
      ADR0 => N77_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux00009_ADR2,
      ADR2 => datum_r_22_cmp_eq0006_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_24_mux00009_ADR4,
      O => datum_r_24_mux00009_19086
    );
  datum_r_16_mux00003 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X43Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR4,
      O => datum_r_16_mux00003_19110
    );
  datum_r_19_mux0000256 : X_LUT4
    generic map(
      INIT => X"5450",
      LOC => "SLICE_X37Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000256_ADR1,
      ADR1 => mul_res(19),
      ADR2 => datum_r_19_mux0000227_0,
      ADR3 => datum_r_14_cmp_eq0003_0,
      O => cpu_AluRes_19_F
    );
  type_r_1_Q : X_LUT4
    generic map(
      INIT => X"4055",
      LOC => "SLICE_X34Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_type_r_1_ADR1,
      ADR1 => datum_r_14_cmp_eq0008_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_type_r_1_ADR3,
      ADR3 => N15_0,
      O => cpu_AluRes_28_F
    );
  datum_r_1_mux0000199 : X_LUT4
    generic map(
      INIT => X"C840",
      LOC => "SLICE_X53Y58"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000199_ADR1,
      ADR1 => N33_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000199_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000199_ADR4,
      O => datum_r_1_mux0000199_19182
    );
  datum_r_1_mux000093 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X51Y57"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000093_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000093_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000093_ADR3,
      ADR3 => N37_0,
      O => datum_r_1_mux000093_19206
    );
  datum_r_2_mux000038 : X_LUT4
    generic map(
      INIT => X"F080",
      LOC => "SLICE_X33Y43"
    )
    port map (
      ADR0 => datum_r_14_cmp_eq0004_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000038_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000038_ADR3,
      ADR3 => N76_0,
      O => datum_r_2_mux000038_19230
    );
  datum_r_0_mux0000327 : X_LUT4
    generic map(
      INIT => X"5550",
      LOC => "SLICE_X50Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000327_ADR1,
      ADR1 => VCC,
      ADR2 => datum_r_0_mux0000304_0,
      ADR3 => datum_r_0_mux0000213_0,
      O => cpu_AluRes_0_F
    );
  datum_r_0_cmp_eq00031 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00031_ADR1,
      ADR1 => VCC,
      ADR2 => N87_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00031_ADR4,
      O => datum_r_0_cmp_eq0003
    );
  datum_r_3_mux00003 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X32Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux00003_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux00003_ADR2,
      ADR2 => datum_r_0_cmp_eq0000_0,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux00003_ADR4,
      O => datum_r_3_mux00003_19494
    );
  type_r_3_Q : X_LUT4
    generic map(
      INIT => X"4055",
      LOC => "SLICE_X32Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_type_r_3_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_type_r_3_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_type_r_3_ADR3,
      ADR3 => N111_0,
      O => cpu_AluRes_30_F
    );
  datum_r_0_mux000057 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y38"
    )
    port map (
      ADR0 => datum_r_0_cmp_eq0002_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000057_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000057_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000057_ADR4,
      O => datum_r_0_mux000057_19542
    );
  datum_r_2_mux0000222 : X_LUT4
    generic map(
      INIT => X"5544",
      LOC => "SLICE_X50Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000222_ADR1,
      ADR1 => datum_r_2_mux0000108_0,
      ADR2 => VCC,
      ADR3 => datum_r_2_mux0000198_0,
      O => cpu_AluRes_2_F
    );
  type_r_4_Q : X_LUT4
    generic map(
      INIT => X"080F",
      LOC => "SLICE_X35Y31"
    )
    port map (
      ADR0 => datum_r_14_cmp_eq0008_0,
      ADR1 => NlwBufferSignal_cpu_main_alu_type_r_4_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_type_r_4_ADR3,
      ADR3 => N9_0,
      O => cpu_AluRes_31_F
    );
  datum_r_3_mux0000222 : X_LUT4
    generic map(
      INIT => X"5454",
      LOC => "SLICE_X50Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000222_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000222_ADR2,
      ADR2 => datum_r_3_mux0000108_0,
      ADR3 => VCC,
      O => cpu_AluRes_3_F
    );
  Msub_datum_r_24_sub0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X36Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_6_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_6_ADR3,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(6)
    );
  Msub_datum_r_24_sub0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X36Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_8_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_8_ADR3,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(8)
    );
  Msub_datum_r_24_sub0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X36Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_10_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_10_ADR4,
      O => Msub_datum_r_24_sub0000_lut(10)
    );
  datum_r_4_mux0000105 : X_LUT4
    generic map(
      INIT => X"C840",
      LOC => "SLICE_X32Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000105_ADR1,
      ADR1 => datum_r_4_mux0000100_0,
      ADR2 => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000105_ADR3,
      ADR3 => datum_r_sub0001(4),
      O => datum_r_4_mux0000105_19638
    );
  Msub_datum_r_24_sub0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X36Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_0_ADR4,
      O => Msub_datum_r_24_sub0000_lut(0)
    );
  Msub_datum_r_24_sub0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X36Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_2_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_2_ADR4,
      O => Msub_datum_r_24_sub0000_lut(2)
    );
  Msub_datum_r_24_sub0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X36Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_4_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_4_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(4)
    );
  Msub_datum_r_24_sub0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X36Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_12_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_12_ADR3,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(12)
    );
  Msub_datum_r_24_sub0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X36Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_14_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_14_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(14)
    );
  Msub_datum_r_24_sub0000_lut_16_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X36Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_16_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_16_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(16)
    );
  Msub_datum_r_24_sub0000_lut_18_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X36Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_18_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_18_ADR4,
      O => Msub_datum_r_24_sub0000_lut(18)
    );
  Msub_datum_r_24_sub0000_lut_20_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X36Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_20_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_20_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(20)
    );
  Msub_datum_r_24_sub0000_lut_22_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X36Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_22_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_22_ADR3,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(22)
    );
  Msub_datum_r_24_sub0000_lut_24_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X36Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_24_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_24_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_24_sub0000_lut(24)
    );
  Madd_datum_r_24_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_0_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_0_ADR4,
      O => Madd_datum_r_24_add0000_lut(0)
    );
  Madd_datum_r_24_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_2_ADR1,
      ADR1 => VCC,
      ADR2 => in_b(2),
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(2)
    );
  Madd_datum_r_24_add0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_10_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_10_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(10)
    );
  Madd_datum_r_24_add0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_12_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(12)
    );
  Madd_datum_r_24_add0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_14_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_14_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(14)
    );
  Madd_datum_r_24_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_4_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_4_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(4)
    );
  Madd_datum_r_24_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_6_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_6_ADR3,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(6)
    );
  Madd_datum_r_24_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_8_ADR1,
      ADR1 => VCC,
      ADR2 => in_b(8),
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(8)
    );
  Madd_datum_r_24_add0000_lut_16_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_16_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_16_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(16)
    );
  Madd_datum_r_24_add0000_lut_18_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_18_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_18_ADR3,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(18)
    );
  Mmult_mul_res_submult_00_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_19_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_19_ADR4,
      O => Mmult_mul_res_submult_00_Madd_lut(19)
    );
  Mmult_mul_res_submult_00_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_21_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_21_ADR4,
      O => Mmult_mul_res_submult_00_Madd_lut(21)
    );
  Mmult_mul_res_submult_00_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_23_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_23_ADR4,
      O => Mmult_mul_res_submult_00_Madd_lut(23)
    );
  Madd_datum_r_24_add0000_lut_20_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_20_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_20_ADR4,
      O => Madd_datum_r_24_add0000_lut(20)
    );
  Madd_datum_r_24_add0000_lut_22_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_22_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_22_ADR3,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(22)
    );
  Madd_datum_r_24_add0000_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_24_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_24_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_datum_r_24_add0000_lut(24)
    );
  Mmult_mul_res_submult_00_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_17_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_17_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mmult_mul_res_submult_00_Madd_lut(17)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X37Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(2)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X37Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(4)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_6_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X37Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(6)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X37Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(8)
    );
  Mcompar_datum_r_22_cmp_eq0015_lut_10_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X37Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR2,
      ADR2 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR3,
      ADR3 => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR4,
      O => Mcompar_datum_r_22_cmp_eq0015_lut(10)
    );
  Msub_datum_r_sub0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X37Y35"
    )
    port map (
      ADR0 => in_a(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_0_ADR4,
      O => Msub_datum_r_sub0000_lut(0)
    );
  Msub_datum_r_sub0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_2_ADR1,
      ADR1 => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_2_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_datum_r_sub0000_lut(2)
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => NlwRenamedSig_OI_GLOBAL_LOGIC0
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  cpu_AluRes_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => cpu_AluRes_4_F
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0000_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(31),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_4_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(28),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(30),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_3_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_3_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000092_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh112,
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000092_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000092_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000092_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000092_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000092_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_Madd_lut_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_1_P_to_Adder_A_1,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_18_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_Madd_lut_20_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_1_P_to_Adder_A_3,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_20_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_Madd_lut_22_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_1_P_to_Adder_A_5,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_22_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_A_14_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_14_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_A_12_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_12_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_A_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_10_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_A_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_9_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_A_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_6_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_A_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_4_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_A_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_2_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_A_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_1_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_A_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_A_0_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_16_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(16),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_16_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_15_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(15),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_15_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_13_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(13),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_13_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_12_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(12),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_12_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(10),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_10_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(9),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_9_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(8),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_8_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(6),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_6_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(5),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_5_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_4_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_3_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_2_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_1_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_0_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_0_B_0_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_16_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(16)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_15_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(15)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_14_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(14)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_13_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(13)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_12_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(12)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_11_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(11)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(10)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(9)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(8)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(7)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(6)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(5)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(4)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(3)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(2)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(1)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_A_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_A(0)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_B_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(24),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(7)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(23),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(6)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(22),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(5)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(21),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(4)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(20),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(3)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(19),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(2)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(18),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(1)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_1_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(17),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_1_B(0)
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_01_A_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_7_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_01_A_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_6_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_01_A_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_5_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_01_A_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_4_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_01_A_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_3_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_01_A_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_1_Q
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_01_A_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_01_A_0_Q
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000208_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh46_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000208_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000208_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000208_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000208_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000176_14205,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000208_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000129_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000129_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000129_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000129_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000129_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000161_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000161_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000161_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh16_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000161_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000161_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000161_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000254_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000254_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000254_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000254_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000176_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000176_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000176_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh4_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000176_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000176_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000176_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000113_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000113_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh22,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000113_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000113_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000113_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(17),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00002_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00002_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00002_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00002_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000173_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000173_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000173_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_6_mux0000142_17526,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000173_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000173_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000173_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000173_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_7_mux0000113_17574,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000173_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000228_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000228_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux000053_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(21),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(13),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000072_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000072_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000072_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000072_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000021_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000021_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000021_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0006_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000021_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000021_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000021_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(6),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux000072_14423,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000032_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N28_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000032_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000032_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000032_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000032_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000032_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000173_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000173_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000046_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux000021_14447,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000046_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000046_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux000038_14430,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000046_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000021_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000021_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000021_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000021_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000032_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000032_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000032_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N28_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000032_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000032_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000032_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_8_mux000081_15294,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N161,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000122_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000122_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000122_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh21_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000122_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000122_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh13_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000122_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000204_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000204_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000204_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000204_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000135_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000135_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000093_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000093_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000093_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000093_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000093_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_2_XORF_20210,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000093_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000032_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0000_2_XORG_21033,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000032_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000032_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000032_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000032_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000032_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000046_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux000032_14759,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000046_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000046_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux00003_19494,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000046_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000038_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000038_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000038_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0004_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000038_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000038_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000073_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh81,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000073_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000073_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000073_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000073_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux000038_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux000038_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux000038_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux000038_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000038_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux000067_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux000049_14862,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000067_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux000067_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000067_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000038_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000038_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000038_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000038_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000038_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000049_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000049_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000049_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000049_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000049_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000049_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh241_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh241_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh241_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh241_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh241_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_Sh241_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh241_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_Sh241_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh251_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh251_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh251_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_Sh251_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh251_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh251_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000093_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000093_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_5_mux000067_14934,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000093_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_5_mux000078_15022,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000093_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_5,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000093_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_4_XORG_20237,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh441_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh18_0,
      O => NlwBufferSignal_cpu_main_alu_Sh441_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh441_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Sh441_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh441_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh441_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh451_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh23_0,
      O => NlwBufferSignal_cpu_main_alu_Sh451_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh451_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh451_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh451_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh19_0,
      O => NlwBufferSignal_cpu_main_alu_Sh451_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh451_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Sh451_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh461_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh461_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh461_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Sh461_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh471_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh21_0,
      O => NlwBufferSignal_cpu_main_alu_Sh471_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh471_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Sh471_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh471_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh471_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_6_XORF_20288,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000080_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux000073_17742,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000080_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000080_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000080_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh781_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh781_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh781_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh781_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh781_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_Sh781_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh791_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_Sh791_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh791_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_Sh791_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh791_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh791_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh791_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh791_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000053_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(29),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_8_XORF_20327,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_9_mux00003_18982,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000053_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000053_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000023_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(22),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000023_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000023_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000092_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_9,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000092_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000092_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_9_mux000081_15366,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000092_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000092_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000092_ADR4
    );
  NlwBufferBlock_cpu_main_alu_type_r_or00001_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_type_r_or00001_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_or00001_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_type_r_or00001_ADR2
    );
  NlwBufferBlock_cpu_main_alu_type_r_or00001_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_type_r_or00001_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(8),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux000053_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000053_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_type_r_0_7_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_type_r_0_7_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_0_7_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => type_r_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_type_r_0_7_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(18),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_20_XORF_20561,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N221,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_6_mux000081_15078,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r111_ADR1
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r111_ADR3
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r111_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000011_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000011_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000023_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000023_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000046_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000046_ADR4
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r711_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r711_ADR1
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r711_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r711_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(15),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000093_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000093_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000093_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000093_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux00009_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(23),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux00009_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux00009_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux00009_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux00001_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux00001_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000093_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000093_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000093_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000093_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(14),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000046_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000046_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh10_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Sh10_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh10_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh10_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh10_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Sh10_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh10_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Sh10_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh10_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh10_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh10_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Sh10_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(7),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux000053_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(19),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000027_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(25),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000027_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000027_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000027_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000029_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000029_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000029_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000029_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000029_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000029_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000053_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000053_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000053_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh11_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Sh11_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh11_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Sh11_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh11_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh11_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh11_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh11_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh11_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Sh11_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh11_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Sh11_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000083_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N34_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000083_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000083_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000083_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000083_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000083_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000053_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000053_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh12_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh12_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh12_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Sh12_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh12_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Sh12_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh20_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_Sh20_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh20_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Sh20_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh20_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh20_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh12_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh12_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh12_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Sh12_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh12_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Sh12_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh20_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh20_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh20_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_Sh20_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh20_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_Sh20_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux000053_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(10),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux000053_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux000053_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh13_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Sh13_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh13_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh13_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh13_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Sh13_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh21_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh21_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh21_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_Sh21_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh21_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_Sh21_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh13_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Sh13_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh13_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Sh13_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh13_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh13_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh21_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_Sh21_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh21_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_Sh21_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh21_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh21_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh14_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh14_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh14_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Sh14_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh14_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Sh14_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00003113_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00003113_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00003113_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00003113_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003113_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh14_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Sh14_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh14_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Sh14_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh14_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh14_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00003123_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux0000336_18534,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003123_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh1091_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Sh1091_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh1091_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh1091_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh23_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_Sh23_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh23_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_Sh23_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh23_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh23_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh15_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Sh15_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh15_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh15_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh15_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Sh15_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh16_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Sh16_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh16_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Sh16_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh16_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh16_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh16_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Sh16_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh16_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Sh16_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh16_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh16_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_or00001_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_or00001_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_or00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_or00001_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_or00001_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh17_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh17_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh17_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Sh17_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh17_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Sh17_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh18_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Sh18_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh18_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Sh18_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh18_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh18_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh18_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_Sh18_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh18_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Sh18_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh18_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh18_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000023_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000023_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000023_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(23),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh4_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Sh4_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh4_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh4_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh4_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Sh4_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh4_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Sh4_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh4_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Sh4_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh4_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh4_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh5_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh5_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh5_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Sh5_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh5_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Sh5_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh5_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Sh5_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh5_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh5_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh5_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Sh5_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh6_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Sh6_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh6_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Sh6_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh6_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh6_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh6_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh6_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh6_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Sh6_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh6_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Sh6_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00001_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00001_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00001_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00001_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00001_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00001_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq00032_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N28_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq00032_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq00032_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq00032_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00032_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh7_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Sh7_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh7_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Sh7_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh7_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh7_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh7_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Sh7_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh7_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh7_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh7_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Sh7_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00081_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00081_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00081_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00081_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00081_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00081_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh8_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Sh8_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh8_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Sh8_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh8_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh8_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh8_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh8_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh8_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Sh8_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh8_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Sh8_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000208_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000208_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000208_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000208_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh12_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N84,
      O => NlwBufferSignal_cpu_main_alu_Sh12_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh13_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N801,
      O => NlwBufferSignal_cpu_main_alu_Sh13_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh13_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh13_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh14_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh14_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh15_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh15_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh15_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N751,
      O => NlwBufferSignal_cpu_main_alu_Sh15_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh23_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh23_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh23_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_Sh23_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh23_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh23_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh16_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh16_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh17_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh17_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh18_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh19_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh19_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh19_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N63,
      O => NlwBufferSignal_cpu_main_alu_Sh19_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh19_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N62,
      O => NlwBufferSignal_cpu_main_alu_Sh19_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh9_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Sh9_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh9_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh9_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh9_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Sh9_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh9_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Sh9_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh9_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh9_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh9_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Sh9_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh80_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh80_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh80_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_Sh80_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh80_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh80_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh90_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh90_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh91_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh91_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh84_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh84_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh84_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N137,
      O => NlwBufferSignal_cpu_main_alu_Sh84_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh85_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh85_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh86_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N132,
      O => NlwBufferSignal_cpu_main_alu_Sh86_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh86_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N131,
      O => NlwBufferSignal_cpu_main_alu_Sh86_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh86_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh86_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh87_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh87_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh89_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh89_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000208_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000208_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000208_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000208_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000208_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000208_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh82_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh82_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh82_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Sh82_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh82_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_Sh82_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh90_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Sh90_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh90_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh90_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh90_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Sh90_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh82_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh82_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh82_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_Sh82_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh82_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_Sh82_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000152_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000215_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000215_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000215_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_N167_F5MUX_13120,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000215_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_20_mux000081_15582,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh83_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_Sh83_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh83_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_Sh83_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh83_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh83_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh91_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Sh91_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh91_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh91_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh91_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Sh91_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000219_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000219_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000219_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000219_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000219_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000219_ADR4
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r41_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r41_ADR1
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r41_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r41_ADR3
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r41_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r41_ADR4
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r18_ADR2
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r18_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r18_ADR4
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r51_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r51_ADR2
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r51_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r51_ADR3
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r51_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r51_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh92_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh92_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh92_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Sh92_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh92_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Sh92_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N163,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_N165_F5MUX_13995,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh85_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh85_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh85_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Sh85_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh85_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Sh85_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh93_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Sh93_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh93_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh93_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh93_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Sh93_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000236_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_13_mux0000131_F5MUX_13670,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000236_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000236_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_13_mux0000189_F5MUX_13695,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000236_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh86_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Sh86_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh86_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Sh86_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh86_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh86_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh94_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Sh94_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh94_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh94_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh94_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Sh94_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000118_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh96_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000118_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000118_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000118_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000118_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000118_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000208_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000208_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000208_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000208_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000208_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000208_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000225_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_mux000081_15918,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000225_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000225_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_14_mux0000122_F5MUX_13720,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000225_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh87_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Sh87_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh87_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Sh87_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh87_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh87_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh95_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh95_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh95_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Sh95_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh95_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Sh95_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000326_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(28),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000326_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000326_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(28),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000326_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000326_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(27),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000326_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000290_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux0000239_18426,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000290_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000290_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000290_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000286_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000286_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000286_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000286_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000286_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000286_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000376_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(30),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000376_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(29),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000376_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(30),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000376_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(29),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000376_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh88_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh88_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh88_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Sh88_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh88_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Sh88_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh96_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Sh96_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh96_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh96_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh96_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Sh96_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000303_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux000078_18726,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000303_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux0000286_17094,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000303_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux0000253_14358,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000303_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux0000102_16098,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000303_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000225_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_15_mux0000178_F5MUX_13320,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000225_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000225_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_15_mux000081_16062,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000225_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000225_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_15_mux0000122_F5MUX_13795,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000225_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh97_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Sh97_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh97_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh97_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh97_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Sh97_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000078_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux000046_16866,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000078_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh98_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Sh98_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh98_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Sh98_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh98_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh98_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000213_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000213_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000172_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000172_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000172_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000172_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq001111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq001111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq001111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq001111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq001111_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh99_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh99_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh99_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Sh99_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh99_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Sh99_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000179_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_16_mux0000133_17766,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000179_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000179_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000179_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000611_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000611_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000611_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000611_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000611_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000611_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000228_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_17_mux000081_16386,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000228_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N177,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000228_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000228_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000228_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_7_mux000081_15222,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N219,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000263_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000263_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000263_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000263_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(9),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000227_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000227_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_18_mux000081_16506,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000227_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N173,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000227_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(20),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(12),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00002_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00002_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00002_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux000053_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(16),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000053_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000227_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000227_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_19_mux000081_16674,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000227_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000227_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N169,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000111_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000111_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000111_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000121_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000121_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000121_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000121_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000121_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000121_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000131_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000131_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000213_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000179_14502,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000213_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000213_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000213_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000198_19367,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000213_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000119_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000119_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000119_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000119_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000119_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0006_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000119_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000136_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000136_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N94_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000136_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000136_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000136_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000304_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh42,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000304_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000304_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000304_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000238_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000238_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000238_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000238_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000238_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000198_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N32_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000198_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000198_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000198_ADR3
    );
  NlwBufferBlock_cpu_main_alu_type_r_2_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => type_r_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_type_r_2_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000108_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000108_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000108_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux000074_14574,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000108_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000108_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_1,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000108_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000133_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000133_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000133_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000133_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000133_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_cmp_eq000011_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq000011_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_cmp_eq000011_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq000011_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_cmp_eq000011_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq000011_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_cmp_eq00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00001_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_cmp_eq00001_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00001_ADR4
    );
  NlwBufferBlock_cpu_main_alu_type_r_3_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(30),
      O => NlwBufferSignal_cpu_main_alu_type_r_3_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_3_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(30),
      O => NlwBufferSignal_cpu_main_alu_type_r_3_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_cmp_eq00021_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00021_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_cmp_eq00021_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00021_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000108_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux000093_14735,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000108_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_2,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000108_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux000080_15198,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000108_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000108_ADR4
    );
  NlwBufferBlock_cpu_main_alu_type_r_4_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0009_0,
      O => NlwBufferSignal_cpu_main_alu_type_r_4_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_4_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(31),
      O => NlwBufferSignal_cpu_main_alu_type_r_4_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000108_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux000080_14790,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000108_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_3,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000108_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000108_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux000093_14742,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000108_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000100_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000100_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000100_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000100_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000100_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_3_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_3_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_5_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(5),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_5_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_5_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_5_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_7_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_7_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_7_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(7),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_7_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_9_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_9_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_9_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(9),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_9_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_11_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(11),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_11_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_13_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_13_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_13_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(13),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_13_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_15_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_15_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_15_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(15),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_15_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_17_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_17_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_17_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(17),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_17_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_19_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_19_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_19_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(19),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_19_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_21_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_21_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_21_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(21),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_21_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_23_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(23),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_23_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_23_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_23_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_3_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_3_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_5_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_5_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_5_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(5),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_5_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_7_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_7_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_7_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(7),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_7_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_9_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_9_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_9_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(9),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_9_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_11_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_13_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_13_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_13_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(13),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_13_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_15_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_15_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_15_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(15),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_15_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_17_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_17_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_17_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(17),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_17_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_19_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(19),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_19_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_19_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_19_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_21_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_21_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_21_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(21),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_21_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_23_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_23_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_1,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_18_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_18,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_18_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_20_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_3,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_20_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_20_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_20,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_20_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_22_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_5,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_22_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_22_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_22,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_22_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(25),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(24),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_12_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0000_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(28),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0000_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(28),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_Madd_lut_24_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_1_P_to_Adder_A_7,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_24_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(9),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(11),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(10),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(8),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(14),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(23),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(21),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(22),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_3_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(17),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(24),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(15),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_5_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux00002512_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_10_mux000081_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002512_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux00002512_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002512_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00001782_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh88_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001782_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00001782_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001782_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00001782_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001782_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000215_SW02_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW02_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000215_SW02_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW02_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000041_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(26),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000041_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(27),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000041_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000185_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000185_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh93_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_23_mux0000147_18054,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh112_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh78_0,
      O => NlwBufferSignal_cpu_main_alu_Sh112_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh112_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh112_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh113_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh113_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000170_SW02_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000170_SW02_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00002502_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux000081_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002502_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00002502_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux0000210_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002502_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00002502_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002502_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux00001782_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001782_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux00001782_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001782_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux00002821_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000109_14886,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00002821_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux00002821_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_4_mux0000134_14142,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux00002821_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00002112_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00002112_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh109_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00002112_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00002112_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002112_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux00002612_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_12_mux0000224_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002612_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux00002612_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002612_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000131_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000131_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh22_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_Sh22_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh22_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh22_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh22_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_Sh22_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh42_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh42_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh43_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh43_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000179_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh88_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000179_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000179_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh81_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh81_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh81_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_Sh81_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh81_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_Sh81_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000131_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000131_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000179_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000179_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000122_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000122_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000175_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh90_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000175_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000131_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh13_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000131_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000131_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000189_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000189_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000122_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000122_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000122_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh14_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000195_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N159,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000195_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000195_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux0000140_15942,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000195_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000170_SW0_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000170_SW0_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh90_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000122_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh23_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000122_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000122_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000113_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000113_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000216_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000216_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh95_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000216_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_25_mux0000140_16902,
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000183_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000183_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r6_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r6_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r6_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r6_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r6_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000182_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000182_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000182_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_18_mux0000129_14718,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000183_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000183_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000141_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000141_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000141_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000141_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N147,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh109_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW02_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000265_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh8_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000265_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000233_14454,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000265_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000265_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_mux0000238_19343,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000160_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000160_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh9_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000160_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux0000128_15270,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_F_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000160_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000160_F_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000160_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000160_F_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_25_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_25_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(25),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_25_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(25),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_25_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_24_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_7,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_24_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_24_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_24,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_24_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(6),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(7),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_3_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(10),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(11),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_5_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(15),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(14),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_7_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(18),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(19),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_9_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(23),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(22),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_11_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux00002511_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_10_mux000081_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002511_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux00002511_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002511_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux00002511_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00002511_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00001781_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001781_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00001781_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh84_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001781_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00001781_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00001781_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000215_SW01_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW01_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000215_SW01_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000215_SW01_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000041_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(26),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000041_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(26),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000041_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000041_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000185_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000185_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000185_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000185_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh97_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh89_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_SW0_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh112_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N381_0,
      O => NlwBufferSignal_cpu_main_alu_Sh112_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh112_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh112_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh112_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh112_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh113_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh113_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh113_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N140_0,
      O => NlwBufferSignal_cpu_main_alu_Sh113_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh113_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh113_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000170_SW01_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh91_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000170_SW01_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000170_SW01_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000170_SW01_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00002501_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux000081_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00002501_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00002501_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_11_mux0000210_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux00002501_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux00002501_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux00001781_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001781_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux00001781_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux00001781_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00002111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002111_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00002111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00002111_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux00002611_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_12_mux0000224_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002611_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux00002611_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002611_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux00002611_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux00002611_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000131_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000131_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh22,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000131_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh14_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000131_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000131_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh22_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh22_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh22_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_Sh22_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh22_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_Sh22_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh42_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh42_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh42_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh42_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh43_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh43_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh43_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N56_0,
      O => NlwBufferSignal_cpu_main_alu_Sh43_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh43_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh43_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000179_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000179_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux0000179_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh80_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux0000179_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh81_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh81_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh81_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_Sh81_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh81_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_Sh81_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000131_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000131_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh23_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000131_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000131_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000179_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux0000179_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux0000179_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000122_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000122_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000175_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000175_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh78_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000175_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000131_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000131_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000131_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000189_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh87_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000189_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000189_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000122_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000122_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh18_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000122_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000122_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000195_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000195_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000195_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000170_SW0_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh86_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000170_SW0_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000170_SW0_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000122_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000122_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000122_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000113_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000113_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh90_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000113_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000216_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000216_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh91_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000216_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000183_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000183_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000183_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r6_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r6_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r6_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r6_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r6_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000182_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000182_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000182_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000182_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000183_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000183_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000183_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000183_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000141_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000141_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000141_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000141_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000141_G_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N147,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh109_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000215_SW01_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000265_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000265_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh4_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000265_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000160_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000160_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh13_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000160_G_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000160_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000160_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000160_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh15_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000160_G_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000160_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000160_G_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0000_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(30),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_3_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0000_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(30),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_3_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(7),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(19),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000037_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(25),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000037_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000037_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000037_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000011_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000011_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000011_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000011_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000081_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_17_mux000078_16290,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000081_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux000081_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux000081_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh90_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Sh90_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh90_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Sh90_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh90_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh90_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_Madd_lut_23_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_1_P_to_Adder_A_6,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_23_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(13),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(6),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(7),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_2_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(18),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(16),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(19),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(20),
      O => NlwBufferSignal_cpu_main_alu_datum_r_or0000_wg_lut_4_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux000053_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000053_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_14_XORF_20444,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000249_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000249_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000249_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_6,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000249_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq00062_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00062_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq00062_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00062_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq00062_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq00062_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux000081_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_20_XORG_20053,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux000081_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux000081_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux000081_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000023_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000023_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000023_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(31),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_4_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_4_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_4_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_Madd_lut_17_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_1_P_to_Adder_A_0,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_17_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_Madd_lut_19_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_1_P_to_Adder_A_2,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_19_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_Madd_lut_19_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_19,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_19_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_Madd_lut_21_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_1_P_to_Adder_A_4,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_Madd_lut_21_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(27),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(29),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_2_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0001_lut_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0001_lut_2_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh17_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Sh17_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh17_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Sh17_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh17_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh17_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh97_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Sh97_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh97_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Sh97_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh97_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh97_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000091_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_0_XORF_20171,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000091_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh98_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh98_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh98_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Sh98_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh98_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Sh98_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh19_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh19_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh19_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(19),
      O => NlwBufferSignal_cpu_main_alu_Sh19_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh19_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Sh19_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000132_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000132_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000132_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000132_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000132_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000286_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000286_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000286_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000286_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000286_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000286_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000240_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000240_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000240_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000240_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000134_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_4,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000134_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000134_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000134_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000209_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000209_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000209_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000209_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000274_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000274_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000274_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000274_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000274_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000274_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh11611_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Sh11611_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh11611_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh11611_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000106_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000106_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000106_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000106_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000106_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(17),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000223_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000223_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000223_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000223_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000223_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000223_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000223_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000223_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_N143_F5MUX_13195,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000253_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh111_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000253_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(21),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(13),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000038_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000038_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000038_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000038_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000038_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000038_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000233_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000233_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000233_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000233_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000233_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(6),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000311_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N28_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000311_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000311_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000311_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000311_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000311_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000224_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000224_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000224_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000224_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000074_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_0_XORG_19661,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000074_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh80_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh80_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh80_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_Sh80_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh80_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_Sh80_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000046_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_2_mux000021_14590,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000046_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000250_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000250_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_8,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000250_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000250_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000116_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000116_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000222_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000222_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000222_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000222_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000129_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh96_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000129_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000129_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000129_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000093_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000093_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000093_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000093_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000093_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_2_XORG_20198,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000093_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000011_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000011_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000011_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000011_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000011_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000080_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_2_XORG_19702,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000080_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000116_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh84_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000116_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000116_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000116_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000080_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000080_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000080_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000080_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux000049_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000049_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux000049_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000049_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux000049_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux000049_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000109_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_4_XORF_20249,
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000109_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000131_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000067_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_4_XORG_19741,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000067_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux000067_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux000067_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000114_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000114_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000114_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000114_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000114_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000114_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000155_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000155_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000155_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(25),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000155_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000155_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux0000237_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000237_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00041_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00041_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00041_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00041_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000227_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000227_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000227_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux000081_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux000081_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_19_mux0000183_F5MUX_13945,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000227_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh1081_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh1081_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh1081_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Sh1081_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux0000162_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000162_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000080_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000080_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_2_XORF_19714,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000080_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux000081_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux000081_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000119_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000119_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000119_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000119_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000119_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000119_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000128_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000128_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000128_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000128_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000128_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000081_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_8_XORF_19831,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000081_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000081_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000081_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(28),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_8_XORG_20315,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000081_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000081_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000023_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(24),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000023_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000023_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000249_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000249_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux0000249_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_9_mux0000222_14694,
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux0000249_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00091_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00091_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00091_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00091_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_cmp_eq00091_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_cmp_eq00091_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux000081_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux000081_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000053_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(8),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_11_mux000081_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_11_mux000081_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux000081_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000081_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000081_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_12_XORF_19909,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000081_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000081_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000081_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(18),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000023_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000023_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_add0000_14_XORG_20432,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000078_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000081_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_14_XORF_19948,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000081_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux000081_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux000081_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000140_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000140_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000140_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000140_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000140_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000140_ADR4
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r9_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r9_ADR2
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r9_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r9_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(15),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000053_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000102_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh22,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000102_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000102_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000102_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000102_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000102_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00009_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(22),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00009_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00009_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00009_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000081_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000081_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000081_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_15_mux000078_15894,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000081_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux000081_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_14_XORG_19936,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux000081_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000102_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh23_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000102_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000102_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000102_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000102_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000102_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(14),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux000081_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux000081_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux000078_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_24_XORF_20135,
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux000078_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh89_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(11),
      O => NlwBufferSignal_cpu_main_alu_Sh89_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh89_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh89_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh89_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Sh89_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh10_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh10_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh21_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh21_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh21_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N56_0,
      O => NlwBufferSignal_cpu_main_alu_Sh21_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh15_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh15_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh15_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Sh15_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh15_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Sh15_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00003114_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003114_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux00003114_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux00003114_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh95_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Sh95_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh95_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Sh95_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh95_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh95_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000046_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000046_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000140_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000140_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000140_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000140_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000140_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh96_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Sh96_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh96_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Sh96_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh96_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh96_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh11_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000086_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N88_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000086_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux000086_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux000086_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000311_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000311_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N153,
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000311_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000081_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000081_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux000081_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_sub0000_18_XORF_20026,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux000081_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh91_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh91_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh91_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Sh91_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh91_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Sh91_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh99_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_Sh99_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh99_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Sh99_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh99_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh99_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh93_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Sh93_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh93_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh93_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh93_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Sh93_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh20_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh20_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux000078_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000078_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N27_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux000078_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000078_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_10_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(10),
      O => NlwBufferSignal_cpu_main_alu_datum_r_10_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux000081_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_or0000_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux000081_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh92_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Sh92_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh92_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh92_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh92_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Sh92_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh19_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh19_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh19_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_Sh19_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh19_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_Sh19_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh94_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Sh94_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh94_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(15),
      O => NlwBufferSignal_cpu_main_alu_Sh94_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh94_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh94_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh83_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Sh83_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh83_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Sh83_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh83_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh83_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh4_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh84_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh84_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh84_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Sh84_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh84_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Sh84_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh5_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh5_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh85_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Sh85_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh85_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Sh85_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh85_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh85_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh6_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N47,
      O => NlwBufferSignal_cpu_main_alu_Sh6_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh6_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh6_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh86_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(7),
      O => NlwBufferSignal_cpu_main_alu_Sh86_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh86_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Sh86_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh86_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh86_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh7_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh7_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_0_28_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_type_r_0_28_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_0_28_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_type_r_0_28_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh87_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Sh87_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh87_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Sh87_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh87_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh87_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh8_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh8_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000127_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000127_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000127_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh10_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000127_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000127_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000127_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000127_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000127_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000127_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000127_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh88_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Sh88_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh88_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh88_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh88_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Sh88_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh9_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh9_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000073_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000073_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000073_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000073_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000073_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000073_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000133_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000133_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000133_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh82_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000133_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000133_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000133_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000116_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000116_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000127_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000127_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000127_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000127_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux0000130_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000130_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux0000130_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000130_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux0000130_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh5_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000130_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000142_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000142_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_6_mux0000142_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_6_mux0000142_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000142_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh15_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000142_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000142_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000142_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000142_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000142_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000113_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000113_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000113_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000113_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000113_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000113_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000142_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000142_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_8_mux0000142_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_8_mux0000142_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux0000115_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000115_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_5_mux0000115_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_5_mux0000115_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh1101_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Sh1101_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh1101_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh80_0,
      O => NlwBufferSignal_cpu_main_alu_Sh1101_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh1101_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh1101_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh1111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_Sh1111_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh1111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Sh1111_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000148_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000148_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000148_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000148_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000129_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000129_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000129_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh95_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000129_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000129_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000129_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh84_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh84_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh84_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Sh84_SW1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh84_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_Sh84_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh89_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Sh89_SW1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Sh89_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Sh89_SW1_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh89_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Sh89_SW1_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh82_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh82_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000155_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000155_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000155_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000155_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000147_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000147_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000147_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(23),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux0000147_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux0000147_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000244_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000244_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux0000244_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux0000244_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh83_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh83_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh83_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N140_0,
      O => NlwBufferSignal_cpu_main_alu_Sh83_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux0000224_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux0000224_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000511_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000511_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_cmp_eq000511_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_cmp_eq000511_ADR4
    );
  NlwBufferBlock_cpu_main_alu_gc_flag_r35_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_gc_flag_r35_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_or00001_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_or00001_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_or00001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_or00001_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh92_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh92_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000253_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000253_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000253_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000244_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000244_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_21_mux0000244_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_21_mux0000244_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000133_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000133_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000133_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000133_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000133_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh93_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh93_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000263_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000263_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000263_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000263_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000263_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_13,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000263_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000133_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000133_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000133_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000133_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000133_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh94_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh94_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000239_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh110_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000239_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000239_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000239_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000239_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_22_mux0000195_F5MUX_13745,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000239_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000208_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000208_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000208_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N29_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000208_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000208_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000208_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000252_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000252_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000252_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_14,
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000252_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_14_mux0000252_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_14_mux0000252_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Sh95_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh95_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000336_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(31),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000336_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000336_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(31),
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000336_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_22_mux0000317_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_22_mux000078_17118,
      O => NlwBufferSignal_cpu_main_alu_datum_r_22_mux0000317_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh88_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh88_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh96_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh96_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000252_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000252_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000252_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_15,
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000252_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_15_mux0000252_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_15_mux0000252_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh97_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh97_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_23_mux000078_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_23_mux000078_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Sh98_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh98_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000244_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000244_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000244_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000244_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000244_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_24_mux0000113_F5MUX_13820,
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000244_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000189_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000189_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000189_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000189_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux0000189_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux0000189_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000219_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000219_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_13_mux0000219_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_or0000,
      O => NlwBufferSignal_cpu_main_alu_datum_r_13_mux0000219_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Sh99_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_Sh99_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000226_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000226_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux0000226_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux0000226_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000021_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000021_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux000021_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux000021_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000257_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000257_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000257_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_mul_res_17_XORF_12481,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000257_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_17_mux0000257_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_17_mux0000257_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000249_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000249_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_7_mux0000249_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_7,
      O => NlwBufferSignal_cpu_main_alu_datum_r_7_mux0000249_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_25_mux0000311_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_25_mux0000311_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_9_mux000053_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(9),
      O => NlwBufferSignal_cpu_main_alu_datum_r_9_mux000053_SW0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000256_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000256_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_18_mux0000256_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_18_mux0000256_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux000053_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(20),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_20_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_datum_r_20_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000053_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_SW0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000053_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(12),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_SW0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_12_mux000053_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_datum_r_12_mux000053_SW0_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000165_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_0_cmp_eq0003_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000165_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000142_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000142_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000142_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(26),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000142_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000198_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_2_mux0000160_F5MUX_14070,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000198_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N33_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000198_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh44_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000198_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000198_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000128_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000128_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000128_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000128_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000128_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000198_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000198_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000198_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N33_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000198_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000198_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_3_mux0000160_F5MUX_14095,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000198_ADR4
    );
  NlwBufferBlock_cpu_main_alu_type_r_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_type_r_2_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_type_r_2_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000222_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_1_mux0000199_19182,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000222_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000222_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000222_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000128_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000128_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000128_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000128_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000128_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux00009_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux00009_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_24_mux00009_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(24),
      O => NlwBufferSignal_cpu_main_alu_datum_r_24_mux00009_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(16),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux00003_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N76_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_16_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_datum_r_16_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_19_mux0000256_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_19_mux0000256_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_type_r_1_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(1),
      O => NlwBufferSignal_cpu_main_alu_type_r_1_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000199_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000199_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000199_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_1_mux0000160_F5MUX_14045,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000199_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux0000199_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh43,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux0000199_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000093_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N32_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000093_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000093_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sh79_0,
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000093_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_1_mux000093_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_1_mux000093_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000038_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000038_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux000038_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux000038_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux0000327_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux0000327_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_cmp_eq00031_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(2),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00031_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_cmp_eq00031_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_cmp_eq00031_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux00003_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(30),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux00003_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux00003_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux00003_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux00003_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux00003_ADR4
    );
  NlwBufferBlock_cpu_main_alu_type_r_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_type_r_3_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_14_cmp_eq0008_0,
      O => NlwBufferSignal_cpu_main_alu_type_r_3_ADR2
    );
  NlwBufferBlock_cpu_main_alu_type_r_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(3),
      O => NlwBufferSignal_cpu_main_alu_type_r_3_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000057_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_main_alu_datum_r_sub0000_0_XORF_21006,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000057_ADR2
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000057_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N75,
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000057_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_0_mux000057_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_datum_r_0_mux000057_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_2_mux0000222_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_2_mux0000222_ADR1
    );
  NlwBufferBlock_cpu_main_alu_type_r_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_type_r_4_ADR2
    );
  NlwBufferBlock_cpu_main_alu_type_r_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_type_r_4_ADR3
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000222_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(5),
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000222_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_3_mux0000222_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => datum_r_3_mux0000198_19374,
      O => NlwBufferSignal_cpu_main_alu_datum_r_3_mux0000222_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_6_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_6_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_6_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(6),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_6_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_8_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_8_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_8_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(8),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_8_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_10_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_10_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_10_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(10),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_10_ADR4
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000105_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => funct(4),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000105_ADR1
    );
  NlwBufferBlock_cpu_main_alu_datum_r_4_mux0000105_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(31),
      O => NlwBufferSignal_cpu_main_alu_datum_r_4_mux0000105_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_0_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_2_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(2),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_2_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_4_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_4_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_12_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(12),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_12_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_14_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_14_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_14_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(14),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_14_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_16_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(16),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_16_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_16_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_16_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_18_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_18_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(18),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_18_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_20_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_20_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_20_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(20),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_20_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_22_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_22_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_22_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(22),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_22_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_24_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_24_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_24_sub0000_lut_24_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(24),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_24_sub0000_lut_24_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(0),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_0_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(0),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(2),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_2_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_10_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(10),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_10_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_10_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(10),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_10_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(12),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_12_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_12_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_14_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(14),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_14_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_14_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(14),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_14_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_4_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_4_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_6_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(6),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_6_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_6_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(6),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_6_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_8_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_8_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_16_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_16_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_16_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(16),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_16_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(18),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_18_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(18),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_18_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_19_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_2,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_19_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_19_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_19,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_19_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_21_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_4,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_21_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_21_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_21,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_21_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_23_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_6,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_23_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_23_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_23,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_23_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_20_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_20_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_20_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(20),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_20_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_22_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(22),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_22_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_22_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(22),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_22_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_24_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(24),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_24_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Madd_datum_r_24_add0000_lut_24_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(24),
      O => NlwBufferSignal_cpu_main_alu_Madd_datum_r_24_add0000_lut_24_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_17_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_0_P_to_Adder_A_17,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_17_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_17_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Mmult_mul_res_submult_01_P_to_Adder_B_0,
      O => NlwBufferSignal_cpu_main_alu_Mmult_mul_res_submult_00_Madd_lut_17_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(4),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(4),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(5),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(5),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_2_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(8),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(9),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(9),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(8),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_4_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(13),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(12),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(13),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(12),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_6_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(17),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(17),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(16),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(16),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_8_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(21),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(21),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR2
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(20),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR3
    );
  NlwBufferBlock_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(20),
      O => NlwBufferSignal_cpu_main_alu_Mcompar_datum_r_22_cmp_eq0015_lut_10_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0000_lut_0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(27),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_0_ADR4
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0000_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_b(29),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_2_ADR1
    );
  NlwBufferBlock_cpu_main_alu_Msub_datum_r_sub0000_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => in_a(29),
      O => NlwBufferSignal_cpu_main_alu_Msub_datum_r_sub0000_lut_2_ADR2
    );
  NlwBlock_main_alu_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity rrwmem is
  port (
    clk : in STD_LOGIC := 'X'; 
    we : in STD_LOGIC := 'X'; 
    dia : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    a : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    b : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    c : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    doa : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    dob : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end rrwmem;

architecture STRUCTURE of rrwmem is
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal GLOBAL_LOGIC0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOPA1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOPA0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA13 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA12 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA11 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA10 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA9 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA8 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA7 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA6 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA5 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA4 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA3 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA2 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DOA0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIPB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIPB0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB13 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB12 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB11 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB10 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB9 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB8 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB7 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB6 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB5 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB4 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB3 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB2 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren1_DIB0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOPB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOPB0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOB15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOB14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOPA1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOPA0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA13 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA12 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA11 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA10 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA9 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA8 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA7 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA6 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA5 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA4 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA3 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA2 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DOA0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIPB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIPB0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB13 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB12 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB11 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB10 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB9 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB8 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB7 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB6 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB5 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB4 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB3 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB2 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM_ren2_DIB0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOPA1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOPA0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA13 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA12 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA11 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA10 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA9 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA8 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA7 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA6 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA5 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA4 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA3 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA2 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DOA0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIPB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIPB0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB13 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB12 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB11 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB10 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB9 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB8 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB7 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB6 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB5 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB4 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB3 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB2 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM1_DIB0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOPB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOPB0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOB15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOB14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOPA1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOPA0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA13 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA12 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA11 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA10 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA9 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA8 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA7 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA6 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA5 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA4 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA3 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA2 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DOA0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIPB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIPB0 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB15 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB14 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB13 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB12 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB11 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB10 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB9 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB8 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB7 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB6 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB5 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB4 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB3 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB2 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB1 : STD_LOGIC; 
  signal cpu_regfile_Mram_RAM2_DIB0 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_4_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_5_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_6_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_7_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_10_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_11_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_4_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_5_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_6_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_7_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_9_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_10_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_11_Q : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_13_Q : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM1_DIPA : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA : STD_LOGIC_VECTOR ( 13 downto 1 ); 
begin
  Mram_RAM_ren1 : X_RAMB16_S18_S18
    generic map(
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y3",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => GLOBAL_LOGIC0,
      SSRB => GLOBAL_LOGIC0,
      WEA => we,
      WEB => GLOBAL_LOGIC0,
      ADDRA(9) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(9),
      ADDRA(8) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(8),
      ADDRA(7) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(7),
      ADDRA(6) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(6),
      ADDRA(5) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(5),
      ADDRA(4) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(4),
      ADDRA(3) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(3),
      ADDRA(2) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(2),
      ADDRA(1) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(1),
      ADDRA(0) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(0),
      ADDRB(9) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(0),
      DIA(15) => dia(15),
      DIA(14) => dia(14),
      DIA(13) => dia(13),
      DIA(12) => dia(12),
      DIA(11) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_11_Q,
      DIA(10) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_10_Q,
      DIA(9) => dia(9),
      DIA(8) => dia(8),
      DIA(7) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_7_Q,
      DIA(6) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_6_Q,
      DIA(5) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_5_Q,
      DIA(4) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_4_Q,
      DIA(3) => dia(3),
      DIA(2) => dia(2),
      DIA(1) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_1_Q,
      DIA(0) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_0_Q,
      DIPA(1) => dia(17),
      DIPA(0) => dia(16),
      DIB(15) => cpu_regfile_Mram_RAM_ren1_DIB15,
      DIB(14) => cpu_regfile_Mram_RAM_ren1_DIB14,
      DIB(13) => cpu_regfile_Mram_RAM_ren1_DIB13,
      DIB(12) => cpu_regfile_Mram_RAM_ren1_DIB12,
      DIB(11) => cpu_regfile_Mram_RAM_ren1_DIB11,
      DIB(10) => cpu_regfile_Mram_RAM_ren1_DIB10,
      DIB(9) => cpu_regfile_Mram_RAM_ren1_DIB9,
      DIB(8) => cpu_regfile_Mram_RAM_ren1_DIB8,
      DIB(7) => cpu_regfile_Mram_RAM_ren1_DIB7,
      DIB(6) => cpu_regfile_Mram_RAM_ren1_DIB6,
      DIB(5) => cpu_regfile_Mram_RAM_ren1_DIB5,
      DIB(4) => cpu_regfile_Mram_RAM_ren1_DIB4,
      DIB(3) => cpu_regfile_Mram_RAM_ren1_DIB3,
      DIB(2) => cpu_regfile_Mram_RAM_ren1_DIB2,
      DIB(1) => cpu_regfile_Mram_RAM_ren1_DIB1,
      DIB(0) => cpu_regfile_Mram_RAM_ren1_DIB0,
      DIPB(1) => cpu_regfile_Mram_RAM_ren1_DIPB1,
      DIPB(0) => cpu_regfile_Mram_RAM_ren1_DIPB0,
      DOA(15) => cpu_regfile_Mram_RAM_ren1_DOA15,
      DOA(14) => cpu_regfile_Mram_RAM_ren1_DOA14,
      DOA(13) => cpu_regfile_Mram_RAM_ren1_DOA13,
      DOA(12) => cpu_regfile_Mram_RAM_ren1_DOA12,
      DOA(11) => cpu_regfile_Mram_RAM_ren1_DOA11,
      DOA(10) => cpu_regfile_Mram_RAM_ren1_DOA10,
      DOA(9) => cpu_regfile_Mram_RAM_ren1_DOA9,
      DOA(8) => cpu_regfile_Mram_RAM_ren1_DOA8,
      DOA(7) => cpu_regfile_Mram_RAM_ren1_DOA7,
      DOA(6) => cpu_regfile_Mram_RAM_ren1_DOA6,
      DOA(5) => cpu_regfile_Mram_RAM_ren1_DOA5,
      DOA(4) => cpu_regfile_Mram_RAM_ren1_DOA4,
      DOA(3) => cpu_regfile_Mram_RAM_ren1_DOA3,
      DOA(2) => cpu_regfile_Mram_RAM_ren1_DOA2,
      DOA(1) => cpu_regfile_Mram_RAM_ren1_DOA1,
      DOA(0) => cpu_regfile_Mram_RAM_ren1_DOA0,
      DOPA(1) => cpu_regfile_Mram_RAM_ren1_DOPA1,
      DOPA(0) => cpu_regfile_Mram_RAM_ren1_DOPA0,
      DOB(15) => dob(15),
      DOB(14) => dob(14),
      DOB(13) => dob(13),
      DOB(12) => dob(12),
      DOB(11) => dob(11),
      DOB(10) => dob(10),
      DOB(9) => dob(9),
      DOB(8) => dob(8),
      DOB(7) => dob(7),
      DOB(6) => dob(6),
      DOB(5) => dob(5),
      DOB(4) => dob(4),
      DOB(3) => dob(3),
      DOB(2) => dob(2),
      DOB(1) => dob(1),
      DOB(0) => dob(0),
      DOPB(1) => dob(17),
      DOPB(0) => dob(16)
    );
  Mram_RAM_ren2 : X_RAMB16_S18_S18
    generic map(
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y2",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => GLOBAL_LOGIC0,
      SSRB => GLOBAL_LOGIC0,
      WEA => we,
      WEB => GLOBAL_LOGIC0,
      ADDRA(9) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(9),
      ADDRA(8) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(8),
      ADDRA(7) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(7),
      ADDRA(6) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(6),
      ADDRA(5) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(5),
      ADDRA(4) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(4),
      ADDRA(3) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(3),
      ADDRA(2) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(2),
      ADDRA(1) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(1),
      ADDRA(0) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(0),
      ADDRB(9) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(0),
      DIA(15) => GLOBAL_LOGIC0,
      DIA(14) => GLOBAL_LOGIC0,
      DIA(13) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_13_Q,
      DIA(12) => dia(30),
      DIA(11) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_11_Q,
      DIA(10) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_10_Q,
      DIA(9) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_9_Q,
      DIA(8) => dia(26),
      DIA(7) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_7_Q,
      DIA(6) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_6_Q,
      DIA(5) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_5_Q,
      DIA(4) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_4_Q,
      DIA(3) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_3_Q,
      DIA(2) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_2_Q,
      DIA(1) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_1_Q,
      DIA(0) => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_0_Q,
      DIPA(1) => GLOBAL_LOGIC0,
      DIPA(0) => GLOBAL_LOGIC0,
      DIB(15) => cpu_regfile_Mram_RAM_ren2_DIB15,
      DIB(14) => cpu_regfile_Mram_RAM_ren2_DIB14,
      DIB(13) => cpu_regfile_Mram_RAM_ren2_DIB13,
      DIB(12) => cpu_regfile_Mram_RAM_ren2_DIB12,
      DIB(11) => cpu_regfile_Mram_RAM_ren2_DIB11,
      DIB(10) => cpu_regfile_Mram_RAM_ren2_DIB10,
      DIB(9) => cpu_regfile_Mram_RAM_ren2_DIB9,
      DIB(8) => cpu_regfile_Mram_RAM_ren2_DIB8,
      DIB(7) => cpu_regfile_Mram_RAM_ren2_DIB7,
      DIB(6) => cpu_regfile_Mram_RAM_ren2_DIB6,
      DIB(5) => cpu_regfile_Mram_RAM_ren2_DIB5,
      DIB(4) => cpu_regfile_Mram_RAM_ren2_DIB4,
      DIB(3) => cpu_regfile_Mram_RAM_ren2_DIB3,
      DIB(2) => cpu_regfile_Mram_RAM_ren2_DIB2,
      DIB(1) => cpu_regfile_Mram_RAM_ren2_DIB1,
      DIB(0) => cpu_regfile_Mram_RAM_ren2_DIB0,
      DIPB(1) => cpu_regfile_Mram_RAM_ren2_DIPB1,
      DIPB(0) => cpu_regfile_Mram_RAM_ren2_DIPB0,
      DOA(15) => cpu_regfile_Mram_RAM_ren2_DOA15,
      DOA(14) => cpu_regfile_Mram_RAM_ren2_DOA14,
      DOA(13) => cpu_regfile_Mram_RAM_ren2_DOA13,
      DOA(12) => cpu_regfile_Mram_RAM_ren2_DOA12,
      DOA(11) => cpu_regfile_Mram_RAM_ren2_DOA11,
      DOA(10) => cpu_regfile_Mram_RAM_ren2_DOA10,
      DOA(9) => cpu_regfile_Mram_RAM_ren2_DOA9,
      DOA(8) => cpu_regfile_Mram_RAM_ren2_DOA8,
      DOA(7) => cpu_regfile_Mram_RAM_ren2_DOA7,
      DOA(6) => cpu_regfile_Mram_RAM_ren2_DOA6,
      DOA(5) => cpu_regfile_Mram_RAM_ren2_DOA5,
      DOA(4) => cpu_regfile_Mram_RAM_ren2_DOA4,
      DOA(3) => cpu_regfile_Mram_RAM_ren2_DOA3,
      DOA(2) => cpu_regfile_Mram_RAM_ren2_DOA2,
      DOA(1) => cpu_regfile_Mram_RAM_ren2_DOA1,
      DOA(0) => cpu_regfile_Mram_RAM_ren2_DOA0,
      DOPA(1) => cpu_regfile_Mram_RAM_ren2_DOPA1,
      DOPA(0) => cpu_regfile_Mram_RAM_ren2_DOPA0,
      DOB(15) => cpu_regfile_Mram_RAM_ren2_DOB15,
      DOB(14) => cpu_regfile_Mram_RAM_ren2_DOB14,
      DOB(13) => dob(31),
      DOB(12) => dob(30),
      DOB(11) => dob(29),
      DOB(10) => dob(28),
      DOB(9) => dob(27),
      DOB(8) => dob(26),
      DOB(7) => dob(25),
      DOB(6) => dob(24),
      DOB(5) => dob(23),
      DOB(4) => dob(22),
      DOB(3) => dob(21),
      DOB(2) => dob(20),
      DOB(1) => dob(19),
      DOB(0) => dob(18),
      DOPB(1) => cpu_regfile_Mram_RAM_ren2_DOPB1,
      DOPB(0) => cpu_regfile_Mram_RAM_ren2_DOPB0
    );
  Mram_RAM1 : X_RAMB16_S18_S18
    generic map(
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => GLOBAL_LOGIC0,
      SSRB => GLOBAL_LOGIC0,
      WEA => we,
      WEB => GLOBAL_LOGIC0,
      ADDRA(9) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(9),
      ADDRA(8) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(8),
      ADDRA(7) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(7),
      ADDRA(6) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(6),
      ADDRA(5) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(5),
      ADDRA(4) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(4),
      ADDRA(3) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(3),
      ADDRA(2) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(2),
      ADDRA(1) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(1),
      ADDRA(0) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(0),
      ADDRB(9) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(0),
      DIA(15) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(15),
      DIA(14) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(14),
      DIA(13) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(13),
      DIA(12) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(12),
      DIA(11) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(11),
      DIA(10) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(10),
      DIA(9) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(9),
      DIA(8) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(8),
      DIA(7) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(7),
      DIA(6) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(6),
      DIA(5) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(5),
      DIA(4) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(4),
      DIA(3) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(3),
      DIA(2) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(2),
      DIA(1) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(1),
      DIA(0) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(0),
      DIPA(1) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIPA(1),
      DIPA(0) => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIPA(0),
      DIB(15) => cpu_regfile_Mram_RAM1_DIB15,
      DIB(14) => cpu_regfile_Mram_RAM1_DIB14,
      DIB(13) => cpu_regfile_Mram_RAM1_DIB13,
      DIB(12) => cpu_regfile_Mram_RAM1_DIB12,
      DIB(11) => cpu_regfile_Mram_RAM1_DIB11,
      DIB(10) => cpu_regfile_Mram_RAM1_DIB10,
      DIB(9) => cpu_regfile_Mram_RAM1_DIB9,
      DIB(8) => cpu_regfile_Mram_RAM1_DIB8,
      DIB(7) => cpu_regfile_Mram_RAM1_DIB7,
      DIB(6) => cpu_regfile_Mram_RAM1_DIB6,
      DIB(5) => cpu_regfile_Mram_RAM1_DIB5,
      DIB(4) => cpu_regfile_Mram_RAM1_DIB4,
      DIB(3) => cpu_regfile_Mram_RAM1_DIB3,
      DIB(2) => cpu_regfile_Mram_RAM1_DIB2,
      DIB(1) => cpu_regfile_Mram_RAM1_DIB1,
      DIB(0) => cpu_regfile_Mram_RAM1_DIB0,
      DIPB(1) => cpu_regfile_Mram_RAM1_DIPB1,
      DIPB(0) => cpu_regfile_Mram_RAM1_DIPB0,
      DOA(15) => cpu_regfile_Mram_RAM1_DOA15,
      DOA(14) => cpu_regfile_Mram_RAM1_DOA14,
      DOA(13) => cpu_regfile_Mram_RAM1_DOA13,
      DOA(12) => cpu_regfile_Mram_RAM1_DOA12,
      DOA(11) => cpu_regfile_Mram_RAM1_DOA11,
      DOA(10) => cpu_regfile_Mram_RAM1_DOA10,
      DOA(9) => cpu_regfile_Mram_RAM1_DOA9,
      DOA(8) => cpu_regfile_Mram_RAM1_DOA8,
      DOA(7) => cpu_regfile_Mram_RAM1_DOA7,
      DOA(6) => cpu_regfile_Mram_RAM1_DOA6,
      DOA(5) => cpu_regfile_Mram_RAM1_DOA5,
      DOA(4) => cpu_regfile_Mram_RAM1_DOA4,
      DOA(3) => cpu_regfile_Mram_RAM1_DOA3,
      DOA(2) => cpu_regfile_Mram_RAM1_DOA2,
      DOA(1) => cpu_regfile_Mram_RAM1_DOA1,
      DOA(0) => cpu_regfile_Mram_RAM1_DOA0,
      DOPA(1) => cpu_regfile_Mram_RAM1_DOPA1,
      DOPA(0) => cpu_regfile_Mram_RAM1_DOPA0,
      DOB(15) => doa(15),
      DOB(14) => doa(14),
      DOB(13) => doa(13),
      DOB(12) => doa(12),
      DOB(11) => doa(11),
      DOB(10) => doa(10),
      DOB(9) => doa(9),
      DOB(8) => doa(8),
      DOB(7) => doa(7),
      DOB(6) => doa(6),
      DOB(5) => doa(5),
      DOB(4) => doa(4),
      DOB(3) => doa(3),
      DOB(2) => doa(2),
      DOB(1) => doa(1),
      DOB(0) => doa(0),
      DOPB(1) => doa(17),
      DOPB(0) => doa(16)
    );
  Mram_RAM2 : X_RAMB16_S18_S18
    generic map(
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => GLOBAL_LOGIC0,
      SSRB => GLOBAL_LOGIC0,
      WEA => we,
      WEB => GLOBAL_LOGIC0,
      ADDRA(9) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(9),
      ADDRA(8) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(8),
      ADDRA(7) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(7),
      ADDRA(6) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(6),
      ADDRA(5) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(5),
      ADDRA(4) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(4),
      ADDRA(3) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(3),
      ADDRA(2) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(2),
      ADDRA(1) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(1),
      ADDRA(0) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(0),
      ADDRB(9) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(0),
      DIA(15) => GLOBAL_LOGIC0,
      DIA(14) => GLOBAL_LOGIC0,
      DIA(13) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(13),
      DIA(12) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(12),
      DIA(11) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(11),
      DIA(10) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(10),
      DIA(9) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(9),
      DIA(8) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(8),
      DIA(7) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(7),
      DIA(6) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(6),
      DIA(5) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(5),
      DIA(4) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(4),
      DIA(3) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(3),
      DIA(2) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(2),
      DIA(1) => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(1),
      DIA(0) => dia(18),
      DIPA(1) => GLOBAL_LOGIC0,
      DIPA(0) => GLOBAL_LOGIC0,
      DIB(15) => cpu_regfile_Mram_RAM2_DIB15,
      DIB(14) => cpu_regfile_Mram_RAM2_DIB14,
      DIB(13) => cpu_regfile_Mram_RAM2_DIB13,
      DIB(12) => cpu_regfile_Mram_RAM2_DIB12,
      DIB(11) => cpu_regfile_Mram_RAM2_DIB11,
      DIB(10) => cpu_regfile_Mram_RAM2_DIB10,
      DIB(9) => cpu_regfile_Mram_RAM2_DIB9,
      DIB(8) => cpu_regfile_Mram_RAM2_DIB8,
      DIB(7) => cpu_regfile_Mram_RAM2_DIB7,
      DIB(6) => cpu_regfile_Mram_RAM2_DIB6,
      DIB(5) => cpu_regfile_Mram_RAM2_DIB5,
      DIB(4) => cpu_regfile_Mram_RAM2_DIB4,
      DIB(3) => cpu_regfile_Mram_RAM2_DIB3,
      DIB(2) => cpu_regfile_Mram_RAM2_DIB2,
      DIB(1) => cpu_regfile_Mram_RAM2_DIB1,
      DIB(0) => cpu_regfile_Mram_RAM2_DIB0,
      DIPB(1) => cpu_regfile_Mram_RAM2_DIPB1,
      DIPB(0) => cpu_regfile_Mram_RAM2_DIPB0,
      DOA(15) => cpu_regfile_Mram_RAM2_DOA15,
      DOA(14) => cpu_regfile_Mram_RAM2_DOA14,
      DOA(13) => cpu_regfile_Mram_RAM2_DOA13,
      DOA(12) => cpu_regfile_Mram_RAM2_DOA12,
      DOA(11) => cpu_regfile_Mram_RAM2_DOA11,
      DOA(10) => cpu_regfile_Mram_RAM2_DOA10,
      DOA(9) => cpu_regfile_Mram_RAM2_DOA9,
      DOA(8) => cpu_regfile_Mram_RAM2_DOA8,
      DOA(7) => cpu_regfile_Mram_RAM2_DOA7,
      DOA(6) => cpu_regfile_Mram_RAM2_DOA6,
      DOA(5) => cpu_regfile_Mram_RAM2_DOA5,
      DOA(4) => cpu_regfile_Mram_RAM2_DOA4,
      DOA(3) => cpu_regfile_Mram_RAM2_DOA3,
      DOA(2) => cpu_regfile_Mram_RAM2_DOA2,
      DOA(1) => cpu_regfile_Mram_RAM2_DOA1,
      DOA(0) => cpu_regfile_Mram_RAM2_DOA0,
      DOPA(1) => cpu_regfile_Mram_RAM2_DOPA1,
      DOPA(0) => cpu_regfile_Mram_RAM2_DOPA0,
      DOB(15) => cpu_regfile_Mram_RAM2_DOB15,
      DOB(14) => cpu_regfile_Mram_RAM2_DOB14,
      DOB(13) => doa(31),
      DOB(12) => doa(30),
      DOB(11) => doa(29),
      DOB(10) => doa(28),
      DOB(9) => doa(27),
      DOB(8) => doa(26),
      DOB(7) => doa(25),
      DOB(6) => doa(24),
      DOB(5) => doa(23),
      DOB(4) => doa(22),
      DOB(3) => doa(21),
      DOB(2) => doa(20),
      DOB(1) => doa(19),
      DOB(0) => doa(18),
      DOPB(1) => cpu_regfile_Mram_RAM2_DOPB1,
      DOPB(0) => cpu_regfile_Mram_RAM2_DOPB0
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(9),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(8),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(3),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(2),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRA(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(9),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(8),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(3),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(2),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_ADDRB(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_DIA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_0_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_DIA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_1_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_DIA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_4_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_DIA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_5_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_DIA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_6_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_DIA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_7_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_DIA_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(10),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_10_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren1_DIA_11_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(11),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren1_DIA_11_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(9),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(8),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(3),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(2),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRA(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(9),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(8),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(3),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(2),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => b(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_ADDRB(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(18),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_0_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(19),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_1_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(20),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_2_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(21),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_3_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(22),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_4_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(23),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_5_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(24),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_6_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(25),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_7_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(27),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_9_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(28),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_10_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_11_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(29),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_11_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM_ren2_DIA_13_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(31),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM_ren2_DIA_13_Q
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(9),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(8),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(3),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(2),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRA(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(9),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(8),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(3),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(2),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_ADDRB(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(2),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(3),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(8),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(9),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(10),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(10)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_11_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(11),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(11)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_12_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(12),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(12)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_13_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(13),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(13)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_14_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(14),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(14)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIA_15_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(15),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIA(15)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIPA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(16),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIPA(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM1_DIPA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(17),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM1_DIPA(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(9),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(8),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(3),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(2),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => c(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRA(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(9),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(8),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(7),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(6),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(5),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(4),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(3),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(2),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(1),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => a(0),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_ADDRB(0)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(19),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(1)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(20),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(2)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(21),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(3)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(22),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(4)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(23),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(5)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(24),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(6)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(25),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(7)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(26),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(8)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(27),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(9)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(28),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(10)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_11_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(29),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(11)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_12_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(30),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(12)
    );
  NlwBufferBlock_cpu_regfile_Mram_RAM2_DIA_13_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => dia(31),
      O => NlwBufferSignal_cpu_regfile_Mram_RAM2_DIA(13)
    );
  NlwBlock_regfile_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity rwmem_1 is
  port (
    clk : in STD_LOGIC := 'X'; 
    we : in STD_LOGIC := 'X'; 
    write_data : in STD_LOGIC_VECTOR ( 47 downto 0 ); 
    write_addr : in STD_LOGIC_VECTOR ( 12 downto 0 ); 
    read_addr : in STD_LOGIC_VECTOR ( 12 downto 0 ); 
    read_data : out STD_LOGIC_VECTOR ( 47 downto 0 ) 
  );
end rwmem_1;

architecture STRUCTURE of rwmem_1 is
  signal NlwRenamedSignal_GLOBAL_LOGIC0 : STD_LOGIC; 
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DOPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DOA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DOA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DOA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DOA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DOA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DOA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DOA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DOA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIPB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIB7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIB6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIB5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIB4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIB3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIB2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIB1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM1_DIA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DOPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DOA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DOA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DOA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DOA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DOA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DOA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DOA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DOA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIPB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIB7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIB6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIB5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIB4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIB3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIB2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIB1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM2_DIA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DOPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DOA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DOA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DOA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DOA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DOA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DOA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DOA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DOA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIPB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIB7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIB6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIB5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIB4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIB3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIB2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIB1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM3_DIA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOB1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DOA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIPB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIB7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIB6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIB5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIB4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIB3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIB2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIB1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM4_DIA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DOPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DOA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DOA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DOA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DOA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DOA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DOA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DOA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DOA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIPB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIB7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIB6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIB5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIB4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIB3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIB2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIB1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIPA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIA7 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIA6 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIA5 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIA4 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM5_DIA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DOB3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DOB2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DOB1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DOA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DOA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DOA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DOA0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DIB3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DIB2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DIB1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DIB0 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DIA3 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DIA2 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DIA1 : STD_LOGIC; 
  signal cpu_instr_mem_Mram_RAM6_DIA0 : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB : STD_LOGIC_VECTOR ( 10 downto 0 ); 
begin
  NlwRenamedSignal_GLOBAL_LOGIC0 <= we;
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(47);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(46);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(45);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(44);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(43);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(42);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(41);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(40);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(39);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(38);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(37);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(36);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(35);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(34);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(33);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(32);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(31);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(30);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(29);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(28);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(27);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(26);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(25);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(24);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(23);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(22);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(21);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(20);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(19);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(18);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(17);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(16);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(15);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(14);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(13);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(12);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(11);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(10);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(9);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(8);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(7);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(6);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(5);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(4);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(3);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(2);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(1);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_data(0);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(10);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(9);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(8);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(7);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(6);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(5);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(4);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(3);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(2);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(1);
  NlwRenamedSignal_GLOBAL_LOGIC0 <= write_addr(0);
  Mram_RAM1 : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => NlwRenamedSignal_GLOBAL_LOGIC0,
      SSRB => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEA => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEB => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(10) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(9) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(8) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(7) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(6) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(5) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(4) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(3) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(2) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(1) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(0) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRB(10) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(10),
      ADDRB(9) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(0),
      DIA(7) => cpu_instr_mem_Mram_RAM1_DIA7,
      DIA(6) => cpu_instr_mem_Mram_RAM1_DIA6,
      DIA(5) => cpu_instr_mem_Mram_RAM1_DIA5,
      DIA(4) => cpu_instr_mem_Mram_RAM1_DIA4,
      DIA(3) => cpu_instr_mem_Mram_RAM1_DIA3,
      DIA(2) => cpu_instr_mem_Mram_RAM1_DIA2,
      DIA(1) => cpu_instr_mem_Mram_RAM1_DIA1,
      DIA(0) => cpu_instr_mem_Mram_RAM1_DIA0,
      DIPA(0) => cpu_instr_mem_Mram_RAM1_DIPA0,
      DIB(7) => cpu_instr_mem_Mram_RAM1_DIB7,
      DIB(6) => cpu_instr_mem_Mram_RAM1_DIB6,
      DIB(5) => cpu_instr_mem_Mram_RAM1_DIB5,
      DIB(4) => cpu_instr_mem_Mram_RAM1_DIB4,
      DIB(3) => cpu_instr_mem_Mram_RAM1_DIB3,
      DIB(2) => cpu_instr_mem_Mram_RAM1_DIB2,
      DIB(1) => cpu_instr_mem_Mram_RAM1_DIB1,
      DIB(0) => cpu_instr_mem_Mram_RAM1_DIB0,
      DIPB(0) => cpu_instr_mem_Mram_RAM1_DIPB0,
      DOA(7) => cpu_instr_mem_Mram_RAM1_DOA7,
      DOA(6) => cpu_instr_mem_Mram_RAM1_DOA6,
      DOA(5) => cpu_instr_mem_Mram_RAM1_DOA5,
      DOA(4) => cpu_instr_mem_Mram_RAM1_DOA4,
      DOA(3) => cpu_instr_mem_Mram_RAM1_DOA3,
      DOA(2) => cpu_instr_mem_Mram_RAM1_DOA2,
      DOA(1) => cpu_instr_mem_Mram_RAM1_DOA1,
      DOA(0) => cpu_instr_mem_Mram_RAM1_DOA0,
      DOPA(0) => cpu_instr_mem_Mram_RAM1_DOPA0,
      DOB(7) => read_data(7),
      DOB(6) => read_data(6),
      DOB(5) => read_data(5),
      DOB(4) => read_data(4),
      DOB(3) => read_data(3),
      DOB(2) => read_data(2),
      DOB(1) => read_data(1),
      DOB(0) => read_data(0),
      DOPB(0) => read_data(8)
    );
  Mram_RAM2 : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => NlwRenamedSignal_GLOBAL_LOGIC0,
      SSRB => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEA => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEB => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(10) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(9) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(8) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(7) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(6) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(5) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(4) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(3) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(2) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(1) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(0) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRB(10) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(10),
      ADDRB(9) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(0),
      DIA(7) => cpu_instr_mem_Mram_RAM2_DIA7,
      DIA(6) => cpu_instr_mem_Mram_RAM2_DIA6,
      DIA(5) => cpu_instr_mem_Mram_RAM2_DIA5,
      DIA(4) => cpu_instr_mem_Mram_RAM2_DIA4,
      DIA(3) => cpu_instr_mem_Mram_RAM2_DIA3,
      DIA(2) => cpu_instr_mem_Mram_RAM2_DIA2,
      DIA(1) => cpu_instr_mem_Mram_RAM2_DIA1,
      DIA(0) => cpu_instr_mem_Mram_RAM2_DIA0,
      DIPA(0) => cpu_instr_mem_Mram_RAM2_DIPA0,
      DIB(7) => cpu_instr_mem_Mram_RAM2_DIB7,
      DIB(6) => cpu_instr_mem_Mram_RAM2_DIB6,
      DIB(5) => cpu_instr_mem_Mram_RAM2_DIB5,
      DIB(4) => cpu_instr_mem_Mram_RAM2_DIB4,
      DIB(3) => cpu_instr_mem_Mram_RAM2_DIB3,
      DIB(2) => cpu_instr_mem_Mram_RAM2_DIB2,
      DIB(1) => cpu_instr_mem_Mram_RAM2_DIB1,
      DIB(0) => cpu_instr_mem_Mram_RAM2_DIB0,
      DIPB(0) => cpu_instr_mem_Mram_RAM2_DIPB0,
      DOA(7) => cpu_instr_mem_Mram_RAM2_DOA7,
      DOA(6) => cpu_instr_mem_Mram_RAM2_DOA6,
      DOA(5) => cpu_instr_mem_Mram_RAM2_DOA5,
      DOA(4) => cpu_instr_mem_Mram_RAM2_DOA4,
      DOA(3) => cpu_instr_mem_Mram_RAM2_DOA3,
      DOA(2) => cpu_instr_mem_Mram_RAM2_DOA2,
      DOA(1) => cpu_instr_mem_Mram_RAM2_DOA1,
      DOA(0) => cpu_instr_mem_Mram_RAM2_DOA0,
      DOPA(0) => cpu_instr_mem_Mram_RAM2_DOPA0,
      DOB(7) => read_data(16),
      DOB(6) => read_data(15),
      DOB(5) => read_data(14),
      DOB(4) => read_data(13),
      DOB(3) => read_data(12),
      DOB(2) => read_data(11),
      DOB(1) => read_data(10),
      DOB(0) => read_data(9),
      DOPB(0) => read_data(17)
    );
  Mram_RAM3 : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y0",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => NlwRenamedSignal_GLOBAL_LOGIC0,
      SSRB => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEA => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEB => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(10) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(9) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(8) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(7) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(6) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(5) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(4) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(3) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(2) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(1) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(0) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRB(10) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(10),
      ADDRB(9) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(0),
      DIA(7) => cpu_instr_mem_Mram_RAM3_DIA7,
      DIA(6) => cpu_instr_mem_Mram_RAM3_DIA6,
      DIA(5) => cpu_instr_mem_Mram_RAM3_DIA5,
      DIA(4) => cpu_instr_mem_Mram_RAM3_DIA4,
      DIA(3) => cpu_instr_mem_Mram_RAM3_DIA3,
      DIA(2) => cpu_instr_mem_Mram_RAM3_DIA2,
      DIA(1) => cpu_instr_mem_Mram_RAM3_DIA1,
      DIA(0) => cpu_instr_mem_Mram_RAM3_DIA0,
      DIPA(0) => cpu_instr_mem_Mram_RAM3_DIPA0,
      DIB(7) => cpu_instr_mem_Mram_RAM3_DIB7,
      DIB(6) => cpu_instr_mem_Mram_RAM3_DIB6,
      DIB(5) => cpu_instr_mem_Mram_RAM3_DIB5,
      DIB(4) => cpu_instr_mem_Mram_RAM3_DIB4,
      DIB(3) => cpu_instr_mem_Mram_RAM3_DIB3,
      DIB(2) => cpu_instr_mem_Mram_RAM3_DIB2,
      DIB(1) => cpu_instr_mem_Mram_RAM3_DIB1,
      DIB(0) => cpu_instr_mem_Mram_RAM3_DIB0,
      DIPB(0) => cpu_instr_mem_Mram_RAM3_DIPB0,
      DOA(7) => cpu_instr_mem_Mram_RAM3_DOA7,
      DOA(6) => cpu_instr_mem_Mram_RAM3_DOA6,
      DOA(5) => cpu_instr_mem_Mram_RAM3_DOA5,
      DOA(4) => cpu_instr_mem_Mram_RAM3_DOA4,
      DOA(3) => cpu_instr_mem_Mram_RAM3_DOA3,
      DOA(2) => cpu_instr_mem_Mram_RAM3_DOA2,
      DOA(1) => cpu_instr_mem_Mram_RAM3_DOA1,
      DOA(0) => cpu_instr_mem_Mram_RAM3_DOA0,
      DOPA(0) => cpu_instr_mem_Mram_RAM3_DOPA0,
      DOB(7) => read_data(25),
      DOB(6) => read_data(24),
      DOB(5) => read_data(23),
      DOB(4) => read_data(22),
      DOB(3) => read_data(21),
      DOB(2) => read_data(20),
      DOB(1) => read_data(19),
      DOB(0) => read_data(18),
      DOPB(0) => read_data(26)
    );
  Mram_RAM4 : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y1",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => NlwRenamedSignal_GLOBAL_LOGIC0,
      SSRB => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEA => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEB => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(10) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(9) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(8) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(7) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(6) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(5) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(4) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(3) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(2) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(1) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(0) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRB(10) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(10),
      ADDRB(9) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(0),
      DIA(7) => cpu_instr_mem_Mram_RAM4_DIA7,
      DIA(6) => cpu_instr_mem_Mram_RAM4_DIA6,
      DIA(5) => cpu_instr_mem_Mram_RAM4_DIA5,
      DIA(4) => cpu_instr_mem_Mram_RAM4_DIA4,
      DIA(3) => cpu_instr_mem_Mram_RAM4_DIA3,
      DIA(2) => cpu_instr_mem_Mram_RAM4_DIA2,
      DIA(1) => cpu_instr_mem_Mram_RAM4_DIA1,
      DIA(0) => cpu_instr_mem_Mram_RAM4_DIA0,
      DIPA(0) => cpu_instr_mem_Mram_RAM4_DIPA0,
      DIB(7) => cpu_instr_mem_Mram_RAM4_DIB7,
      DIB(6) => cpu_instr_mem_Mram_RAM4_DIB6,
      DIB(5) => cpu_instr_mem_Mram_RAM4_DIB5,
      DIB(4) => cpu_instr_mem_Mram_RAM4_DIB4,
      DIB(3) => cpu_instr_mem_Mram_RAM4_DIB3,
      DIB(2) => cpu_instr_mem_Mram_RAM4_DIB2,
      DIB(1) => cpu_instr_mem_Mram_RAM4_DIB1,
      DIB(0) => cpu_instr_mem_Mram_RAM4_DIB0,
      DIPB(0) => cpu_instr_mem_Mram_RAM4_DIPB0,
      DOA(7) => cpu_instr_mem_Mram_RAM4_DOA7,
      DOA(6) => cpu_instr_mem_Mram_RAM4_DOA6,
      DOA(5) => cpu_instr_mem_Mram_RAM4_DOA5,
      DOA(4) => cpu_instr_mem_Mram_RAM4_DOA4,
      DOA(3) => cpu_instr_mem_Mram_RAM4_DOA3,
      DOA(2) => cpu_instr_mem_Mram_RAM4_DOA2,
      DOA(1) => cpu_instr_mem_Mram_RAM4_DOA1,
      DOA(0) => cpu_instr_mem_Mram_RAM4_DOA0,
      DOPA(0) => cpu_instr_mem_Mram_RAM4_DOPA0,
      DOB(7) => read_data(34),
      DOB(6) => read_data(33),
      DOB(5) => read_data(32),
      DOB(4) => read_data(31),
      DOB(3) => read_data(30),
      DOB(2) => read_data(29),
      DOB(1) => cpu_instr_mem_Mram_RAM4_DOB1,
      DOB(0) => read_data(27),
      DOPB(0) => read_data(35)
    );
  Mram_RAM5 : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y8",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => NlwRenamedSignal_GLOBAL_LOGIC0,
      SSRB => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEA => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEB => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(10) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(9) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(8) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(7) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(6) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(5) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(4) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(3) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(2) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(1) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(0) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRB(10) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(10),
      ADDRB(9) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(0),
      DIA(7) => cpu_instr_mem_Mram_RAM5_DIA7,
      DIA(6) => cpu_instr_mem_Mram_RAM5_DIA6,
      DIA(5) => cpu_instr_mem_Mram_RAM5_DIA5,
      DIA(4) => cpu_instr_mem_Mram_RAM5_DIA4,
      DIA(3) => cpu_instr_mem_Mram_RAM5_DIA3,
      DIA(2) => cpu_instr_mem_Mram_RAM5_DIA2,
      DIA(1) => cpu_instr_mem_Mram_RAM5_DIA1,
      DIA(0) => cpu_instr_mem_Mram_RAM5_DIA0,
      DIPA(0) => cpu_instr_mem_Mram_RAM5_DIPA0,
      DIB(7) => cpu_instr_mem_Mram_RAM5_DIB7,
      DIB(6) => cpu_instr_mem_Mram_RAM5_DIB6,
      DIB(5) => cpu_instr_mem_Mram_RAM5_DIB5,
      DIB(4) => cpu_instr_mem_Mram_RAM5_DIB4,
      DIB(3) => cpu_instr_mem_Mram_RAM5_DIB3,
      DIB(2) => cpu_instr_mem_Mram_RAM5_DIB2,
      DIB(1) => cpu_instr_mem_Mram_RAM5_DIB1,
      DIB(0) => cpu_instr_mem_Mram_RAM5_DIB0,
      DIPB(0) => cpu_instr_mem_Mram_RAM5_DIPB0,
      DOA(7) => cpu_instr_mem_Mram_RAM5_DOA7,
      DOA(6) => cpu_instr_mem_Mram_RAM5_DOA6,
      DOA(5) => cpu_instr_mem_Mram_RAM5_DOA5,
      DOA(4) => cpu_instr_mem_Mram_RAM5_DOA4,
      DOA(3) => cpu_instr_mem_Mram_RAM5_DOA3,
      DOA(2) => cpu_instr_mem_Mram_RAM5_DOA2,
      DOA(1) => cpu_instr_mem_Mram_RAM5_DOA1,
      DOA(0) => cpu_instr_mem_Mram_RAM5_DOA0,
      DOPA(0) => cpu_instr_mem_Mram_RAM5_DOPA0,
      DOB(7) => read_data(43),
      DOB(6) => read_data(42),
      DOB(5) => read_data(41),
      DOB(4) => read_data(40),
      DOB(3) => read_data(39),
      DOB(2) => read_data(38),
      DOB(1) => read_data(37),
      DOB(0) => read_data(36),
      DOPB(0) => read_data(44)
    );
  Mram_RAM6 : X_RAMB16_S4_S4
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y9",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk,
      CLKB => clk,
      ENA => GLOBAL_LOGIC1,
      ENB => GLOBAL_LOGIC1,
      SSRA => NlwRenamedSignal_GLOBAL_LOGIC0,
      SSRB => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEA => NlwRenamedSignal_GLOBAL_LOGIC0,
      WEB => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(11) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(10) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(9) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(8) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(7) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(6) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(5) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(4) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(3) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(2) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(1) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRA(0) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRB(11) => NlwRenamedSignal_GLOBAL_LOGIC0,
      ADDRB(10) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(10),
      ADDRB(9) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(0),
      DIA(3) => cpu_instr_mem_Mram_RAM6_DIA3,
      DIA(2) => cpu_instr_mem_Mram_RAM6_DIA2,
      DIA(1) => cpu_instr_mem_Mram_RAM6_DIA1,
      DIA(0) => cpu_instr_mem_Mram_RAM6_DIA0,
      DIB(3) => cpu_instr_mem_Mram_RAM6_DIB3,
      DIB(2) => cpu_instr_mem_Mram_RAM6_DIB2,
      DIB(1) => cpu_instr_mem_Mram_RAM6_DIB1,
      DIB(0) => cpu_instr_mem_Mram_RAM6_DIB0,
      DOA(3) => cpu_instr_mem_Mram_RAM6_DOA3,
      DOA(2) => cpu_instr_mem_Mram_RAM6_DOA2,
      DOA(1) => cpu_instr_mem_Mram_RAM6_DOA1,
      DOA(0) => cpu_instr_mem_Mram_RAM6_DOA0,
      DOB(3) => cpu_instr_mem_Mram_RAM6_DOB3,
      DOB(2) => cpu_instr_mem_Mram_RAM6_DOB2,
      DOB(1) => cpu_instr_mem_Mram_RAM6_DOB1,
      DOB(0) => read_data(45)
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => NlwRenamedSignal_GLOBAL_LOGIC0
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(10),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(10)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(9),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(9)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(8),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(8)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(7),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(7)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(6),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(6)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(5),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(5)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(4),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(4)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(3),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(3)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(2),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(2)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(1),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(1)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM1_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(0),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM1_ADDRB(0)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(10),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(10)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(9),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(9)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(8),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(8)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(7),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(7)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(6),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(6)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(5),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(5)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(4),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(4)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(3),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(3)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(2),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(2)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(1),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(1)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM2_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(0),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM2_ADDRB(0)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(10),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(10)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(9),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(9)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(8),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(8)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(7),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(7)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(6),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(6)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(5),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(5)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(4),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(4)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(3),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(3)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(2),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(2)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(1),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(1)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM3_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(0),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM3_ADDRB(0)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(10),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(10)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(9),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(9)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(8),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(8)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(7),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(7)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(6),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(6)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(5),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(5)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(4),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(4)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(3),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(3)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(2),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(2)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(1),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(1)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM4_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(0),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM4_ADDRB(0)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(10),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(10)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(9),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(9)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(8),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(8)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(7),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(7)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(6),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(6)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(5),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(5)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(4),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(4)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(3),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(3)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(2),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(2)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(1),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(1)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM5_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(0),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM5_ADDRB(0)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_10_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(10),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(10)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(9),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(9)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(8),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(8)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(7),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(7)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(6),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(6)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(5),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(5)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(4),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(4)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(3),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(3)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(2),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(2)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(1),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(1)
    );
  NlwBufferBlock_cpu_instr_mem_Mram_RAM6_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => read_addr(0),
      O => NlwBufferSignal_cpu_instr_mem_Mram_RAM6_ADDRB(0)
    );
  NlwBlock_instr_mem_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity control is
  port (
    IndirReg1 : in STD_LOGIC := 'X'; 
    IndirReg2 : in STD_LOGIC := 'X'; 
    MemWait : in STD_LOGIC := 'X'; 
    Hazard : in STD_LOGIC := 'X'; 
    Sync : in STD_LOGIC := 'X'; 
    BranchTaken : in STD_LOGIC := 'X'; 
    WriteReg : out STD_LOGIC; 
    IndirMux1 : out STD_LOGIC; 
    IndirMux2 : out STD_LOGIC; 
    Flush : out STD_LOGIC; 
    StoreInst : out STD_LOGIC; 
    Branch : out STD_LOGIC; 
    MemToReg : out STD_LOGIC; 
    Stall : out STD_LOGIC; 
    Opcode : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
    PCmux : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    AluOp : out STD_LOGIC_VECTOR ( 5 downto 0 ) 
  );
end control;

architecture STRUCTURE of control is
  signal NlwRenamedSig_OI_GLOBAL_LOGIC0 : STD_LOGIC; 
  signal AluOp_1_f51 : STD_LOGIC; 
  signal AluOp_0_5_0 : STD_LOGIC; 
  signal AluOp_0_4_0 : STD_LOGIC; 
  signal N16_0 : STD_LOGIC; 
  signal N15_0 : STD_LOGIC; 
  signal AluOp_1_2_0 : STD_LOGIC; 
  signal N7_0 : STD_LOGIC; 
  signal N6_0 : STD_LOGIC; 
  signal N12_0 : STD_LOGIC; 
  signal N13_0 : STD_LOGIC; 
  signal AluOp_1_1_0 : STD_LOGIC; 
  signal AluOp_1_f6_F5_I1 : STD_LOGIC; 
  signal N4_0 : STD_LOGIC; 
  signal N2_0 : STD_LOGIC; 
  signal N0_0 : STD_LOGIC; 
  signal N9_0 : STD_LOGIC; 
  signal cpu_control_unit_AluOp_1_f51_F5MUX_11229 : STD_LOGIC; 
  signal cpu_control_unit_AluOp_1_f51_F : STD_LOGIC; 
  signal cpu_control_unit_AluOp_1_f51_BXINV_11218 : STD_LOGIC; 
  signal AluOp_1_3_11216 : STD_LOGIC; 
  signal cpu_AluOp_0_F5MUX_11253 : STD_LOGIC; 
  signal AluOp_0_f6 : STD_LOGIC; 
  signal cpu_AluOp_0_BXINV_11246 : STD_LOGIC; 
  signal AluOp_0_f61_11244 : STD_LOGIC; 
  signal cpu_AluOp_2_F : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal AluOp_1_2_11300 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal cpu_AluOp_3_F : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal AluOp_0_5_11372 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal cpu_AluOp_4_F : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal AluOp_0_4_11408 : STD_LOGIC; 
  signal cpu_control_unit_AluOp_1_1_F5MUX_11442 : STD_LOGIC; 
  signal AluOp_1_1_11440 : STD_LOGIC; 
  signal cpu_control_unit_AluOp_1_1_BXINV_11435 : STD_LOGIC; 
  signal cpu_control_unit_AluOp_1_1_F6MUX_11433 : STD_LOGIC; 
  signal AluOp_1_f5_11431 : STD_LOGIC; 
  signal cpu_control_unit_AluOp_1_1_BYINV_11425 : STD_LOGIC; 
  signal cpu_MemToReg_F : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal cpu_Store_F : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal cpu_AluOp_5_F : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal cpu_WriteReg_F : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal cpu_PCMuxSel_0_F : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_2_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_2_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_3_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_3_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_3_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_4_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_1_f5_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_PCmux_0_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_PCmux_0_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_f62_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_WriteReg_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_WriteReg_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_WriteReg_SW1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_WriteReg_SW1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR4 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
begin
  IndirMux1 <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  IndirMux2 <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  Flush <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  Branch <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  Stall <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  PCmux(1) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  cpu_control_unit_AluOp_1_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_control_unit_AluOp_1_f51_F5MUX_11229,
      O => AluOp_1_f51
    );
  cpu_control_unit_AluOp_1_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y67"
    )
    port map (
      IA => AluOp_1_3_11216,
      IB => cpu_control_unit_AluOp_1_f51_F,
      SEL => cpu_control_unit_AluOp_1_f51_BXINV_11218,
      O => cpu_control_unit_AluOp_1_f51_F5MUX_11229
    );
  cpu_control_unit_AluOp_1_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => cpu_control_unit_AluOp_1_f51_BXINV_11218
    );
  cpu_AluOp_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluOp_0_F5MUX_11253,
      O => AluOp(0)
    );
  cpu_AluOp_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y68"
    )
    port map (
      IA => AluOp_0_f61_11244,
      IB => AluOp_0_f6,
      SEL => cpu_AluOp_0_BXINV_11246,
      O => cpu_AluOp_0_F5MUX_11253
    );
  cpu_AluOp_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => cpu_AluOp_0_BXINV_11246
    );
  cpu_AluOp_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y72",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluOp_2_F,
      O => AluOp(2)
    );
  cpu_AluOp_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y72",
      PATHPULSE => 694 ps
    )
    port map (
      I => N15,
      O => N15_0
    );
  AluOp_2_SW0 : X_LUT4
    generic map(
      INIT => X"FBEF",
      LOC => "SLICE_X48Y72"
    )
    port map (
      ADR0 => Opcode(3),
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_2_SW0_ADR2,
      ADR2 => Opcode(2),
      ADR3 => Opcode(1),
      O => N15
    );
  cpu_control_unit_AluOp_1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp_1_2_11300,
      O => AluOp_1_2_0
    );
  cpu_control_unit_AluOp_1_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 694 ps
    )
    port map (
      I => N16,
      O => N16_0
    );
  AluOp_2_SW1 : X_LUT4
    generic map(
      INIT => X"9253",
      LOC => "SLICE_X51Y72"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_2_SW1_ADR1,
      ADR1 => Opcode(2),
      ADR2 => Opcode(0),
      ADR3 => Opcode(3),
      O => N16
    );
  cpu_AluOp_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y70",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluOp_3_F,
      O => AluOp(3)
    );
  cpu_AluOp_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y70",
      PATHPULSE => 694 ps
    )
    port map (
      I => N6,
      O => N6_0
    );
  AluOp_3_SW0 : X_LUT4
    generic map(
      INIT => X"F4EF",
      LOC => "SLICE_X49Y70"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR4,
      O => N6
    );
  cpu_control_unit_N10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 694 ps
    )
    port map (
      I => N7,
      O => N7_0
    );
  AluOp_3_SW1 : X_LUT4
    generic map(
      INIT => X"9DBF",
      LOC => "SLICE_X52Y74"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_3_SW1_ADR1,
      ADR1 => Opcode(1),
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_3_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_3_SW1_ADR4,
      O => N7
    );
  cpu_control_unit_AluOp_0_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp_0_5_11372,
      O => AluOp_0_5_0
    );
  cpu_control_unit_AluOp_0_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => N12,
      O => N12_0
    );
  AluOp_4_SW0 : X_LUT4
    generic map(
      INIT => X"FEFD",
      LOC => "SLICE_X51Y69"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR4,
      O => N12
    );
  cpu_AluOp_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluOp_4_F,
      O => AluOp(4)
    );
  cpu_AluOp_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 694 ps
    )
    port map (
      I => N13,
      O => N13_0
    );
  AluOp_4_SW1 : X_LUT4
    generic map(
      INIT => X"870B",
      LOC => "SLICE_X49Y69"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR2,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR4,
      O => N13
    );
  cpu_control_unit_AluOp_0_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y71",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp_0_4_11408,
      O => AluOp_0_4_0
    );
  AluOp_0_4 : X_LUT4
    generic map(
      INIT => X"5906",
      LOC => "SLICE_X52Y71"
    )
    port map (
      ADR0 => Opcode(1),
      ADR1 => Opcode(0),
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_0_4_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_0_4_ADR4,
      O => AluOp_0_4_11408
    );
  cpu_control_unit_AluOp_1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp_1_1_11440,
      O => AluOp_1_1_0
    );
  cpu_control_unit_AluOp_1_1_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_control_unit_AluOp_1_1_F5MUX_11442,
      O => AluOp_1_f6_F5_I1
    );
  cpu_control_unit_AluOp_1_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y66"
    )
    port map (
      IA => AluOp_1_f5_11431,
      IB => AluOp_1_1_11440,
      SEL => cpu_control_unit_AluOp_1_1_BXINV_11435,
      O => cpu_control_unit_AluOp_1_1_F5MUX_11442
    );
  cpu_control_unit_AluOp_1_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      O => cpu_control_unit_AluOp_1_1_BXINV_11435
    );
  cpu_control_unit_AluOp_1_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_control_unit_AluOp_1_1_F6MUX_11433,
      O => AluOp(1)
    );
  cpu_control_unit_AluOp_1_1_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y66"
    )
    port map (
      IA => AluOp_1_f51,
      IB => AluOp_1_f6_F5_I1,
      SEL => cpu_control_unit_AluOp_1_1_BYINV_11425,
      O => cpu_control_unit_AluOp_1_1_F6MUX_11433
    );
  cpu_control_unit_AluOp_1_1_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(5),
      O => cpu_control_unit_AluOp_1_1_BYINV_11425
    );
  AluOp_1_f5 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X51Y66"
    )
    port map (
      ADR0 => AluOp_1_2_0,
      ADR1 => AluOp_1_1_0,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_1_f5_ADR3,
      ADR3 => VCC,
      O => AluOp_1_f5_11431
    );
  cpu_MemToReg_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_MemToReg_F,
      O => MemToReg
    );
  cpu_MemToReg_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => N4,
      O => N4_0
    );
  AluOp_cmp_eq0000_SW0 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X59Y88"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR4,
      O => N4
    );
  cpu_Store_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_Store_F,
      O => StoreInst
    );
  cpu_Store_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N2,
      O => N2_0
    );
  AluOp_cmp_eq0001_SW0 : X_LUT4
    generic map(
      INIT => X"FFF5",
      LOC => "SLICE_X44Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR4,
      O => N2
    );
  cpu_AluOp_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluOp_5_F,
      O => AluOp(5)
    );
  cpu_AluOp_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => N0,
      O => N0_0
    );
  AluOp_cmp_eq0024_SW0 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X45Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR4,
      O => N0
    );
  cpu_WriteReg_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_WriteReg_F,
      O => WriteReg
    );
  cpu_WriteReg_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 694 ps
    )
    port map (
      I => N9,
      O => N9_0
    );
  WriteReg_SW0 : X_LUT4
    generic map(
      INIT => X"F851",
      LOC => "SLICE_X55Y82"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR2,
      ADR2 => NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR4,
      O => N9
    );
  cpu_PCMuxSel_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y63",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_PCMuxSel_0_F,
      O => PCmux(0)
    );
  PCmux_0_1 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X66Y63"
    )
    port map (
      ADR0 => MemWait,
      ADR1 => NlwBufferSignal_cpu_control_unit_PCmux_0_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_control_unit_PCmux_0_1_ADR4,
      O => cpu_PCMuxSel_0_F
    );
  AluOp_1_3 : X_LUT4
    generic map(
      INIT => X"4042",
      LOC => "SLICE_X51Y67"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR2,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR4,
      O => AluOp_1_3_11216
    );
  AluOp_0_f62 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X51Y68"
    )
    port map (
      ADR0 => AluOp_0_5_0,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_0_f62_ADR3,
      ADR3 => AluOp_0_4_0,
      O => AluOp_0_f61_11244
    );
  AluOp_0_f61 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X51Y68"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR2,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR4,
      O => AluOp_0_f6
    );
  AluOp_4_Q : X_LUT4
    generic map(
      INIT => X"B010",
      LOC => "SLICE_X49Y69"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_4_ADR1,
      ADR1 => N12_0,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_4_ADR3,
      ADR3 => N13_0,
      O => cpu_AluOp_4_F
    );
  AluOp_1_1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X51Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR4,
      O => AluOp_1_1_11440
    );
  AluOp_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X59Y88"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_ADR2,
      ADR2 => N4_0,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_ADR4,
      O => cpu_MemToReg_F
    );
  AluOp_cmp_eq0001 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X44Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_ADR2,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_ADR3,
      ADR3 => N2_0,
      O => cpu_Store_F
    );
  AluOp_cmp_eq0024 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X45Y66"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_ADR2,
      ADR2 => N0_0,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_ADR4,
      O => cpu_AluOp_5_F
    );
  WriteReg_3907 : X_LUT4
    generic map(
      INIT => X"1105",
      LOC => "SLICE_X55Y82"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_WriteReg_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_WriteReg_ADR2,
      ADR2 => N9_0,
      ADR3 => Opcode(5),
      O => cpu_WriteReg_F
    );
  AluOp_2_Q : X_LUT4
    generic map(
      INIT => X"0415",
      LOC => "SLICE_X48Y72"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_2_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_2_ADR2,
      ADR2 => N16_0,
      ADR3 => N15_0,
      O => cpu_AluOp_2_F
    );
  AluOp_1_2 : X_LUT4
    generic map(
      INIT => X"669B",
      LOC => "SLICE_X51Y72"
    )
    port map (
      ADR0 => Opcode(1),
      ADR1 => Opcode(2),
      ADR2 => Opcode(0),
      ADR3 => Opcode(3),
      O => AluOp_1_2_11300
    );
  AluOp_3_Q : X_LUT4
    generic map(
      INIT => X"0047",
      LOC => "SLICE_X49Y70"
    )
    port map (
      ADR0 => N7_0,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_3_ADR2,
      ADR2 => N6_0,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_3_ADR4,
      O => cpu_AluOp_3_F
    );
  WriteReg_SW1 : X_LUT4
    generic map(
      INIT => X"FE20",
      LOC => "SLICE_X52Y74"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_WriteReg_SW1_ADR1,
      ADR1 => Opcode(1),
      ADR2 => NlwBufferSignal_cpu_control_unit_WriteReg_SW1_ADR3,
      ADR3 => Opcode(3),
      O => N10
    );
  AluOp_0_5 : X_LUT4
    generic map(
      INIT => X"150A",
      LOC => "SLICE_X51Y69"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR1,
      ADR1 => NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR2,
      ADR2 => NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR3,
      ADR3 => NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR4,
      O => AluOp_0_5_11372
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => NlwRenamedSig_OI_GLOBAL_LOGIC0
    );
  cpu_control_unit_AluOp_1_f51_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => cpu_control_unit_AluOp_1_f51_F
    );
  NlwBufferBlock_cpu_control_unit_AluOp_2_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_2_SW0_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_2_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_2_SW1_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_3_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_3_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_3_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_3_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_3_SW0_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_3_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_3_SW1_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_3_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_3_SW1_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_3_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_3_SW1_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_SW0_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_SW1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_SW1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_SW1_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_4_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_4_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_4_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_1_f5_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => NlwBufferSignal_cpu_control_unit_AluOp_1_f5_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_SW0_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_SW0_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_SW0_ADR4
    );
  NlwBufferBlock_cpu_control_unit_WriteReg_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR1
    );
  NlwBufferBlock_cpu_control_unit_WriteReg_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR2
    );
  NlwBufferBlock_cpu_control_unit_WriteReg_SW0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR3
    );
  NlwBufferBlock_cpu_control_unit_WriteReg_SW0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_WriteReg_SW0_ADR4
    );
  NlwBufferBlock_cpu_control_unit_PCmux_0_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Sync,
      O => NlwBufferSignal_cpu_control_unit_PCmux_0_1_ADR2
    );
  NlwBufferBlock_cpu_control_unit_PCmux_0_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IndirReg1,
      O => NlwBufferSignal_cpu_control_unit_PCmux_0_1_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_1_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_1_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_1_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_1_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_1_3_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_f62_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(5),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_f62_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_f61_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_f61_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_f61_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(5),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_f61_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_f61_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(5),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_4_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_1_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_1_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_1_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_1_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_1_1_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0000_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(5),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0000_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0000_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0000_ADR4
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0001_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0001_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(5),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0001_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0001_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0024_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(5),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0024_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_cmp_eq0024_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_cmp_eq0024_ADR4
    );
  NlwBufferBlock_cpu_control_unit_WriteReg_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => NlwBufferSignal_cpu_control_unit_WriteReg_ADR1
    );
  NlwBufferBlock_cpu_control_unit_WriteReg_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N10,
      O => NlwBufferSignal_cpu_control_unit_WriteReg_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => NlwBufferSignal_cpu_control_unit_AluOp_2_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(5),
      O => NlwBufferSignal_cpu_control_unit_AluOp_2_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(5),
      O => NlwBufferSignal_cpu_control_unit_AluOp_3_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(4),
      O => NlwBufferSignal_cpu_control_unit_AluOp_3_ADR4
    );
  NlwBufferBlock_cpu_control_unit_WriteReg_SW1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_WriteReg_SW1_ADR1
    );
  NlwBufferBlock_cpu_control_unit_WriteReg_SW1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_WriteReg_SW1_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_5_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(3),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR1
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_5_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(2),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR2
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_5_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(0),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR3
    );
  NlwBufferBlock_cpu_control_unit_AluOp_0_5_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Opcode(1),
      O => NlwBufferSignal_cpu_control_unit_AluOp_0_5_ADR4
    );
  NlwBlock_control_unit_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity leval2 is
  port (
    clk : in STD_LOGIC := 'X'; 
    rst : in STD_LOGIC := 'X'; 
    Sync : in STD_LOGIC := 'X'; 
    iowait : in STD_LOGIC := 'X'; 
    read : out STD_LOGIC; 
    write : out STD_LOGIC; 
    data_out : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    data_in : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    addr_bus : out STD_LOGIC_VECTOR ( 25 downto 0 ); 
    led : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end leval2;

architecture STRUCTURE of leval2 is
  component control
    port (
      IndirReg1 : in STD_LOGIC := 'X'; 
      IndirReg2 : in STD_LOGIC := 'X'; 
      MemWait : in STD_LOGIC := 'X'; 
      Hazard : in STD_LOGIC := 'X'; 
      Sync : in STD_LOGIC := 'X'; 
      BranchTaken : in STD_LOGIC := 'X'; 
      WriteReg : out STD_LOGIC; 
      IndirMux1 : out STD_LOGIC; 
      IndirMux2 : out STD_LOGIC; 
      Flush : out STD_LOGIC; 
      StoreInst : out STD_LOGIC; 
      Branch : out STD_LOGIC; 
      MemToReg : out STD_LOGIC; 
      Stall : out STD_LOGIC; 
      Opcode : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
      PCmux : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      AluOp : out STD_LOGIC_VECTOR ( 5 downto 0 ) 
    );
  end component;
  component rwmem_1
    port (
      clk : in STD_LOGIC := 'X'; 
      we : in STD_LOGIC := 'X'; 
      write_data : in STD_LOGIC_VECTOR ( 47 downto 0 ); 
      write_addr : in STD_LOGIC_VECTOR ( 12 downto 0 ); 
      read_addr : in STD_LOGIC_VECTOR ( 12 downto 0 ); 
      read_data : out STD_LOGIC_VECTOR ( 47 downto 0 ) 
    );
  end component;
  component rrwmem
    port (
      clk : in STD_LOGIC := 'X'; 
      we : in STD_LOGIC := 'X'; 
      dia : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      a : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      b : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      c : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      doa : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
      dob : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
    );
  end component;
  component alu
    port (
      funct : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
      in_a : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      in_b : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      status : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      output : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
    );
  end component;
  component rwmem_3
    port (
      clk : in STD_LOGIC := 'X'; 
      we : in STD_LOGIC := 'X'; 
      write_data : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      write_addr : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      read_addr : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      read_data : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
    );
  end component;
  component Forward
    port (
      Branch : in STD_LOGIC := 'X'; 
      AluIn2Src : in STD_LOGIC := 'X'; 
      EXMEMR1 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      EXMEMR2 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      IDEXR1 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      IDEXR2 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      M2WBR1 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      M2WBR2 : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      FwdMux2Sel : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      FwdMux1Sel : out STD_LOGIC_VECTOR ( 2 downto 0 ) 
    );
  end component;
  signal NlwRenamedSig_OI_GLOBAL_LOGIC0 : STD_LOGIC; 
  signal M1M2_Store_8468 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_25 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_24 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_23 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_22 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_21 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_20 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_19 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_18 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_17 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_16 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_15 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_14 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_13 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_12 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_11 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_10 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_9 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_8 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_7 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_6 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_5 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_4 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_3 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_2 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_1 : STD_LOGIC; 
  signal NlwRenamedSig_OI_M1M2_Address_0 : STD_LOGIC; 
  signal IndirReg1Sel_0 : STD_LOGIC; 
  signal Instruction_45_Q : STD_LOGIC; 
  signal Instruction_44_Q : STD_LOGIC; 
  signal Instruction_43_Q : STD_LOGIC; 
  signal Instruction_42_Q : STD_LOGIC; 
  signal Instruction_41_Q : STD_LOGIC; 
  signal Instruction_40_Q : STD_LOGIC; 
  signal WriteReg : STD_LOGIC; 
  signal Store : STD_LOGIC; 
  signal MemToReg : STD_LOGIC; 
  signal Instruction_39_Q : STD_LOGIC; 
  signal Instruction_38_Q : STD_LOGIC; 
  signal Instruction_37_Q : STD_LOGIC; 
  signal Instruction_36_Q : STD_LOGIC; 
  signal Instruction_35_Q : STD_LOGIC; 
  signal Instruction_34_Q : STD_LOGIC; 
  signal Instruction_33_Q : STD_LOGIC; 
  signal Instruction_32_Q : STD_LOGIC; 
  signal Instruction_31_Q : STD_LOGIC; 
  signal Instruction_30_Q : STD_LOGIC; 
  signal Instruction_29_Q : STD_LOGIC; 
  signal Instruction_27_Q : STD_LOGIC; 
  signal Instruction_26_Q : STD_LOGIC; 
  signal Instruction_25_Q : STD_LOGIC; 
  signal Instruction_24_Q : STD_LOGIC; 
  signal Instruction_23_Q : STD_LOGIC; 
  signal Instruction_22_Q : STD_LOGIC; 
  signal Instruction_21_Q : STD_LOGIC; 
  signal Instruction_20_Q : STD_LOGIC; 
  signal Instruction_19_Q : STD_LOGIC; 
  signal Instruction_18_Q : STD_LOGIC; 
  signal Instruction_17_Q : STD_LOGIC; 
  signal Instruction_16_Q : STD_LOGIC; 
  signal Instruction_15_Q : STD_LOGIC; 
  signal Instruction_14_Q : STD_LOGIC; 
  signal Instruction_13_Q : STD_LOGIC; 
  signal Instruction_12_Q : STD_LOGIC; 
  signal Instruction_11_Q : STD_LOGIC; 
  signal Instruction_10_Q : STD_LOGIC; 
  signal Instruction_9_Q : STD_LOGIC; 
  signal Instruction_8_Q : STD_LOGIC; 
  signal Instruction_7_Q : STD_LOGIC; 
  signal Instruction_6_Q : STD_LOGIC; 
  signal Instruction_5_Q : STD_LOGIC; 
  signal Instruction_4_Q : STD_LOGIC; 
  signal Instruction_3_Q : STD_LOGIC; 
  signal Instruction_2_Q : STD_LOGIC; 
  signal Instruction_1_Q : STD_LOGIC; 
  signal Instruction_0_Q : STD_LOGIC; 
  signal M2WB_WriteReg_8562 : STD_LOGIC; 
  signal WriteData_31_0 : STD_LOGIC; 
  signal WriteData_30_0 : STD_LOGIC; 
  signal WriteData_29_0 : STD_LOGIC; 
  signal WriteData_28_0 : STD_LOGIC; 
  signal WriteData_27_0 : STD_LOGIC; 
  signal WriteData_26_0 : STD_LOGIC; 
  signal WriteData_25_0 : STD_LOGIC; 
  signal WriteData_24_0 : STD_LOGIC; 
  signal WriteData_23_0 : STD_LOGIC; 
  signal WriteData_22_0 : STD_LOGIC; 
  signal WriteData_21_0 : STD_LOGIC; 
  signal WriteData_20_0 : STD_LOGIC; 
  signal WriteData_19_0 : STD_LOGIC; 
  signal WriteData_18_0 : STD_LOGIC; 
  signal WriteData_17_0 : STD_LOGIC; 
  signal WriteData_16_0 : STD_LOGIC; 
  signal WriteData_15_0 : STD_LOGIC; 
  signal WriteData_14_0 : STD_LOGIC; 
  signal WriteData_13_0 : STD_LOGIC; 
  signal WriteData_12_0 : STD_LOGIC; 
  signal WriteData_11_0 : STD_LOGIC; 
  signal WriteData_10_0 : STD_LOGIC; 
  signal WriteData_9_0 : STD_LOGIC; 
  signal WriteData_8_0 : STD_LOGIC; 
  signal WriteData_7_0 : STD_LOGIC; 
  signal WriteData_6_0 : STD_LOGIC; 
  signal WriteData_5_0 : STD_LOGIC; 
  signal WriteData_4_0 : STD_LOGIC; 
  signal WriteData_3_0 : STD_LOGIC; 
  signal WriteData_2_0 : STD_LOGIC; 
  signal WriteData_1_0 : STD_LOGIC; 
  signal WriteData_0_0 : STD_LOGIC; 
  signal M2WB_IR_38_8595 : STD_LOGIC; 
  signal M2WB_IR_37_8596 : STD_LOGIC; 
  signal M2WB_IR_36_8597 : STD_LOGIC; 
  signal M2WB_IR_35_8598 : STD_LOGIC; 
  signal M2WB_IR_34_8599 : STD_LOGIC; 
  signal M2WB_IR_33_8600 : STD_LOGIC; 
  signal M2WB_IR_32_8601 : STD_LOGIC; 
  signal M2WB_IR_31_8602 : STD_LOGIC; 
  signal M2WB_IR_30_8603 : STD_LOGIC; 
  signal M2WB_IR_29_8604 : STD_LOGIC; 
  signal IDEX_AluOp_5_8669 : STD_LOGIC; 
  signal IDEX_AluOp_4_8670 : STD_LOGIC; 
  signal IDEX_AluOp_3_8671 : STD_LOGIC; 
  signal IDEX_AluOp_2_8672 : STD_LOGIC; 
  signal IDEX_AluOp_1_8673 : STD_LOGIC; 
  signal IDEX_AluOp_0_8674 : STD_LOGIC; 
  signal AluIn1_23_0 : STD_LOGIC; 
  signal AluIn1_22_0 : STD_LOGIC; 
  signal AluIn1_21_0 : STD_LOGIC; 
  signal AluIn1_20_0 : STD_LOGIC; 
  signal AluIn1_19_0 : STD_LOGIC; 
  signal AluIn1_18_0 : STD_LOGIC; 
  signal AluIn1_17_0 : STD_LOGIC; 
  signal AluIn1_16_0 : STD_LOGIC; 
  signal AluIn1_15_0 : STD_LOGIC; 
  signal AluIn1_14_0 : STD_LOGIC; 
  signal AluIn1_13_0 : STD_LOGIC; 
  signal AluIn1_12_0 : STD_LOGIC; 
  signal AluIn1_11_0 : STD_LOGIC; 
  signal AluIn1_10_0 : STD_LOGIC; 
  signal AluIn1_9_0 : STD_LOGIC; 
  signal AluIn1_8_0 : STD_LOGIC; 
  signal AluIn1_7_0 : STD_LOGIC; 
  signal AluIn1_6_0 : STD_LOGIC; 
  signal AluIn1_5_0 : STD_LOGIC; 
  signal AluIn1_4_0 : STD_LOGIC; 
  signal AluIn1_3_0 : STD_LOGIC; 
  signal AluIn1_2_0 : STD_LOGIC; 
  signal AluIn1_1_0 : STD_LOGIC; 
  signal AluIn1_0_0 : STD_LOGIC; 
  signal AluIn2_25_0 : STD_LOGIC; 
  signal AluIn2_16_0 : STD_LOGIC; 
  signal AluIn2_15_0 : STD_LOGIC; 
  signal AluIn2_14_0 : STD_LOGIC; 
  signal AluIn2_13_0 : STD_LOGIC; 
  signal AluIn2_12_0 : STD_LOGIC; 
  signal AluIn2_11_0 : STD_LOGIC; 
  signal AluIn2_10_0 : STD_LOGIC; 
  signal AluIn2_9_0 : STD_LOGIC; 
  signal AluIn2_8_0 : STD_LOGIC; 
  signal AluIn2_7_0 : STD_LOGIC; 
  signal AluIn2_6_0 : STD_LOGIC; 
  signal AluIn2_5_0 : STD_LOGIC; 
  signal AluIn2_4_0 : STD_LOGIC; 
  signal AluIn2_3_0 : STD_LOGIC; 
  signal AluIn2_2_0 : STD_LOGIC; 
  signal AluIn2_1_0 : STD_LOGIC; 
  signal AluIn2_0_0 : STD_LOGIC; 
  signal EXMEM_AluRes_9_8771 : STD_LOGIC; 
  signal EXMEM_AluRes_8_8772 : STD_LOGIC; 
  signal EXMEM_AluRes_7_8773 : STD_LOGIC; 
  signal EXMEM_AluRes_6_8774 : STD_LOGIC; 
  signal EXMEM_AluRes_5_8775 : STD_LOGIC; 
  signal EXMEM_AluRes_4_8776 : STD_LOGIC; 
  signal EXMEM_AluRes_3_8777 : STD_LOGIC; 
  signal EXMEM_AluRes_2_8778 : STD_LOGIC; 
  signal EXMEM_AluRes_1_8779 : STD_LOGIC; 
  signal EXMEM_AluRes_0_8780 : STD_LOGIC; 
  signal EXMEM_IR_38_8813 : STD_LOGIC; 
  signal EXMEM_IR_37_8814 : STD_LOGIC; 
  signal EXMEM_IR_36_8815 : STD_LOGIC; 
  signal EXMEM_IR_35_8816 : STD_LOGIC; 
  signal EXMEM_IR_34_8817 : STD_LOGIC; 
  signal EXMEM_IR_33_8818 : STD_LOGIC; 
  signal EXMEM_IR_32_8819 : STD_LOGIC; 
  signal EXMEM_IR_31_8820 : STD_LOGIC; 
  signal EXMEM_IR_30_8821 : STD_LOGIC; 
  signal EXMEM_IR_29_8822 : STD_LOGIC; 
  signal IDEX_IR_38_8823 : STD_LOGIC; 
  signal IDEX_IR_37_8824 : STD_LOGIC; 
  signal IDEX_IR_36_8825 : STD_LOGIC; 
  signal IDEX_IR_35_8826 : STD_LOGIC; 
  signal IDEX_IR_34_8827 : STD_LOGIC; 
  signal IDEX_IR_33_8828 : STD_LOGIC; 
  signal IDEX_IR_32_8829 : STD_LOGIC; 
  signal IDEX_IR_31_8830 : STD_LOGIC; 
  signal IDEX_IR_30_8831 : STD_LOGIC; 
  signal IDEX_IR_29_8832 : STD_LOGIC; 
  signal IDEX_IR_27_8833 : STD_LOGIC; 
  signal IDEX_IR_26_8834 : STD_LOGIC; 
  signal IDEX_IR_25_8835 : STD_LOGIC; 
  signal IDEX_IR_24_8836 : STD_LOGIC; 
  signal IDEX_IR_23_8837 : STD_LOGIC; 
  signal IDEX_IR_22_8838 : STD_LOGIC; 
  signal IDEX_IR_21_8839 : STD_LOGIC; 
  signal IDEX_IR_20_8840 : STD_LOGIC; 
  signal IDEX_IR_19_8841 : STD_LOGIC; 
  signal IDEX_IR_18_8842 : STD_LOGIC; 
  signal M2WB_IR_27_8843 : STD_LOGIC; 
  signal M2WB_IR_26_8844 : STD_LOGIC; 
  signal M2WB_IR_25_8845 : STD_LOGIC; 
  signal M2WB_IR_24_8846 : STD_LOGIC; 
  signal M2WB_IR_23_8847 : STD_LOGIC; 
  signal M2WB_IR_22_8848 : STD_LOGIC; 
  signal M2WB_IR_21_8849 : STD_LOGIC; 
  signal M2WB_IR_20_8850 : STD_LOGIC; 
  signal M2WB_IR_19_8851 : STD_LOGIC; 
  signal M2WB_IR_18_8852 : STD_LOGIC; 
  signal EXMEM_AluRes_30_8859 : STD_LOGIC; 
  signal M2WB_AluRes_30_8860 : STD_LOGIC; 
  signal EXMEM_AluRes_31_8862 : STD_LOGIC; 
  signal M2WB_AluRes_31_8863 : STD_LOGIC; 
  signal EXMEM_AluRes_24_8865 : STD_LOGIC; 
  signal M2WB_AluRes_24_8866 : STD_LOGIC; 
  signal EXMEM_AluRes_25_8868 : STD_LOGIC; 
  signal M2WB_AluRes_25_8869 : STD_LOGIC; 
  signal EXMEM_AluRes_26_8871 : STD_LOGIC; 
  signal M2WB_AluRes_26_8872 : STD_LOGIC; 
  signal AluIn1_26_33_0 : STD_LOGIC; 
  signal EXMEM_AluRes_27_8874 : STD_LOGIC; 
  signal M2WB_AluRes_27_8875 : STD_LOGIC; 
  signal AluIn1_27_33_0 : STD_LOGIC; 
  signal EXMEM_AluRes_28_8877 : STD_LOGIC; 
  signal M2WB_AluRes_28_8878 : STD_LOGIC; 
  signal AluIn1_28_33_0 : STD_LOGIC; 
  signal EXMEM_AluRes_20_8880 : STD_LOGIC; 
  signal IDEX_Immediate_17_8881 : STD_LOGIC; 
  signal M2WB_AluRes_20_8882 : STD_LOGIC; 
  signal AluIn2_20_32_0 : STD_LOGIC; 
  signal EXMEM_AluRes_29_8884 : STD_LOGIC; 
  signal M2WB_AluRes_29_8885 : STD_LOGIC; 
  signal AluIn1_29_33_0 : STD_LOGIC; 
  signal EXMEM_AluRes_21_8887 : STD_LOGIC; 
  signal M2WB_AluRes_21_8888 : STD_LOGIC; 
  signal AluIn2_21_32_0 : STD_LOGIC; 
  signal EXMEM_AluRes_22_8890 : STD_LOGIC; 
  signal M2WB_AluRes_22_8891 : STD_LOGIC; 
  signal AluIn2_22_32_0 : STD_LOGIC; 
  signal AluIn2_30_20_0 : STD_LOGIC; 
  signal EXMEM_AluRes_23_8894 : STD_LOGIC; 
  signal M2WB_AluRes_23_8895 : STD_LOGIC; 
  signal AluIn2_23_32_0 : STD_LOGIC; 
  signal AluIn2_31_20_0 : STD_LOGIC; 
  signal AluIn2_24_32_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_25_8899 : STD_LOGIC; 
  signal AluIn2_25_55 : STD_LOGIC; 
  signal EXMEM_AluRes_17_8901 : STD_LOGIC; 
  signal M2WB_AluRes_17_8902 : STD_LOGIC; 
  signal AluIn2_17_32_0 : STD_LOGIC; 
  signal EXMEM_AluRes_18_8904 : STD_LOGIC; 
  signal M2WB_AluRes_18_8905 : STD_LOGIC; 
  signal AluIn2_18_32_0 : STD_LOGIC; 
  signal AluIn2_26_20_0 : STD_LOGIC; 
  signal EXMEM_AluRes_19_8908 : STD_LOGIC; 
  signal M2WB_AluRes_19_8909 : STD_LOGIC; 
  signal AluIn2_19_32_0 : STD_LOGIC; 
  signal AluIn2_27_20_0 : STD_LOGIC; 
  signal AluIn2_28_20_0 : STD_LOGIC; 
  signal AluIn2_29_20_0 : STD_LOGIC; 
  signal AluIn2_0_65_O_0 : STD_LOGIC; 
  signal AluIn2_0_12_0 : STD_LOGIC; 
  signal AluIn2_0_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_0_8917 : STD_LOGIC; 
  signal AluIn2_1_65_O_0 : STD_LOGIC; 
  signal AluIn2_1_12_0 : STD_LOGIC; 
  signal AluIn2_1_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_1_8921 : STD_LOGIC; 
  signal AluIn2_2_65_O_0 : STD_LOGIC; 
  signal AluIn2_2_12_0 : STD_LOGIC; 
  signal AluIn2_2_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_2_8925 : STD_LOGIC; 
  signal AluIn2_3_65_O_0 : STD_LOGIC; 
  signal AluIn2_3_12_0 : STD_LOGIC; 
  signal AluIn2_3_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_3_8929 : STD_LOGIC; 
  signal AluIn2_4_65_O_0 : STD_LOGIC; 
  signal AluIn2_4_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_4_8933 : STD_LOGIC; 
  signal AluIn2_5_65_O_0 : STD_LOGIC; 
  signal AluIn2_5_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_5_8937 : STD_LOGIC; 
  signal AluIn2_6_65_O_0 : STD_LOGIC; 
  signal AluIn2_6_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_6_8941 : STD_LOGIC; 
  signal AluIn2_7_65_O_0 : STD_LOGIC; 
  signal AluIn2_7_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_7_8945 : STD_LOGIC; 
  signal AluIn2_8_65_O_0 : STD_LOGIC; 
  signal AluIn2_8_12_0 : STD_LOGIC; 
  signal AluIn2_8_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_8_8949 : STD_LOGIC; 
  signal AluIn2_9_65_O_0 : STD_LOGIC; 
  signal AluIn2_9_12_0 : STD_LOGIC; 
  signal AluIn2_9_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_9_8953 : STD_LOGIC; 
  signal AluIn2_10_65_O_0 : STD_LOGIC; 
  signal AluIn2_10_12_0 : STD_LOGIC; 
  signal AluIn2_10_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_10_8957 : STD_LOGIC; 
  signal AluIn2_11_65_O_0 : STD_LOGIC; 
  signal AluIn2_11_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_11_8961 : STD_LOGIC; 
  signal AluIn2_12_65_O_0 : STD_LOGIC; 
  signal AluIn2_12_12_0 : STD_LOGIC; 
  signal AluIn2_12_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_12_8965 : STD_LOGIC; 
  signal AluIn2_13_65_O_0 : STD_LOGIC; 
  signal AluIn2_13_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_13_8969 : STD_LOGIC; 
  signal AluIn2_14_65_O_0 : STD_LOGIC; 
  signal AluIn2_14_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_14_8973 : STD_LOGIC; 
  signal AluIn2_15_65_O_0 : STD_LOGIC; 
  signal AluIn2_15_12_0 : STD_LOGIC; 
  signal AluIn2_15_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_15_8977 : STD_LOGIC; 
  signal AluIn2_16_65_O_0 : STD_LOGIC; 
  signal AluIn2_16_27_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_16_8981 : STD_LOGIC; 
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal EXMEM_WriteReg_8983 : STD_LOGIC; 
  signal EXMEM_IR_21_8984 : STD_LOGIC; 
  signal EXMEM_IR_20_8985 : STD_LOGIC; 
  signal EXMEM_IR_23_8986 : STD_LOGIC; 
  signal EXMEM_IR_22_8987 : STD_LOGIC; 
  signal EXMEM_IR_25_8988 : STD_LOGIC; 
  signal EXMEM_IR_24_8989 : STD_LOGIC; 
  signal EXMEM_IR_27_8990 : STD_LOGIC; 
  signal EXMEM_IR_26_8991 : STD_LOGIC; 
  signal EXMEM_IR_19_8992 : STD_LOGIC; 
  signal EXMEM_IR_18_8993 : STD_LOGIC; 
  signal EXMEM_AluRes_11_8995 : STD_LOGIC; 
  signal EXMEM_AluRes_10_8996 : STD_LOGIC; 
  signal IFID_PC_11_8997 : STD_LOGIC; 
  signal IFID_PC_10_8998 : STD_LOGIC; 
  signal IDEX_Immediate_12_8999 : STD_LOGIC; 
  signal EXMEM_AluRes_12_9000 : STD_LOGIC; 
  signal IFID_PC_12_9002 : STD_LOGIC; 
  signal IFID_PC_1_9003 : STD_LOGIC; 
  signal IFID_PC_0_9004 : STD_LOGIC; 
  signal IFID_PC_3_9005 : STD_LOGIC; 
  signal IFID_PC_2_9006 : STD_LOGIC; 
  signal IFID_PC_5_9007 : STD_LOGIC; 
  signal IFID_PC_4_9008 : STD_LOGIC; 
  signal IFID_PC_7_9009 : STD_LOGIC; 
  signal IFID_PC_6_9010 : STD_LOGIC; 
  signal IFID_PC_9_9011 : STD_LOGIC; 
  signal IFID_PC_8_9012 : STD_LOGIC; 
  signal EXMEM_MemToReg_9013 : STD_LOGIC; 
  signal M2WB_MemToReg_9014 : STD_LOGIC; 
  signal IDEX_Immediate_13_9015 : STD_LOGIC; 
  signal IDEX_Immediate_15_9016 : STD_LOGIC; 
  signal IDEX_Immediate_14_9017 : STD_LOGIC; 
  signal IDEX_Immediate_16_9018 : STD_LOGIC; 
  signal M2WB_AluRes_1_9019 : STD_LOGIC; 
  signal M2WB_AluRes_0_9020 : STD_LOGIC; 
  signal M2WB_AluRes_3_9021 : STD_LOGIC; 
  signal M2WB_AluRes_2_9022 : STD_LOGIC; 
  signal M2WB_AluRes_5_9023 : STD_LOGIC; 
  signal M2WB_AluRes_4_9024 : STD_LOGIC; 
  signal M2WB_AluRes_7_9025 : STD_LOGIC; 
  signal M2WB_AluRes_6_9026 : STD_LOGIC; 
  signal M2WB_AluRes_9_9027 : STD_LOGIC; 
  signal M2WB_AluRes_8_9028 : STD_LOGIC; 
  signal IDEX_PC_11_9029 : STD_LOGIC; 
  signal IDEX_PC_10_9030 : STD_LOGIC; 
  signal IDEX_PC_12_9031 : STD_LOGIC; 
  signal M2WB_AluRes_11_9032 : STD_LOGIC; 
  signal M2WB_AluRes_10_9033 : STD_LOGIC; 
  signal M2WB_AluRes_13_9034 : STD_LOGIC; 
  signal M2WB_AluRes_12_9035 : STD_LOGIC; 
  signal IDEX_MemToReg_9036 : STD_LOGIC; 
  signal M2WB_AluRes_15_9037 : STD_LOGIC; 
  signal M2WB_AluRes_14_9038 : STD_LOGIC; 
  signal M2WB_AluRes_16_9039 : STD_LOGIC; 
  signal IDEX_WriteReg_9040 : STD_LOGIC; 
  signal AluIn1_0_40_0 : STD_LOGIC; 
  signal AluIn1_0_11_0 : STD_LOGIC; 
  signal EXMEM_AluRes_13_9044 : STD_LOGIC; 
  signal EXMEM_AluRes_14_9045 : STD_LOGIC; 
  signal EXMEM_AluRes_15_9046 : STD_LOGIC; 
  signal IDEX_PC_0_9047 : STD_LOGIC; 
  signal EXMEM_AluRes_16_9048 : STD_LOGIC; 
  signal AluIn1_1_40_0 : STD_LOGIC; 
  signal AluIn1_1_11_0 : STD_LOGIC; 
  signal IDEX_PC_1_9053 : STD_LOGIC; 
  signal AluIn1_2_40_0 : STD_LOGIC; 
  signal AluIn1_2_25_0 : STD_LOGIC; 
  signal AluIn1_2_11_0 : STD_LOGIC; 
  signal AluIn1_11_40_0 : STD_LOGIC; 
  signal IDEX_PC_2_9059 : STD_LOGIC; 
  signal AluIn1_11_25_0 : STD_LOGIC; 
  signal AluIn1_3_40_0 : STD_LOGIC; 
  signal AluIn1_3_25_0 : STD_LOGIC; 
  signal AluIn1_3_11_0 : STD_LOGIC; 
  signal AluIn1_12_40_0 : STD_LOGIC; 
  signal IDEX_PC_3_9065 : STD_LOGIC; 
  signal AluIn1_12_25_0 : STD_LOGIC; 
  signal AluIn1_4_40_0 : STD_LOGIC; 
  signal AluIn1_4_25_0 : STD_LOGIC; 
  signal AluIn1_4_11_0 : STD_LOGIC; 
  signal IDEX_Immediate_0_9070 : STD_LOGIC; 
  signal IDEX_PC_4_9071 : STD_LOGIC; 
  signal AluIn1_5_40_0 : STD_LOGIC; 
  signal AluIn1_5_25_0 : STD_LOGIC; 
  signal AluIn1_5_11_0 : STD_LOGIC; 
  signal IDEX_Immediate_1_9075 : STD_LOGIC; 
  signal IDEX_PC_5_9076 : STD_LOGIC; 
  signal IDEX_Immediate_10_9077 : STD_LOGIC; 
  signal AluIn1_6_40_0 : STD_LOGIC; 
  signal AluIn1_6_25_0 : STD_LOGIC; 
  signal AluIn1_6_11_0 : STD_LOGIC; 
  signal IDEX_Immediate_2_9081 : STD_LOGIC; 
  signal IDEX_PC_6_9082 : STD_LOGIC; 
  signal IDEX_Immediate_11_9083 : STD_LOGIC; 
  signal AluIn1_7_40_0 : STD_LOGIC; 
  signal AluIn1_7_25_0 : STD_LOGIC; 
  signal AluIn1_7_11_0 : STD_LOGIC; 
  signal IDEX_Immediate_3_9087 : STD_LOGIC; 
  signal IDEX_PC_7_9088 : STD_LOGIC; 
  signal AluIn1_8_40_0 : STD_LOGIC; 
  signal AluIn1_8_25_0 : STD_LOGIC; 
  signal AluIn1_8_11_0 : STD_LOGIC; 
  signal IDEX_Immediate_4_9092 : STD_LOGIC; 
  signal IDEX_PC_8_9093 : STD_LOGIC; 
  signal AluIn1_9_40_0 : STD_LOGIC; 
  signal AluIn1_9_25_0 : STD_LOGIC; 
  signal AluIn1_9_11_0 : STD_LOGIC; 
  signal M1M2_Data_1_9097 : STD_LOGIC; 
  signal M1M2_Data_0_9098 : STD_LOGIC; 
  signal IDEX_Immediate_5_9099 : STD_LOGIC; 
  signal M1M2_Data_3_9100 : STD_LOGIC; 
  signal M1M2_Data_2_9101 : STD_LOGIC; 
  signal M1M2_Data_5_9102 : STD_LOGIC; 
  signal M1M2_Data_4_9103 : STD_LOGIC; 
  signal IDEX_PC_9_9104 : STD_LOGIC; 
  signal M1M2_Data_7_9105 : STD_LOGIC; 
  signal M1M2_Data_6_9106 : STD_LOGIC; 
  signal M1M2_Data_9_9107 : STD_LOGIC; 
  signal M1M2_Data_8_9108 : STD_LOGIC; 
  signal IDEX_Immediate_6_9109 : STD_LOGIC; 
  signal IDEX_Immediate_7_9110 : STD_LOGIC; 
  signal IDEX_Immediate_8_9111 : STD_LOGIC; 
  signal M2WB_MemWriteData_27_9112 : STD_LOGIC; 
  signal IDEX_Immediate_9_9113 : STD_LOGIC; 
  signal M2WB_MemWriteData_17_9114 : STD_LOGIC; 
  signal IDEX_IndirReg1bit_9115 : STD_LOGIC; 
  signal M2WB_MemWriteData_18_9116 : STD_LOGIC; 
  signal M2WB_MemWriteData_19_9117 : STD_LOGIC; 
  signal AluIn1_10_11_0 : STD_LOGIC; 
  signal AluIn1_11_11_0 : STD_LOGIC; 
  signal AluIn1_12_11_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_20_9121 : STD_LOGIC; 
  signal AluIn1_13_18_0 : STD_LOGIC; 
  signal AluIn1_20_33_0 : STD_LOGIC; 
  signal AluIn1_14_18_0 : STD_LOGIC; 
  signal AluIn1_20_18_0 : STD_LOGIC; 
  signal AluIn1_15_18_0 : STD_LOGIC; 
  signal AluIn1_13_33_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_21_9128 : STD_LOGIC; 
  signal AluIn1_21_33_0 : STD_LOGIC; 
  signal AluIn1_17_18_0 : STD_LOGIC; 
  signal AluIn1_21_18_0 : STD_LOGIC; 
  signal AluIn1_18_18_0 : STD_LOGIC; 
  signal AluIn1_14_33_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_22_9135 : STD_LOGIC; 
  signal AluIn1_19_18_0 : STD_LOGIC; 
  signal AluIn1_22_33_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_30_9138 : STD_LOGIC; 
  signal AluIn1_22_18_0 : STD_LOGIC; 
  signal AluIn1_23_18_0 : STD_LOGIC; 
  signal AluIn1_15_33_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_23_9142 : STD_LOGIC; 
  signal AluIn1_16_33_0 : STD_LOGIC; 
  signal AluIn1_23_33_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_31_9145 : STD_LOGIC; 
  signal AluIn1_17_33_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_24_9147 : STD_LOGIC; 
  signal AluIn1_18_33_0 : STD_LOGIC; 
  signal AluIn1_19_33_0 : STD_LOGIC; 
  signal M2WB_MemWriteData_26_9150 : STD_LOGIC; 
  signal M2WB_MemWriteData_29_9151 : STD_LOGIC; 
  signal M2WB_MemWriteData_28_9152 : STD_LOGIC; 
  signal EXMEM_Store_9153 : STD_LOGIC; 
  signal IDEX_Store_9154 : STD_LOGIC; 
  signal M1M2_Data_11_9155 : STD_LOGIC; 
  signal M1M2_Data_10_9156 : STD_LOGIC; 
  signal M1M2_Data_21_9157 : STD_LOGIC; 
  signal M1M2_Data_20_9158 : STD_LOGIC; 
  signal M1M2_Data_13_9159 : STD_LOGIC; 
  signal M1M2_Data_12_9160 : STD_LOGIC; 
  signal M1M2_Data_31_9161 : STD_LOGIC; 
  signal M1M2_Data_30_9162 : STD_LOGIC; 
  signal M1M2_Data_23_9163 : STD_LOGIC; 
  signal M1M2_Data_22_9164 : STD_LOGIC; 
  signal M1M2_Data_15_9165 : STD_LOGIC; 
  signal M1M2_Data_14_9166 : STD_LOGIC; 
  signal M1M2_Data_25_9167 : STD_LOGIC; 
  signal M1M2_Data_24_9168 : STD_LOGIC; 
  signal M1M2_Data_17_9169 : STD_LOGIC; 
  signal M1M2_Data_16_9170 : STD_LOGIC; 
  signal M1M2_Data_27_9171 : STD_LOGIC; 
  signal M1M2_Data_26_9172 : STD_LOGIC; 
  signal M1M2_Data_19_9173 : STD_LOGIC; 
  signal M1M2_Data_18_9174 : STD_LOGIC; 
  signal M1M2_Data_29_9175 : STD_LOGIC; 
  signal M1M2_Data_28_9176 : STD_LOGIC; 
  signal N16_0 : STD_LOGIC; 
  signal AluIn1_20_111_0 : STD_LOGIC; 
  signal AluIn1_13_111_0 : STD_LOGIC; 
  signal AluIn1_21_111_0 : STD_LOGIC; 
  signal AluIn1_14_111_0 : STD_LOGIC; 
  signal AluIn1_22_111_0 : STD_LOGIC; 
  signal AluIn1_15_111_0 : STD_LOGIC; 
  signal AluIn1_23_111_0 : STD_LOGIC; 
  signal AluIn1_16_111_0 : STD_LOGIC; 
  signal AluIn1_17_111_0 : STD_LOGIC; 
  signal AluIn1_18_111_0 : STD_LOGIC; 
  signal AluIn1_19_111_0 : STD_LOGIC; 
  signal cpu_AluIn1_30_F5MUX_21947 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal cpu_AluIn1_30_BXINV_21939 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal cpu_AluIn1_31_F5MUX_21972 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal cpu_AluIn1_31_BXINV_21964 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal cpu_AluIn1_24_F5MUX_21997 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal cpu_AluIn1_24_BXINV_21989 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal cpu_AluIn1_25_F5MUX_22022 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal cpu_AluIn1_25_BXINV_22014 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal cpu_AluIn1_26_F5MUX_22047 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal cpu_AluIn1_26_BXINV_22039 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal cpu_AluIn1_27_F5MUX_22072 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal cpu_AluIn1_27_BXINV_22064 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal cpu_AluIn1_28_F5MUX_22097 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal cpu_AluIn1_28_BXINV_22089 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal cpu_AluIn2_20_F5MUX_22122 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal cpu_AluIn2_20_BXINV_22115 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal cpu_AluIn1_29_F5MUX_22147 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal cpu_AluIn1_29_BXINV_22139 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal cpu_AluIn2_21_F5MUX_22172 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal cpu_AluIn2_21_BXINV_22165 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal cpu_AluIn2_22_F5MUX_22197 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal cpu_AluIn2_22_BXINV_22190 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal cpu_AluIn2_30_F5MUX_22222 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal cpu_AluIn2_30_BXINV_22215 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal cpu_AluIn2_23_F5MUX_22247 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal cpu_AluIn2_23_BXINV_22240 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal cpu_AluIn2_31_F5MUX_22272 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal cpu_AluIn2_31_BXINV_22265 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal cpu_AluIn2_24_F5MUX_22297 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal cpu_AluIn2_24_BXINV_22290 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal cpu_AluIn2_25_55_F5MUX_22322 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal cpu_AluIn2_25_55_BXINV_22314 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal cpu_AluIn2_17_F5MUX_22347 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal cpu_AluIn2_17_BXINV_22340 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal cpu_AluIn2_18_F5MUX_22372 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal cpu_AluIn2_18_BXINV_22365 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal cpu_AluIn2_26_F5MUX_22397 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal cpu_AluIn2_26_BXINV_22390 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal cpu_AluIn2_19_F5MUX_22422 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal cpu_AluIn2_19_BXINV_22415 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal cpu_AluIn2_27_F5MUX_22447 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal cpu_AluIn2_27_BXINV_22440 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal cpu_AluIn2_28_F5MUX_22472 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal cpu_AluIn2_28_BXINV_22465 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal cpu_AluIn2_29_F5MUX_22497 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal cpu_AluIn2_29_BXINV_22490 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal AluIn2_0_65_O : STD_LOGIC; 
  signal AluIn2_1_65_O : STD_LOGIC; 
  signal AluIn2_2_65_O : STD_LOGIC; 
  signal AluIn2_3_65_O : STD_LOGIC; 
  signal AluIn2_4_65_O : STD_LOGIC; 
  signal AluIn2_5_65_O : STD_LOGIC; 
  signal AluIn2_6_65_O : STD_LOGIC; 
  signal AluIn2_7_65_O : STD_LOGIC; 
  signal AluIn2_8_65_O : STD_LOGIC; 
  signal AluIn2_9_65_O : STD_LOGIC; 
  signal AluIn2_10_65_O : STD_LOGIC; 
  signal AluIn2_11_65_O : STD_LOGIC; 
  signal AluIn2_12_65_O : STD_LOGIC; 
  signal AluIn2_13_65_O : STD_LOGIC; 
  signal AluIn2_14_65_O : STD_LOGIC; 
  signal AluIn2_15_65_O : STD_LOGIC; 
  signal AluIn2_16_65_O : STD_LOGIC; 
  signal cpu_M2WB_AluRes_31_DXMUX_22956 : STD_LOGIC; 
  signal Mshreg_M2WB_AluRes_31_22953 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_31_DIF_MUX_22945 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_31_DYMUX_22940 : STD_LOGIC; 
  signal Mshreg_M2WB_AluRes_30_22937 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_31_DIG_MUX_22929 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_31_CLKINV_22927 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_31_SRINV_22921 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_27_DXMUX_23009 : STD_LOGIC; 
  signal Mshreg_M2WB_AluRes_27_23006 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_27_DIF_MUX_22998 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_27_DYMUX_22993 : STD_LOGIC; 
  signal Mshreg_M2WB_AluRes_26_22990 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_27_DIG_MUX_22982 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_27_CLKINV_22980 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_27_SRINV_22974 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_29_DXMUX_23062 : STD_LOGIC; 
  signal Mshreg_M2WB_AluRes_29_23059 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_29_DIF_MUX_23051 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_29_DYMUX_23046 : STD_LOGIC; 
  signal Mshreg_M2WB_AluRes_28_23043 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_29_DIG_MUX_23035 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_29_CLKINV_23033 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_29_SRINV_23027 : STD_LOGIC; 
  signal cpu_M2WB_WriteReg_DYMUX_23091 : STD_LOGIC; 
  signal Mshreg_M2WB_WriteReg_23088 : STD_LOGIC; 
  signal cpu_M2WB_WriteReg_DIG_MUX_23080 : STD_LOGIC; 
  signal cpu_M2WB_WriteReg_CLKINV_23078 : STD_LOGIC; 
  signal cpu_M2WB_WriteReg_WSG : STD_LOGIC; 
  signal cpu_M2WB_IR_21_DXMUX_23144 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_21_23141 : STD_LOGIC; 
  signal cpu_M2WB_IR_21_DIF_MUX_23133 : STD_LOGIC; 
  signal cpu_M2WB_IR_21_DYMUX_23128 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_20_23125 : STD_LOGIC; 
  signal cpu_M2WB_IR_21_DIG_MUX_23117 : STD_LOGIC; 
  signal cpu_M2WB_IR_21_CLKINV_23115 : STD_LOGIC; 
  signal cpu_M2WB_IR_21_SRINV_23109 : STD_LOGIC; 
  signal cpu_M2WB_IR_23_DXMUX_23197 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_23_23194 : STD_LOGIC; 
  signal cpu_M2WB_IR_23_DIF_MUX_23186 : STD_LOGIC; 
  signal cpu_M2WB_IR_23_DYMUX_23181 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_22_23178 : STD_LOGIC; 
  signal cpu_M2WB_IR_23_DIG_MUX_23170 : STD_LOGIC; 
  signal cpu_M2WB_IR_23_CLKINV_23168 : STD_LOGIC; 
  signal cpu_M2WB_IR_23_SRINV_23162 : STD_LOGIC; 
  signal cpu_M2WB_IR_32_DXMUX_23250 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_32_23247 : STD_LOGIC; 
  signal cpu_M2WB_IR_32_DIF_MUX_23239 : STD_LOGIC; 
  signal cpu_M2WB_IR_32_DYMUX_23234 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_31_23231 : STD_LOGIC; 
  signal cpu_M2WB_IR_32_DIG_MUX_23223 : STD_LOGIC; 
  signal cpu_M2WB_IR_32_CLKINV_23221 : STD_LOGIC; 
  signal cpu_M2WB_IR_32_SRINV_23215 : STD_LOGIC; 
  signal cpu_M2WB_IR_25_DXMUX_23303 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_25_23300 : STD_LOGIC; 
  signal cpu_M2WB_IR_25_DIF_MUX_23292 : STD_LOGIC; 
  signal cpu_M2WB_IR_25_DYMUX_23287 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_24_23284 : STD_LOGIC; 
  signal cpu_M2WB_IR_25_DIG_MUX_23276 : STD_LOGIC; 
  signal cpu_M2WB_IR_25_CLKINV_23274 : STD_LOGIC; 
  signal cpu_M2WB_IR_25_SRINV_23268 : STD_LOGIC; 
  signal cpu_M2WB_IR_34_DXMUX_23356 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_34_23353 : STD_LOGIC; 
  signal cpu_M2WB_IR_34_DIF_MUX_23345 : STD_LOGIC; 
  signal cpu_M2WB_IR_34_DYMUX_23340 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_33_23337 : STD_LOGIC; 
  signal cpu_M2WB_IR_34_DIG_MUX_23329 : STD_LOGIC; 
  signal cpu_M2WB_IR_34_CLKINV_23327 : STD_LOGIC; 
  signal cpu_M2WB_IR_34_SRINV_23321 : STD_LOGIC; 
  signal cpu_M2WB_IR_27_DXMUX_23409 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_27_23406 : STD_LOGIC; 
  signal cpu_M2WB_IR_27_DIF_MUX_23398 : STD_LOGIC; 
  signal cpu_M2WB_IR_27_DYMUX_23393 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_26_23390 : STD_LOGIC; 
  signal cpu_M2WB_IR_27_DIG_MUX_23382 : STD_LOGIC; 
  signal cpu_M2WB_IR_27_CLKINV_23380 : STD_LOGIC; 
  signal cpu_M2WB_IR_27_SRINV_23374 : STD_LOGIC; 
  signal cpu_M2WB_IR_19_DXMUX_23462 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_19_23459 : STD_LOGIC; 
  signal cpu_M2WB_IR_19_DIF_MUX_23451 : STD_LOGIC; 
  signal cpu_M2WB_IR_19_DYMUX_23446 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_18_23443 : STD_LOGIC; 
  signal cpu_M2WB_IR_19_DIG_MUX_23435 : STD_LOGIC; 
  signal cpu_M2WB_IR_19_CLKINV_23433 : STD_LOGIC; 
  signal cpu_M2WB_IR_19_SRINV_23427 : STD_LOGIC; 
  signal cpu_M2WB_IR_36_DXMUX_23515 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_36_23512 : STD_LOGIC; 
  signal cpu_M2WB_IR_36_DIF_MUX_23504 : STD_LOGIC; 
  signal cpu_M2WB_IR_36_DYMUX_23499 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_35_23496 : STD_LOGIC; 
  signal cpu_M2WB_IR_36_DIG_MUX_23488 : STD_LOGIC; 
  signal cpu_M2WB_IR_36_CLKINV_23486 : STD_LOGIC; 
  signal cpu_M2WB_IR_36_SRINV_23480 : STD_LOGIC; 
  signal cpu_M2WB_IR_38_DXMUX_23568 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_38_23565 : STD_LOGIC; 
  signal cpu_M2WB_IR_38_DIF_MUX_23557 : STD_LOGIC; 
  signal cpu_M2WB_IR_38_DYMUX_23552 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_37_23549 : STD_LOGIC; 
  signal cpu_M2WB_IR_38_DIG_MUX_23541 : STD_LOGIC; 
  signal cpu_M2WB_IR_38_CLKINV_23539 : STD_LOGIC; 
  signal cpu_M2WB_IR_38_SRINV_23533 : STD_LOGIC; 
  signal cpu_M2WB_IR_30_DXMUX_23621 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_30_23618 : STD_LOGIC; 
  signal cpu_M2WB_IR_30_DIF_MUX_23610 : STD_LOGIC; 
  signal cpu_M2WB_IR_30_DYMUX_23605 : STD_LOGIC; 
  signal Mshreg_M2WB_IR_29_23602 : STD_LOGIC; 
  signal cpu_M2WB_IR_30_DIG_MUX_23594 : STD_LOGIC; 
  signal cpu_M2WB_IR_30_CLKINV_23592 : STD_LOGIC; 
  signal cpu_M2WB_IR_30_SRINV_23586 : STD_LOGIC; 
  signal cpu_IFID_PC_11_DXMUX_23658 : STD_LOGIC; 
  signal cpu_IFID_PC_11_DYMUX_23645 : STD_LOGIC; 
  signal cpu_IFID_PC_11_CLKINV_23636 : STD_LOGIC; 
  signal cpu_IFID_PC_11_CEINVNOT : STD_LOGIC; 
  signal AluIn2_12_12_23693 : STD_LOGIC; 
  signal cpu_IFID_PC_12_DYMUX_23684 : STD_LOGIC; 
  signal cpu_IFID_PC_12_CLKINV_23675 : STD_LOGIC; 
  signal cpu_IFID_PC_12_CEINVNOT : STD_LOGIC; 
  signal cpu_IFID_PC_1_DXMUX_23729 : STD_LOGIC; 
  signal cpu_IFID_PC_1_DYMUX_23716 : STD_LOGIC; 
  signal cpu_IFID_PC_1_CLKINV_23707 : STD_LOGIC; 
  signal cpu_IFID_PC_1_CEINVNOT : STD_LOGIC; 
  signal cpu_IFID_PC_3_DXMUX_23767 : STD_LOGIC; 
  signal cpu_IFID_PC_3_DYMUX_23754 : STD_LOGIC; 
  signal cpu_IFID_PC_3_CLKINV_23745 : STD_LOGIC; 
  signal cpu_IFID_PC_3_CEINVNOT : STD_LOGIC; 
  signal cpu_IFID_PC_5_DXMUX_23805 : STD_LOGIC; 
  signal cpu_IFID_PC_5_DYMUX_23792 : STD_LOGIC; 
  signal cpu_IFID_PC_5_CLKINV_23783 : STD_LOGIC; 
  signal cpu_IFID_PC_5_CEINVNOT : STD_LOGIC; 
  signal cpu_IFID_PC_7_DXMUX_23843 : STD_LOGIC; 
  signal cpu_IFID_PC_7_DYMUX_23830 : STD_LOGIC; 
  signal cpu_IFID_PC_7_CLKINV_23821 : STD_LOGIC; 
  signal cpu_IFID_PC_7_CEINVNOT : STD_LOGIC; 
  signal cpu_IFID_PC_9_DXMUX_23881 : STD_LOGIC; 
  signal cpu_IFID_PC_9_DYMUX_23868 : STD_LOGIC; 
  signal cpu_IFID_PC_9_CLKINV_23859 : STD_LOGIC; 
  signal cpu_IFID_PC_9_CEINVNOT : STD_LOGIC; 
  signal cpu_M2WB_MemToReg_DYMUX_23911 : STD_LOGIC; 
  signal Mshreg_M2WB_MemToReg_23908 : STD_LOGIC; 
  signal cpu_M2WB_MemToReg_DIG_MUX_23900 : STD_LOGIC; 
  signal cpu_M2WB_MemToReg_CLKINV_23898 : STD_LOGIC; 
  signal cpu_M2WB_MemToReg_WSG : STD_LOGIC; 
  signal cpu_IDEX_Immediate_13_DXMUX_23927 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_13_DYMUX_23922 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_13_CLKINV_23920 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_15_DXMUX_23943 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_15_DYMUX_23938 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_15_CLKINV_23936 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_17_DXMUX_23959 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_17_DYMUX_23954 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_17_CLKINV_23952 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_1_DXMUX_23975 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_1_DYMUX_23970 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_1_CLKINV_23968 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_3_DXMUX_23991 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_3_DYMUX_23986 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_3_CLKINV_23984 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_5_DXMUX_24007 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_5_DYMUX_24002 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_5_CLKINV_24000 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_7_DXMUX_24023 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_7_DYMUX_24018 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_7_CLKINV_24016 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_9_DXMUX_24039 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_9_DYMUX_24034 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_9_CLKINV_24032 : STD_LOGIC; 
  signal cpu_IDEX_PC_11_DXMUX_24055 : STD_LOGIC; 
  signal cpu_IDEX_PC_11_DYMUX_24050 : STD_LOGIC; 
  signal cpu_IDEX_PC_11_CLKINV_24048 : STD_LOGIC; 
  signal cpu_IDEX_PC_12_DYMUX_24064 : STD_LOGIC; 
  signal cpu_IDEX_PC_12_CLKINV_24062 : STD_LOGIC; 
  signal cpu_IDEX_IR_21_DXMUX_24080 : STD_LOGIC; 
  signal cpu_IDEX_IR_21_DYMUX_24075 : STD_LOGIC; 
  signal cpu_IDEX_IR_21_CLKINV_24073 : STD_LOGIC; 
  signal cpu_IDEX_IR_23_DXMUX_24096 : STD_LOGIC; 
  signal cpu_IDEX_IR_23_DYMUX_24091 : STD_LOGIC; 
  signal cpu_IDEX_IR_23_CLKINV_24089 : STD_LOGIC; 
  signal cpu_IDEX_IR_32_DXMUX_24112 : STD_LOGIC; 
  signal cpu_IDEX_IR_32_DYMUX_24107 : STD_LOGIC; 
  signal cpu_IDEX_IR_32_CLKINV_24105 : STD_LOGIC; 
  signal cpu_IDEX_IR_25_DXMUX_24128 : STD_LOGIC; 
  signal cpu_IDEX_IR_25_DYMUX_24123 : STD_LOGIC; 
  signal cpu_IDEX_IR_25_CLKINV_24121 : STD_LOGIC; 
  signal cpu_IDEX_IR_34_DXMUX_24144 : STD_LOGIC; 
  signal cpu_IDEX_IR_34_DYMUX_24139 : STD_LOGIC; 
  signal cpu_IDEX_IR_34_CLKINV_24137 : STD_LOGIC; 
  signal cpu_IDEX_IR_27_DXMUX_24160 : STD_LOGIC; 
  signal cpu_IDEX_IR_27_DYMUX_24155 : STD_LOGIC; 
  signal cpu_IDEX_IR_27_CLKINV_24153 : STD_LOGIC; 
  signal cpu_IDEX_IR_19_DXMUX_24176 : STD_LOGIC; 
  signal cpu_IDEX_IR_19_DYMUX_24171 : STD_LOGIC; 
  signal cpu_IDEX_IR_19_CLKINV_24169 : STD_LOGIC; 
  signal cpu_IDEX_IR_36_DXMUX_24192 : STD_LOGIC; 
  signal cpu_IDEX_IR_36_DYMUX_24187 : STD_LOGIC; 
  signal cpu_IDEX_IR_36_CLKINV_24185 : STD_LOGIC; 
  signal cpu_IDEX_IR_38_DXMUX_24208 : STD_LOGIC; 
  signal cpu_IDEX_IR_38_DYMUX_24203 : STD_LOGIC; 
  signal cpu_IDEX_IR_38_CLKINV_24201 : STD_LOGIC; 
  signal cpu_IDEX_IR_30_DXMUX_24224 : STD_LOGIC; 
  signal cpu_IDEX_IR_30_DYMUX_24219 : STD_LOGIC; 
  signal cpu_IDEX_IR_30_CLKINV_24217 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_11_DXMUX_24240 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_11_DYMUX_24235 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_11_CLKINV_24233 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_21_DXMUX_24256 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_21_DYMUX_24251 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_21_CLKINV_24249 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_13_DXMUX_24272 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_13_DYMUX_24267 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_13_CLKINV_24265 : STD_LOGIC; 
  signal cpu_IDEX_MemToReg_DYMUX_24281 : STD_LOGIC; 
  signal cpu_IDEX_MemToReg_CLKINV_24279 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_23_DXMUX_24297 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_23_DYMUX_24292 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_23_CLKINV_24290 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_15_DXMUX_24313 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_15_DYMUX_24308 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_15_CLKINV_24306 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_25_DXMUX_24329 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_25_DYMUX_24324 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_25_CLKINV_24322 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_17_DXMUX_24345 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_17_DYMUX_24340 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_17_CLKINV_24338 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_19_DXMUX_24361 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_19_DYMUX_24356 : STD_LOGIC; 
  signal cpu_M2WB_AluRes_19_CLKINV_24354 : STD_LOGIC; 
  signal cpu_EXMEM_WriteReg_DYMUX_24370 : STD_LOGIC; 
  signal cpu_EXMEM_WriteReg_CLKINV_24368 : STD_LOGIC; 
  signal fpga_addr_10_OBUF_DYMUX_24379 : STD_LOGIC; 
  signal fpga_addr_10_OBUF_CLKINV_24377 : STD_LOGIC; 
  signal AluIn1_0_11_24397 : STD_LOGIC; 
  signal fpga_addr_11_OBUF_DYMUX_24412 : STD_LOGIC; 
  signal fpga_addr_11_OBUF_CLKINV_24410 : STD_LOGIC; 
  signal fpga_addr_20_OBUF_DYMUX_24421 : STD_LOGIC; 
  signal fpga_addr_20_OBUF_CLKINV_24419 : STD_LOGIC; 
  signal fpga_addr_12_OBUF_DYMUX_24430 : STD_LOGIC; 
  signal fpga_addr_12_OBUF_CLKINV_24428 : STD_LOGIC; 
  signal fpga_addr_21_OBUF_DYMUX_24439 : STD_LOGIC; 
  signal fpga_addr_21_OBUF_CLKINV_24437 : STD_LOGIC; 
  signal fpga_addr_13_OBUF_DYMUX_24448 : STD_LOGIC; 
  signal fpga_addr_13_OBUF_CLKINV_24446 : STD_LOGIC; 
  signal fpga_addr_22_OBUF_DYMUX_24457 : STD_LOGIC; 
  signal fpga_addr_22_OBUF_CLKINV_24455 : STD_LOGIC; 
  signal fpga_addr_14_OBUF_DYMUX_24466 : STD_LOGIC; 
  signal fpga_addr_14_OBUF_CLKINV_24464 : STD_LOGIC; 
  signal fpga_addr_23_OBUF_DYMUX_24475 : STD_LOGIC; 
  signal fpga_addr_23_OBUF_CLKINV_24473 : STD_LOGIC; 
  signal fpga_addr_15_OBUF_DYMUX_24484 : STD_LOGIC; 
  signal fpga_addr_15_OBUF_CLKINV_24482 : STD_LOGIC; 
  signal AluIn1_0_25_24509 : STD_LOGIC; 
  signal AluIn1_0_40_24502 : STD_LOGIC; 
  signal fpga_addr_24_OBUF_DYMUX_24517 : STD_LOGIC; 
  signal fpga_addr_24_OBUF_CLKINV_24515 : STD_LOGIC; 
  signal fpga_addr_16_OBUF_DYMUX_24526 : STD_LOGIC; 
  signal fpga_addr_16_OBUF_CLKINV_24524 : STD_LOGIC; 
  signal fpga_addr_25_OBUF_DYMUX_24535 : STD_LOGIC; 
  signal fpga_addr_25_OBUF_CLKINV_24533 : STD_LOGIC; 
  signal fpga_addr_17_OBUF_DYMUX_24544 : STD_LOGIC; 
  signal fpga_addr_17_OBUF_CLKINV_24542 : STD_LOGIC; 
  signal fpga_addr_18_OBUF_DYMUX_24553 : STD_LOGIC; 
  signal fpga_addr_18_OBUF_CLKINV_24551 : STD_LOGIC; 
  signal AluIn1_1_11_24571 : STD_LOGIC; 
  signal fpga_addr_19_OBUF_DYMUX_24586 : STD_LOGIC; 
  signal fpga_addr_19_OBUF_CLKINV_24584 : STD_LOGIC; 
  signal AluIn1_10_40_24611 : STD_LOGIC; 
  signal AluIn1_1_40_24604 : STD_LOGIC; 
  signal AluIn1_10_25_24635 : STD_LOGIC; 
  signal AluIn1_1_25_24628 : STD_LOGIC; 
  signal AluIn1_2_11_24652 : STD_LOGIC; 
  signal AluIn1_11_40_24683 : STD_LOGIC; 
  signal AluIn1_2_40_24676 : STD_LOGIC; 
  signal AluIn1_11_25_24707 : STD_LOGIC; 
  signal AluIn1_2_25_24700 : STD_LOGIC; 
  signal AluIn1_3_11_24724 : STD_LOGIC; 
  signal AluIn1_12_40_24755 : STD_LOGIC; 
  signal AluIn1_3_40_24748 : STD_LOGIC; 
  signal AluIn1_12_25_24779 : STD_LOGIC; 
  signal AluIn1_3_25_24772 : STD_LOGIC; 
  signal AluIn1_4_11_24796 : STD_LOGIC; 
  signal AluIn2_0_27_24827 : STD_LOGIC; 
  signal AluIn2_0_12_24820 : STD_LOGIC; 
  signal AluIn1_4_25_24851 : STD_LOGIC; 
  signal AluIn1_4_40_24844 : STD_LOGIC; 
  signal AluIn1_5_11_24868 : STD_LOGIC; 
  signal AluIn2_10_27_24899 : STD_LOGIC; 
  signal AluIn2_1_12_24892 : STD_LOGIC; 
  signal AluIn1_5_25_24923 : STD_LOGIC; 
  signal AluIn1_5_40_24916 : STD_LOGIC; 
  signal AluIn2_10_12_24947 : STD_LOGIC; 
  signal AluIn2_1_27_24940 : STD_LOGIC; 
  signal AluIn1_6_11_24964 : STD_LOGIC; 
  signal AluIn2_11_27_24995 : STD_LOGIC; 
  signal AluIn2_2_12_24988 : STD_LOGIC; 
  signal AluIn1_6_25_25019 : STD_LOGIC; 
  signal AluIn1_6_40_25012 : STD_LOGIC; 
  signal AluIn2_11_12_25043 : STD_LOGIC; 
  signal AluIn2_2_27_25036 : STD_LOGIC; 
  signal AluIn1_7_11_25060 : STD_LOGIC; 
  signal AluIn2_12_27_25091 : STD_LOGIC; 
  signal AluIn2_3_12_25084 : STD_LOGIC; 
  signal AluIn1_7_25_25115 : STD_LOGIC; 
  signal AluIn1_7_40_25108 : STD_LOGIC; 
  signal cpu_PC_1_DXMUX_25136 : STD_LOGIC; 
  signal cpu_PC_1_DYMUX_25129 : STD_LOGIC; 
  signal cpu_PC_1_SRINV_25127 : STD_LOGIC; 
  signal cpu_PC_1_CLKINV_25126 : STD_LOGIC; 
  signal cpu_PC_1_CEINV_25125 : STD_LOGIC; 
  signal AluIn2_13_27_25163 : STD_LOGIC; 
  signal AluIn2_3_27_25156 : STD_LOGIC; 
  signal AluIn1_8_11_25180 : STD_LOGIC; 
  signal cpu_PC_3_DXMUX_25208 : STD_LOGIC; 
  signal cpu_PC_3_DYMUX_25201 : STD_LOGIC; 
  signal cpu_PC_3_SRINV_25199 : STD_LOGIC; 
  signal cpu_PC_3_CLKINV_25198 : STD_LOGIC; 
  signal cpu_PC_3_CEINV_25197 : STD_LOGIC; 
  signal AluIn2_13_12_25235 : STD_LOGIC; 
  signal AluIn2_4_12_25228 : STD_LOGIC; 
  signal cpu_PC_5_DXMUX_25256 : STD_LOGIC; 
  signal cpu_PC_5_DYMUX_25249 : STD_LOGIC; 
  signal cpu_PC_5_SRINV_25247 : STD_LOGIC; 
  signal cpu_PC_5_CLKINV_25246 : STD_LOGIC; 
  signal cpu_PC_5_CEINV_25245 : STD_LOGIC; 
  signal cpu_PC_7_DXMUX_25280 : STD_LOGIC; 
  signal cpu_PC_7_DYMUX_25273 : STD_LOGIC; 
  signal cpu_PC_7_SRINV_25271 : STD_LOGIC; 
  signal cpu_PC_7_CLKINV_25270 : STD_LOGIC; 
  signal cpu_PC_7_CEINV_25269 : STD_LOGIC; 
  signal AluIn1_8_25_25307 : STD_LOGIC; 
  signal AluIn1_8_40_25300 : STD_LOGIC; 
  signal cpu_PC_9_DXMUX_25328 : STD_LOGIC; 
  signal cpu_PC_9_DYMUX_25321 : STD_LOGIC; 
  signal cpu_PC_9_SRINV_25319 : STD_LOGIC; 
  signal cpu_PC_9_CLKINV_25318 : STD_LOGIC; 
  signal cpu_PC_9_CEINV_25317 : STD_LOGIC; 
  signal AluIn2_14_27_25355 : STD_LOGIC; 
  signal AluIn2_4_27_25348 : STD_LOGIC; 
  signal AluIn1_9_11_25372 : STD_LOGIC; 
  signal cpu_M1M2_Data_1_DXMUX_25394 : STD_LOGIC; 
  signal cpu_M1M2_Data_1_DYMUX_25389 : STD_LOGIC; 
  signal cpu_M1M2_Data_1_CLKINV_25387 : STD_LOGIC; 
  signal AluIn2_14_12_25419 : STD_LOGIC; 
  signal AluIn2_5_12_25412 : STD_LOGIC; 
  signal cpu_M1M2_Data_3_DXMUX_25434 : STD_LOGIC; 
  signal cpu_M1M2_Data_3_DYMUX_25429 : STD_LOGIC; 
  signal cpu_M1M2_Data_3_CLKINV_25427 : STD_LOGIC; 
  signal cpu_M1M2_Data_5_DXMUX_25450 : STD_LOGIC; 
  signal cpu_M1M2_Data_5_DYMUX_25445 : STD_LOGIC; 
  signal cpu_M1M2_Data_5_CLKINV_25443 : STD_LOGIC; 
  signal AluIn1_9_25_25475 : STD_LOGIC; 
  signal AluIn1_9_40_25468 : STD_LOGIC; 
  signal cpu_M1M2_Data_7_DXMUX_25490 : STD_LOGIC; 
  signal cpu_M1M2_Data_7_DYMUX_25485 : STD_LOGIC; 
  signal cpu_M1M2_Data_7_CLKINV_25483 : STD_LOGIC; 
  signal AluIn2_15_27_25515 : STD_LOGIC; 
  signal AluIn2_5_27_25508 : STD_LOGIC; 
  signal cpu_M1M2_Data_9_DXMUX_25530 : STD_LOGIC; 
  signal cpu_M1M2_Data_9_DYMUX_25525 : STD_LOGIC; 
  signal cpu_M1M2_Data_9_CLKINV_25523 : STD_LOGIC; 
  signal AluIn2_15_12_25555 : STD_LOGIC; 
  signal AluIn2_6_12_25548 : STD_LOGIC; 
  signal AluIn2_16_27_25579 : STD_LOGIC; 
  signal AluIn2_6_27_25572 : STD_LOGIC; 
  signal AluIn2_16_12_25603 : STD_LOGIC; 
  signal AluIn2_7_12_25596 : STD_LOGIC; 
  signal AluIn2_8_27_25627 : STD_LOGIC; 
  signal AluIn2_7_27_25620 : STD_LOGIC; 
  signal AluIn2_9_27_25651 : STD_LOGIC; 
  signal AluIn2_8_12_25644 : STD_LOGIC; 
  signal AluIn2_27_20_25675 : STD_LOGIC; 
  signal AluIn2_9_12_25668 : STD_LOGIC; 
  signal IndirReg1Sel : STD_LOGIC; 
  signal AluIn1_10_11_25944 : STD_LOGIC; 
  signal AluIn1_11_11_25968 : STD_LOGIC; 
  signal AluIn1_12_11_25992 : STD_LOGIC; 
  signal AluIn1_13_18_26023 : STD_LOGIC; 
  signal AluIn1_20_33_26015 : STD_LOGIC; 
  signal AluIn1_14_18_26047 : STD_LOGIC; 
  signal AluIn1_20_18_26039 : STD_LOGIC; 
  signal AluIn1_15_18_26071 : STD_LOGIC; 
  signal AluIn1_13_33_26063 : STD_LOGIC; 
  signal AluIn1_16_18_26095 : STD_LOGIC; 
  signal AluIn1_21_33_26087 : STD_LOGIC; 
  signal AluIn1_17_18_26119 : STD_LOGIC; 
  signal AluIn1_21_18_26111 : STD_LOGIC; 
  signal AluIn1_18_18_26143 : STD_LOGIC; 
  signal AluIn1_14_33_26135 : STD_LOGIC; 
  signal AluIn1_19_18_26167 : STD_LOGIC; 
  signal AluIn1_22_33_26159 : STD_LOGIC; 
  signal AluIn1_22_18_26191 : STD_LOGIC; 
  signal AluIn1_30_33_26183 : STD_LOGIC; 
  signal AluIn1_23_18_26215 : STD_LOGIC; 
  signal AluIn1_15_33_26207 : STD_LOGIC; 
  signal AluIn1_16_33_26239 : STD_LOGIC; 
  signal AluIn1_23_33_26232 : STD_LOGIC; 
  signal AluIn1_17_33_26263 : STD_LOGIC; 
  signal AluIn1_31_33_26256 : STD_LOGIC; 
  signal AluIn1_18_33_26287 : STD_LOGIC; 
  signal AluIn1_24_33_26280 : STD_LOGIC; 
  signal AluIn1_19_33_26311 : STD_LOGIC; 
  signal AluIn1_25_33_26304 : STD_LOGIC; 
  signal AluIn1_27_33_26335 : STD_LOGIC; 
  signal AluIn1_26_33_26328 : STD_LOGIC; 
  signal cpu_IDEX_WriteReg_DYMUX_26343 : STD_LOGIC; 
  signal cpu_IDEX_WriteReg_CLKINV_26341 : STD_LOGIC; 
  signal AluIn2_20_32_26360 : STD_LOGIC; 
  signal AluIn1_29_33_26392 : STD_LOGIC; 
  signal AluIn1_28_33_26385 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_1_DXMUX_26407 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_1_DYMUX_26402 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_1_CLKINV_26400 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_3_DXMUX_26423 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_3_DYMUX_26418 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_3_CLKINV_26416 : STD_LOGIC; 
  signal cpu_IDEX_IndirReg1bit_DYMUX_26432 : STD_LOGIC; 
  signal cpu_IDEX_IndirReg1bit_CLKINV_26430 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_5_DXMUX_26448 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_5_DYMUX_26443 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_5_CLKINV_26441 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_7_DXMUX_26464 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_7_DYMUX_26459 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_7_CLKINV_26457 : STD_LOGIC; 
  signal AluIn2_21_32_26481 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_9_DXMUX_26504 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_9_DYMUX_26499 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_9_CLKINV_26497 : STD_LOGIC; 
  signal AluIn2_28_20_26529 : STD_LOGIC; 
  signal AluIn2_30_20_26522 : STD_LOGIC; 
  signal AluIn2_22_32_26545 : STD_LOGIC; 
  signal AluIn2_29_20_26577 : STD_LOGIC; 
  signal AluIn2_31_20_26570 : STD_LOGIC; 
  signal AluIn2_23_32_26593 : STD_LOGIC; 
  signal AluIn2_24_32_26617 : STD_LOGIC; 
  signal cpu_IDEX_AluOp_1_DXMUX_26640 : STD_LOGIC; 
  signal cpu_IDEX_AluOp_1_DYMUX_26635 : STD_LOGIC; 
  signal cpu_IDEX_AluOp_1_CLKINV_26633 : STD_LOGIC; 
  signal AluIn2_18_32_26665 : STD_LOGIC; 
  signal AluIn2_17_32_26657 : STD_LOGIC; 
  signal cpu_IDEX_AluOp_3_DXMUX_26680 : STD_LOGIC; 
  signal cpu_IDEX_AluOp_3_DYMUX_26675 : STD_LOGIC; 
  signal cpu_IDEX_AluOp_3_CLKINV_26673 : STD_LOGIC; 
  signal MemWrite_DYMUX_26689 : STD_LOGIC; 
  signal MemWrite_CLKINV_26687 : STD_LOGIC; 
  signal cpu_IDEX_AluOp_5_DXMUX_26705 : STD_LOGIC; 
  signal cpu_IDEX_AluOp_5_DYMUX_26700 : STD_LOGIC; 
  signal cpu_IDEX_AluOp_5_CLKINV_26698 : STD_LOGIC; 
  signal AluIn2_26_20_26722 : STD_LOGIC; 
  signal AluIn2_19_32_26742 : STD_LOGIC; 
  signal cpu_EXMEM_Store_DYMUX_26750 : STD_LOGIC; 
  signal cpu_EXMEM_Store_CLKINV_26748 : STD_LOGIC; 
  signal cpu_PC_11_DXMUX_26772 : STD_LOGIC; 
  signal cpu_PC_11_DYMUX_26765 : STD_LOGIC; 
  signal cpu_PC_11_SRINV_26763 : STD_LOGIC; 
  signal cpu_PC_11_CLKINV_26762 : STD_LOGIC; 
  signal cpu_PC_11_CEINV_26761 : STD_LOGIC; 
  signal cpu_PC_12_DYMUX_26787 : STD_LOGIC; 
  signal cpu_PC_12_SRINV_26785 : STD_LOGIC; 
  signal cpu_PC_12_CLKINV_26784 : STD_LOGIC; 
  signal cpu_PC_12_CEINV_26783 : STD_LOGIC; 
  signal fpga_addr_0_OBUF_DYMUX_26798 : STD_LOGIC; 
  signal fpga_addr_0_OBUF_CLKINV_26796 : STD_LOGIC; 
  signal fpga_addr_1_OBUF_DYMUX_26807 : STD_LOGIC; 
  signal fpga_addr_1_OBUF_CLKINV_26805 : STD_LOGIC; 
  signal fpga_addr_2_OBUF_DYMUX_26816 : STD_LOGIC; 
  signal fpga_addr_2_OBUF_CLKINV_26814 : STD_LOGIC; 
  signal fpga_addr_3_OBUF_DYMUX_26825 : STD_LOGIC; 
  signal fpga_addr_3_OBUF_CLKINV_26823 : STD_LOGIC; 
  signal fpga_addr_4_OBUF_DYMUX_26834 : STD_LOGIC; 
  signal fpga_addr_4_OBUF_CLKINV_26832 : STD_LOGIC; 
  signal fpga_addr_5_OBUF_DYMUX_26843 : STD_LOGIC; 
  signal fpga_addr_5_OBUF_CLKINV_26841 : STD_LOGIC; 
  signal fpga_addr_6_OBUF_DYMUX_26852 : STD_LOGIC; 
  signal fpga_addr_6_OBUF_CLKINV_26850 : STD_LOGIC; 
  signal cpu_M1M2_Data_11_DXMUX_26868 : STD_LOGIC; 
  signal cpu_M1M2_Data_11_DYMUX_26863 : STD_LOGIC; 
  signal cpu_M1M2_Data_11_CLKINV_26861 : STD_LOGIC; 
  signal fpga_addr_7_OBUF_DYMUX_26877 : STD_LOGIC; 
  signal fpga_addr_7_OBUF_CLKINV_26875 : STD_LOGIC; 
  signal fpga_addr_8_OBUF_DYMUX_26886 : STD_LOGIC; 
  signal fpga_addr_8_OBUF_CLKINV_26884 : STD_LOGIC; 
  signal cpu_M1M2_Data_21_DXMUX_26902 : STD_LOGIC; 
  signal cpu_M1M2_Data_21_DYMUX_26897 : STD_LOGIC; 
  signal cpu_M1M2_Data_21_CLKINV_26895 : STD_LOGIC; 
  signal cpu_M1M2_Data_13_DXMUX_26918 : STD_LOGIC; 
  signal cpu_M1M2_Data_13_DYMUX_26913 : STD_LOGIC; 
  signal cpu_M1M2_Data_13_CLKINV_26911 : STD_LOGIC; 
  signal fpga_addr_9_OBUF_DYMUX_26927 : STD_LOGIC; 
  signal fpga_addr_9_OBUF_CLKINV_26925 : STD_LOGIC; 
  signal cpu_M1M2_Data_31_DXMUX_26943 : STD_LOGIC; 
  signal cpu_M1M2_Data_31_DYMUX_26938 : STD_LOGIC; 
  signal cpu_M1M2_Data_31_CLKINV_26936 : STD_LOGIC; 
  signal cpu_M1M2_Data_23_DXMUX_26959 : STD_LOGIC; 
  signal cpu_M1M2_Data_23_DYMUX_26954 : STD_LOGIC; 
  signal cpu_M1M2_Data_23_CLKINV_26952 : STD_LOGIC; 
  signal cpu_M1M2_Data_15_DXMUX_26975 : STD_LOGIC; 
  signal cpu_M1M2_Data_15_DYMUX_26970 : STD_LOGIC; 
  signal cpu_M1M2_Data_15_CLKINV_26968 : STD_LOGIC; 
  signal cpu_M1M2_Data_25_DXMUX_26991 : STD_LOGIC; 
  signal cpu_M1M2_Data_25_DYMUX_26986 : STD_LOGIC; 
  signal cpu_M1M2_Data_25_CLKINV_26984 : STD_LOGIC; 
  signal cpu_M1M2_Data_17_DXMUX_27007 : STD_LOGIC; 
  signal cpu_M1M2_Data_17_DYMUX_27002 : STD_LOGIC; 
  signal cpu_M1M2_Data_17_CLKINV_27000 : STD_LOGIC; 
  signal cpu_M1M2_Data_27_DXMUX_27023 : STD_LOGIC; 
  signal cpu_M1M2_Data_27_DYMUX_27018 : STD_LOGIC; 
  signal cpu_M1M2_Data_27_CLKINV_27016 : STD_LOGIC; 
  signal cpu_M1M2_Data_19_DXMUX_27039 : STD_LOGIC; 
  signal cpu_M1M2_Data_19_DYMUX_27034 : STD_LOGIC; 
  signal cpu_M1M2_Data_19_CLKINV_27032 : STD_LOGIC; 
  signal cpu_M1M2_Data_29_DXMUX_27055 : STD_LOGIC; 
  signal cpu_M1M2_Data_29_DYMUX_27050 : STD_LOGIC; 
  signal cpu_M1M2_Data_29_CLKINV_27048 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal cpu_IDEX_Store_DYMUX_27088 : STD_LOGIC; 
  signal cpu_IDEX_Store_CLKINV_27086 : STD_LOGIC; 
  signal cpu_EXMEM_MemToReg_DYMUX_27169 : STD_LOGIC; 
  signal cpu_EXMEM_MemToReg_CLKINV_27167 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_11_DXMUX_27185 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_11_DYMUX_27180 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_11_CLKINV_27178 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_21_DXMUX_27201 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_21_DYMUX_27196 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_21_CLKINV_27194 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_13_DXMUX_27217 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_13_DYMUX_27212 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_13_CLKINV_27210 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_31_DXMUX_27233 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_31_DYMUX_27228 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_31_CLKINV_27226 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_23_DXMUX_27249 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_23_DYMUX_27244 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_23_CLKINV_27242 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_15_DXMUX_27265 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_15_DYMUX_27260 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_15_CLKINV_27258 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_25_DXMUX_27281 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_25_DYMUX_27276 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_25_CLKINV_27274 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_17_DXMUX_27297 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_17_DYMUX_27292 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_17_CLKINV_27290 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_27_DXMUX_27313 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_27_DYMUX_27308 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_27_CLKINV_27306 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_19_DXMUX_27329 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_19_DYMUX_27324 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_19_CLKINV_27322 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_29_DXMUX_27345 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_29_DYMUX_27340 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_29_CLKINV_27338 : STD_LOGIC; 
  signal AluIn1_20_111_27363 : STD_LOGIC; 
  signal cpu_EXMEM_IR_21_DXMUX_27385 : STD_LOGIC; 
  signal cpu_EXMEM_IR_21_DYMUX_27380 : STD_LOGIC; 
  signal cpu_EXMEM_IR_21_CLKINV_27378 : STD_LOGIC; 
  signal cpu_EXMEM_IR_23_DXMUX_27401 : STD_LOGIC; 
  signal cpu_EXMEM_IR_23_DYMUX_27396 : STD_LOGIC; 
  signal cpu_EXMEM_IR_23_CLKINV_27394 : STD_LOGIC; 
  signal cpu_EXMEM_IR_32_DXMUX_27417 : STD_LOGIC; 
  signal cpu_EXMEM_IR_32_DYMUX_27412 : STD_LOGIC; 
  signal cpu_EXMEM_IR_32_CLKINV_27410 : STD_LOGIC; 
  signal cpu_EXMEM_IR_25_DXMUX_27433 : STD_LOGIC; 
  signal cpu_EXMEM_IR_25_DYMUX_27428 : STD_LOGIC; 
  signal cpu_EXMEM_IR_25_CLKINV_27426 : STD_LOGIC; 
  signal cpu_EXMEM_IR_34_DXMUX_27449 : STD_LOGIC; 
  signal cpu_EXMEM_IR_34_DYMUX_27444 : STD_LOGIC; 
  signal cpu_EXMEM_IR_34_CLKINV_27442 : STD_LOGIC; 
  signal cpu_EXMEM_IR_27_DXMUX_27465 : STD_LOGIC; 
  signal cpu_EXMEM_IR_27_DYMUX_27460 : STD_LOGIC; 
  signal cpu_EXMEM_IR_27_CLKINV_27458 : STD_LOGIC; 
  signal cpu_EXMEM_IR_19_DXMUX_27481 : STD_LOGIC; 
  signal cpu_EXMEM_IR_19_DYMUX_27476 : STD_LOGIC; 
  signal cpu_EXMEM_IR_19_CLKINV_27474 : STD_LOGIC; 
  signal cpu_EXMEM_IR_36_DXMUX_27497 : STD_LOGIC; 
  signal cpu_EXMEM_IR_36_DYMUX_27492 : STD_LOGIC; 
  signal cpu_EXMEM_IR_36_CLKINV_27490 : STD_LOGIC; 
  signal AluIn1_13_111_27515 : STD_LOGIC; 
  signal AluIn1_21_111_27539 : STD_LOGIC; 
  signal cpu_EXMEM_IR_38_DXMUX_27561 : STD_LOGIC; 
  signal cpu_EXMEM_IR_38_DYMUX_27556 : STD_LOGIC; 
  signal cpu_EXMEM_IR_38_CLKINV_27554 : STD_LOGIC; 
  signal cpu_EXMEM_IR_30_DXMUX_27577 : STD_LOGIC; 
  signal cpu_EXMEM_IR_30_DYMUX_27572 : STD_LOGIC; 
  signal cpu_EXMEM_IR_30_CLKINV_27570 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_1_DXMUX_27593 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_1_DYMUX_27588 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_1_CLKINV_27586 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_3_DXMUX_27609 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_3_DYMUX_27604 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_3_CLKINV_27602 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_5_DXMUX_27625 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_5_DYMUX_27620 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_5_CLKINV_27618 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_7_DXMUX_27641 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_7_DYMUX_27636 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_7_CLKINV_27634 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_9_DXMUX_27657 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_9_DYMUX_27652 : STD_LOGIC; 
  signal cpu_EXMEM_AluRes_9_CLKINV_27650 : STD_LOGIC; 
  signal AluIn1_14_111_27675 : STD_LOGIC; 
  signal AluIn1_22_111_27699 : STD_LOGIC; 
  signal AluIn1_15_111_27723 : STD_LOGIC; 
  signal AluIn1_23_111_27747 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_11_DXMUX_27769 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_11_DYMUX_27764 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_11_CLKINV_27762 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_21_DXMUX_27785 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_21_DYMUX_27780 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_21_CLKINV_27778 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_13_DXMUX_27801 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_13_DYMUX_27796 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_13_CLKINV_27794 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_31_DXMUX_27817 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_31_DYMUX_27812 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_31_CLKINV_27810 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_23_DXMUX_27833 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_23_DYMUX_27828 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_23_CLKINV_27826 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_15_DXMUX_27849 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_15_DYMUX_27844 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_15_CLKINV_27842 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_25_DXMUX_27865 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_25_DYMUX_27860 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_25_CLKINV_27858 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_17_DXMUX_27881 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_17_DYMUX_27876 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_17_CLKINV_27874 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_27_DXMUX_27897 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_27_DYMUX_27892 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_27_CLKINV_27890 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_19_DXMUX_27913 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_19_DYMUX_27908 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_19_CLKINV_27906 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_29_DXMUX_27929 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_29_DYMUX_27924 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_29_CLKINV_27922 : STD_LOGIC; 
  signal AluIn1_16_111_27947 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_1_DXMUX_27969 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_1_DYMUX_27964 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_1_CLKINV_27962 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_3_DXMUX_27985 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_3_DYMUX_27980 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_3_CLKINV_27978 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_5_DXMUX_28001 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_5_DYMUX_27996 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_5_CLKINV_27994 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_7_DXMUX_28017 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_7_DYMUX_28012 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_7_CLKINV_28010 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_9_DXMUX_28033 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_9_DYMUX_28028 : STD_LOGIC; 
  signal cpu_M2WB_MemWriteData_9_CLKINV_28026 : STD_LOGIC; 
  signal AluIn1_17_111_28051 : STD_LOGIC; 
  signal AluIn1_18_111_28075 : STD_LOGIC; 
  signal AluIn1_19_111_28099 : STD_LOGIC; 
  signal cpu_IDEX_PC_1_DXMUX_28121 : STD_LOGIC; 
  signal cpu_IDEX_PC_1_DYMUX_28116 : STD_LOGIC; 
  signal cpu_IDEX_PC_1_CLKINV_28114 : STD_LOGIC; 
  signal cpu_IDEX_PC_3_DXMUX_28137 : STD_LOGIC; 
  signal cpu_IDEX_PC_3_DYMUX_28132 : STD_LOGIC; 
  signal cpu_IDEX_PC_3_CLKINV_28130 : STD_LOGIC; 
  signal cpu_IDEX_PC_5_DXMUX_28153 : STD_LOGIC; 
  signal cpu_IDEX_PC_5_DYMUX_28148 : STD_LOGIC; 
  signal cpu_IDEX_PC_5_CLKINV_28146 : STD_LOGIC; 
  signal cpu_IDEX_PC_7_DXMUX_28169 : STD_LOGIC; 
  signal cpu_IDEX_PC_7_DYMUX_28164 : STD_LOGIC; 
  signal cpu_IDEX_PC_7_CLKINV_28162 : STD_LOGIC; 
  signal cpu_IDEX_PC_9_DXMUX_28185 : STD_LOGIC; 
  signal cpu_IDEX_PC_9_DYMUX_28180 : STD_LOGIC; 
  signal cpu_IDEX_PC_9_CLKINV_28178 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_11_DXMUX_28201 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_11_DYMUX_28196 : STD_LOGIC; 
  signal cpu_IDEX_Immediate_11_CLKINV_28194 : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_forwarding_unit_EXMEMR2_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_we_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_data_write_data_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_main_alu_status_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_main_alu_status_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_main_alu_status_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_main_alu_status_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_main_alu_status_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_main_alu_status_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_main_alu_status_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_main_alu_status_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_instr_mem_write_addr_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_instr_mem_write_addr_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_instr_mem_read_addr_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_instr_mem_read_addr_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_instr_mem_read_data_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_instr_mem_read_data_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_instr_mem_read_data_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_control_unit_IndirReg2_UNCONNECTED : STD_LOGIC; 
  signal NLW_control_unit_Hazard_UNCONNECTED : STD_LOGIC; 
  signal NLW_control_unit_BranchTaken_UNCONNECTED : STD_LOGIC; 
  signal NLW_control_unit_IndirMux1_UNCONNECTED : STD_LOGIC; 
  signal NLW_control_unit_IndirMux2_UNCONNECTED : STD_LOGIC; 
  signal NLW_control_unit_Branch_UNCONNECTED : STD_LOGIC; 
  signal NLW_control_unit_Stall_UNCONNECTED : STD_LOGIC; 
  signal NLW_control_unit_PCmux_1_UNCONNECTED : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_65_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_65_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_65_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_65_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_10_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_0_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_0_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_0_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_2_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_2_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_2_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_4_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_4_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_4_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_6_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_6_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_6_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_8_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_8_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_40_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_25_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_40_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_25_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_40_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_40_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_27_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_40_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_27_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_40_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_27_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_27_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_27_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_0_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_0_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_0_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_1_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_1_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_1_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_2_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_2_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_2_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_3_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_3_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_3_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_4_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_4_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_4_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_5_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_5_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_5_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_6_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_6_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_7_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_7_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_IndirReg1Sel1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_8_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_8_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_8_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_9_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_9_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_9_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_11_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_11_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_11_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_11_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_22_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_22_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_22_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_30_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_30_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_30_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_30_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_31_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_31_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_31_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_31_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_24_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_24_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_24_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_26_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_26_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_26_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_20_32_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_20_32_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_20_32_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_28_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_28_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_28_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_28_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_21_32_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_21_32_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_21_32_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_20_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_20_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_20_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_20_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_22_32_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_22_32_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_22_32_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_31_20_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_31_20_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_31_20_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_23_32_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_23_32_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_23_32_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_24_32_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_24_32_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_24_32_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_17_32_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_17_32_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_17_32_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_26_20_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_26_20_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_26_20_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_19_32_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_19_32_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_19_32_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_63_SW0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_63_SW0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_30_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_30_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_30_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_31_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_31_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_28_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_28_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_28_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_22_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_22_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_22_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_22_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_111_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_111_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_111_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_111_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_30_60_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_30_60_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_30_60_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_31_60_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_31_60_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_31_60_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_24_60_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_24_60_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_60_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_60_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_60_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_60_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_26_60_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_26_60_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_27_60_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_27_60_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_28_60_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_28_60_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_20_67_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_20_67_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_29_60_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_29_60_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_21_67_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_21_67_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_22_67_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_22_67_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_59_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_59_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_59_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_59_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_23_67_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_23_67_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_31_59_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_31_59_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_24_67_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_24_67_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_55_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_55_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_55_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_55_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_17_67_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_17_67_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_18_67_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_18_67_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_26_59_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_26_59_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_19_67_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_19_67_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_59_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_59_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_59_F_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_28_59_F_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_28_59_F_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_29_59_F_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_30_60_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_30_60_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_31_60_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_31_60_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_24_60_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_60_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_60_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_25_60_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_26_60_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_26_60_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_27_60_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_27_60_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_28_60_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_28_60_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_20_67_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_20_67_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_20_67_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_20_67_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_29_60_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_29_60_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_21_67_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_21_67_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_21_67_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_21_67_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_22_67_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_22_67_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_22_67_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_22_67_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_59_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_30_59_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_23_67_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_23_67_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_23_67_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_23_67_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_31_59_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_31_59_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_24_67_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_24_67_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_24_67_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_24_67_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_55_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_55_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_17_67_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_17_67_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_17_67_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_17_67_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_18_67_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_18_67_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_18_67_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_18_67_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_26_59_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_26_59_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_19_67_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_19_67_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_19_67_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_19_67_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_59_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_59_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_59_G_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_28_59_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_28_59_G_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_29_59_G_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_29_59_G_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_12_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_12_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_71_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_27_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_6_25_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_71_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_27_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_7_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_40_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_25_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_71_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_27_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_4_25_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_71_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_27_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_5_25_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_0_69_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_1_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_2_69_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_3_69_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_4_69_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_5_69_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_6_69_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_69_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_7_69_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_69_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_69_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_10_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_11_69_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_69_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_69_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_69_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_69_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_69_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_11_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_12_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_1_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_1_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_1_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_3_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_3_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_3_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_5_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_5_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_5_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_7_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_7_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_7_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_9_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_9_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_PC_mux0001_9_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_25_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_71_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_0_71_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_27_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_71_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_13_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_71_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_1_71_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_40_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_2_71_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_40_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_40_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_40_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_40_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_3_71_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_14_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_14_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_14_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_15_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_15_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_15_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_16_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_16_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_16_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_17_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_17_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_18_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_18_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_19_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_19_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_71_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_71_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_10_71_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_8_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_27_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_27_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_71_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_14_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_25_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_25_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_25_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_9_25_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_27_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_15_12_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_27_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_27_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_27_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_12_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_12_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_16_12_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_8_27_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_27_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_9_27_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_20_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_20_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_20_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_27_20_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_10_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_10_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_10_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_11_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_11_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_11_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_12_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_12_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_12_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_13_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_13_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_13_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_11_71_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_12_71_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_18_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_18_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_18_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_18_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_22_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_18_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_18_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_18_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_27_33_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_27_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_27_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_27_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_20_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_20_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_20_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_29_33_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_29_33_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_29_33_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_21_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_21_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_21_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_28_20_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_28_20_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_28_20_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_22_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_22_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_29_20_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_29_20_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_29_20_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_23_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_23_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_24_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_24_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_18_32_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_18_32_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_18_32_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_26_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_26_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_63_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn2_25_63_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_25_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_25_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_27_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_27_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_27_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_29_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_29_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_WriteData_29_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_14_60_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_22_60_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_15_60_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_20_60_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_13_60_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_21_60_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_17_60_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_18_60_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_19_60_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_23_60_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_60_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_cpu_AluIn1_16_60_ADR4 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_29_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_AluRes_30_Q15_UNCONNECTED : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_AluRes_31_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_AluRes_26_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_36_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_37_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_38_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_30_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_34_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_26_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_27_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_18_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_19_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_35_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_AluRes_27_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_AluRes_28_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_AluRes_29_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_WriteReg_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_20_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_21_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_22_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_23_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_31_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_32_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_24_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_25_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_IR_33_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_M2WB_MemToReg_Q15_UNCONNECTED : STD_LOGIC; 
  signal PCMuxSel : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal AluOp : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal PC : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal RegData1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal RegData2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal AluIn1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal AluIn2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal AluRes : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal CachedData : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal FwdMux2 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal FwdMux1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal PC_mux0001 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal WriteData : STD_LOGIC_VECTOR ( 31 downto 0 ); 
begin
  read <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  write <= M1M2_Store_8468;
  addr_bus(25) <= NlwRenamedSig_OI_M1M2_Address_25;
  addr_bus(24) <= NlwRenamedSig_OI_M1M2_Address_24;
  addr_bus(23) <= NlwRenamedSig_OI_M1M2_Address_23;
  addr_bus(22) <= NlwRenamedSig_OI_M1M2_Address_22;
  addr_bus(21) <= NlwRenamedSig_OI_M1M2_Address_21;
  addr_bus(20) <= NlwRenamedSig_OI_M1M2_Address_20;
  addr_bus(19) <= NlwRenamedSig_OI_M1M2_Address_19;
  addr_bus(18) <= NlwRenamedSig_OI_M1M2_Address_18;
  addr_bus(17) <= NlwRenamedSig_OI_M1M2_Address_17;
  addr_bus(16) <= NlwRenamedSig_OI_M1M2_Address_16;
  addr_bus(15) <= NlwRenamedSig_OI_M1M2_Address_15;
  addr_bus(14) <= NlwRenamedSig_OI_M1M2_Address_14;
  addr_bus(13) <= NlwRenamedSig_OI_M1M2_Address_13;
  addr_bus(12) <= NlwRenamedSig_OI_M1M2_Address_12;
  addr_bus(11) <= NlwRenamedSig_OI_M1M2_Address_11;
  addr_bus(10) <= NlwRenamedSig_OI_M1M2_Address_10;
  addr_bus(9) <= NlwRenamedSig_OI_M1M2_Address_9;
  addr_bus(8) <= NlwRenamedSig_OI_M1M2_Address_8;
  addr_bus(7) <= NlwRenamedSig_OI_M1M2_Address_7;
  addr_bus(6) <= NlwRenamedSig_OI_M1M2_Address_6;
  addr_bus(5) <= NlwRenamedSig_OI_M1M2_Address_5;
  addr_bus(4) <= NlwRenamedSig_OI_M1M2_Address_4;
  addr_bus(3) <= NlwRenamedSig_OI_M1M2_Address_3;
  addr_bus(2) <= NlwRenamedSig_OI_M1M2_Address_2;
  addr_bus(1) <= NlwRenamedSig_OI_M1M2_Address_1;
  addr_bus(0) <= NlwRenamedSig_OI_M1M2_Address_0;
  led(7) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  led(6) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  led(5) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  led(4) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  led(3) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  led(2) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  led(1) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  led(0) <= NlwRenamedSig_OI_GLOBAL_LOGIC0;
  control_unit : control
    port map (
      IndirReg1 => IndirReg1Sel_0,
      IndirReg2 => NLW_control_unit_IndirReg2_UNCONNECTED,
      MemWait => iowait,
      Hazard => NLW_control_unit_Hazard_UNCONNECTED,
      Sync => Sync,
      BranchTaken => NLW_control_unit_BranchTaken_UNCONNECTED,
      WriteReg => WriteReg,
      IndirMux1 => NLW_control_unit_IndirMux1_UNCONNECTED,
      IndirMux2 => NLW_control_unit_IndirMux2_UNCONNECTED,
      Flush => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      StoreInst => Store,
      Branch => NLW_control_unit_Branch_UNCONNECTED,
      MemToReg => MemToReg,
      Stall => NLW_control_unit_Stall_UNCONNECTED,
      Opcode(5) => Instruction_45_Q,
      Opcode(4) => Instruction_44_Q,
      Opcode(3) => Instruction_43_Q,
      Opcode(2) => Instruction_42_Q,
      Opcode(1) => Instruction_41_Q,
      Opcode(0) => Instruction_40_Q,
      PCmux(1) => NLW_control_unit_PCmux_1_UNCONNECTED,
      PCmux(0) => PCMuxSel(0),
      AluOp(5) => AluOp(5),
      AluOp(4) => AluOp(4),
      AluOp(3) => AluOp(3),
      AluOp(2) => AluOp(2),
      AluOp(1) => AluOp(1),
      AluOp(0) => AluOp(0)
    );
  instr_mem : rwmem_1
    port map (
      clk => clk,
      we => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(47) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(46) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(45) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(44) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(43) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(42) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(41) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(40) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(39) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(38) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(37) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(36) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(35) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(34) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(33) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(32) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(31) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(30) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(29) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(28) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(27) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(26) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(25) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(24) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(23) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(22) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(21) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(20) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(19) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(18) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(17) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(16) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(15) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(14) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(13) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(12) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(11) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(10) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(9) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(8) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(7) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(6) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(5) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(4) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(3) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(2) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(1) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_data(0) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(12) => NLW_instr_mem_write_addr_12_UNCONNECTED,
      write_addr(11) => NLW_instr_mem_write_addr_11_UNCONNECTED,
      write_addr(10) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(9) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(8) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(7) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(6) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(5) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(4) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(3) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(2) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(1) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      write_addr(0) => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      read_addr(12) => NLW_instr_mem_read_addr_12_UNCONNECTED,
      read_addr(11) => NLW_instr_mem_read_addr_11_UNCONNECTED,
      read_addr(10) => PC(10),
      read_addr(9) => PC(9),
      read_addr(8) => PC(8),
      read_addr(7) => PC(7),
      read_addr(6) => PC(6),
      read_addr(5) => PC(5),
      read_addr(4) => PC(4),
      read_addr(3) => PC(3),
      read_addr(2) => PC(2),
      read_addr(1) => PC(1),
      read_addr(0) => PC(0),
      read_data(47) => NLW_instr_mem_read_data_47_UNCONNECTED,
      read_data(46) => NLW_instr_mem_read_data_46_UNCONNECTED,
      read_data(45) => Instruction_45_Q,
      read_data(44) => Instruction_44_Q,
      read_data(43) => Instruction_43_Q,
      read_data(42) => Instruction_42_Q,
      read_data(41) => Instruction_41_Q,
      read_data(40) => Instruction_40_Q,
      read_data(39) => Instruction_39_Q,
      read_data(38) => Instruction_38_Q,
      read_data(37) => Instruction_37_Q,
      read_data(36) => Instruction_36_Q,
      read_data(35) => Instruction_35_Q,
      read_data(34) => Instruction_34_Q,
      read_data(33) => Instruction_33_Q,
      read_data(32) => Instruction_32_Q,
      read_data(31) => Instruction_31_Q,
      read_data(30) => Instruction_30_Q,
      read_data(29) => Instruction_29_Q,
      read_data(28) => NLW_instr_mem_read_data_28_UNCONNECTED,
      read_data(27) => Instruction_27_Q,
      read_data(26) => Instruction_26_Q,
      read_data(25) => Instruction_25_Q,
      read_data(24) => Instruction_24_Q,
      read_data(23) => Instruction_23_Q,
      read_data(22) => Instruction_22_Q,
      read_data(21) => Instruction_21_Q,
      read_data(20) => Instruction_20_Q,
      read_data(19) => Instruction_19_Q,
      read_data(18) => Instruction_18_Q,
      read_data(17) => Instruction_17_Q,
      read_data(16) => Instruction_16_Q,
      read_data(15) => Instruction_15_Q,
      read_data(14) => Instruction_14_Q,
      read_data(13) => Instruction_13_Q,
      read_data(12) => Instruction_12_Q,
      read_data(11) => Instruction_11_Q,
      read_data(10) => Instruction_10_Q,
      read_data(9) => Instruction_9_Q,
      read_data(8) => Instruction_8_Q,
      read_data(7) => Instruction_7_Q,
      read_data(6) => Instruction_6_Q,
      read_data(5) => Instruction_5_Q,
      read_data(4) => Instruction_4_Q,
      read_data(3) => Instruction_3_Q,
      read_data(2) => Instruction_2_Q,
      read_data(1) => Instruction_1_Q,
      read_data(0) => Instruction_0_Q
    );
  regfile : rrwmem
    port map (
      clk => clk,
      we => M2WB_WriteReg_8562,
      dia(31) => WriteData_31_0,
      dia(30) => WriteData_30_0,
      dia(29) => WriteData_29_0,
      dia(28) => WriteData_28_0,
      dia(27) => WriteData_27_0,
      dia(26) => WriteData_26_0,
      dia(25) => WriteData_25_0,
      dia(24) => WriteData_24_0,
      dia(23) => WriteData_23_0,
      dia(22) => WriteData_22_0,
      dia(21) => WriteData_21_0,
      dia(20) => WriteData_20_0,
      dia(19) => WriteData_19_0,
      dia(18) => WriteData_18_0,
      dia(17) => WriteData_17_0,
      dia(16) => WriteData_16_0,
      dia(15) => WriteData_15_0,
      dia(14) => WriteData_14_0,
      dia(13) => WriteData_13_0,
      dia(12) => WriteData_12_0,
      dia(11) => WriteData_11_0,
      dia(10) => WriteData_10_0,
      dia(9) => WriteData_9_0,
      dia(8) => WriteData_8_0,
      dia(7) => WriteData_7_0,
      dia(6) => WriteData_6_0,
      dia(5) => WriteData_5_0,
      dia(4) => WriteData_4_0,
      dia(3) => WriteData_3_0,
      dia(2) => WriteData_2_0,
      dia(1) => WriteData_1_0,
      dia(0) => WriteData_0_0,
      a(9) => Instruction_38_Q,
      a(8) => Instruction_37_Q,
      a(7) => Instruction_36_Q,
      a(6) => Instruction_35_Q,
      a(5) => Instruction_34_Q,
      a(4) => Instruction_33_Q,
      a(3) => Instruction_32_Q,
      a(2) => Instruction_31_Q,
      a(1) => Instruction_30_Q,
      a(0) => Instruction_29_Q,
      b(9) => Instruction_27_Q,
      b(8) => Instruction_26_Q,
      b(7) => Instruction_25_Q,
      b(6) => Instruction_24_Q,
      b(5) => Instruction_23_Q,
      b(4) => Instruction_22_Q,
      b(3) => Instruction_21_Q,
      b(2) => Instruction_20_Q,
      b(1) => Instruction_19_Q,
      b(0) => Instruction_18_Q,
      c(9) => M2WB_IR_38_8595,
      c(8) => M2WB_IR_37_8596,
      c(7) => M2WB_IR_36_8597,
      c(6) => M2WB_IR_35_8598,
      c(5) => M2WB_IR_34_8599,
      c(4) => M2WB_IR_33_8600,
      c(3) => M2WB_IR_32_8601,
      c(2) => M2WB_IR_31_8602,
      c(1) => M2WB_IR_30_8603,
      c(0) => M2WB_IR_29_8604,
      doa(31) => RegData1(31),
      doa(30) => RegData1(30),
      doa(29) => RegData1(29),
      doa(28) => RegData1(28),
      doa(27) => RegData1(27),
      doa(26) => RegData1(26),
      doa(25) => RegData1(25),
      doa(24) => RegData1(24),
      doa(23) => RegData1(23),
      doa(22) => RegData1(22),
      doa(21) => RegData1(21),
      doa(20) => RegData1(20),
      doa(19) => RegData1(19),
      doa(18) => RegData1(18),
      doa(17) => RegData1(17),
      doa(16) => RegData1(16),
      doa(15) => RegData1(15),
      doa(14) => RegData1(14),
      doa(13) => RegData1(13),
      doa(12) => RegData1(12),
      doa(11) => RegData1(11),
      doa(10) => RegData1(10),
      doa(9) => RegData1(9),
      doa(8) => RegData1(8),
      doa(7) => RegData1(7),
      doa(6) => RegData1(6),
      doa(5) => RegData1(5),
      doa(4) => RegData1(4),
      doa(3) => RegData1(3),
      doa(2) => RegData1(2),
      doa(1) => RegData1(1),
      doa(0) => RegData1(0),
      dob(31) => RegData2(31),
      dob(30) => RegData2(30),
      dob(29) => RegData2(29),
      dob(28) => RegData2(28),
      dob(27) => RegData2(27),
      dob(26) => RegData2(26),
      dob(25) => RegData2(25),
      dob(24) => RegData2(24),
      dob(23) => RegData2(23),
      dob(22) => RegData2(22),
      dob(21) => RegData2(21),
      dob(20) => RegData2(20),
      dob(19) => RegData2(19),
      dob(18) => RegData2(18),
      dob(17) => RegData2(17),
      dob(16) => RegData2(16),
      dob(15) => RegData2(15),
      dob(14) => RegData2(14),
      dob(13) => RegData2(13),
      dob(12) => RegData2(12),
      dob(11) => RegData2(11),
      dob(10) => RegData2(10),
      dob(9) => RegData2(9),
      dob(8) => RegData2(8),
      dob(7) => RegData2(7),
      dob(6) => RegData2(6),
      dob(5) => RegData2(5),
      dob(4) => RegData2(4),
      dob(3) => RegData2(3),
      dob(2) => RegData2(2),
      dob(1) => RegData2(1),
      dob(0) => RegData2(0)
    );
  main_alu : alu
    port map (
      funct(5) => IDEX_AluOp_5_8669,
      funct(4) => IDEX_AluOp_4_8670,
      funct(3) => IDEX_AluOp_3_8671,
      funct(2) => IDEX_AluOp_2_8672,
      funct(1) => IDEX_AluOp_1_8673,
      funct(0) => IDEX_AluOp_0_8674,
      in_a(31) => AluIn1(31),
      in_a(30) => AluIn1(30),
      in_a(29) => AluIn1(29),
      in_a(28) => AluIn1(28),
      in_a(27) => AluIn1(27),
      in_a(26) => AluIn1(26),
      in_a(25) => AluIn1(25),
      in_a(24) => AluIn1(24),
      in_a(23) => AluIn1_23_0,
      in_a(22) => AluIn1_22_0,
      in_a(21) => AluIn1_21_0,
      in_a(20) => AluIn1_20_0,
      in_a(19) => AluIn1_19_0,
      in_a(18) => AluIn1_18_0,
      in_a(17) => AluIn1_17_0,
      in_a(16) => AluIn1_16_0,
      in_a(15) => AluIn1_15_0,
      in_a(14) => AluIn1_14_0,
      in_a(13) => AluIn1_13_0,
      in_a(12) => AluIn1_12_0,
      in_a(11) => AluIn1_11_0,
      in_a(10) => AluIn1_10_0,
      in_a(9) => AluIn1_9_0,
      in_a(8) => AluIn1_8_0,
      in_a(7) => AluIn1_7_0,
      in_a(6) => AluIn1_6_0,
      in_a(5) => AluIn1_5_0,
      in_a(4) => AluIn1_4_0,
      in_a(3) => AluIn1_3_0,
      in_a(2) => AluIn1_2_0,
      in_a(1) => AluIn1_1_0,
      in_a(0) => AluIn1_0_0,
      in_b(31) => AluIn2(31),
      in_b(30) => AluIn2(30),
      in_b(29) => AluIn2(29),
      in_b(28) => AluIn2(28),
      in_b(27) => AluIn2(27),
      in_b(26) => AluIn2(26),
      in_b(25) => AluIn2_25_0,
      in_b(24) => AluIn2(24),
      in_b(23) => AluIn2(23),
      in_b(22) => AluIn2(22),
      in_b(21) => AluIn2(21),
      in_b(20) => AluIn2(20),
      in_b(19) => AluIn2(19),
      in_b(18) => AluIn2(18),
      in_b(17) => AluIn2(17),
      in_b(16) => AluIn2_16_0,
      in_b(15) => AluIn2_15_0,
      in_b(14) => AluIn2_14_0,
      in_b(13) => AluIn2_13_0,
      in_b(12) => AluIn2_12_0,
      in_b(11) => AluIn2_11_0,
      in_b(10) => AluIn2_10_0,
      in_b(9) => AluIn2_9_0,
      in_b(8) => AluIn2_8_0,
      in_b(7) => AluIn2_7_0,
      in_b(6) => AluIn2_6_0,
      in_b(5) => AluIn2_5_0,
      in_b(4) => AluIn2_4_0,
      in_b(3) => AluIn2_3_0,
      in_b(2) => AluIn2_2_0,
      in_b(1) => AluIn2_1_0,
      in_b(0) => AluIn2_0_0,
      status(7) => NLW_main_alu_status_7_UNCONNECTED,
      status(6) => NLW_main_alu_status_6_UNCONNECTED,
      status(5) => NLW_main_alu_status_5_UNCONNECTED,
      status(4) => NLW_main_alu_status_4_UNCONNECTED,
      status(3) => NLW_main_alu_status_3_UNCONNECTED,
      status(2) => NLW_main_alu_status_2_UNCONNECTED,
      status(1) => NLW_main_alu_status_1_UNCONNECTED,
      status(0) => NLW_main_alu_status_0_UNCONNECTED,
      output(31) => AluRes(31),
      output(30) => AluRes(30),
      output(29) => AluRes(29),
      output(28) => AluRes(28),
      output(27) => AluRes(27),
      output(26) => AluRes(26),
      output(25) => AluRes(25),
      output(24) => AluRes(24),
      output(23) => AluRes(23),
      output(22) => AluRes(22),
      output(21) => AluRes(21),
      output(20) => AluRes(20),
      output(19) => AluRes(19),
      output(18) => AluRes(18),
      output(17) => AluRes(17),
      output(16) => AluRes(16),
      output(15) => AluRes(15),
      output(14) => AluRes(14),
      output(13) => AluRes(13),
      output(12) => AluRes(12),
      output(11) => AluRes(11),
      output(10) => AluRes(10),
      output(9) => AluRes(9),
      output(8) => AluRes(8),
      output(7) => AluRes(7),
      output(6) => AluRes(6),
      output(5) => AluRes(5),
      output(4) => AluRes(4),
      output(3) => AluRes(3),
      output(2) => AluRes(2),
      output(1) => AluRes(1),
      output(0) => AluRes(0)
    );
  data : rwmem_3
    port map (
      clk => clk,
      we => NLW_data_we_UNCONNECTED,
      write_data(31) => NLW_data_write_data_31_UNCONNECTED,
      write_data(30) => NLW_data_write_data_30_UNCONNECTED,
      write_data(29) => NLW_data_write_data_29_UNCONNECTED,
      write_data(28) => NLW_data_write_data_28_UNCONNECTED,
      write_data(27) => NLW_data_write_data_27_UNCONNECTED,
      write_data(26) => NLW_data_write_data_26_UNCONNECTED,
      write_data(25) => NLW_data_write_data_25_UNCONNECTED,
      write_data(24) => NLW_data_write_data_24_UNCONNECTED,
      write_data(23) => NLW_data_write_data_23_UNCONNECTED,
      write_data(22) => NLW_data_write_data_22_UNCONNECTED,
      write_data(21) => NLW_data_write_data_21_UNCONNECTED,
      write_data(20) => NLW_data_write_data_20_UNCONNECTED,
      write_data(19) => NLW_data_write_data_19_UNCONNECTED,
      write_data(18) => NLW_data_write_data_18_UNCONNECTED,
      write_data(17) => NLW_data_write_data_17_UNCONNECTED,
      write_data(16) => NLW_data_write_data_16_UNCONNECTED,
      write_data(15) => NLW_data_write_data_15_UNCONNECTED,
      write_data(14) => NLW_data_write_data_14_UNCONNECTED,
      write_data(13) => NLW_data_write_data_13_UNCONNECTED,
      write_data(12) => NLW_data_write_data_12_UNCONNECTED,
      write_data(11) => NLW_data_write_data_11_UNCONNECTED,
      write_data(10) => NLW_data_write_data_10_UNCONNECTED,
      write_data(9) => NLW_data_write_data_9_UNCONNECTED,
      write_data(8) => NLW_data_write_data_8_UNCONNECTED,
      write_data(7) => NLW_data_write_data_7_UNCONNECTED,
      write_data(6) => NLW_data_write_data_6_UNCONNECTED,
      write_data(5) => NLW_data_write_data_5_UNCONNECTED,
      write_data(4) => NLW_data_write_data_4_UNCONNECTED,
      write_data(3) => NLW_data_write_data_3_UNCONNECTED,
      write_data(2) => NLW_data_write_data_2_UNCONNECTED,
      write_data(1) => NLW_data_write_data_1_UNCONNECTED,
      write_data(0) => NLW_data_write_data_0_UNCONNECTED,
      write_addr(9) => NlwRenamedSig_OI_M1M2_Address_9,
      write_addr(8) => NlwRenamedSig_OI_M1M2_Address_8,
      write_addr(7) => NlwRenamedSig_OI_M1M2_Address_7,
      write_addr(6) => NlwRenamedSig_OI_M1M2_Address_6,
      write_addr(5) => NlwRenamedSig_OI_M1M2_Address_5,
      write_addr(4) => NlwRenamedSig_OI_M1M2_Address_4,
      write_addr(3) => NlwRenamedSig_OI_M1M2_Address_3,
      write_addr(2) => NlwRenamedSig_OI_M1M2_Address_2,
      write_addr(1) => NlwRenamedSig_OI_M1M2_Address_1,
      write_addr(0) => NlwRenamedSig_OI_M1M2_Address_0,
      read_addr(9) => EXMEM_AluRes_9_8771,
      read_addr(8) => EXMEM_AluRes_8_8772,
      read_addr(7) => EXMEM_AluRes_7_8773,
      read_addr(6) => EXMEM_AluRes_6_8774,
      read_addr(5) => EXMEM_AluRes_5_8775,
      read_addr(4) => EXMEM_AluRes_4_8776,
      read_addr(3) => EXMEM_AluRes_3_8777,
      read_addr(2) => EXMEM_AluRes_2_8778,
      read_addr(1) => EXMEM_AluRes_1_8779,
      read_addr(0) => EXMEM_AluRes_0_8780,
      read_data(31) => CachedData(31),
      read_data(30) => CachedData(30),
      read_data(29) => CachedData(29),
      read_data(28) => CachedData(28),
      read_data(27) => CachedData(27),
      read_data(26) => CachedData(26),
      read_data(25) => CachedData(25),
      read_data(24) => CachedData(24),
      read_data(23) => CachedData(23),
      read_data(22) => CachedData(22),
      read_data(21) => CachedData(21),
      read_data(20) => CachedData(20),
      read_data(19) => CachedData(19),
      read_data(18) => CachedData(18),
      read_data(17) => CachedData(17),
      read_data(16) => CachedData(16),
      read_data(15) => CachedData(15),
      read_data(14) => CachedData(14),
      read_data(13) => CachedData(13),
      read_data(12) => CachedData(12),
      read_data(11) => CachedData(11),
      read_data(10) => CachedData(10),
      read_data(9) => CachedData(9),
      read_data(8) => CachedData(8),
      read_data(7) => CachedData(7),
      read_data(6) => CachedData(6),
      read_data(5) => CachedData(5),
      read_data(4) => CachedData(4),
      read_data(3) => CachedData(3),
      read_data(2) => CachedData(2),
      read_data(1) => CachedData(1),
      read_data(0) => CachedData(0)
    );
  forwarding_unit : Forward
    port map (
      Branch => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      AluIn2Src => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      EXMEMR1(9) => EXMEM_IR_38_8813,
      EXMEMR1(8) => EXMEM_IR_37_8814,
      EXMEMR1(7) => EXMEM_IR_36_8815,
      EXMEMR1(6) => EXMEM_IR_35_8816,
      EXMEMR1(5) => EXMEM_IR_34_8817,
      EXMEMR1(4) => EXMEM_IR_33_8818,
      EXMEMR1(3) => EXMEM_IR_32_8819,
      EXMEMR1(2) => EXMEM_IR_31_8820,
      EXMEMR1(1) => EXMEM_IR_30_8821,
      EXMEMR1(0) => EXMEM_IR_29_8822,
      EXMEMR2(9) => NLW_forwarding_unit_EXMEMR2_9_UNCONNECTED,
      EXMEMR2(8) => NLW_forwarding_unit_EXMEMR2_8_UNCONNECTED,
      EXMEMR2(7) => NLW_forwarding_unit_EXMEMR2_7_UNCONNECTED,
      EXMEMR2(6) => NLW_forwarding_unit_EXMEMR2_6_UNCONNECTED,
      EXMEMR2(5) => NLW_forwarding_unit_EXMEMR2_5_UNCONNECTED,
      EXMEMR2(4) => NLW_forwarding_unit_EXMEMR2_4_UNCONNECTED,
      EXMEMR2(3) => NLW_forwarding_unit_EXMEMR2_3_UNCONNECTED,
      EXMEMR2(2) => NLW_forwarding_unit_EXMEMR2_2_UNCONNECTED,
      EXMEMR2(1) => NLW_forwarding_unit_EXMEMR2_1_UNCONNECTED,
      EXMEMR2(0) => NLW_forwarding_unit_EXMEMR2_0_UNCONNECTED,
      IDEXR1(9) => IDEX_IR_38_8823,
      IDEXR1(8) => IDEX_IR_37_8824,
      IDEXR1(7) => IDEX_IR_36_8825,
      IDEXR1(6) => IDEX_IR_35_8826,
      IDEXR1(5) => IDEX_IR_34_8827,
      IDEXR1(4) => IDEX_IR_33_8828,
      IDEXR1(3) => IDEX_IR_32_8829,
      IDEXR1(2) => IDEX_IR_31_8830,
      IDEXR1(1) => IDEX_IR_30_8831,
      IDEXR1(0) => IDEX_IR_29_8832,
      IDEXR2(9) => IDEX_IR_27_8833,
      IDEXR2(8) => IDEX_IR_26_8834,
      IDEXR2(7) => IDEX_IR_25_8835,
      IDEXR2(6) => IDEX_IR_24_8836,
      IDEXR2(5) => IDEX_IR_23_8837,
      IDEXR2(4) => IDEX_IR_22_8838,
      IDEXR2(3) => IDEX_IR_21_8839,
      IDEXR2(2) => IDEX_IR_20_8840,
      IDEXR2(1) => IDEX_IR_19_8841,
      IDEXR2(0) => IDEX_IR_18_8842,
      M2WBR1(9) => M2WB_IR_38_8595,
      M2WBR1(8) => M2WB_IR_37_8596,
      M2WBR1(7) => M2WB_IR_36_8597,
      M2WBR1(6) => M2WB_IR_35_8598,
      M2WBR1(5) => M2WB_IR_34_8599,
      M2WBR1(4) => M2WB_IR_33_8600,
      M2WBR1(3) => M2WB_IR_32_8601,
      M2WBR1(2) => M2WB_IR_31_8602,
      M2WBR1(1) => M2WB_IR_30_8603,
      M2WBR1(0) => M2WB_IR_29_8604,
      M2WBR2(9) => M2WB_IR_27_8843,
      M2WBR2(8) => M2WB_IR_26_8844,
      M2WBR2(7) => M2WB_IR_25_8845,
      M2WBR2(6) => M2WB_IR_24_8846,
      M2WBR2(5) => M2WB_IR_23_8847,
      M2WBR2(4) => M2WB_IR_22_8848,
      M2WBR2(3) => M2WB_IR_21_8849,
      M2WBR2(2) => M2WB_IR_20_8850,
      M2WBR2(1) => M2WB_IR_19_8851,
      M2WBR2(0) => M2WB_IR_18_8852,
      FwdMux2Sel(2) => FwdMux2(2),
      FwdMux2Sel(1) => FwdMux2(1),
      FwdMux2Sel(0) => FwdMux2(0),
      FwdMux1Sel(2) => FwdMux1(2),
      FwdMux1Sel(1) => FwdMux1(1),
      FwdMux1Sel(0) => FwdMux1(0)
    );
  cpu_AluIn1_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn1_30_F5MUX_21947,
      O => AluIn1(30)
    );
  cpu_AluIn1_30_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y28"
    )
    port map (
      IA => N42,
      IB => N43,
      SEL => cpu_AluIn1_30_BXINV_21939,
      O => cpu_AluIn1_30_F5MUX_21947
    );
  cpu_AluIn1_30_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => cpu_AluIn1_30_BXINV_21939
    );
  cpu_AluIn1_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn1_31_F5MUX_21972,
      O => AluIn1(31)
    );
  cpu_AluIn1_31_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y31"
    )
    port map (
      IA => N38,
      IB => N39,
      SEL => cpu_AluIn1_31_BXINV_21964,
      O => cpu_AluIn1_31_F5MUX_21972
    );
  cpu_AluIn1_31_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => cpu_AluIn1_31_BXINV_21964
    );
  cpu_AluIn1_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn1_24_F5MUX_21997,
      O => AluIn1(24)
    );
  cpu_AluIn1_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X49Y29"
    )
    port map (
      IA => N30,
      IB => N31,
      SEL => cpu_AluIn1_24_BXINV_21989,
      O => cpu_AluIn1_24_F5MUX_21997
    );
  cpu_AluIn1_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => cpu_AluIn1_24_BXINV_21989
    );
  cpu_AluIn1_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn1_25_F5MUX_22022,
      O => AluIn1(25)
    );
  cpu_AluIn1_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y41"
    )
    port map (
      IA => N40,
      IB => N41,
      SEL => cpu_AluIn1_25_BXINV_22014,
      O => cpu_AluIn1_25_F5MUX_22022
    );
  cpu_AluIn1_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => cpu_AluIn1_25_BXINV_22014
    );
  cpu_AluIn1_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn1_26_F5MUX_22047,
      O => AluIn1(26)
    );
  cpu_AluIn1_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      IA => N44,
      IB => N45,
      SEL => cpu_AluIn1_26_BXINV_22039,
      O => cpu_AluIn1_26_F5MUX_22047
    );
  cpu_AluIn1_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => cpu_AluIn1_26_BXINV_22039
    );
  cpu_AluIn1_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn1_27_F5MUX_22072,
      O => AluIn1(27)
    );
  cpu_AluIn1_27_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y31"
    )
    port map (
      IA => N32,
      IB => N33,
      SEL => cpu_AluIn1_27_BXINV_22064,
      O => cpu_AluIn1_27_F5MUX_22072
    );
  cpu_AluIn1_27_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => cpu_AluIn1_27_BXINV_22064
    );
  cpu_AluIn1_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn1_28_F5MUX_22097,
      O => AluIn1(28)
    );
  cpu_AluIn1_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y26"
    )
    port map (
      IA => N34,
      IB => N35,
      SEL => cpu_AluIn1_28_BXINV_22089,
      O => cpu_AluIn1_28_F5MUX_22097
    );
  cpu_AluIn1_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => cpu_AluIn1_28_BXINV_22089
    );
  cpu_AluIn2_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_20_F5MUX_22122,
      O => AluIn2(20)
    );
  cpu_AluIn2_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y34"
    )
    port map (
      IA => N54,
      IB => N55,
      SEL => cpu_AluIn2_20_BXINV_22115,
      O => cpu_AluIn2_20_F5MUX_22122
    );
  cpu_AluIn2_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => cpu_AluIn2_20_BXINV_22115
    );
  cpu_AluIn1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn1_29_F5MUX_22147,
      O => AluIn1(29)
    );
  cpu_AluIn1_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y26"
    )
    port map (
      IA => N36,
      IB => N37,
      SEL => cpu_AluIn1_29_BXINV_22139,
      O => cpu_AluIn1_29_F5MUX_22147
    );
  cpu_AluIn1_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => cpu_AluIn1_29_BXINV_22139
    );
  cpu_AluIn2_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_21_F5MUX_22172,
      O => AluIn2(21)
    );
  cpu_AluIn2_21_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => N52,
      IB => N53,
      SEL => cpu_AluIn2_21_BXINV_22165,
      O => cpu_AluIn2_21_F5MUX_22172
    );
  cpu_AluIn2_21_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => cpu_AluIn2_21_BXINV_22165
    );
  cpu_AluIn2_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_22_F5MUX_22197,
      O => AluIn2(22)
    );
  cpu_AluIn2_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y32"
    )
    port map (
      IA => N50,
      IB => N51,
      SEL => cpu_AluIn2_22_BXINV_22190,
      O => cpu_AluIn2_22_F5MUX_22197
    );
  cpu_AluIn2_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => cpu_AluIn2_22_BXINV_22190
    );
  cpu_AluIn2_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_30_F5MUX_22222,
      O => AluIn2(30)
    );
  cpu_AluIn2_30_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y29"
    )
    port map (
      IA => N26,
      IB => N27,
      SEL => cpu_AluIn2_30_BXINV_22215,
      O => cpu_AluIn2_30_F5MUX_22222
    );
  cpu_AluIn2_30_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => cpu_AluIn2_30_BXINV_22215
    );
  cpu_AluIn2_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_23_F5MUX_22247,
      O => AluIn2(23)
    );
  cpu_AluIn2_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y33"
    )
    port map (
      IA => N48,
      IB => N49,
      SEL => cpu_AluIn2_23_BXINV_22240,
      O => cpu_AluIn2_23_F5MUX_22247
    );
  cpu_AluIn2_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => cpu_AluIn2_23_BXINV_22240
    );
  cpu_AluIn2_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_31_F5MUX_22272,
      O => AluIn2(31)
    );
  cpu_AluIn2_31_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y30"
    )
    port map (
      IA => N24,
      IB => N25,
      SEL => cpu_AluIn2_31_BXINV_22265,
      O => cpu_AluIn2_31_F5MUX_22272
    );
  cpu_AluIn2_31_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => cpu_AluIn2_31_BXINV_22265
    );
  cpu_AluIn2_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_24_F5MUX_22297,
      O => AluIn2(24)
    );
  cpu_AluIn2_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y29"
    )
    port map (
      IA => N62,
      IB => N63,
      SEL => cpu_AluIn2_24_BXINV_22290,
      O => cpu_AluIn2_24_F5MUX_22297
    );
  cpu_AluIn2_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => cpu_AluIn2_24_BXINV_22290
    );
  cpu_AluIn2_25_55_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_25_55_F5MUX_22322,
      O => AluIn2_25_55
    );
  cpu_AluIn2_25_55_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y34"
    )
    port map (
      IA => N46,
      IB => N47,
      SEL => cpu_AluIn2_25_55_BXINV_22314,
      O => cpu_AluIn2_25_55_F5MUX_22322
    );
  cpu_AluIn2_25_55_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => cpu_AluIn2_25_55_BXINV_22314
    );
  cpu_AluIn2_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_17_F5MUX_22347,
      O => AluIn2(17)
    );
  cpu_AluIn2_17_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y32"
    )
    port map (
      IA => N60,
      IB => N61,
      SEL => cpu_AluIn2_17_BXINV_22340,
      O => cpu_AluIn2_17_F5MUX_22347
    );
  cpu_AluIn2_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => cpu_AluIn2_17_BXINV_22340
    );
  cpu_AluIn2_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_18_F5MUX_22372,
      O => AluIn2(18)
    );
  cpu_AluIn2_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y35"
    )
    port map (
      IA => N58,
      IB => N59,
      SEL => cpu_AluIn2_18_BXINV_22365,
      O => cpu_AluIn2_18_F5MUX_22372
    );
  cpu_AluIn2_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => cpu_AluIn2_18_BXINV_22365
    );
  cpu_AluIn2_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_26_F5MUX_22397,
      O => AluIn2(26)
    );
  cpu_AluIn2_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y28"
    )
    port map (
      IA => N28,
      IB => N29,
      SEL => cpu_AluIn2_26_BXINV_22390,
      O => cpu_AluIn2_26_F5MUX_22397
    );
  cpu_AluIn2_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => cpu_AluIn2_26_BXINV_22390
    );
  cpu_AluIn2_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_19_F5MUX_22422,
      O => AluIn2(19)
    );
  cpu_AluIn2_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y37"
    )
    port map (
      IA => N56,
      IB => N57,
      SEL => cpu_AluIn2_19_BXINV_22415,
      O => cpu_AluIn2_19_F5MUX_22422
    );
  cpu_AluIn2_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => cpu_AluIn2_19_BXINV_22415
    );
  cpu_AluIn2_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_27_F5MUX_22447,
      O => AluIn2(27)
    );
  cpu_AluIn2_27_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y30"
    )
    port map (
      IA => N18,
      IB => N19,
      SEL => cpu_AluIn2_27_BXINV_22440,
      O => cpu_AluIn2_27_F5MUX_22447
    );
  cpu_AluIn2_27_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => cpu_AluIn2_27_BXINV_22440
    );
  cpu_AluIn2_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_28_F5MUX_22472,
      O => AluIn2(28)
    );
  cpu_AluIn2_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y26"
    )
    port map (
      IA => N20,
      IB => N21,
      SEL => cpu_AluIn2_28_BXINV_22465,
      O => cpu_AluIn2_28_F5MUX_22472
    );
  cpu_AluIn2_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => cpu_AluIn2_28_BXINV_22465
    );
  cpu_AluIn2_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => cpu_AluIn2_29_F5MUX_22497,
      O => AluIn2(29)
    );
  cpu_AluIn2_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y26"
    )
    port map (
      IA => N22,
      IB => N23,
      SEL => cpu_AluIn2_29_BXINV_22490,
      O => cpu_AluIn2_29_F5MUX_22497
    );
  cpu_AluIn2_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => cpu_AluIn2_29_BXINV_22490
    );
  cpu_AluIn2_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(0),
      O => AluIn2_0_0
    );
  cpu_AluIn2_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_0_65_O,
      O => AluIn2_0_65_O_0
    );
  AluIn2_0_65 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X54Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_0_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_0_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_0_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_0_65_ADR4,
      O => AluIn2_0_65_O
    );
  cpu_AluIn2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(1),
      O => AluIn2_1_0
    );
  cpu_AluIn2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_1_65_O,
      O => AluIn2_1_65_O_0
    );
  AluIn2_1_65 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X54Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_1_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_1_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_1_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_1_65_ADR4,
      O => AluIn2_1_65_O
    );
  cpu_AluIn2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(2),
      O => AluIn2_2_0
    );
  cpu_AluIn2_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_2_65_O,
      O => AluIn2_2_65_O_0
    );
  AluIn2_2_65 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X54Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_2_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_2_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_2_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_2_65_ADR4,
      O => AluIn2_2_65_O
    );
  cpu_AluIn2_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(3),
      O => AluIn2_3_0
    );
  cpu_AluIn2_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_3_65_O,
      O => AluIn2_3_65_O_0
    );
  AluIn2_3_65 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X54Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_3_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_3_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_3_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_3_65_ADR4,
      O => AluIn2_3_65_O
    );
  cpu_AluIn2_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(4),
      O => AluIn2_4_0
    );
  cpu_AluIn2_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_4_65_O,
      O => AluIn2_4_65_O_0
    );
  AluIn2_4_65 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X55Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_4_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_4_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_4_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_4_65_ADR4,
      O => AluIn2_4_65_O
    );
  cpu_AluIn2_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(5),
      O => AluIn2_5_0
    );
  cpu_AluIn2_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_5_65_O,
      O => AluIn2_5_65_O_0
    );
  AluIn2_5_65 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X51Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_5_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_5_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_5_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_5_65_ADR4,
      O => AluIn2_5_65_O
    );
  cpu_AluIn2_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(6),
      O => AluIn2_6_0
    );
  cpu_AluIn2_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_6_65_O,
      O => AluIn2_6_65_O_0
    );
  AluIn2_6_65 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X55Y26"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_6_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_6_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_6_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_6_65_ADR4,
      O => AluIn2_6_65_O
    );
  cpu_AluIn2_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(7),
      O => AluIn2_7_0
    );
  cpu_AluIn2_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_7_65_O,
      O => AluIn2_7_65_O_0
    );
  AluIn2_7_65 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X55Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_7_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_7_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_7_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_7_65_ADR4,
      O => AluIn2_7_65_O
    );
  cpu_AluIn2_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(8),
      O => AluIn2_8_0
    );
  cpu_AluIn2_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_8_65_O,
      O => AluIn2_8_65_O_0
    );
  AluIn2_8_65 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X53Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_8_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_8_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_8_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_8_65_ADR4,
      O => AluIn2_8_65_O
    );
  cpu_AluIn2_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(9),
      O => AluIn2_9_0
    );
  cpu_AluIn2_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_9_65_O,
      O => AluIn2_9_65_O_0
    );
  AluIn2_9_65 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X55Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_9_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_9_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_9_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_9_65_ADR4,
      O => AluIn2_9_65_O
    );
  cpu_AluIn2_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(10),
      O => AluIn2_10_0
    );
  cpu_AluIn2_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_10_65_O,
      O => AluIn2_10_65_O_0
    );
  AluIn2_10_65 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X50Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_10_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_10_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_10_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_10_65_ADR4,
      O => AluIn2_10_65_O
    );
  cpu_AluIn2_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(11),
      O => AluIn2_11_0
    );
  cpu_AluIn2_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_11_65_O,
      O => AluIn2_11_65_O_0
    );
  AluIn2_11_65 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X54Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_11_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_11_65_ADR2,
      ADR2 => M2WB_MemWriteData_11_8961,
      ADR3 => NlwBufferSignal_cpu_AluIn2_11_65_ADR4,
      O => AluIn2_11_65_O
    );
  cpu_AluIn2_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(12),
      O => AluIn2_12_0
    );
  cpu_AluIn2_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_12_65_O,
      O => AluIn2_12_65_O_0
    );
  AluIn2_12_65 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X52Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_12_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_12_65_ADR2,
      ADR2 => M2WB_MemWriteData_12_8965,
      ADR3 => NlwBufferSignal_cpu_AluIn2_12_65_ADR4,
      O => AluIn2_12_65_O
    );
  cpu_AluIn2_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(13),
      O => AluIn2_13_0
    );
  cpu_AluIn2_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_13_65_O,
      O => AluIn2_13_65_O_0
    );
  AluIn2_13_65 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X54Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_13_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_13_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_13_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_13_65_ADR4,
      O => AluIn2_13_65_O
    );
  cpu_AluIn2_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(14),
      O => AluIn2_14_0
    );
  cpu_AluIn2_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_14_65_O,
      O => AluIn2_14_65_O_0
    );
  AluIn2_14_65 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X52Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_14_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_14_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_14_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_14_65_ADR4,
      O => AluIn2_14_65_O
    );
  cpu_AluIn2_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(15),
      O => AluIn2_15_0
    );
  cpu_AluIn2_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_15_65_O,
      O => AluIn2_15_65_O_0
    );
  AluIn2_15_65 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X50Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_15_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_15_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_15_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_15_65_ADR4,
      O => AluIn2_15_65_O
    );
  cpu_AluIn2_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(16),
      O => AluIn2_16_0
    );
  cpu_AluIn2_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_16_65_O,
      O => AluIn2_16_65_O_0
    );
  AluIn2_16_65 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X55Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_16_65_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_16_65_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_16_65_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_16_65_ADR4,
      O => AluIn2_16_65_O
    );
  cpu_M2WB_AluRes_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_AluRes_31_22953,
      O => cpu_M2WB_AluRes_31_DXMUX_22956
    );
  cpu_M2WB_AluRes_31_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_31_8862,
      O => cpu_M2WB_AluRes_31_DIF_MUX_22945
    );
  cpu_M2WB_AluRes_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_AluRes_30_22937,
      O => cpu_M2WB_AluRes_31_DYMUX_22940
    );
  cpu_M2WB_AluRes_31_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_30_8859,
      O => cpu_M2WB_AluRes_31_DIG_MUX_22929
    );
  cpu_M2WB_AluRes_31_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_AluRes_31_SRINV_22921
    );
  cpu_M2WB_AluRes_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_31_CLKINV_22927
    );
  cpu_M2WB_AluRes_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_AluRes_27_23006,
      O => cpu_M2WB_AluRes_27_DXMUX_23009
    );
  cpu_M2WB_AluRes_27_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_27_8874,
      O => cpu_M2WB_AluRes_27_DIF_MUX_22998
    );
  cpu_M2WB_AluRes_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_AluRes_26_22990,
      O => cpu_M2WB_AluRes_27_DYMUX_22993
    );
  cpu_M2WB_AluRes_27_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_26_8871,
      O => cpu_M2WB_AluRes_27_DIG_MUX_22982
    );
  cpu_M2WB_AluRes_27_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_AluRes_27_SRINV_22974
    );
  cpu_M2WB_AluRes_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_27_CLKINV_22980
    );
  cpu_M2WB_AluRes_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_AluRes_29_23059,
      O => cpu_M2WB_AluRes_29_DXMUX_23062
    );
  cpu_M2WB_AluRes_29_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_29_8884,
      O => cpu_M2WB_AluRes_29_DIF_MUX_23051
    );
  cpu_M2WB_AluRes_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_AluRes_28_23043,
      O => cpu_M2WB_AluRes_29_DYMUX_23046
    );
  cpu_M2WB_AluRes_29_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_28_8877,
      O => cpu_M2WB_AluRes_29_DIG_MUX_23035
    );
  cpu_M2WB_AluRes_29_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_AluRes_29_SRINV_23027
    );
  cpu_M2WB_AluRes_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_29_CLKINV_23033
    );
  cpu_M2WB_WriteReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_WriteReg_23088,
      O => cpu_M2WB_WriteReg_DYMUX_23091
    );
  cpu_M2WB_WriteReg_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_WriteReg_8983,
      O => cpu_M2WB_WriteReg_DIG_MUX_23080
    );
  cpu_M2WB_WriteReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_WriteReg_CLKINV_23078
    );
  cpu_M2WB_IR_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y8",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_21_23141,
      O => cpu_M2WB_IR_21_DXMUX_23144
    );
  cpu_M2WB_IR_21_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y8",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_21_8984,
      O => cpu_M2WB_IR_21_DIF_MUX_23133
    );
  cpu_M2WB_IR_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y8",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_20_23125,
      O => cpu_M2WB_IR_21_DYMUX_23128
    );
  cpu_M2WB_IR_21_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y8",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_20_8985,
      O => cpu_M2WB_IR_21_DIG_MUX_23117
    );
  cpu_M2WB_IR_21_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y8",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_21_SRINV_23109
    );
  cpu_M2WB_IR_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y8",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_21_CLKINV_23115
    );
  cpu_M2WB_IR_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_23_23194,
      O => cpu_M2WB_IR_23_DXMUX_23197
    );
  cpu_M2WB_IR_23_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_23_8986,
      O => cpu_M2WB_IR_23_DIF_MUX_23186
    );
  cpu_M2WB_IR_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_22_23178,
      O => cpu_M2WB_IR_23_DYMUX_23181
    );
  cpu_M2WB_IR_23_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_22_8987,
      O => cpu_M2WB_IR_23_DIG_MUX_23170
    );
  cpu_M2WB_IR_23_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_23_SRINV_23162
    );
  cpu_M2WB_IR_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_23_CLKINV_23168
    );
  cpu_M2WB_IR_32_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_32_23247,
      O => cpu_M2WB_IR_32_DXMUX_23250
    );
  cpu_M2WB_IR_32_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_32_8819,
      O => cpu_M2WB_IR_32_DIF_MUX_23239
    );
  cpu_M2WB_IR_32_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_31_23231,
      O => cpu_M2WB_IR_32_DYMUX_23234
    );
  cpu_M2WB_IR_32_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_31_8820,
      O => cpu_M2WB_IR_32_DIG_MUX_23223
    );
  cpu_M2WB_IR_32_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_32_SRINV_23215
    );
  cpu_M2WB_IR_32_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_32_CLKINV_23221
    );
  cpu_M2WB_IR_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_25_23300,
      O => cpu_M2WB_IR_25_DXMUX_23303
    );
  cpu_M2WB_IR_25_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_25_8988,
      O => cpu_M2WB_IR_25_DIF_MUX_23292
    );
  cpu_M2WB_IR_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_24_23284,
      O => cpu_M2WB_IR_25_DYMUX_23287
    );
  cpu_M2WB_IR_25_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_24_8989,
      O => cpu_M2WB_IR_25_DIG_MUX_23276
    );
  cpu_M2WB_IR_25_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_25_SRINV_23268
    );
  cpu_M2WB_IR_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_25_CLKINV_23274
    );
  cpu_M2WB_IR_34_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_34_23353,
      O => cpu_M2WB_IR_34_DXMUX_23356
    );
  cpu_M2WB_IR_34_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_34_8817,
      O => cpu_M2WB_IR_34_DIF_MUX_23345
    );
  cpu_M2WB_IR_34_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_33_23337,
      O => cpu_M2WB_IR_34_DYMUX_23340
    );
  cpu_M2WB_IR_34_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_33_8818,
      O => cpu_M2WB_IR_34_DIG_MUX_23329
    );
  cpu_M2WB_IR_34_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_34_SRINV_23321
    );
  cpu_M2WB_IR_34_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_34_CLKINV_23327
    );
  cpu_M2WB_IR_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_27_23406,
      O => cpu_M2WB_IR_27_DXMUX_23409
    );
  cpu_M2WB_IR_27_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_27_8990,
      O => cpu_M2WB_IR_27_DIF_MUX_23398
    );
  cpu_M2WB_IR_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_26_23390,
      O => cpu_M2WB_IR_27_DYMUX_23393
    );
  cpu_M2WB_IR_27_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_26_8991,
      O => cpu_M2WB_IR_27_DIG_MUX_23382
    );
  cpu_M2WB_IR_27_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_27_SRINV_23374
    );
  cpu_M2WB_IR_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_27_CLKINV_23380
    );
  cpu_M2WB_IR_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_19_23459,
      O => cpu_M2WB_IR_19_DXMUX_23462
    );
  cpu_M2WB_IR_19_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_19_8992,
      O => cpu_M2WB_IR_19_DIF_MUX_23451
    );
  cpu_M2WB_IR_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_18_23443,
      O => cpu_M2WB_IR_19_DYMUX_23446
    );
  cpu_M2WB_IR_19_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_18_8993,
      O => cpu_M2WB_IR_19_DIG_MUX_23435
    );
  cpu_M2WB_IR_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_19_SRINV_23427
    );
  cpu_M2WB_IR_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_19_CLKINV_23433
    );
  cpu_M2WB_IR_36_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_36_23512,
      O => cpu_M2WB_IR_36_DXMUX_23515
    );
  cpu_M2WB_IR_36_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_36_8815,
      O => cpu_M2WB_IR_36_DIF_MUX_23504
    );
  cpu_M2WB_IR_36_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_35_23496,
      O => cpu_M2WB_IR_36_DYMUX_23499
    );
  cpu_M2WB_IR_36_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_35_8816,
      O => cpu_M2WB_IR_36_DIG_MUX_23488
    );
  cpu_M2WB_IR_36_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_36_SRINV_23480
    );
  cpu_M2WB_IR_36_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_36_CLKINV_23486
    );
  cpu_M2WB_IR_38_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_38_23565,
      O => cpu_M2WB_IR_38_DXMUX_23568
    );
  cpu_M2WB_IR_38_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_38_8813,
      O => cpu_M2WB_IR_38_DIF_MUX_23557
    );
  cpu_M2WB_IR_38_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_37_23549,
      O => cpu_M2WB_IR_38_DYMUX_23552
    );
  cpu_M2WB_IR_38_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_37_8814,
      O => cpu_M2WB_IR_38_DIG_MUX_23541
    );
  cpu_M2WB_IR_38_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_38_SRINV_23533
    );
  cpu_M2WB_IR_38_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_38_CLKINV_23539
    );
  cpu_M2WB_IR_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_30_23618,
      O => cpu_M2WB_IR_30_DXMUX_23621
    );
  cpu_M2WB_IR_30_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_30_8821,
      O => cpu_M2WB_IR_30_DIF_MUX_23610
    );
  cpu_M2WB_IR_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_IR_29_23602,
      O => cpu_M2WB_IR_30_DYMUX_23605
    );
  cpu_M2WB_IR_30_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_IR_29_8822,
      O => cpu_M2WB_IR_30_DIG_MUX_23594
    );
  cpu_M2WB_IR_30_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_IR_30_SRINV_23586
    );
  cpu_M2WB_IR_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_IR_30_CLKINV_23592
    );
  cpu_IFID_PC_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(11),
      O => cpu_IFID_PC_11_DXMUX_23658
    );
  cpu_IFID_PC_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(10),
      O => cpu_IFID_PC_11_DYMUX_23645
    );
  cpu_IFID_PC_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IFID_PC_11_CLKINV_23636
    );
  cpu_IFID_PC_11_CEINV : X_INV
    generic map(
      LOC => "SLICE_X66Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_IFID_PC_11_CEINVNOT
    );
  PC_mux0001_10_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X66Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_10_1_ADR1,
      ADR1 => PC(10),
      ADR2 => VCC,
      ADR3 => EXMEM_AluRes_10_8996,
      O => PC_mux0001(10)
    );
  cpu_IFID_PC_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_12_12_23693,
      O => AluIn2_12_12_0
    );
  cpu_IFID_PC_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(12),
      O => cpu_IFID_PC_12_DYMUX_23684
    );
  cpu_IFID_PC_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IFID_PC_12_CLKINV_23675
    );
  cpu_IFID_PC_12_CEINV : X_INV
    generic map(
      LOC => "SLICE_X64Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_IFID_PC_12_CEINVNOT
    );
  cpu_IFID_PC_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(1),
      O => cpu_IFID_PC_1_DXMUX_23729
    );
  cpu_IFID_PC_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(0),
      O => cpu_IFID_PC_1_DYMUX_23716
    );
  cpu_IFID_PC_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IFID_PC_1_CLKINV_23707
    );
  cpu_IFID_PC_1_CEINV : X_INV
    generic map(
      LOC => "SLICE_X65Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_IFID_PC_1_CEINVNOT
    );
  PC_mux0001_0_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X65Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_0_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_PC_mux0001_0_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_0_1_ADR4,
      O => PC_mux0001(0)
    );
  cpu_IFID_PC_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(3),
      O => cpu_IFID_PC_3_DXMUX_23767
    );
  cpu_IFID_PC_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(2),
      O => cpu_IFID_PC_3_DYMUX_23754
    );
  cpu_IFID_PC_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IFID_PC_3_CLKINV_23745
    );
  cpu_IFID_PC_3_CEINV : X_INV
    generic map(
      LOC => "SLICE_X67Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_IFID_PC_3_CEINVNOT
    );
  PC_mux0001_2_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X67Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_2_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_PC_mux0001_2_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_2_1_ADR4,
      O => PC_mux0001(2)
    );
  cpu_IFID_PC_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(5),
      O => cpu_IFID_PC_5_DXMUX_23805
    );
  cpu_IFID_PC_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(4),
      O => cpu_IFID_PC_5_DYMUX_23792
    );
  cpu_IFID_PC_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IFID_PC_5_CLKINV_23783
    );
  cpu_IFID_PC_5_CEINV : X_INV
    generic map(
      LOC => "SLICE_X67Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_IFID_PC_5_CEINVNOT
    );
  PC_mux0001_4_1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X67Y54"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_4_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_PC_mux0001_4_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_4_1_ADR4,
      O => PC_mux0001(4)
    );
  cpu_IFID_PC_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(7),
      O => cpu_IFID_PC_7_DXMUX_23843
    );
  cpu_IFID_PC_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(6),
      O => cpu_IFID_PC_7_DYMUX_23830
    );
  cpu_IFID_PC_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IFID_PC_7_CLKINV_23821
    );
  cpu_IFID_PC_7_CEINV : X_INV
    generic map(
      LOC => "SLICE_X64Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_IFID_PC_7_CEINVNOT
    );
  PC_mux0001_6_1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X64Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_6_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_PC_mux0001_6_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_6_1_ADR4,
      O => PC_mux0001(6)
    );
  cpu_IFID_PC_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(9),
      O => cpu_IFID_PC_9_DXMUX_23881
    );
  cpu_IFID_PC_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => PC_mux0001(8),
      O => cpu_IFID_PC_9_DYMUX_23868
    );
  cpu_IFID_PC_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IFID_PC_9_CLKINV_23859
    );
  cpu_IFID_PC_9_CEINV : X_INV
    generic map(
      LOC => "SLICE_X65Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_IFID_PC_9_CEINVNOT
    );
  PC_mux0001_8_1 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X65Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_8_1_ADR1,
      ADR1 => PC(8),
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_8_1_ADR4,
      O => PC_mux0001(8)
    );
  cpu_M2WB_MemToReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mshreg_M2WB_MemToReg_23908,
      O => cpu_M2WB_MemToReg_DYMUX_23911
    );
  cpu_M2WB_MemToReg_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_MemToReg_9013,
      O => cpu_M2WB_MemToReg_DIG_MUX_23900
    );
  cpu_M2WB_MemToReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemToReg_CLKINV_23898
    );
  cpu_IDEX_Immediate_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_13_Q,
      O => cpu_IDEX_Immediate_13_DXMUX_23927
    );
  cpu_IDEX_Immediate_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_12_Q,
      O => cpu_IDEX_Immediate_13_DYMUX_23922
    );
  cpu_IDEX_Immediate_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Immediate_13_CLKINV_23920
    );
  cpu_IDEX_Immediate_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_15_Q,
      O => cpu_IDEX_Immediate_15_DXMUX_23943
    );
  cpu_IDEX_Immediate_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_14_Q,
      O => cpu_IDEX_Immediate_15_DYMUX_23938
    );
  cpu_IDEX_Immediate_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Immediate_15_CLKINV_23936
    );
  cpu_IDEX_Immediate_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_17_Q,
      O => cpu_IDEX_Immediate_17_DXMUX_23959
    );
  cpu_IDEX_Immediate_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_16_Q,
      O => cpu_IDEX_Immediate_17_DYMUX_23954
    );
  cpu_IDEX_Immediate_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Immediate_17_CLKINV_23952
    );
  cpu_M2WB_AluRes_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_1,
      O => cpu_M2WB_AluRes_1_DXMUX_23975
    );
  cpu_M2WB_AluRes_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_0,
      O => cpu_M2WB_AluRes_1_DYMUX_23970
    );
  cpu_M2WB_AluRes_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_1_CLKINV_23968
    );
  cpu_M2WB_AluRes_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_3,
      O => cpu_M2WB_AluRes_3_DXMUX_23991
    );
  cpu_M2WB_AluRes_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_2,
      O => cpu_M2WB_AluRes_3_DYMUX_23986
    );
  cpu_M2WB_AluRes_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_3_CLKINV_23984
    );
  cpu_M2WB_AluRes_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_5,
      O => cpu_M2WB_AluRes_5_DXMUX_24007
    );
  cpu_M2WB_AluRes_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_4,
      O => cpu_M2WB_AluRes_5_DYMUX_24002
    );
  cpu_M2WB_AluRes_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_5_CLKINV_24000
    );
  cpu_M2WB_AluRes_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_7,
      O => cpu_M2WB_AluRes_7_DXMUX_24023
    );
  cpu_M2WB_AluRes_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_6,
      O => cpu_M2WB_AluRes_7_DYMUX_24018
    );
  cpu_M2WB_AluRes_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_7_CLKINV_24016
    );
  cpu_M2WB_AluRes_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_9,
      O => cpu_M2WB_AluRes_9_DXMUX_24039
    );
  cpu_M2WB_AluRes_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_8,
      O => cpu_M2WB_AluRes_9_DYMUX_24034
    );
  cpu_M2WB_AluRes_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_9_CLKINV_24032
    );
  cpu_IDEX_PC_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_11_8997,
      O => cpu_IDEX_PC_11_DXMUX_24055
    );
  cpu_IDEX_PC_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_10_8998,
      O => cpu_IDEX_PC_11_DYMUX_24050
    );
  cpu_IDEX_PC_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_PC_11_CLKINV_24048
    );
  cpu_IDEX_PC_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_12_9002,
      O => cpu_IDEX_PC_12_DYMUX_24064
    );
  cpu_IDEX_PC_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_PC_12_CLKINV_24062
    );
  cpu_IDEX_IR_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_21_Q,
      O => cpu_IDEX_IR_21_DXMUX_24080
    );
  cpu_IDEX_IR_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_20_Q,
      O => cpu_IDEX_IR_21_DYMUX_24075
    );
  cpu_IDEX_IR_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_21_CLKINV_24073
    );
  cpu_IDEX_IR_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_23_Q,
      O => cpu_IDEX_IR_23_DXMUX_24096
    );
  cpu_IDEX_IR_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_22_Q,
      O => cpu_IDEX_IR_23_DYMUX_24091
    );
  cpu_IDEX_IR_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_23_CLKINV_24089
    );
  cpu_IDEX_IR_32_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_32_Q,
      O => cpu_IDEX_IR_32_DXMUX_24112
    );
  cpu_IDEX_IR_32_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_31_Q,
      O => cpu_IDEX_IR_32_DYMUX_24107
    );
  cpu_IDEX_IR_32_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y12",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_32_CLKINV_24105
    );
  cpu_IDEX_IR_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_25_Q,
      O => cpu_IDEX_IR_25_DXMUX_24128
    );
  cpu_IDEX_IR_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_24_Q,
      O => cpu_IDEX_IR_25_DYMUX_24123
    );
  cpu_IDEX_IR_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_25_CLKINV_24121
    );
  cpu_IDEX_IR_34_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_34_Q,
      O => cpu_IDEX_IR_34_DXMUX_24144
    );
  cpu_IDEX_IR_34_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_33_Q,
      O => cpu_IDEX_IR_34_DYMUX_24139
    );
  cpu_IDEX_IR_34_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_34_CLKINV_24137
    );
  cpu_IDEX_IR_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_27_Q,
      O => cpu_IDEX_IR_27_DXMUX_24160
    );
  cpu_IDEX_IR_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_26_Q,
      O => cpu_IDEX_IR_27_DYMUX_24155
    );
  cpu_IDEX_IR_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_27_CLKINV_24153
    );
  cpu_IDEX_IR_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_19_Q,
      O => cpu_IDEX_IR_19_DXMUX_24176
    );
  cpu_IDEX_IR_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_18_Q,
      O => cpu_IDEX_IR_19_DYMUX_24171
    );
  cpu_IDEX_IR_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_19_CLKINV_24169
    );
  cpu_IDEX_IR_36_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_36_Q,
      O => cpu_IDEX_IR_36_DXMUX_24192
    );
  cpu_IDEX_IR_36_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_35_Q,
      O => cpu_IDEX_IR_36_DYMUX_24187
    );
  cpu_IDEX_IR_36_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_36_CLKINV_24185
    );
  cpu_IDEX_IR_38_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_38_Q,
      O => cpu_IDEX_IR_38_DXMUX_24208
    );
  cpu_IDEX_IR_38_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_37_Q,
      O => cpu_IDEX_IR_38_DYMUX_24203
    );
  cpu_IDEX_IR_38_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_38_CLKINV_24201
    );
  cpu_IDEX_IR_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_30_Q,
      O => cpu_IDEX_IR_30_DXMUX_24224
    );
  cpu_IDEX_IR_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_29_Q,
      O => cpu_IDEX_IR_30_DYMUX_24219
    );
  cpu_IDEX_IR_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IR_30_CLKINV_24217
    );
  cpu_M2WB_AluRes_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_11,
      O => cpu_M2WB_AluRes_11_DXMUX_24240
    );
  cpu_M2WB_AluRes_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_10,
      O => cpu_M2WB_AluRes_11_DYMUX_24235
    );
  cpu_M2WB_AluRes_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_11_CLKINV_24233
    );
  cpu_M2WB_AluRes_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_21,
      O => cpu_M2WB_AluRes_21_DXMUX_24256
    );
  cpu_M2WB_AluRes_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_20,
      O => cpu_M2WB_AluRes_21_DYMUX_24251
    );
  cpu_M2WB_AluRes_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_21_CLKINV_24249
    );
  cpu_M2WB_AluRes_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_13,
      O => cpu_M2WB_AluRes_13_DXMUX_24272
    );
  cpu_M2WB_AluRes_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_12,
      O => cpu_M2WB_AluRes_13_DYMUX_24267
    );
  cpu_M2WB_AluRes_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_13_CLKINV_24265
    );
  cpu_IDEX_MemToReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y89",
      PATHPULSE => 694 ps
    )
    port map (
      I => MemToReg,
      O => cpu_IDEX_MemToReg_DYMUX_24281
    );
  cpu_IDEX_MemToReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y89",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_MemToReg_CLKINV_24279
    );
  cpu_M2WB_AluRes_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_23,
      O => cpu_M2WB_AluRes_23_DXMUX_24297
    );
  cpu_M2WB_AluRes_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_22,
      O => cpu_M2WB_AluRes_23_DYMUX_24292
    );
  cpu_M2WB_AluRes_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_23_CLKINV_24290
    );
  cpu_M2WB_AluRes_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_15,
      O => cpu_M2WB_AluRes_15_DXMUX_24313
    );
  cpu_M2WB_AluRes_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_14,
      O => cpu_M2WB_AluRes_15_DYMUX_24308
    );
  cpu_M2WB_AluRes_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_15_CLKINV_24306
    );
  cpu_M2WB_AluRes_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_25,
      O => cpu_M2WB_AluRes_25_DXMUX_24329
    );
  cpu_M2WB_AluRes_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_24,
      O => cpu_M2WB_AluRes_25_DYMUX_24324
    );
  cpu_M2WB_AluRes_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_25_CLKINV_24322
    );
  cpu_M2WB_AluRes_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_17,
      O => cpu_M2WB_AluRes_17_DXMUX_24345
    );
  cpu_M2WB_AluRes_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_16,
      O => cpu_M2WB_AluRes_17_DYMUX_24340
    );
  cpu_M2WB_AluRes_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_17_CLKINV_24338
    );
  cpu_M2WB_AluRes_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_19,
      O => cpu_M2WB_AluRes_19_DXMUX_24361
    );
  cpu_M2WB_AluRes_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => NlwRenamedSig_OI_M1M2_Address_18,
      O => cpu_M2WB_AluRes_19_DYMUX_24356
    );
  cpu_M2WB_AluRes_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_AluRes_19_CLKINV_24354
    );
  cpu_EXMEM_WriteReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y82",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_WriteReg_9040,
      O => cpu_EXMEM_WriteReg_DYMUX_24370
    );
  cpu_EXMEM_WriteReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y82",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_WriteReg_CLKINV_24368
    );
  fpga_addr_10_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_10_8996,
      O => fpga_addr_10_OBUF_DYMUX_24379
    );
  fpga_addr_10_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_10_OBUF_CLKINV_24377
    );
  cpu_AluIn1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(0),
      O => AluIn1_0_0
    );
  cpu_AluIn1_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_0_11_24397,
      O => AluIn1_0_11_0
    );
  AluIn1_0_11 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X64Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_0_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_0_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_0_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_0_11_ADR4,
      O => AluIn1_0_11_24397
    );
  fpga_addr_11_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_11_8995,
      O => fpga_addr_11_OBUF_DYMUX_24412
    );
  fpga_addr_11_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_11_OBUF_CLKINV_24410
    );
  fpga_addr_20_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_20_8880,
      O => fpga_addr_20_OBUF_DYMUX_24421
    );
  fpga_addr_20_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_20_OBUF_CLKINV_24419
    );
  fpga_addr_12_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_12_9000,
      O => fpga_addr_12_OBUF_DYMUX_24430
    );
  fpga_addr_12_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_12_OBUF_CLKINV_24428
    );
  fpga_addr_21_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_21_8887,
      O => fpga_addr_21_OBUF_DYMUX_24439
    );
  fpga_addr_21_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_21_OBUF_CLKINV_24437
    );
  fpga_addr_13_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_13_9044,
      O => fpga_addr_13_OBUF_DYMUX_24448
    );
  fpga_addr_13_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_13_OBUF_CLKINV_24446
    );
  fpga_addr_22_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_22_8890,
      O => fpga_addr_22_OBUF_DYMUX_24457
    );
  fpga_addr_22_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_22_OBUF_CLKINV_24455
    );
  fpga_addr_14_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_14_9045,
      O => fpga_addr_14_OBUF_DYMUX_24466
    );
  fpga_addr_14_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_14_OBUF_CLKINV_24464
    );
  fpga_addr_23_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_23_8894,
      O => fpga_addr_23_OBUF_DYMUX_24475
    );
  fpga_addr_23_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_23_OBUF_CLKINV_24473
    );
  fpga_addr_15_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_15_9046,
      O => fpga_addr_15_OBUF_DYMUX_24484
    );
  fpga_addr_15_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_15_OBUF_CLKINV_24482
    );
  cpu_AluIn1_0_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_0_40_24502,
      O => AluIn1_0_40_0
    );
  AluIn1_0_40 : X_LUT4
    generic map(
      INIT => X"4450",
      LOC => "SLICE_X65Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_0_40_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_0_40_ADR2,
      ADR2 => RegData1(0),
      ADR3 => NlwBufferSignal_cpu_AluIn1_0_40_ADR4,
      O => AluIn1_0_40_24502
    );
  fpga_addr_24_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_24_8865,
      O => fpga_addr_24_OBUF_DYMUX_24517
    );
  fpga_addr_24_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_24_OBUF_CLKINV_24515
    );
  fpga_addr_16_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_16_9048,
      O => fpga_addr_16_OBUF_DYMUX_24526
    );
  fpga_addr_16_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_16_OBUF_CLKINV_24524
    );
  fpga_addr_25_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_25_8868,
      O => fpga_addr_25_OBUF_DYMUX_24535
    );
  fpga_addr_25_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_25_OBUF_CLKINV_24533
    );
  fpga_addr_17_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_17_8901,
      O => fpga_addr_17_OBUF_DYMUX_24544
    );
  fpga_addr_17_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_17_OBUF_CLKINV_24542
    );
  fpga_addr_18_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_18_8904,
      O => fpga_addr_18_OBUF_DYMUX_24553
    );
  fpga_addr_18_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_18_OBUF_CLKINV_24551
    );
  cpu_AluIn1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(1),
      O => AluIn1_1_0
    );
  cpu_AluIn1_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_1_11_24571,
      O => AluIn1_1_11_0
    );
  AluIn1_1_11 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X65Y49"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_1_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_1_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_1_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_1_11_ADR4,
      O => AluIn1_1_11_24571
    );
  fpga_addr_19_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_19_8908,
      O => fpga_addr_19_OBUF_DYMUX_24586
    );
  fpga_addr_19_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_19_OBUF_CLKINV_24584
    );
  cpu_AluIn1_10_40_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_1_40_24604,
      O => AluIn1_1_40_0
    );
  AluIn1_1_40 : X_LUT4
    generic map(
      INIT => X"0A0C",
      LOC => "SLICE_X64Y49"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_1_40_ADR1,
      ADR1 => RegData1(1),
      ADR2 => NlwBufferSignal_cpu_AluIn1_1_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_1_40_ADR4,
      O => AluIn1_1_40_24604
    );
  AluIn1_1_25 : X_LUT4
    generic map(
      INIT => X"D800",
      LOC => "SLICE_X64Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_1_25_ADR1,
      ADR1 => IDEX_PC_1_9053,
      ADR2 => NlwBufferSignal_cpu_AluIn1_1_25_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_1_25_ADR4,
      O => AluIn1_1_25_24628
    );
  cpu_AluIn1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(2),
      O => AluIn1_2_0
    );
  cpu_AluIn1_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_2_11_24652,
      O => AluIn1_2_11_0
    );
  AluIn1_2_11 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X65Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_2_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_2_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_2_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_2_11_ADR4,
      O => AluIn1_2_11_24652
    );
  cpu_AluIn1_11_40_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_11_40_24683,
      O => AluIn1_11_40_0
    );
  cpu_AluIn1_11_40_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_2_40_24676,
      O => AluIn1_2_40_0
    );
  AluIn1_2_40 : X_LUT4
    generic map(
      INIT => X"3022",
      LOC => "SLICE_X65Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_2_40_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_2_40_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_2_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_2_40_ADR4,
      O => AluIn1_2_40_24676
    );
  cpu_AluIn1_11_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_11_25_24707,
      O => AluIn1_11_25_0
    );
  cpu_AluIn1_11_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_2_25_24700,
      O => AluIn1_2_25_0
    );
  AluIn1_2_25 : X_LUT4
    generic map(
      INIT => X"A088",
      LOC => "SLICE_X65Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_2_25_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_2_25_ADR2,
      ADR2 => IDEX_PC_2_9059,
      ADR3 => NlwBufferSignal_cpu_AluIn1_2_25_ADR4,
      O => AluIn1_2_25_24700
    );
  cpu_AluIn1_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(3),
      O => AluIn1_3_0
    );
  cpu_AluIn1_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_3_11_24724,
      O => AluIn1_3_11_0
    );
  AluIn1_3_11 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X64Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_3_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_3_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_3_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_3_11_ADR4,
      O => AluIn1_3_11_24724
    );
  cpu_AluIn1_12_40_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_12_40_24755,
      O => AluIn1_12_40_0
    );
  cpu_AluIn1_12_40_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_3_40_24748,
      O => AluIn1_3_40_0
    );
  AluIn1_3_40 : X_LUT4
    generic map(
      INIT => X"5404",
      LOC => "SLICE_X64Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_3_40_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_3_40_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_3_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_3_40_ADR4,
      O => AluIn1_3_40_24748
    );
  cpu_AluIn1_12_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_12_25_24779,
      O => AluIn1_12_25_0
    );
  cpu_AluIn1_12_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_3_25_24772,
      O => AluIn1_3_25_0
    );
  AluIn1_3_25 : X_LUT4
    generic map(
      INIT => X"C840",
      LOC => "SLICE_X64Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_3_25_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_3_25_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_3_25_ADR3,
      ADR3 => IDEX_PC_3_9065,
      O => AluIn1_3_25_24772
    );
  cpu_AluIn1_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(4),
      O => AluIn1_4_0
    );
  cpu_AluIn1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_4_11_24796,
      O => AluIn1_4_11_0
    );
  AluIn1_4_11 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X54Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_4_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_4_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_4_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_4_11_ADR4,
      O => AluIn1_4_11_24796
    );
  cpu_AluIn2_0_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_0_27_24827,
      O => AluIn2_0_27_0
    );
  cpu_AluIn2_0_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_0_12_24820,
      O => AluIn2_0_12_0
    );
  AluIn2_0_12 : X_LUT4
    generic map(
      INIT => X"C840",
      LOC => "SLICE_X53Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_0_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_0_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_0_12_ADR3,
      ADR3 => IDEX_Immediate_0_9070,
      O => AluIn2_0_12_24820
    );
  cpu_AluIn1_4_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_4_25_24851,
      O => AluIn1_4_25_0
    );
  cpu_AluIn1_4_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_4_40_24844,
      O => AluIn1_4_40_0
    );
  AluIn1_4_40 : X_LUT4
    generic map(
      INIT => X"0D08",
      LOC => "SLICE_X54Y50"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_4_40_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_4_40_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_4_40_ADR3,
      ADR3 => RegData1(4),
      O => AluIn1_4_40_24844
    );
  cpu_AluIn1_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(5),
      O => AluIn1_5_0
    );
  cpu_AluIn1_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_5_11_24868,
      O => AluIn1_5_11_0
    );
  AluIn1_5_11 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X52Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_5_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_5_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_5_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_5_11_ADR4,
      O => AluIn1_5_11_24868
    );
  cpu_AluIn2_10_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_10_27_24899,
      O => AluIn2_10_27_0
    );
  cpu_AluIn2_10_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_1_12_24892,
      O => AluIn2_1_12_0
    );
  AluIn2_1_12 : X_LUT4
    generic map(
      INIT => X"CA00",
      LOC => "SLICE_X53Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_1_12_ADR1,
      ADR1 => IDEX_Immediate_1_9075,
      ADR2 => NlwBufferSignal_cpu_AluIn2_1_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_1_12_ADR4,
      O => AluIn2_1_12_24892
    );
  cpu_AluIn1_5_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_5_25_24923,
      O => AluIn1_5_25_0
    );
  cpu_AluIn1_5_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_5_40_24916,
      O => AluIn1_5_40_0
    );
  AluIn1_5_40 : X_LUT4
    generic map(
      INIT => X"00E4",
      LOC => "SLICE_X52Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_5_40_ADR1,
      ADR1 => RegData1(5),
      ADR2 => NlwBufferSignal_cpu_AluIn1_5_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_5_40_ADR4,
      O => AluIn1_5_40_24916
    );
  cpu_AluIn2_10_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_10_12_24947,
      O => AluIn2_10_12_0
    );
  cpu_AluIn2_10_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_1_27_24940,
      O => AluIn2_1_27_0
    );
  AluIn2_1_27 : X_LUT4
    generic map(
      INIT => X"00AC",
      LOC => "SLICE_X55Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_1_27_ADR1,
      ADR1 => RegData2(1),
      ADR2 => NlwBufferSignal_cpu_AluIn2_1_27_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_1_27_ADR4,
      O => AluIn2_1_27_24940
    );
  cpu_AluIn1_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(6),
      O => AluIn1_6_0
    );
  cpu_AluIn1_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_6_11_24964,
      O => AluIn1_6_11_0
    );
  AluIn1_6_11 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X52Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_6_11_ADR1,
      ADR1 => M2WB_MemWriteData_6_8941,
      ADR2 => NlwBufferSignal_cpu_AluIn1_6_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_6_11_ADR4,
      O => AluIn1_6_11_24964
    );
  cpu_AluIn2_11_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_11_27_24995,
      O => AluIn2_11_27_0
    );
  cpu_AluIn2_11_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_2_12_24988,
      O => AluIn2_2_12_0
    );
  AluIn2_2_12 : X_LUT4
    generic map(
      INIT => X"E200",
      LOC => "SLICE_X53Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_2_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_2_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_2_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_2_12_ADR4,
      O => AluIn2_2_12_24988
    );
  cpu_AluIn1_6_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_6_25_25019,
      O => AluIn1_6_25_0
    );
  cpu_AluIn1_6_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_6_40_25012,
      O => AluIn1_6_40_0
    );
  AluIn1_6_40 : X_LUT4
    generic map(
      INIT => X"0A0C",
      LOC => "SLICE_X54Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_6_40_ADR1,
      ADR1 => RegData1(6),
      ADR2 => NlwBufferSignal_cpu_AluIn1_6_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_6_40_ADR4,
      O => AluIn1_6_40_25012
    );
  cpu_AluIn2_11_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_2_27_25036,
      O => AluIn2_2_27_0
    );
  AluIn2_2_27 : X_LUT4
    generic map(
      INIT => X"0D08",
      LOC => "SLICE_X55Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_2_27_ADR1,
      ADR1 => M2WB_AluRes_2_9022,
      ADR2 => NlwBufferSignal_cpu_AluIn2_2_27_ADR3,
      ADR3 => RegData2(2),
      O => AluIn2_2_27_25036
    );
  cpu_AluIn1_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(7),
      O => AluIn1_7_0
    );
  cpu_AluIn1_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_7_11_25060,
      O => AluIn1_7_11_0
    );
  AluIn1_7_11 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X55Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_7_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_7_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_7_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_7_11_ADR4,
      O => AluIn1_7_11_25060
    );
  cpu_AluIn2_12_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_12_27_25091,
      O => AluIn2_12_27_0
    );
  cpu_AluIn2_12_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_3_12_25084,
      O => AluIn2_3_12_0
    );
  AluIn2_3_12 : X_LUT4
    generic map(
      INIT => X"AC00",
      LOC => "SLICE_X53Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_3_12_ADR1,
      ADR1 => EXMEM_AluRes_3_8777,
      ADR2 => NlwBufferSignal_cpu_AluIn2_3_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_3_12_ADR4,
      O => AluIn2_3_12_25084
    );
  cpu_AluIn1_7_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_7_25_25115,
      O => AluIn1_7_25_0
    );
  cpu_AluIn1_7_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_7_40_25108,
      O => AluIn1_7_40_0
    );
  AluIn1_7_40 : X_LUT4
    generic map(
      INIT => X"4540",
      LOC => "SLICE_X55Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_7_40_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_7_40_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_7_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_7_40_ADR4,
      O => AluIn1_7_40_25108
    );
  cpu_PC_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_1_8779,
      O => cpu_PC_1_DXMUX_25136
    );
  cpu_PC_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_0_8780,
      O => cpu_PC_1_DYMUX_25129
    );
  cpu_PC_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_PC_1_SRINV_25127
    );
  cpu_PC_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_PC_1_CLKINV_25126
    );
  cpu_PC_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => cpu_PC_1_CEINV_25125
    );
  cpu_AluIn2_13_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_13_27_25163,
      O => AluIn2_13_27_0
    );
  cpu_AluIn2_13_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_3_27_25156,
      O => AluIn2_3_27_0
    );
  AluIn2_3_27 : X_LUT4
    generic map(
      INIT => X"2320",
      LOC => "SLICE_X54Y31"
    )
    port map (
      ADR0 => M2WB_AluRes_3_9021,
      ADR1 => NlwBufferSignal_cpu_AluIn2_3_27_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_3_27_ADR3,
      ADR3 => RegData2(3),
      O => AluIn2_3_27_25156
    );
  cpu_AluIn1_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(8),
      O => AluIn1_8_0
    );
  cpu_AluIn1_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_8_11_25180,
      O => AluIn1_8_11_0
    );
  AluIn1_8_11 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X54Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_8_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_8_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_8_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_8_11_ADR4,
      O => AluIn1_8_11_25180
    );
  cpu_PC_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_3_8777,
      O => cpu_PC_3_DXMUX_25208
    );
  cpu_PC_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_2_8778,
      O => cpu_PC_3_DYMUX_25201
    );
  cpu_PC_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_PC_3_SRINV_25199
    );
  cpu_PC_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_PC_3_CLKINV_25198
    );
  cpu_PC_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => cpu_PC_3_CEINV_25197
    );
  AluIn2_4_12 : X_LUT4
    generic map(
      INIT => X"C0A0",
      LOC => "SLICE_X50Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_4_12_ADR1,
      ADR1 => IDEX_Immediate_4_9092,
      ADR2 => NlwBufferSignal_cpu_AluIn2_4_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_4_12_ADR4,
      O => AluIn2_4_12_25228
    );
  cpu_PC_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_5_8775,
      O => cpu_PC_5_DXMUX_25256
    );
  cpu_PC_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_4_8776,
      O => cpu_PC_5_DYMUX_25249
    );
  cpu_PC_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_PC_5_SRINV_25247
    );
  cpu_PC_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_PC_5_CLKINV_25246
    );
  cpu_PC_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => cpu_PC_5_CEINV_25245
    );
  cpu_PC_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_7_8773,
      O => cpu_PC_7_DXMUX_25280
    );
  cpu_PC_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_6_8774,
      O => cpu_PC_7_DYMUX_25273
    );
  cpu_PC_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_PC_7_SRINV_25271
    );
  cpu_PC_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_PC_7_CLKINV_25270
    );
  cpu_PC_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => cpu_PC_7_CEINV_25269
    );
  cpu_AluIn1_8_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_8_25_25307,
      O => AluIn1_8_25_0
    );
  cpu_AluIn1_8_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_8_40_25300,
      O => AluIn1_8_40_0
    );
  AluIn1_8_40 : X_LUT4
    generic map(
      INIT => X"4540",
      LOC => "SLICE_X54Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_8_40_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_8_40_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_8_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_8_40_ADR4,
      O => AluIn1_8_40_25300
    );
  cpu_PC_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_9_8771,
      O => cpu_PC_9_DXMUX_25328
    );
  cpu_PC_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_8_8772,
      O => cpu_PC_9_DYMUX_25321
    );
  cpu_PC_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_PC_9_SRINV_25319
    );
  cpu_PC_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_PC_9_CLKINV_25318
    );
  cpu_PC_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => cpu_PC_9_CEINV_25317
    );
  cpu_AluIn2_14_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_14_27_25355,
      O => AluIn2_14_27_0
    );
  cpu_AluIn2_14_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_4_27_25348,
      O => AluIn2_4_27_0
    );
  AluIn2_4_27 : X_LUT4
    generic map(
      INIT => X"5404",
      LOC => "SLICE_X54Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_4_27_ADR1,
      ADR1 => RegData2(4),
      ADR2 => NlwBufferSignal_cpu_AluIn2_4_27_ADR3,
      ADR3 => M2WB_AluRes_4_9024,
      O => AluIn2_4_27_25348
    );
  cpu_AluIn1_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(9),
      O => AluIn1_9_0
    );
  cpu_AluIn1_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_9_11_25372,
      O => AluIn1_9_11_0
    );
  AluIn1_9_11 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X53Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_9_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_9_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_9_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_9_11_ADR4,
      O => AluIn1_9_11_25372
    );
  cpu_M1M2_Data_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(1),
      O => cpu_M1M2_Data_1_DXMUX_25394
    );
  cpu_M1M2_Data_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(0),
      O => cpu_M1M2_Data_1_DYMUX_25389
    );
  cpu_M1M2_Data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_1_CLKINV_25387
    );
  AluIn2_5_12 : X_LUT4
    generic map(
      INIT => X"B080",
      LOC => "SLICE_X51Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_5_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_5_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_5_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_5_12_ADR4,
      O => AluIn2_5_12_25412
    );
  cpu_M1M2_Data_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(3),
      O => cpu_M1M2_Data_3_DXMUX_25434
    );
  cpu_M1M2_Data_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(2),
      O => cpu_M1M2_Data_3_DYMUX_25429
    );
  cpu_M1M2_Data_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_3_CLKINV_25427
    );
  cpu_M1M2_Data_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(5),
      O => cpu_M1M2_Data_5_DXMUX_25450
    );
  cpu_M1M2_Data_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(4),
      O => cpu_M1M2_Data_5_DYMUX_25445
    );
  cpu_M1M2_Data_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_5_CLKINV_25443
    );
  cpu_AluIn1_9_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_9_25_25475,
      O => AluIn1_9_25_0
    );
  cpu_AluIn1_9_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_9_40_25468,
      O => AluIn1_9_40_0
    );
  AluIn1_9_40 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X52Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_9_40_ADR1,
      ADR1 => RegData1(9),
      ADR2 => NlwBufferSignal_cpu_AluIn1_9_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_9_40_ADR4,
      O => AluIn1_9_40_25468
    );
  cpu_M1M2_Data_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(7),
      O => cpu_M1M2_Data_7_DXMUX_25490
    );
  cpu_M1M2_Data_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(6),
      O => cpu_M1M2_Data_7_DYMUX_25485
    );
  cpu_M1M2_Data_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_7_CLKINV_25483
    );
  cpu_AluIn2_15_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_15_27_25515,
      O => AluIn2_15_27_0
    );
  cpu_AluIn2_15_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_5_27_25508,
      O => AluIn2_5_27_0
    );
  AluIn2_5_27 : X_LUT4
    generic map(
      INIT => X"00CA",
      LOC => "SLICE_X55Y32"
    )
    port map (
      ADR0 => RegData2(5),
      ADR1 => M2WB_AluRes_5_9023,
      ADR2 => NlwBufferSignal_cpu_AluIn2_5_27_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_5_27_ADR4,
      O => AluIn2_5_27_25508
    );
  cpu_M1M2_Data_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(9),
      O => cpu_M1M2_Data_9_DXMUX_25530
    );
  cpu_M1M2_Data_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(8),
      O => cpu_M1M2_Data_9_DYMUX_25525
    );
  cpu_M1M2_Data_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_9_CLKINV_25523
    );
  cpu_AluIn2_15_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_15_12_25555,
      O => AluIn2_15_12_0
    );
  AluIn2_6_12 : X_LUT4
    generic map(
      INIT => X"C088",
      LOC => "SLICE_X51Y40"
    )
    port map (
      ADR0 => EXMEM_AluRes_6_8774,
      ADR1 => NlwBufferSignal_cpu_AluIn2_6_12_ADR2,
      ADR2 => IDEX_Immediate_6_9109,
      ADR3 => NlwBufferSignal_cpu_AluIn2_6_12_ADR4,
      O => AluIn2_6_12_25548
    );
  cpu_AluIn2_16_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_16_27_25579,
      O => AluIn2_16_27_0
    );
  cpu_AluIn2_16_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_6_27_25572,
      O => AluIn2_6_27_0
    );
  AluIn2_6_27 : X_LUT4
    generic map(
      INIT => X"0C0A",
      LOC => "SLICE_X54Y27"
    )
    port map (
      ADR0 => RegData2(6),
      ADR1 => NlwBufferSignal_cpu_AluIn2_6_27_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_6_27_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_6_27_ADR4,
      O => AluIn2_6_27_25572
    );
  AluIn2_7_12 : X_LUT4
    generic map(
      INIT => X"88C0",
      LOC => "SLICE_X48Y41"
    )
    port map (
      ADR0 => IDEX_Immediate_7_9110,
      ADR1 => NlwBufferSignal_cpu_AluIn2_7_12_ADR2,
      ADR2 => EXMEM_AluRes_7_8773,
      ADR3 => NlwBufferSignal_cpu_AluIn2_7_12_ADR4,
      O => AluIn2_7_12_25596
    );
  cpu_AluIn2_8_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_8_27_25627,
      O => AluIn2_8_27_0
    );
  cpu_AluIn2_8_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_7_27_25620,
      O => AluIn2_7_27_0
    );
  AluIn2_7_27 : X_LUT4
    generic map(
      INIT => X"0D08",
      LOC => "SLICE_X55Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_7_27_ADR1,
      ADR1 => M2WB_AluRes_7_9025,
      ADR2 => NlwBufferSignal_cpu_AluIn2_7_27_ADR3,
      ADR3 => RegData2(7),
      O => AluIn2_7_27_25620
    );
  cpu_AluIn2_9_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_9_27_25651,
      O => AluIn2_9_27_0
    );
  cpu_AluIn2_9_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_8_12_25644,
      O => AluIn2_8_12_0
    );
  AluIn2_8_12 : X_LUT4
    generic map(
      INIT => X"8C80",
      LOC => "SLICE_X53Y34"
    )
    port map (
      ADR0 => IDEX_Immediate_8_9111,
      ADR1 => NlwBufferSignal_cpu_AluIn2_8_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_8_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_8_12_ADR4,
      O => AluIn2_8_12_25644
    );
  cpu_AluIn2_27_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_27_20_25675,
      O => AluIn2_27_20_0
    );
  cpu_AluIn2_27_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_9_12_25668,
      O => AluIn2_9_12_0
    );
  AluIn2_9_12 : X_LUT4
    generic map(
      INIT => X"C088",
      LOC => "SLICE_X48Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_9_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_9_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_9_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_9_12_ADR4,
      O => AluIn2_9_12_25668
    );
  cpu_WriteData_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(10),
      O => WriteData_10_0
    );
  cpu_WriteData_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(0),
      O => WriteData_0_0
    );
  WriteData_0_1 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X65Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_0_1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_WriteData_0_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_0_1_ADR4,
      O => WriteData(0)
    );
  cpu_WriteData_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(11),
      O => WriteData_11_0
    );
  cpu_WriteData_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(1),
      O => WriteData_1_0
    );
  WriteData_1_1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X64Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_1_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_1_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_1_1_ADR4,
      O => WriteData(1)
    );
  cpu_WriteData_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(12),
      O => WriteData_12_0
    );
  cpu_WriteData_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(2),
      O => WriteData_2_0
    );
  WriteData_2_1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X65Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_2_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_2_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_WriteData_2_1_ADR4,
      O => WriteData(2)
    );
  cpu_WriteData_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(13),
      O => WriteData_13_0
    );
  cpu_WriteData_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(3),
      O => WriteData_3_0
    );
  WriteData_3_1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X55Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_3_1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_WriteData_3_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_3_1_ADR4,
      O => WriteData(3)
    );
  cpu_WriteData_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(14),
      O => WriteData_14_0
    );
  cpu_WriteData_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(4),
      O => WriteData_4_0
    );
  WriteData_4_1 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X54Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_4_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_4_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_WriteData_4_1_ADR4,
      O => WriteData(4)
    );
  cpu_WriteData_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(15),
      O => WriteData_15_0
    );
  cpu_WriteData_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(5),
      O => WriteData_5_0
    );
  WriteData_5_1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X55Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_5_1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_WriteData_5_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_5_1_ADR4,
      O => WriteData(5)
    );
  cpu_WriteData_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(16),
      O => WriteData_16_0
    );
  cpu_WriteData_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(6),
      O => WriteData_6_0
    );
  WriteData_6_1 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X55Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_6_1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_WriteData_6_1_ADR3,
      ADR3 => M2WB_AluRes_6_9026,
      O => WriteData(6)
    );
  cpu_WriteData_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(17),
      O => WriteData_17_0
    );
  cpu_WriteData_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(7),
      O => WriteData_7_0
    );
  WriteData_7_1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X50Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_7_1_ADR2,
      ADR2 => M2WB_AluRes_7_9025,
      ADR3 => NlwBufferSignal_cpu_WriteData_7_1_ADR4,
      O => WriteData(7)
    );
  cpu_IndirReg1Sel_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y79",
      PATHPULSE => 694 ps
    )
    port map (
      I => IndirReg1Sel,
      O => IndirReg1Sel_0
    );
  IndirReg1Sel1 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X65Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_IndirReg1Sel1_ADR2,
      ADR2 => VCC,
      ADR3 => IDEX_IndirReg1bit_9115,
      O => IndirReg1Sel
    );
  cpu_WriteData_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(18),
      O => WriteData_18_0
    );
  cpu_WriteData_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(8),
      O => WriteData_8_0
    );
  WriteData_8_1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X54Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_8_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_8_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_8_1_ADR4,
      O => WriteData(8)
    );
  cpu_WriteData_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(19),
      O => WriteData_19_0
    );
  cpu_WriteData_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(9),
      O => WriteData_9_0
    );
  WriteData_9_1 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X54Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_9_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_9_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_WriteData_9_1_ADR4,
      O => WriteData(9)
    );
  cpu_AluIn1_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(10),
      O => AluIn1_10_0
    );
  cpu_AluIn1_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_10_11_25944,
      O => AluIn1_10_11_0
    );
  AluIn1_10_11 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X52Y40"
    )
    port map (
      ADR0 => M2WB_MemWriteData_10_8957,
      ADR1 => NlwBufferSignal_cpu_AluIn1_10_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_10_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_10_11_ADR4,
      O => AluIn1_10_11_25944
    );
  cpu_AluIn1_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(11),
      O => AluIn1_11_0
    );
  cpu_AluIn1_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_11_11_25968,
      O => AluIn1_11_11_0
    );
  AluIn1_11_11 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X64Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_11_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_11_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_11_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_11_11_ADR4,
      O => AluIn1_11_11_25968
    );
  cpu_AluIn1_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(12),
      O => AluIn1_12_0
    );
  cpu_AluIn1_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_12_11_25992,
      O => AluIn1_12_11_0
    );
  AluIn1_12_11 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X64Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_12_11_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_12_11_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_12_11_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_12_11_ADR4,
      O => AluIn1_12_11_25992
    );
  cpu_AluIn1_13_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_13_18_26023,
      O => AluIn1_13_18_0
    );
  cpu_AluIn1_13_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_20_33_26015,
      O => AluIn1_20_33_0
    );
  AluIn1_20_33 : X_LUT4
    generic map(
      INIT => X"4540",
      LOC => "SLICE_X53Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_20_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_20_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_20_33_ADR3,
      ADR3 => RegData1(20),
      O => AluIn1_20_33_26015
    );
  cpu_AluIn1_14_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_14_18_26047,
      O => AluIn1_14_18_0
    );
  cpu_AluIn1_14_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_20_18_26039,
      O => AluIn1_20_18_0
    );
  AluIn1_20_18 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_20_18_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_20_18_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_20_18_ADR3,
      ADR3 => VCC,
      O => AluIn1_20_18_26039
    );
  cpu_AluIn1_15_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_15_18_26071,
      O => AluIn1_15_18_0
    );
  cpu_AluIn1_15_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_13_33_26063,
      O => AluIn1_13_33_0
    );
  AluIn1_13_33 : X_LUT4
    generic map(
      INIT => X"3120",
      LOC => "SLICE_X54Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_13_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_13_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_13_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_13_33_ADR4,
      O => AluIn1_13_33_26063
    );
  cpu_AluIn1_16_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_21_33_26087,
      O => AluIn1_21_33_0
    );
  AluIn1_21_33 : X_LUT4
    generic map(
      INIT => X"0A0C",
      LOC => "SLICE_X51Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_21_33_ADR1,
      ADR1 => RegData1(21),
      ADR2 => NlwBufferSignal_cpu_AluIn1_21_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_21_33_ADR4,
      O => AluIn1_21_33_26087
    );
  cpu_AluIn1_17_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_17_18_26119,
      O => AluIn1_17_18_0
    );
  cpu_AluIn1_17_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_21_18_26111,
      O => AluIn1_21_18_0
    );
  AluIn1_21_18 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X49Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_21_18_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_21_18_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_21_18_ADR3,
      ADR3 => VCC,
      O => AluIn1_21_18_26111
    );
  cpu_AluIn1_18_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_18_18_26143,
      O => AluIn1_18_18_0
    );
  cpu_AluIn1_18_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_14_33_26135,
      O => AluIn1_14_33_0
    );
  AluIn1_14_33 : X_LUT4
    generic map(
      INIT => X"0E04",
      LOC => "SLICE_X53Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_14_33_ADR1,
      ADR1 => RegData1(14),
      ADR2 => NlwBufferSignal_cpu_AluIn1_14_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_14_33_ADR4,
      O => AluIn1_14_33_26135
    );
  cpu_AluIn1_19_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_19_18_26167,
      O => AluIn1_19_18_0
    );
  cpu_AluIn1_19_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_22_33_26159,
      O => AluIn1_22_33_0
    );
  AluIn1_22_33 : X_LUT4
    generic map(
      INIT => X"0E04",
      LOC => "SLICE_X52Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_22_33_ADR1,
      ADR1 => RegData1(22),
      ADR2 => NlwBufferSignal_cpu_AluIn1_22_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_22_33_ADR4,
      O => AluIn1_22_33_26159
    );
  cpu_AluIn1_22_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_22_18_26191,
      O => AluIn1_22_18_0
    );
  AluIn1_30_33 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_30_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_30_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_30_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_30_33_ADR4,
      O => AluIn1_30_33_26183
    );
  cpu_AluIn1_23_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_23_18_26215,
      O => AluIn1_23_18_0
    );
  cpu_AluIn1_23_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_15_33_26207,
      O => AluIn1_15_33_0
    );
  AluIn1_15_33 : X_LUT4
    generic map(
      INIT => X"00D8",
      LOC => "SLICE_X54Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_15_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_15_33_ADR2,
      ADR2 => RegData1(15),
      ADR3 => NlwBufferSignal_cpu_AluIn1_15_33_ADR4,
      O => AluIn1_15_33_26207
    );
  cpu_AluIn1_16_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_16_33_26239,
      O => AluIn1_16_33_0
    );
  cpu_AluIn1_16_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_23_33_26232,
      O => AluIn1_23_33_0
    );
  AluIn1_23_33 : X_LUT4
    generic map(
      INIT => X"0A0C",
      LOC => "SLICE_X54Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_23_33_ADR1,
      ADR1 => RegData1(23),
      ADR2 => NlwBufferSignal_cpu_AluIn1_23_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_23_33_ADR4,
      O => AluIn1_23_33_26232
    );
  cpu_AluIn1_17_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_17_33_26263,
      O => AluIn1_17_33_0
    );
  AluIn1_31_33 : X_LUT4
    generic map(
      INIT => X"00B8",
      LOC => "SLICE_X50Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_31_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_31_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_31_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_31_33_ADR4,
      O => AluIn1_31_33_26256
    );
  cpu_AluIn1_18_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_18_33_26287,
      O => AluIn1_18_33_0
    );
  AluIn1_24_33 : X_LUT4
    generic map(
      INIT => X"00D8",
      LOC => "SLICE_X52Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_24_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_24_33_ADR2,
      ADR2 => RegData1(24),
      ADR3 => NlwBufferSignal_cpu_AluIn1_24_33_ADR4,
      O => AluIn1_24_33_26280
    );
  cpu_AluIn1_19_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_19_33_26311,
      O => AluIn1_19_33_0
    );
  AluIn1_25_33 : X_LUT4
    generic map(
      INIT => X"00B8",
      LOC => "SLICE_X50Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_25_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_25_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_25_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_25_33_ADR4,
      O => AluIn1_25_33_26304
    );
  cpu_AluIn1_27_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_27_33_26335,
      O => AluIn1_27_33_0
    );
  cpu_AluIn1_27_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_26_33_26328,
      O => AluIn1_26_33_0
    );
  AluIn1_26_33 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X40Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_26_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_26_33_ADR2,
      ADR2 => M2WB_MemWriteData_26_9150,
      ADR3 => NlwBufferSignal_cpu_AluIn1_26_33_ADR4,
      O => AluIn1_26_33_26328
    );
  cpu_IDEX_WriteReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y83",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteReg,
      O => cpu_IDEX_WriteReg_DYMUX_26343
    );
  cpu_IDEX_WriteReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y83",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_WriteReg_CLKINV_26341
    );
  cpu_WriteData_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(20),
      O => WriteData_20_0
    );
  cpu_WriteData_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_20_32_26360,
      O => AluIn2_20_32_0
    );
  AluIn2_20_32 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X50Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_20_32_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_AluIn2_20_32_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_20_32_ADR4,
      O => AluIn2_20_32_26360
    );
  cpu_AluIn1_29_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_29_33_26392,
      O => AluIn1_29_33_0
    );
  cpu_AluIn1_29_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_28_33_26385,
      O => AluIn1_28_33_0
    );
  AluIn1_28_33 : X_LUT4
    generic map(
      INIT => X"0A0C",
      LOC => "SLICE_X41Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_28_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_28_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_28_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_28_33_ADR4,
      O => AluIn1_28_33_26385
    );
  cpu_IDEX_Immediate_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_1_Q,
      O => cpu_IDEX_Immediate_1_DXMUX_26407
    );
  cpu_IDEX_Immediate_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_0_Q,
      O => cpu_IDEX_Immediate_1_DYMUX_26402
    );
  cpu_IDEX_Immediate_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Immediate_1_CLKINV_26400
    );
  cpu_IDEX_Immediate_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_3_Q,
      O => cpu_IDEX_Immediate_3_DXMUX_26423
    );
  cpu_IDEX_Immediate_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_2_Q,
      O => cpu_IDEX_Immediate_3_DYMUX_26418
    );
  cpu_IDEX_Immediate_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Immediate_3_CLKINV_26416
    );
  cpu_IDEX_IndirReg1bit_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y79",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_39_Q,
      O => cpu_IDEX_IndirReg1bit_DYMUX_26432
    );
  cpu_IDEX_IndirReg1bit_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y79",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_IndirReg1bit_CLKINV_26430
    );
  cpu_IDEX_Immediate_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_5_Q,
      O => cpu_IDEX_Immediate_5_DXMUX_26448
    );
  cpu_IDEX_Immediate_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_4_Q,
      O => cpu_IDEX_Immediate_5_DYMUX_26443
    );
  cpu_IDEX_Immediate_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Immediate_5_CLKINV_26441
    );
  cpu_IDEX_Immediate_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_7_Q,
      O => cpu_IDEX_Immediate_7_DXMUX_26464
    );
  cpu_IDEX_Immediate_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_6_Q,
      O => cpu_IDEX_Immediate_7_DYMUX_26459
    );
  cpu_IDEX_Immediate_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Immediate_7_CLKINV_26457
    );
  cpu_WriteData_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(21),
      O => WriteData_21_0
    );
  cpu_WriteData_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_21_32_26481,
      O => AluIn2_21_32_0
    );
  AluIn2_21_32 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X49Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_21_32_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_AluIn2_21_32_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_21_32_ADR4,
      O => AluIn2_21_32_26481
    );
  cpu_IDEX_Immediate_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_9_Q,
      O => cpu_IDEX_Immediate_9_DXMUX_26504
    );
  cpu_IDEX_Immediate_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_8_Q,
      O => cpu_IDEX_Immediate_9_DYMUX_26499
    );
  cpu_IDEX_Immediate_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Immediate_9_CLKINV_26497
    );
  cpu_AluIn2_28_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_28_20_26529,
      O => AluIn2_28_20_0
    );
  cpu_AluIn2_28_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y26",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_30_20_26522,
      O => AluIn2_30_20_0
    );
  AluIn2_30_20 : X_LUT4
    generic map(
      INIT => X"3210",
      LOC => "SLICE_X48Y26"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_30_20_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_30_20_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_30_20_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_30_20_ADR4,
      O => AluIn2_30_20_26522
    );
  cpu_WriteData_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(22),
      O => WriteData_22_0
    );
  cpu_WriteData_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_22_32_26545,
      O => AluIn2_22_32_0
    );
  AluIn2_22_32 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X48Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_22_32_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_22_32_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_22_32_ADR3,
      ADR3 => VCC,
      O => AluIn2_22_32_26545
    );
  cpu_AluIn2_29_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_29_20_26577,
      O => AluIn2_29_20_0
    );
  cpu_AluIn2_29_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_31_20_26570,
      O => AluIn2_31_20_0
    );
  AluIn2_31_20 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X44Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_31_20_ADR1,
      ADR1 => RegData2(31),
      ADR2 => NlwBufferSignal_cpu_AluIn2_31_20_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_31_20_ADR4,
      O => AluIn2_31_20_26570
    );
  cpu_WriteData_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(23),
      O => WriteData_23_0
    );
  cpu_WriteData_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_23_32_26593,
      O => AluIn2_23_32_0
    );
  AluIn2_23_32 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X47Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_23_32_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_23_32_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_23_32_ADR3,
      ADR3 => VCC,
      O => AluIn2_23_32_26593
    );
  cpu_WriteData_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(24),
      O => WriteData_24_0
    );
  cpu_WriteData_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_24_32_26617,
      O => AluIn2_24_32_0
    );
  AluIn2_24_32 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X48Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_24_32_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_AluIn2_24_32_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_24_32_ADR4,
      O => AluIn2_24_32_26617
    );
  cpu_IDEX_AluOp_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp(1),
      O => cpu_IDEX_AluOp_1_DXMUX_26640
    );
  cpu_IDEX_AluOp_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp(0),
      O => cpu_IDEX_AluOp_1_DYMUX_26635
    );
  cpu_IDEX_AluOp_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_AluOp_1_CLKINV_26633
    );
  cpu_AluIn2_18_32_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_18_32_26665,
      O => AluIn2_18_32_0
    );
  cpu_AluIn2_18_32_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_17_32_26657,
      O => AluIn2_17_32_0
    );
  AluIn2_17_32 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X49Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_17_32_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_17_32_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_17_32_ADR3,
      ADR3 => VCC,
      O => AluIn2_17_32_26657
    );
  cpu_IDEX_AluOp_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y70",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp(3),
      O => cpu_IDEX_AluOp_3_DXMUX_26680
    );
  cpu_IDEX_AluOp_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y70",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp(2),
      O => cpu_IDEX_AluOp_3_DYMUX_26675
    );
  cpu_IDEX_AluOp_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y70",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_AluOp_3_CLKINV_26673
    );
  MemWrite_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_Store_9153,
      O => MemWrite_DYMUX_26689
    );
  MemWrite_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => MemWrite_CLKINV_26687
    );
  cpu_IDEX_AluOp_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp(5),
      O => cpu_IDEX_AluOp_5_DXMUX_26705
    );
  cpu_IDEX_AluOp_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluOp(4),
      O => cpu_IDEX_AluOp_5_DYMUX_26700
    );
  cpu_IDEX_AluOp_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y67",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_AluOp_5_CLKINV_26698
    );
  cpu_WriteData_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(26),
      O => WriteData_26_0
    );
  cpu_WriteData_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_26_20_26722,
      O => AluIn2_26_20_0
    );
  AluIn2_26_20 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X45Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_26_20_ADR1,
      ADR1 => RegData2(26),
      ADR2 => NlwBufferSignal_cpu_AluIn2_26_20_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_26_20_ADR4,
      O => AluIn2_26_20_26722
    );
  cpu_AluIn2_19_32_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_19_32_26742,
      O => AluIn2_19_32_0
    );
  AluIn2_19_32 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X46Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_AluIn2_19_32_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_19_32_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_19_32_ADR4,
      O => AluIn2_19_32_26742
    );
  cpu_EXMEM_Store_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Store_9154,
      O => cpu_EXMEM_Store_DYMUX_26750
    );
  cpu_EXMEM_Store_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_Store_CLKINV_26748
    );
  cpu_PC_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_11_8995,
      O => cpu_PC_11_DXMUX_26772
    );
  cpu_PC_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_10_8996,
      O => cpu_PC_11_DYMUX_26765
    );
  cpu_PC_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_PC_11_SRINV_26763
    );
  cpu_PC_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_PC_11_CLKINV_26762
    );
  cpu_PC_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => cpu_PC_11_CEINV_26761
    );
  cpu_PC_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_12_9000,
      O => cpu_PC_12_DYMUX_26787
    );
  cpu_PC_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => cpu_PC_12_SRINV_26785
    );
  cpu_PC_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_PC_12_CLKINV_26784
    );
  cpu_PC_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => cpu_PC_12_CEINV_26783
    );
  fpga_addr_0_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_0_8780,
      O => fpga_addr_0_OBUF_DYMUX_26798
    );
  fpga_addr_0_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_0_OBUF_CLKINV_26796
    );
  fpga_addr_1_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_1_8779,
      O => fpga_addr_1_OBUF_DYMUX_26807
    );
  fpga_addr_1_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_1_OBUF_CLKINV_26805
    );
  fpga_addr_2_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_2_8778,
      O => fpga_addr_2_OBUF_DYMUX_26816
    );
  fpga_addr_2_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_2_OBUF_CLKINV_26814
    );
  fpga_addr_3_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_3_8777,
      O => fpga_addr_3_OBUF_DYMUX_26825
    );
  fpga_addr_3_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_3_OBUF_CLKINV_26823
    );
  fpga_addr_4_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_4_8776,
      O => fpga_addr_4_OBUF_DYMUX_26834
    );
  fpga_addr_4_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_4_OBUF_CLKINV_26832
    );
  fpga_addr_5_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_5_8775,
      O => fpga_addr_5_OBUF_DYMUX_26843
    );
  fpga_addr_5_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_5_OBUF_CLKINV_26841
    );
  fpga_addr_6_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_6_8774,
      O => fpga_addr_6_OBUF_DYMUX_26852
    );
  fpga_addr_6_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_6_OBUF_CLKINV_26850
    );
  cpu_M1M2_Data_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(11),
      O => cpu_M1M2_Data_11_DXMUX_26868
    );
  cpu_M1M2_Data_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(10),
      O => cpu_M1M2_Data_11_DYMUX_26863
    );
  cpu_M1M2_Data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_11_CLKINV_26861
    );
  fpga_addr_7_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_7_8773,
      O => fpga_addr_7_OBUF_DYMUX_26877
    );
  fpga_addr_7_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_7_OBUF_CLKINV_26875
    );
  fpga_addr_8_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_8_8772,
      O => fpga_addr_8_OBUF_DYMUX_26886
    );
  fpga_addr_8_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_8_OBUF_CLKINV_26884
    );
  cpu_M1M2_Data_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(21),
      O => cpu_M1M2_Data_21_DXMUX_26902
    );
  cpu_M1M2_Data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(20),
      O => cpu_M1M2_Data_21_DYMUX_26897
    );
  cpu_M1M2_Data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_21_CLKINV_26895
    );
  cpu_M1M2_Data_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(13),
      O => cpu_M1M2_Data_13_DXMUX_26918
    );
  cpu_M1M2_Data_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(12),
      O => cpu_M1M2_Data_13_DYMUX_26913
    );
  cpu_M1M2_Data_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_13_CLKINV_26911
    );
  fpga_addr_9_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_9_8771,
      O => fpga_addr_9_OBUF_DYMUX_26927
    );
  fpga_addr_9_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => fpga_addr_9_OBUF_CLKINV_26925
    );
  cpu_M1M2_Data_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(31),
      O => cpu_M1M2_Data_31_DXMUX_26943
    );
  cpu_M1M2_Data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(30),
      O => cpu_M1M2_Data_31_DYMUX_26938
    );
  cpu_M1M2_Data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_31_CLKINV_26936
    );
  cpu_M1M2_Data_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(23),
      O => cpu_M1M2_Data_23_DXMUX_26959
    );
  cpu_M1M2_Data_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(22),
      O => cpu_M1M2_Data_23_DYMUX_26954
    );
  cpu_M1M2_Data_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_23_CLKINV_26952
    );
  cpu_M1M2_Data_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(15),
      O => cpu_M1M2_Data_15_DXMUX_26975
    );
  cpu_M1M2_Data_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(14),
      O => cpu_M1M2_Data_15_DYMUX_26970
    );
  cpu_M1M2_Data_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_15_CLKINV_26968
    );
  cpu_M1M2_Data_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(25),
      O => cpu_M1M2_Data_25_DXMUX_26991
    );
  cpu_M1M2_Data_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(24),
      O => cpu_M1M2_Data_25_DYMUX_26986
    );
  cpu_M1M2_Data_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_25_CLKINV_26984
    );
  cpu_M1M2_Data_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(17),
      O => cpu_M1M2_Data_17_DXMUX_27007
    );
  cpu_M1M2_Data_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(16),
      O => cpu_M1M2_Data_17_DYMUX_27002
    );
  cpu_M1M2_Data_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_17_CLKINV_27000
    );
  cpu_M1M2_Data_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(27),
      O => cpu_M1M2_Data_27_DXMUX_27023
    );
  cpu_M1M2_Data_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(26),
      O => cpu_M1M2_Data_27_DYMUX_27018
    );
  cpu_M1M2_Data_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_27_CLKINV_27016
    );
  cpu_M1M2_Data_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(19),
      O => cpu_M1M2_Data_19_DXMUX_27039
    );
  cpu_M1M2_Data_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(18),
      O => cpu_M1M2_Data_19_DYMUX_27034
    );
  cpu_M1M2_Data_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_19_CLKINV_27032
    );
  cpu_M1M2_Data_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(29),
      O => cpu_M1M2_Data_29_DXMUX_27055
    );
  cpu_M1M2_Data_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => CachedData(28),
      O => cpu_M1M2_Data_29_DYMUX_27050
    );
  cpu_M1M2_Data_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M1M2_Data_29_CLKINV_27048
    );
  cpu_AluIn2_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2(25),
      O => AluIn2_25_0
    );
  cpu_AluIn2_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => N16,
      O => N16_0
    );
  AluIn2_25_63_SW0 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X40Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_25_63_SW0_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_25_63_SW0_ADR2,
      ADR2 => EXMEM_AluRes_25_8868,
      ADR3 => VCC,
      O => N16
    );
  cpu_IDEX_Store_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => Store,
      O => cpu_IDEX_Store_DYMUX_27088
    );
  cpu_IDEX_Store_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Store_CLKINV_27086
    );
  cpu_WriteData_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(25),
      O => WriteData_25_0
    );
  cpu_WriteData_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(30),
      O => WriteData_30_0
    );
  WriteData_30_1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X48Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_30_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_30_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_30_1_ADR4,
      O => WriteData(30)
    );
  cpu_WriteData_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(27),
      O => WriteData_27_0
    );
  cpu_WriteData_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(31),
      O => WriteData_31_0
    );
  WriteData_31_1 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X45Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_31_1_ADR1,
      ADR1 => M2WB_AluRes_31_8863,
      ADR2 => NlwBufferSignal_cpu_WriteData_31_1_ADR3,
      ADR3 => VCC,
      O => WriteData(31)
    );
  cpu_WriteData_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(29),
      O => WriteData_29_0
    );
  cpu_WriteData_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => WriteData(28),
      O => WriteData_28_0
    );
  WriteData_28_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X45Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_28_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_28_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_WriteData_28_1_ADR4,
      O => WriteData(28)
    );
  cpu_EXMEM_MemToReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y89",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_MemToReg_9036,
      O => cpu_EXMEM_MemToReg_DYMUX_27169
    );
  cpu_EXMEM_MemToReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y89",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_MemToReg_CLKINV_27167
    );
  cpu_EXMEM_AluRes_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(11),
      O => cpu_EXMEM_AluRes_11_DXMUX_27185
    );
  cpu_EXMEM_AluRes_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(10),
      O => cpu_EXMEM_AluRes_11_DYMUX_27180
    );
  cpu_EXMEM_AluRes_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y40",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_11_CLKINV_27178
    );
  cpu_EXMEM_AluRes_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(21),
      O => cpu_EXMEM_AluRes_21_DXMUX_27201
    );
  cpu_EXMEM_AluRes_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(20),
      O => cpu_EXMEM_AluRes_21_DYMUX_27196
    );
  cpu_EXMEM_AluRes_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_21_CLKINV_27194
    );
  cpu_EXMEM_AluRes_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(13),
      O => cpu_EXMEM_AluRes_13_DXMUX_27217
    );
  cpu_EXMEM_AluRes_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(12),
      O => cpu_EXMEM_AluRes_13_DYMUX_27212
    );
  cpu_EXMEM_AluRes_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_13_CLKINV_27210
    );
  cpu_EXMEM_AluRes_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(31),
      O => cpu_EXMEM_AluRes_31_DXMUX_27233
    );
  cpu_EXMEM_AluRes_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(30),
      O => cpu_EXMEM_AluRes_31_DYMUX_27228
    );
  cpu_EXMEM_AluRes_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_31_CLKINV_27226
    );
  cpu_EXMEM_AluRes_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(23),
      O => cpu_EXMEM_AluRes_23_DXMUX_27249
    );
  cpu_EXMEM_AluRes_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(22),
      O => cpu_EXMEM_AluRes_23_DYMUX_27244
    );
  cpu_EXMEM_AluRes_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_23_CLKINV_27242
    );
  cpu_EXMEM_AluRes_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(15),
      O => cpu_EXMEM_AluRes_15_DXMUX_27265
    );
  cpu_EXMEM_AluRes_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(14),
      O => cpu_EXMEM_AluRes_15_DYMUX_27260
    );
  cpu_EXMEM_AluRes_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_15_CLKINV_27258
    );
  cpu_EXMEM_AluRes_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(25),
      O => cpu_EXMEM_AluRes_25_DXMUX_27281
    );
  cpu_EXMEM_AluRes_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(24),
      O => cpu_EXMEM_AluRes_25_DYMUX_27276
    );
  cpu_EXMEM_AluRes_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_25_CLKINV_27274
    );
  cpu_EXMEM_AluRes_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(17),
      O => cpu_EXMEM_AluRes_17_DXMUX_27297
    );
  cpu_EXMEM_AluRes_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(16),
      O => cpu_EXMEM_AluRes_17_DYMUX_27292
    );
  cpu_EXMEM_AluRes_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_17_CLKINV_27290
    );
  cpu_EXMEM_AluRes_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(27),
      O => cpu_EXMEM_AluRes_27_DXMUX_27313
    );
  cpu_EXMEM_AluRes_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(26),
      O => cpu_EXMEM_AluRes_27_DYMUX_27308
    );
  cpu_EXMEM_AluRes_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_27_CLKINV_27306
    );
  cpu_EXMEM_AluRes_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(19),
      O => cpu_EXMEM_AluRes_19_DXMUX_27329
    );
  cpu_EXMEM_AluRes_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(18),
      O => cpu_EXMEM_AluRes_19_DYMUX_27324
    );
  cpu_EXMEM_AluRes_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_19_CLKINV_27322
    );
  cpu_EXMEM_AluRes_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(29),
      O => cpu_EXMEM_AluRes_29_DXMUX_27345
    );
  cpu_EXMEM_AluRes_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(28),
      O => cpu_EXMEM_AluRes_29_DYMUX_27340
    );
  cpu_EXMEM_AluRes_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_29_CLKINV_27338
    );
  cpu_AluIn1_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(20),
      O => AluIn1_20_0
    );
  cpu_AluIn1_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_20_111_27363,
      O => AluIn1_20_111_0
    );
  AluIn1_20_111 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X52Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_20_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_20_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_20_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_20_111_ADR4,
      O => AluIn1_20_111_27363
    );
  cpu_EXMEM_IR_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y9",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_21_8839,
      O => cpu_EXMEM_IR_21_DXMUX_27385
    );
  cpu_EXMEM_IR_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y9",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_20_8840,
      O => cpu_EXMEM_IR_21_DYMUX_27380
    );
  cpu_EXMEM_IR_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y9",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_21_CLKINV_27378
    );
  cpu_EXMEM_IR_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_23_8837,
      O => cpu_EXMEM_IR_23_DXMUX_27401
    );
  cpu_EXMEM_IR_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_22_8838,
      O => cpu_EXMEM_IR_23_DYMUX_27396
    );
  cpu_EXMEM_IR_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y15",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_23_CLKINV_27394
    );
  cpu_EXMEM_IR_32_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_32_8829,
      O => cpu_EXMEM_IR_32_DXMUX_27417
    );
  cpu_EXMEM_IR_32_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_31_8830,
      O => cpu_EXMEM_IR_32_DYMUX_27412
    );
  cpu_EXMEM_IR_32_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y22",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_32_CLKINV_27410
    );
  cpu_EXMEM_IR_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_25_8835,
      O => cpu_EXMEM_IR_25_DXMUX_27433
    );
  cpu_EXMEM_IR_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_24_8836,
      O => cpu_EXMEM_IR_25_DYMUX_27428
    );
  cpu_EXMEM_IR_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_25_CLKINV_27426
    );
  cpu_EXMEM_IR_34_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y20",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_34_8827,
      O => cpu_EXMEM_IR_34_DXMUX_27449
    );
  cpu_EXMEM_IR_34_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y20",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_33_8828,
      O => cpu_EXMEM_IR_34_DYMUX_27444
    );
  cpu_EXMEM_IR_34_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y20",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_34_CLKINV_27442
    );
  cpu_EXMEM_IR_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_27_8833,
      O => cpu_EXMEM_IR_27_DXMUX_27465
    );
  cpu_EXMEM_IR_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_26_8834,
      O => cpu_EXMEM_IR_27_DYMUX_27460
    );
  cpu_EXMEM_IR_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y14",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_27_CLKINV_27458
    );
  cpu_EXMEM_IR_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_19_8841,
      O => cpu_EXMEM_IR_19_DXMUX_27481
    );
  cpu_EXMEM_IR_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_18_8842,
      O => cpu_EXMEM_IR_19_DYMUX_27476
    );
  cpu_EXMEM_IR_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y13",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_19_CLKINV_27474
    );
  cpu_EXMEM_IR_36_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_36_8825,
      O => cpu_EXMEM_IR_36_DXMUX_27497
    );
  cpu_EXMEM_IR_36_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_35_8826,
      O => cpu_EXMEM_IR_36_DYMUX_27492
    );
  cpu_EXMEM_IR_36_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_36_CLKINV_27490
    );
  cpu_AluIn1_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(13),
      O => AluIn1_13_0
    );
  cpu_AluIn1_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_13_111_27515,
      O => AluIn1_13_111_0
    );
  AluIn1_13_111 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X53Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_13_111_ADR1,
      ADR1 => EXMEM_AluRes_13_9044,
      ADR2 => NlwBufferSignal_cpu_AluIn1_13_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_13_111_ADR4,
      O => AluIn1_13_111_27515
    );
  cpu_AluIn1_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(21),
      O => AluIn1_21_0
    );
  cpu_AluIn1_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_21_111_27539,
      O => AluIn1_21_111_0
    );
  AluIn1_21_111 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X48Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_21_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_21_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_21_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_21_111_ADR4,
      O => AluIn1_21_111_27539
    );
  cpu_EXMEM_IR_38_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_38_8823,
      O => cpu_EXMEM_IR_38_DXMUX_27561
    );
  cpu_EXMEM_IR_38_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_37_8824,
      O => cpu_EXMEM_IR_38_DYMUX_27556
    );
  cpu_EXMEM_IR_38_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y25",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_38_CLKINV_27554
    );
  cpu_EXMEM_IR_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y20",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_30_8831,
      O => cpu_EXMEM_IR_30_DXMUX_27577
    );
  cpu_EXMEM_IR_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y20",
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_IR_29_8832,
      O => cpu_EXMEM_IR_30_DYMUX_27572
    );
  cpu_EXMEM_IR_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y20",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_IR_30_CLKINV_27570
    );
  cpu_EXMEM_AluRes_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(1),
      O => cpu_EXMEM_AluRes_1_DXMUX_27593
    );
  cpu_EXMEM_AluRes_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(0),
      O => cpu_EXMEM_AluRes_1_DYMUX_27588
    );
  cpu_EXMEM_AluRes_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_1_CLKINV_27586
    );
  cpu_EXMEM_AluRes_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(3),
      O => cpu_EXMEM_AluRes_3_DXMUX_27609
    );
  cpu_EXMEM_AluRes_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(2),
      O => cpu_EXMEM_AluRes_3_DYMUX_27604
    );
  cpu_EXMEM_AluRes_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_3_CLKINV_27602
    );
  cpu_EXMEM_AluRes_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(5),
      O => cpu_EXMEM_AluRes_5_DXMUX_27625
    );
  cpu_EXMEM_AluRes_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(4),
      O => cpu_EXMEM_AluRes_5_DYMUX_27620
    );
  cpu_EXMEM_AluRes_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_5_CLKINV_27618
    );
  cpu_EXMEM_AluRes_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(7),
      O => cpu_EXMEM_AluRes_7_DXMUX_27641
    );
  cpu_EXMEM_AluRes_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(6),
      O => cpu_EXMEM_AluRes_7_DYMUX_27636
    );
  cpu_EXMEM_AluRes_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_7_CLKINV_27634
    );
  cpu_EXMEM_AluRes_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(9),
      O => cpu_EXMEM_AluRes_9_DXMUX_27657
    );
  cpu_EXMEM_AluRes_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluRes(8),
      O => cpu_EXMEM_AluRes_9_DYMUX_27652
    );
  cpu_EXMEM_AluRes_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_EXMEM_AluRes_9_CLKINV_27650
    );
  cpu_AluIn1_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(14),
      O => AluIn1_14_0
    );
  cpu_AluIn1_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_14_111_27675,
      O => AluIn1_14_111_0
    );
  AluIn1_14_111 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X53Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_14_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_14_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_14_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_14_111_ADR4,
      O => AluIn1_14_111_27675
    );
  cpu_AluIn1_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(22),
      O => AluIn1_22_0
    );
  cpu_AluIn1_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_22_111_27699,
      O => AluIn1_22_111_0
    );
  AluIn1_22_111 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X53Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_22_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_22_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_22_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_22_111_ADR4,
      O => AluIn1_22_111_27699
    );
  cpu_AluIn1_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(15),
      O => AluIn1_15_0
    );
  cpu_AluIn1_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_15_111_27723,
      O => AluIn1_15_111_0
    );
  AluIn1_15_111 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X54Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_15_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_15_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_15_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_15_111_ADR4,
      O => AluIn1_15_111_27723
    );
  cpu_AluIn1_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(23),
      O => AluIn1_23_0
    );
  cpu_AluIn1_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_23_111_27747,
      O => AluIn1_23_111_0
    );
  AluIn1_23_111 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X48Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_23_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_23_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_23_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_23_111_ADR4,
      O => AluIn1_23_111_27747
    );
  cpu_M2WB_MemWriteData_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_11_9155,
      O => cpu_M2WB_MemWriteData_11_DXMUX_27769
    );
  cpu_M2WB_MemWriteData_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_10_9156,
      O => cpu_M2WB_MemWriteData_11_DYMUX_27764
    );
  cpu_M2WB_MemWriteData_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_11_CLKINV_27762
    );
  cpu_M2WB_MemWriteData_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_21_9157,
      O => cpu_M2WB_MemWriteData_21_DXMUX_27785
    );
  cpu_M2WB_MemWriteData_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_20_9158,
      O => cpu_M2WB_MemWriteData_21_DYMUX_27780
    );
  cpu_M2WB_MemWriteData_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_21_CLKINV_27778
    );
  cpu_M2WB_MemWriteData_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_13_9159,
      O => cpu_M2WB_MemWriteData_13_DXMUX_27801
    );
  cpu_M2WB_MemWriteData_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_12_9160,
      O => cpu_M2WB_MemWriteData_13_DYMUX_27796
    );
  cpu_M2WB_MemWriteData_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_13_CLKINV_27794
    );
  cpu_M2WB_MemWriteData_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_31_9161,
      O => cpu_M2WB_MemWriteData_31_DXMUX_27817
    );
  cpu_M2WB_MemWriteData_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_30_9162,
      O => cpu_M2WB_MemWriteData_31_DYMUX_27812
    );
  cpu_M2WB_MemWriteData_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y32",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_31_CLKINV_27810
    );
  cpu_M2WB_MemWriteData_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_23_9163,
      O => cpu_M2WB_MemWriteData_23_DXMUX_27833
    );
  cpu_M2WB_MemWriteData_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_22_9164,
      O => cpu_M2WB_MemWriteData_23_DYMUX_27828
    );
  cpu_M2WB_MemWriteData_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y33",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_23_CLKINV_27826
    );
  cpu_M2WB_MemWriteData_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_15_9165,
      O => cpu_M2WB_MemWriteData_15_DXMUX_27849
    );
  cpu_M2WB_MemWriteData_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_14_9166,
      O => cpu_M2WB_MemWriteData_15_DYMUX_27844
    );
  cpu_M2WB_MemWriteData_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_15_CLKINV_27842
    );
  cpu_M2WB_MemWriteData_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_25_9167,
      O => cpu_M2WB_MemWriteData_25_DXMUX_27865
    );
  cpu_M2WB_MemWriteData_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_24_9168,
      O => cpu_M2WB_MemWriteData_25_DYMUX_27860
    );
  cpu_M2WB_MemWriteData_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_25_CLKINV_27858
    );
  cpu_M2WB_MemWriteData_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_17_9169,
      O => cpu_M2WB_MemWriteData_17_DXMUX_27881
    );
  cpu_M2WB_MemWriteData_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_16_9170,
      O => cpu_M2WB_MemWriteData_17_DYMUX_27876
    );
  cpu_M2WB_MemWriteData_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_17_CLKINV_27874
    );
  cpu_M2WB_MemWriteData_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_27_9171,
      O => cpu_M2WB_MemWriteData_27_DXMUX_27897
    );
  cpu_M2WB_MemWriteData_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_26_9172,
      O => cpu_M2WB_MemWriteData_27_DYMUX_27892
    );
  cpu_M2WB_MemWriteData_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_27_CLKINV_27890
    );
  cpu_M2WB_MemWriteData_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_19_9173,
      O => cpu_M2WB_MemWriteData_19_DXMUX_27913
    );
  cpu_M2WB_MemWriteData_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_18_9174,
      O => cpu_M2WB_MemWriteData_19_DYMUX_27908
    );
  cpu_M2WB_MemWriteData_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_19_CLKINV_27906
    );
  cpu_M2WB_MemWriteData_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_29_9175,
      O => cpu_M2WB_MemWriteData_29_DXMUX_27929
    );
  cpu_M2WB_MemWriteData_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_28_9176,
      O => cpu_M2WB_MemWriteData_29_DYMUX_27924
    );
  cpu_M2WB_MemWriteData_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_29_CLKINV_27922
    );
  cpu_AluIn1_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(16),
      O => AluIn1_16_0
    );
  cpu_AluIn1_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_16_111_27947,
      O => AluIn1_16_111_0
    );
  AluIn1_16_111 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X54Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_16_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_16_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_16_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_16_111_ADR4,
      O => AluIn1_16_111_27947
    );
  cpu_M2WB_MemWriteData_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_1_9097,
      O => cpu_M2WB_MemWriteData_1_DXMUX_27969
    );
  cpu_M2WB_MemWriteData_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_0_9098,
      O => cpu_M2WB_MemWriteData_1_DYMUX_27964
    );
  cpu_M2WB_MemWriteData_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_1_CLKINV_27962
    );
  cpu_M2WB_MemWriteData_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_3_9100,
      O => cpu_M2WB_MemWriteData_3_DXMUX_27985
    );
  cpu_M2WB_MemWriteData_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_2_9101,
      O => cpu_M2WB_MemWriteData_3_DYMUX_27980
    );
  cpu_M2WB_MemWriteData_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_3_CLKINV_27978
    );
  cpu_M2WB_MemWriteData_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_5_9102,
      O => cpu_M2WB_MemWriteData_5_DXMUX_28001
    );
  cpu_M2WB_MemWriteData_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_4_9103,
      O => cpu_M2WB_MemWriteData_5_DYMUX_27996
    );
  cpu_M2WB_MemWriteData_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_5_CLKINV_27994
    );
  cpu_M2WB_MemWriteData_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_7_9105,
      O => cpu_M2WB_MemWriteData_7_DXMUX_28017
    );
  cpu_M2WB_MemWriteData_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_6_9106,
      O => cpu_M2WB_MemWriteData_7_DYMUX_28012
    );
  cpu_M2WB_MemWriteData_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_7_CLKINV_28010
    );
  cpu_M2WB_MemWriteData_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_9_9107,
      O => cpu_M2WB_MemWriteData_9_DXMUX_28033
    );
  cpu_M2WB_MemWriteData_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => M1M2_Data_8_9108,
      O => cpu_M2WB_MemWriteData_9_DYMUX_28028
    );
  cpu_M2WB_MemWriteData_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_M2WB_MemWriteData_9_CLKINV_28026
    );
  cpu_AluIn1_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(17),
      O => AluIn1_17_0
    );
  cpu_AluIn1_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_17_111_28051,
      O => AluIn1_17_111_0
    );
  AluIn1_17_111 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_17_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_17_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_17_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_17_111_ADR4,
      O => AluIn1_17_111_28051
    );
  cpu_AluIn1_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(18),
      O => AluIn1_18_0
    );
  cpu_AluIn1_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_18_111_28075,
      O => AluIn1_18_111_0
    );
  AluIn1_18_111 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X51Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_18_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_18_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_18_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_18_111_ADR4,
      O => AluIn1_18_111_28075
    );
  cpu_AluIn1_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1(19),
      O => AluIn1_19_0
    );
  cpu_AluIn1_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_19_111_28099,
      O => AluIn1_19_111_0
    );
  AluIn1_19_111 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X52Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_19_111_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_19_111_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_19_111_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_19_111_ADR4,
      O => AluIn1_19_111_28099
    );
  cpu_IDEX_PC_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_1_9003,
      O => cpu_IDEX_PC_1_DXMUX_28121
    );
  cpu_IDEX_PC_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_0_9004,
      O => cpu_IDEX_PC_1_DYMUX_28116
    );
  cpu_IDEX_PC_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_PC_1_CLKINV_28114
    );
  cpu_IDEX_PC_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_3_9005,
      O => cpu_IDEX_PC_3_DXMUX_28137
    );
  cpu_IDEX_PC_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_2_9006,
      O => cpu_IDEX_PC_3_DYMUX_28132
    );
  cpu_IDEX_PC_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_PC_3_CLKINV_28130
    );
  cpu_IDEX_PC_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_5_9007,
      O => cpu_IDEX_PC_5_DXMUX_28153
    );
  cpu_IDEX_PC_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_4_9008,
      O => cpu_IDEX_PC_5_DYMUX_28148
    );
  cpu_IDEX_PC_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_PC_5_CLKINV_28146
    );
  cpu_IDEX_PC_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_7_9009,
      O => cpu_IDEX_PC_7_DXMUX_28169
    );
  cpu_IDEX_PC_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_6_9010,
      O => cpu_IDEX_PC_7_DYMUX_28164
    );
  cpu_IDEX_PC_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_PC_7_CLKINV_28162
    );
  cpu_IDEX_PC_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_9_9011,
      O => cpu_IDEX_PC_9_DXMUX_28185
    );
  cpu_IDEX_PC_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => IFID_PC_8_9012,
      O => cpu_IDEX_PC_9_DYMUX_28180
    );
  cpu_IDEX_PC_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_PC_9_CLKINV_28178
    );
  cpu_IDEX_Immediate_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_11_Q,
      O => cpu_IDEX_Immediate_11_DXMUX_28201
    );
  cpu_IDEX_Immediate_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_10_Q,
      O => cpu_IDEX_Immediate_11_DYMUX_28196
    );
  cpu_IDEX_Immediate_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y31",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => cpu_IDEX_Immediate_11_CLKINV_28194
    );
  AluIn1_30_60_F : X_LUT4
    generic map(
      INIT => X"F4F0",
      LOC => "SLICE_X41Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_30_60_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_30_60_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_30_60_F_ADR3,
      ADR3 => M2WB_AluRes_30_8860,
      O => N42
    );
  AluIn1_31_60_F : X_LUT4
    generic map(
      INIT => X"FF40",
      LOC => "SLICE_X41Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_31_60_F_ADR1,
      ADR1 => M2WB_AluRes_31_8863,
      ADR2 => NlwBufferSignal_cpu_AluIn1_31_60_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_31_60_F_ADR4,
      O => N38
    );
  AluIn1_24_60_F : X_LUT4
    generic map(
      INIT => X"FF08",
      LOC => "SLICE_X49Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_24_60_F_ADR1,
      ADR1 => FwdMux1(1),
      ADR2 => FwdMux1(2),
      ADR3 => NlwBufferSignal_cpu_AluIn1_24_60_F_ADR4,
      O => N30
    );
  AluIn1_25_60_F : X_LUT4
    generic map(
      INIT => X"F2F0",
      LOC => "SLICE_X40Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_25_60_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_25_60_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_25_60_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_25_60_F_ADR4,
      O => N40
    );
  AluIn1_26_60_F : X_LUT4
    generic map(
      INIT => X"FF08",
      LOC => "SLICE_X37Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_26_60_F_ADR1,
      ADR1 => M2WB_AluRes_26_8872,
      ADR2 => NlwBufferSignal_cpu_AluIn1_26_60_F_ADR3,
      ADR3 => AluIn1_26_33_0,
      O => N44
    );
  AluIn1_27_60_F : X_LUT4
    generic map(
      INIT => X"F4F0",
      LOC => "SLICE_X37Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_27_60_F_ADR1,
      ADR1 => M2WB_AluRes_27_8875,
      ADR2 => AluIn1_27_33_0,
      ADR3 => NlwBufferSignal_cpu_AluIn1_27_60_F_ADR4,
      O => N32
    );
  AluIn1_28_60_F : X_LUT4
    generic map(
      INIT => X"CECC",
      LOC => "SLICE_X37Y26"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_28_60_F_ADR1,
      ADR1 => AluIn1_28_33_0,
      ADR2 => NlwBufferSignal_cpu_AluIn1_28_60_F_ADR3,
      ADR3 => M2WB_AluRes_28_8878,
      O => N34
    );
  AluIn2_20_67_F : X_LUT4
    generic map(
      INIT => X"50D8",
      LOC => "SLICE_X44Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_20_67_F_ADR1,
      ADR1 => M2WB_AluRes_20_8882,
      ADR2 => AluIn2_20_32_0,
      ADR3 => NlwBufferSignal_cpu_AluIn2_20_67_F_ADR4,
      O => N54
    );
  AluIn1_29_60_F : X_LUT4
    generic map(
      INIT => X"DCCC",
      LOC => "SLICE_X36Y26"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_29_60_F_ADR1,
      ADR1 => AluIn1_29_33_0,
      ADR2 => NlwBufferSignal_cpu_AluIn1_29_60_F_ADR3,
      ADR3 => M2WB_AluRes_29_8885,
      O => N36
    );
  AluIn2_21_67_F : X_LUT4
    generic map(
      INIT => X"5C0C",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_21_67_F_ADR1,
      ADR1 => AluIn2_21_32_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_21_67_F_ADR3,
      ADR3 => M2WB_AluRes_21_8888,
      O => N52
    );
  AluIn2_22_67_F : X_LUT4
    generic map(
      INIT => X"4F40",
      LOC => "SLICE_X45Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_22_67_F_ADR1,
      ADR1 => M2WB_AluRes_22_8891,
      ADR2 => NlwBufferSignal_cpu_AluIn2_22_67_F_ADR3,
      ADR3 => AluIn2_22_32_0,
      O => N50
    );
  AluIn2_30_59_F : X_LUT4
    generic map(
      INIT => X"0ACC",
      LOC => "SLICE_X41Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_30_59_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_30_59_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_30_59_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_30_59_F_ADR4,
      O => N26
    );
  AluIn2_23_67_F : X_LUT4
    generic map(
      INIT => X"5C0C",
      LOC => "SLICE_X44Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_23_67_F_ADR1,
      ADR1 => AluIn2_23_32_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_23_67_F_ADR3,
      ADR3 => M2WB_AluRes_23_8895,
      O => N48
    );
  AluIn2_31_59_F : X_LUT4
    generic map(
      INIT => X"30AA",
      LOC => "SLICE_X41Y30"
    )
    port map (
      ADR0 => AluIn2_31_20_0,
      ADR1 => NlwBufferSignal_cpu_AluIn2_31_59_F_ADR2,
      ADR2 => EXMEM_AluRes_31_8862,
      ADR3 => NlwBufferSignal_cpu_AluIn2_31_59_F_ADR4,
      O => N24
    );
  AluIn2_24_67_F : X_LUT4
    generic map(
      INIT => X"44F0",
      LOC => "SLICE_X42Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_24_67_F_ADR1,
      ADR1 => M2WB_AluRes_24_8866,
      ADR2 => AluIn2_24_32_0,
      ADR3 => NlwBufferSignal_cpu_AluIn2_24_67_F_ADR4,
      O => N62
    );
  AluIn2_25_55_F : X_LUT4
    generic map(
      INIT => X"4540",
      LOC => "SLICE_X43Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_25_55_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_25_55_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_25_55_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_25_55_F_ADR4,
      O => N46
    );
  AluIn2_17_67_F : X_LUT4
    generic map(
      INIT => X"5C0C",
      LOC => "SLICE_X44Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_17_67_F_ADR1,
      ADR1 => AluIn2_17_32_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_17_67_F_ADR3,
      ADR3 => M2WB_AluRes_17_8902,
      O => N60
    );
  AluIn2_18_67_F : X_LUT4
    generic map(
      INIT => X"2E22",
      LOC => "SLICE_X44Y35"
    )
    port map (
      ADR0 => AluIn2_18_32_0,
      ADR1 => NlwBufferSignal_cpu_AluIn2_18_67_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_18_67_F_ADR3,
      ADR3 => M2WB_AluRes_18_8905,
      O => N58
    );
  AluIn2_26_59_F : X_LUT4
    generic map(
      INIT => X"7520",
      LOC => "SLICE_X38Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_26_59_F_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_26_59_F_ADR2,
      ADR2 => EXMEM_AluRes_26_8871,
      ADR3 => AluIn2_26_20_0,
      O => N28
    );
  AluIn2_19_67_F : X_LUT4
    generic map(
      INIT => X"0ACA",
      LOC => "SLICE_X44Y37"
    )
    port map (
      ADR0 => AluIn2_19_32_0,
      ADR1 => M2WB_AluRes_19_8909,
      ADR2 => NlwBufferSignal_cpu_AluIn2_19_67_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_19_67_F_ADR4,
      O => N56
    );
  AluIn2_27_59_F : X_LUT4
    generic map(
      INIT => X"50CC",
      LOC => "SLICE_X43Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_27_59_F_ADR1,
      ADR1 => AluIn2_27_20_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_27_59_F_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_27_59_F_ADR4,
      O => N18
    );
  AluIn2_28_59_F : X_LUT4
    generic map(
      INIT => X"3B08",
      LOC => "SLICE_X39Y26"
    )
    port map (
      ADR0 => EXMEM_AluRes_28_8877,
      ADR1 => NlwBufferSignal_cpu_AluIn2_28_59_F_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_28_59_F_ADR3,
      ADR3 => AluIn2_28_20_0,
      O => N20
    );
  AluIn2_29_59_F : X_LUT4
    generic map(
      INIT => X"7340",
      LOC => "SLICE_X42Y26"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_29_59_F_ADR1,
      ADR1 => FwdMux2(0),
      ADR2 => EXMEM_AluRes_29_8884,
      ADR3 => AluIn2_29_20_0,
      O => N22
    );
  AluIn1_30_60_G : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X41Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_30_60_G_ADR1,
      ADR1 => EXMEM_AluRes_30_8859,
      ADR2 => NlwBufferSignal_cpu_AluIn1_30_60_G_ADR3,
      ADR3 => VCC,
      O => N43
    );
  AluIn1_31_60_G : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X41Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_31_60_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_31_60_G_ADR2,
      ADR2 => EXMEM_AluRes_31_8862,
      ADR3 => VCC,
      O => N39
    );
  AluIn1_24_60_G : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X49Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => FwdMux1(1),
      ADR2 => NlwBufferSignal_cpu_AluIn1_24_60_G_ADR3,
      ADR3 => FwdMux1(2),
      O => N31
    );
  AluIn1_25_60_G : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X40Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_AluIn1_25_60_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_25_60_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_25_60_G_ADR4,
      O => N41
    );
  AluIn1_26_60_G : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X37Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_26_60_G_ADR1,
      ADR1 => EXMEM_AluRes_26_8871,
      ADR2 => NlwBufferSignal_cpu_AluIn1_26_60_G_ADR3,
      ADR3 => VCC,
      O => N45
    );
  AluIn1_27_60_G : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X37Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_27_60_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_27_60_G_ADR2,
      ADR2 => EXMEM_AluRes_27_8874,
      ADR3 => VCC,
      O => N33
    );
  AluIn1_28_60_G : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X37Y26"
    )
    port map (
      ADR0 => EXMEM_AluRes_28_8877,
      ADR1 => NlwBufferSignal_cpu_AluIn1_28_60_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_28_60_G_ADR3,
      ADR3 => VCC,
      O => N35
    );
  AluIn2_20_67_G : X_LUT4
    generic map(
      INIT => X"00E4",
      LOC => "SLICE_X44Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_20_67_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_20_67_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_20_67_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_20_67_G_ADR4,
      O => N55
    );
  AluIn1_29_60_G : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X36Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => EXMEM_AluRes_29_8884,
      ADR2 => NlwBufferSignal_cpu_AluIn1_29_60_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_29_60_G_ADR4,
      O => N37
    );
  AluIn2_21_67_G : X_LUT4
    generic map(
      INIT => X"0A0C",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_21_67_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_21_67_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_21_67_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_21_67_G_ADR4,
      O => N53
    );
  AluIn2_22_67_G : X_LUT4
    generic map(
      INIT => X"0A0C",
      LOC => "SLICE_X45Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_22_67_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_22_67_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_22_67_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_22_67_G_ADR4,
      O => N51
    );
  AluIn2_30_59_G : X_LUT4
    generic map(
      INIT => X"00CE",
      LOC => "SLICE_X41Y29"
    )
    port map (
      ADR0 => M2WB_AluRes_30_8860,
      ADR1 => NlwBufferSignal_cpu_AluIn2_30_59_G_ADR2,
      ADR2 => FwdMux2(2),
      ADR3 => NlwBufferSignal_cpu_AluIn2_30_59_G_ADR4,
      O => N27
    );
  AluIn2_23_67_G : X_LUT4
    generic map(
      INIT => X"5404",
      LOC => "SLICE_X44Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_23_67_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_23_67_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_23_67_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_23_67_G_ADR4,
      O => N49
    );
  AluIn2_31_59_G : X_LUT4
    generic map(
      INIT => X"00AE",
      LOC => "SLICE_X41Y30"
    )
    port map (
      ADR0 => AluIn2_31_20_0,
      ADR1 => M2WB_AluRes_31_8863,
      ADR2 => NlwBufferSignal_cpu_AluIn2_31_59_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_31_59_G_ADR4,
      O => N25
    );
  AluIn2_24_67_G : X_LUT4
    generic map(
      INIT => X"5404",
      LOC => "SLICE_X42Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_24_67_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_24_67_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_24_67_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_24_67_G_ADR4,
      O => N63
    );
  AluIn2_25_55_G : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X43Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_25_55_G_ADR1,
      ADR1 => M2WB_AluRes_25_8869,
      ADR2 => NlwBufferSignal_cpu_AluIn2_25_55_G_ADR3,
      ADR3 => VCC,
      O => N47
    );
  AluIn2_17_67_G : X_LUT4
    generic map(
      INIT => X"5404",
      LOC => "SLICE_X44Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_17_67_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_17_67_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_17_67_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_17_67_G_ADR4,
      O => N61
    );
  AluIn2_18_67_G : X_LUT4
    generic map(
      INIT => X"00E4",
      LOC => "SLICE_X44Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_18_67_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_18_67_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_18_67_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_18_67_G_ADR4,
      O => N59
    );
  AluIn2_26_59_G : X_LUT4
    generic map(
      INIT => X"0F02",
      LOC => "SLICE_X38Y28"
    )
    port map (
      ADR0 => M2WB_AluRes_26_8872,
      ADR1 => NlwBufferSignal_cpu_AluIn2_26_59_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_26_59_G_ADR3,
      ADR3 => AluIn2_26_20_0,
      O => N29
    );
  AluIn2_19_67_G : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X44Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_19_67_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_19_67_G_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_19_67_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_19_67_G_ADR4,
      O => N57
    );
  AluIn2_27_59_G : X_LUT4
    generic map(
      INIT => X"00CE",
      LOC => "SLICE_X43Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_27_59_G_ADR1,
      ADR1 => AluIn2_27_20_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_27_59_G_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_27_59_G_ADR4,
      O => N19
    );
  AluIn2_28_59_G : X_LUT4
    generic map(
      INIT => X"3310",
      LOC => "SLICE_X39Y26"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_28_59_G_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_28_59_G_ADR2,
      ADR2 => M2WB_AluRes_28_8878,
      ADR3 => AluIn2_28_20_0,
      O => N21
    );
  AluIn2_29_59_G : X_LUT4
    generic map(
      INIT => X"3310",
      LOC => "SLICE_X42Y26"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_29_59_G_ADR1,
      ADR1 => FwdMux2(0),
      ADR2 => NlwBufferSignal_cpu_AluIn2_29_59_G_ADR3,
      ADR3 => AluIn2_29_20_0,
      O => N23
    );
  Mshreg_M2WB_IR_29 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X44Y23"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_30_DIG_MUX_23594,
      CE => cpu_M2WB_IR_30_SRINV_23586,
      CLK => cpu_M2WB_IR_30_CLKINV_23592,
      Q => Mshreg_M2WB_IR_29_23602,
      Q15 => NLW_Mshreg_M2WB_IR_29_Q15_UNCONNECTED
    );
  PC_mux0001_12_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X64Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_12_1_ADR1,
      ADR1 => PC(12),
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_12_1_ADR4,
      O => PC_mux0001(12)
    );
  AluIn2_10_12 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X55Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_10_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_10_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_10_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_10_12_ADR4,
      O => AluIn2_10_12_24947
    );
  AluIn1_6_71 : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X52Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_6_71_ADR1,
      ADR1 => AluIn1_6_25_0,
      ADR2 => AluIn1_6_40_0,
      ADR3 => AluIn1_6_11_0,
      O => AluIn1(6)
    );
  AluIn2_11_27 : X_LUT4
    generic map(
      INIT => X"5140",
      LOC => "SLICE_X53Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_11_27_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_11_27_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_11_27_ADR3,
      ADR3 => RegData2(11),
      O => AluIn2_11_27_24995
    );
  AluIn1_6_25 : X_LUT4
    generic map(
      INIT => X"A088",
      LOC => "SLICE_X54Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_6_25_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_6_25_ADR2,
      ADR2 => IDEX_PC_6_9082,
      ADR3 => NlwBufferSignal_cpu_AluIn1_6_25_ADR4,
      O => AluIn1_6_25_25019
    );
  AluIn2_11_12 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X55Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_11_12_ADR1,
      ADR1 => IDEX_Immediate_11_9083,
      ADR2 => NlwBufferSignal_cpu_AluIn2_11_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_11_12_ADR4,
      O => AluIn2_11_12_25043
    );
  AluIn1_7_71 : X_LUT4
    generic map(
      INIT => X"F3F2",
      LOC => "SLICE_X55Y40"
    )
    port map (
      ADR0 => AluIn1_7_25_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_7_71_ADR2,
      ADR2 => AluIn1_7_11_0,
      ADR3 => AluIn1_7_40_0,
      O => AluIn1(7)
    );
  AluIn2_12_27 : X_LUT4
    generic map(
      INIT => X"00CA",
      LOC => "SLICE_X53Y36"
    )
    port map (
      ADR0 => RegData2(12),
      ADR1 => M2WB_AluRes_12_9035,
      ADR2 => NlwBufferSignal_cpu_AluIn2_12_27_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_12_27_ADR4,
      O => AluIn2_12_27_25091
    );
  AluIn1_7_25 : X_LUT4
    generic map(
      INIT => X"8A80",
      LOC => "SLICE_X55Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_7_25_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_7_25_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_7_25_ADR3,
      ADR3 => EXMEM_AluRes_7_8773,
      O => AluIn1_7_25_25115
    );
  AluIn1_12_40 : X_LUT4
    generic map(
      INIT => X"5404",
      LOC => "SLICE_X64Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_12_40_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_12_40_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_12_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_12_40_ADR4,
      O => AluIn1_12_40_24755
    );
  AluIn1_12_25 : X_LUT4
    generic map(
      INIT => X"E400",
      LOC => "SLICE_X64Y43"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_12_25_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_12_25_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_12_25_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_12_25_ADR4,
      O => AluIn1_12_25_24779
    );
  AluIn1_4_71 : X_LUT4
    generic map(
      INIT => X"F3F2",
      LOC => "SLICE_X54Y51"
    )
    port map (
      ADR0 => AluIn1_4_25_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_4_71_ADR2,
      ADR2 => AluIn1_4_11_0,
      ADR3 => AluIn1_4_40_0,
      O => AluIn1(4)
    );
  AluIn2_0_27 : X_LUT4
    generic map(
      INIT => X"3202",
      LOC => "SLICE_X53Y31"
    )
    port map (
      ADR0 => RegData2(0),
      ADR1 => NlwBufferSignal_cpu_AluIn2_0_27_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_0_27_ADR3,
      ADR3 => M2WB_AluRes_0_9020,
      O => AluIn2_0_27_24827
    );
  AluIn1_4_25 : X_LUT4
    generic map(
      INIT => X"B800",
      LOC => "SLICE_X54Y50"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_4_25_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_4_25_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_4_25_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_4_25_ADR4,
      O => AluIn1_4_25_24851
    );
  AluIn1_5_71 : X_LUT4
    generic map(
      INIT => X"F0FE",
      LOC => "SLICE_X52Y43"
    )
    port map (
      ADR0 => AluIn1_5_25_0,
      ADR1 => AluIn1_5_40_0,
      ADR2 => AluIn1_5_11_0,
      ADR3 => NlwBufferSignal_cpu_AluIn1_5_71_ADR4,
      O => AluIn1(5)
    );
  AluIn2_10_27 : X_LUT4
    generic map(
      INIT => X"3210",
      LOC => "SLICE_X53Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_10_27_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_10_27_ADR2,
      ADR2 => RegData2(10),
      ADR3 => M2WB_AluRes_10_9033,
      O => AluIn2_10_27_24899
    );
  AluIn1_5_25 : X_LUT4
    generic map(
      INIT => X"C0A0",
      LOC => "SLICE_X52Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_5_25_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_5_25_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_5_25_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_5_25_ADR4,
      O => AluIn1_5_25_24923
    );
  AluIn2_0_69 : X_LUT4
    generic map(
      INIT => X"AFAE",
      LOC => "SLICE_X54Y30"
    )
    port map (
      ADR0 => AluIn2_0_65_O_0,
      ADR1 => AluIn2_0_27_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_0_69_ADR3,
      ADR3 => AluIn2_0_12_0,
      O => AluIn2(0)
    );
  AluIn2_1_69 : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X54Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_1_69_ADR1,
      ADR1 => AluIn2_1_27_0,
      ADR2 => AluIn2_1_12_0,
      ADR3 => AluIn2_1_65_O_0,
      O => AluIn2(1)
    );
  AluIn2_2_69 : X_LUT4
    generic map(
      INIT => X"CCFE",
      LOC => "SLICE_X54Y35"
    )
    port map (
      ADR0 => AluIn2_2_12_0,
      ADR1 => AluIn2_2_65_O_0,
      ADR2 => AluIn2_2_27_0,
      ADR3 => NlwBufferSignal_cpu_AluIn2_2_69_ADR4,
      O => AluIn2(2)
    );
  AluIn2_3_69 : X_LUT4
    generic map(
      INIT => X"FF32",
      LOC => "SLICE_X54Y32"
    )
    port map (
      ADR0 => AluIn2_3_27_0,
      ADR1 => NlwBufferSignal_cpu_AluIn2_3_69_ADR2,
      ADR2 => AluIn2_3_12_0,
      ADR3 => AluIn2_3_65_O_0,
      O => AluIn2(3)
    );
  AluIn2_4_69 : X_LUT4
    generic map(
      INIT => X"F3F2",
      LOC => "SLICE_X55Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_4_69_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_4_69_ADR2,
      ADR2 => AluIn2_4_65_O_0,
      ADR3 => AluIn2_4_27_0,
      O => AluIn2(4)
    );
  AluIn2_5_69 : X_LUT4
    generic map(
      INIT => X"F0FE",
      LOC => "SLICE_X51Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_5_69_ADR1,
      ADR1 => AluIn2_5_27_0,
      ADR2 => AluIn2_5_65_O_0,
      ADR3 => NlwBufferSignal_cpu_AluIn2_5_69_ADR4,
      O => AluIn2(5)
    );
  AluIn2_6_69 : X_LUT4
    generic map(
      INIT => X"F0FE",
      LOC => "SLICE_X55Y26"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_6_69_ADR1,
      ADR1 => AluIn2_6_27_0,
      ADR2 => AluIn2_6_65_O_0,
      ADR3 => NlwBufferSignal_cpu_AluIn2_6_69_ADR4,
      O => AluIn2(6)
    );
  AluIn2_7_69 : X_LUT4
    generic map(
      INIT => X"AFAE",
      LOC => "SLICE_X55Y37"
    )
    port map (
      ADR0 => AluIn2_7_65_O_0,
      ADR1 => NlwBufferSignal_cpu_AluIn2_7_69_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_7_69_ADR3,
      ADR3 => AluIn2_7_27_0,
      O => AluIn2(7)
    );
  AluIn2_8_69 : X_LUT4
    generic map(
      INIT => X"FF0E",
      LOC => "SLICE_X53Y33"
    )
    port map (
      ADR0 => AluIn2_8_12_0,
      ADR1 => AluIn2_8_27_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_8_69_ADR3,
      ADR3 => AluIn2_8_65_O_0,
      O => AluIn2(8)
    );
  AluIn2_9_69 : X_LUT4
    generic map(
      INIT => X"CFCE",
      LOC => "SLICE_X55Y35"
    )
    port map (
      ADR0 => AluIn2_9_27_0,
      ADR1 => AluIn2_9_65_O_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_9_69_ADR3,
      ADR3 => AluIn2_9_12_0,
      O => AluIn2(9)
    );
  AluIn2_10_69 : X_LUT4
    generic map(
      INIT => X"F5F4",
      LOC => "SLICE_X50Y30"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_10_69_ADR1,
      ADR1 => AluIn2_10_12_0,
      ADR2 => AluIn2_10_65_O_0,
      ADR3 => AluIn2_10_27_0,
      O => AluIn2(10)
    );
  AluIn2_11_69 : X_LUT4
    generic map(
      INIT => X"F5F4",
      LOC => "SLICE_X54Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_11_69_ADR1,
      ADR1 => AluIn2_11_27_0,
      ADR2 => AluIn2_11_65_O_0,
      ADR3 => NlwBufferSignal_cpu_AluIn2_11_69_ADR4,
      O => AluIn2(11)
    );
  AluIn2_12_69 : X_LUT4
    generic map(
      INIT => X"BBBA",
      LOC => "SLICE_X52Y37"
    )
    port map (
      ADR0 => AluIn2_12_65_O_0,
      ADR1 => NlwBufferSignal_cpu_AluIn2_12_69_ADR2,
      ADR2 => AluIn2_12_27_0,
      ADR3 => AluIn2_12_12_0,
      O => AluIn2(12)
    );
  AluIn2_13_69 : X_LUT4
    generic map(
      INIT => X"DDDC",
      LOC => "SLICE_X54Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_13_69_ADR1,
      ADR1 => AluIn2_13_65_O_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_13_69_ADR3,
      ADR3 => AluIn2_13_27_0,
      O => AluIn2(13)
    );
  AluIn2_14_69 : X_LUT4
    generic map(
      INIT => X"DDDC",
      LOC => "SLICE_X52Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_14_69_ADR1,
      ADR1 => AluIn2_14_65_O_0,
      ADR2 => NlwBufferSignal_cpu_AluIn2_14_69_ADR3,
      ADR3 => AluIn2_14_27_0,
      O => AluIn2(14)
    );
  AluIn2_15_69 : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X50Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_15_69_ADR1,
      ADR1 => AluIn2_15_12_0,
      ADR2 => AluIn2_15_27_0,
      ADR3 => AluIn2_15_65_O_0,
      O => AluIn2(15)
    );
  AluIn2_16_69 : X_LUT4
    generic map(
      INIT => X"FF32",
      LOC => "SLICE_X55Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_16_69_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_16_69_ADR2,
      ADR2 => AluIn2_16_27_0,
      ADR3 => AluIn2_16_65_O_0,
      O => AluIn2(16)
    );
  Mshreg_M2WB_AluRes_30 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y28"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_AluRes_31_DIG_MUX_22929,
      CE => cpu_M2WB_AluRes_31_SRINV_22921,
      CLK => cpu_M2WB_AluRes_31_CLKINV_22927,
      Q => Mshreg_M2WB_AluRes_30_22937,
      Q15 => NLW_Mshreg_M2WB_AluRes_30_Q15_UNCONNECTED
    );
  M2WB_AluRes_30 : X_FF
    generic map(
      LOC => "SLICE_X40Y28",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_31_DYMUX_22940,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_31_CLKINV_22927,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_30_8860
    );
  Mshreg_M2WB_AluRes_31 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y28"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_AluRes_31_DIF_MUX_22945,
      CE => cpu_M2WB_AluRes_31_SRINV_22921,
      CLK => cpu_M2WB_AluRes_31_CLKINV_22927,
      Q => Mshreg_M2WB_AluRes_31_22953,
      Q15 => NLW_Mshreg_M2WB_AluRes_31_Q15_UNCONNECTED
    );
  M2WB_AluRes_31 : X_FF
    generic map(
      LOC => "SLICE_X40Y28",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_31_DXMUX_22956,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_31_CLKINV_22927,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_31_8863
    );
  Mshreg_M2WB_AluRes_26 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y30"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_AluRes_27_DIG_MUX_22982,
      CE => cpu_M2WB_AluRes_27_SRINV_22974,
      CLK => cpu_M2WB_AluRes_27_CLKINV_22980,
      Q => Mshreg_M2WB_AluRes_26_22990,
      Q15 => NLW_Mshreg_M2WB_AluRes_26_Q15_UNCONNECTED
    );
  M2WB_AluRes_26 : X_FF
    generic map(
      LOC => "SLICE_X38Y30",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_27_DYMUX_22993,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_27_CLKINV_22980,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_26_8872
    );
  Mshreg_M2WB_IR_36 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y25"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_36_DIF_MUX_23504,
      CE => cpu_M2WB_IR_36_SRINV_23480,
      CLK => cpu_M2WB_IR_36_CLKINV_23486,
      Q => Mshreg_M2WB_IR_36_23512,
      Q15 => NLW_Mshreg_M2WB_IR_36_Q15_UNCONNECTED
    );
  M2WB_IR_36 : X_FF
    generic map(
      LOC => "SLICE_X50Y25",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_36_DXMUX_23515,
      CE => VCC,
      CLK => cpu_M2WB_IR_36_CLKINV_23486,
      SET => GND,
      RST => GND,
      O => M2WB_IR_36_8597
    );
  Mshreg_M2WB_IR_37 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X42Y24"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_38_DIG_MUX_23541,
      CE => cpu_M2WB_IR_38_SRINV_23533,
      CLK => cpu_M2WB_IR_38_CLKINV_23539,
      Q => Mshreg_M2WB_IR_37_23549,
      Q15 => NLW_Mshreg_M2WB_IR_37_Q15_UNCONNECTED
    );
  M2WB_IR_37 : X_FF
    generic map(
      LOC => "SLICE_X42Y24",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_38_DYMUX_23552,
      CE => VCC,
      CLK => cpu_M2WB_IR_38_CLKINV_23539,
      SET => GND,
      RST => GND,
      O => M2WB_IR_37_8596
    );
  Mshreg_M2WB_IR_38 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X42Y24"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_38_DIF_MUX_23557,
      CE => cpu_M2WB_IR_38_SRINV_23533,
      CLK => cpu_M2WB_IR_38_CLKINV_23539,
      Q => Mshreg_M2WB_IR_38_23565,
      Q15 => NLW_Mshreg_M2WB_IR_38_Q15_UNCONNECTED
    );
  M2WB_IR_38 : X_FF
    generic map(
      LOC => "SLICE_X42Y24",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_38_DXMUX_23568,
      CE => VCC,
      CLK => cpu_M2WB_IR_38_CLKINV_23539,
      SET => GND,
      RST => GND,
      O => M2WB_IR_38_8595
    );
  M2WB_IR_29 : X_FF
    generic map(
      LOC => "SLICE_X44Y23",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_30_DYMUX_23605,
      CE => VCC,
      CLK => cpu_M2WB_IR_30_CLKINV_23592,
      SET => GND,
      RST => GND,
      O => M2WB_IR_29_8604
    );
  Mshreg_M2WB_IR_30 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X44Y23"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_30_DIF_MUX_23610,
      CE => cpu_M2WB_IR_30_SRINV_23586,
      CLK => cpu_M2WB_IR_30_CLKINV_23592,
      Q => Mshreg_M2WB_IR_30_23618,
      Q15 => NLW_Mshreg_M2WB_IR_30_Q15_UNCONNECTED
    );
  M2WB_IR_30 : X_FF
    generic map(
      LOC => "SLICE_X44Y23",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_30_DXMUX_23621,
      CE => VCC,
      CLK => cpu_M2WB_IR_30_CLKINV_23592,
      SET => GND,
      RST => GND,
      O => M2WB_IR_30_8603
    );
  IFID_PC_10 : X_SFF
    generic map(
      LOC => "SLICE_X66Y40",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_11_DYMUX_23645,
      CE => cpu_IFID_PC_11_CEINVNOT,
      CLK => cpu_IFID_PC_11_CLKINV_23636,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_10_8998
    );
  PC_mux0001_11_1 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X66Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_11_1_ADR1,
      ADR1 => VCC,
      ADR2 => EXMEM_AluRes_11_8995,
      ADR3 => PC(11),
      O => PC_mux0001(11)
    );
  IFID_PC_11 : X_SFF
    generic map(
      LOC => "SLICE_X66Y40",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_11_DXMUX_23658,
      CE => cpu_IFID_PC_11_CEINVNOT,
      CLK => cpu_IFID_PC_11_CLKINV_23636,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_11_8997
    );
  Mshreg_M2WB_IR_34 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X48Y25"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_34_DIF_MUX_23345,
      CE => cpu_M2WB_IR_34_SRINV_23321,
      CLK => cpu_M2WB_IR_34_CLKINV_23327,
      Q => Mshreg_M2WB_IR_34_23353,
      Q15 => NLW_Mshreg_M2WB_IR_34_Q15_UNCONNECTED
    );
  M2WB_IR_34 : X_FF
    generic map(
      LOC => "SLICE_X48Y25",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_34_DXMUX_23356,
      CE => VCC,
      CLK => cpu_M2WB_IR_34_CLKINV_23327,
      SET => GND,
      RST => GND,
      O => M2WB_IR_34_8599
    );
  Mshreg_M2WB_IR_26 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y15"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_27_DIG_MUX_23382,
      CE => cpu_M2WB_IR_27_SRINV_23374,
      CLK => cpu_M2WB_IR_27_CLKINV_23380,
      Q => Mshreg_M2WB_IR_26_23390,
      Q15 => NLW_Mshreg_M2WB_IR_26_Q15_UNCONNECTED
    );
  M2WB_IR_26 : X_FF
    generic map(
      LOC => "SLICE_X40Y15",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_27_DYMUX_23393,
      CE => VCC,
      CLK => cpu_M2WB_IR_27_CLKINV_23380,
      SET => GND,
      RST => GND,
      O => M2WB_IR_26_8844
    );
  Mshreg_M2WB_IR_27 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y15"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_27_DIF_MUX_23398,
      CE => cpu_M2WB_IR_27_SRINV_23374,
      CLK => cpu_M2WB_IR_27_CLKINV_23380,
      Q => Mshreg_M2WB_IR_27_23406,
      Q15 => NLW_Mshreg_M2WB_IR_27_Q15_UNCONNECTED
    );
  M2WB_IR_27 : X_FF
    generic map(
      LOC => "SLICE_X40Y15",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_27_DXMUX_23409,
      CE => VCC,
      CLK => cpu_M2WB_IR_27_CLKINV_23380,
      SET => GND,
      RST => GND,
      O => M2WB_IR_27_8843
    );
  Mshreg_M2WB_IR_18 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y12"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_19_DIG_MUX_23435,
      CE => cpu_M2WB_IR_19_SRINV_23427,
      CLK => cpu_M2WB_IR_19_CLKINV_23433,
      Q => Mshreg_M2WB_IR_18_23443,
      Q15 => NLW_Mshreg_M2WB_IR_18_Q15_UNCONNECTED
    );
  M2WB_IR_18 : X_FF
    generic map(
      LOC => "SLICE_X40Y12",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_19_DYMUX_23446,
      CE => VCC,
      CLK => cpu_M2WB_IR_19_CLKINV_23433,
      SET => GND,
      RST => GND,
      O => M2WB_IR_18_8852
    );
  Mshreg_M2WB_IR_19 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y12"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_19_DIF_MUX_23451,
      CE => cpu_M2WB_IR_19_SRINV_23427,
      CLK => cpu_M2WB_IR_19_CLKINV_23433,
      Q => Mshreg_M2WB_IR_19_23459,
      Q15 => NLW_Mshreg_M2WB_IR_19_Q15_UNCONNECTED
    );
  M2WB_IR_19 : X_FF
    generic map(
      LOC => "SLICE_X40Y12",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_19_DXMUX_23462,
      CE => VCC,
      CLK => cpu_M2WB_IR_19_CLKINV_23433,
      SET => GND,
      RST => GND,
      O => M2WB_IR_19_8851
    );
  Mshreg_M2WB_IR_35 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y25"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_36_DIG_MUX_23488,
      CE => cpu_M2WB_IR_36_SRINV_23480,
      CLK => cpu_M2WB_IR_36_CLKINV_23486,
      Q => Mshreg_M2WB_IR_35_23496,
      Q15 => NLW_Mshreg_M2WB_IR_35_Q15_UNCONNECTED
    );
  M2WB_IR_35 : X_FF
    generic map(
      LOC => "SLICE_X50Y25",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_36_DYMUX_23499,
      CE => VCC,
      CLK => cpu_M2WB_IR_36_CLKINV_23486,
      SET => GND,
      RST => GND,
      O => M2WB_IR_35_8598
    );
  Mshreg_M2WB_AluRes_27 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y30"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_AluRes_27_DIF_MUX_22998,
      CE => cpu_M2WB_AluRes_27_SRINV_22974,
      CLK => cpu_M2WB_AluRes_27_CLKINV_22980,
      Q => Mshreg_M2WB_AluRes_27_23006,
      Q15 => NLW_Mshreg_M2WB_AluRes_27_Q15_UNCONNECTED
    );
  M2WB_AluRes_27 : X_FF
    generic map(
      LOC => "SLICE_X38Y30",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_27_DXMUX_23009,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_27_CLKINV_22980,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_27_8875
    );
  Mshreg_M2WB_AluRes_28 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y27"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_AluRes_29_DIG_MUX_23035,
      CE => cpu_M2WB_AluRes_29_SRINV_23027,
      CLK => cpu_M2WB_AluRes_29_CLKINV_23033,
      Q => Mshreg_M2WB_AluRes_28_23043,
      Q15 => NLW_Mshreg_M2WB_AluRes_28_Q15_UNCONNECTED
    );
  M2WB_AluRes_28 : X_FF
    generic map(
      LOC => "SLICE_X38Y27",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_29_DYMUX_23046,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_29_CLKINV_23033,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_28_8878
    );
  Mshreg_M2WB_AluRes_29 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y27"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_AluRes_29_DIF_MUX_23051,
      CE => cpu_M2WB_AluRes_29_SRINV_23027,
      CLK => cpu_M2WB_AluRes_29_CLKINV_23033,
      Q => Mshreg_M2WB_AluRes_29_23059,
      Q15 => NLW_Mshreg_M2WB_AluRes_29_Q15_UNCONNECTED
    );
  M2WB_AluRes_29 : X_FF
    generic map(
      LOC => "SLICE_X38Y27",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_29_DXMUX_23062,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_29_CLKINV_23033,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_29_8885
    );
  Mshreg_M2WB_WriteReg : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X64Y36"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_WriteReg_DIG_MUX_23080,
      CE => cpu_M2WB_WriteReg_WSG,
      CLK => cpu_M2WB_WriteReg_CLKINV_23078,
      Q => Mshreg_M2WB_WriteReg_23088,
      Q15 => NLW_Mshreg_M2WB_WriteReg_Q15_UNCONNECTED
    );
  M2WB_WriteReg : X_FF
    generic map(
      LOC => "SLICE_X64Y36",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_WriteReg_DYMUX_23091,
      CE => VCC,
      CLK => cpu_M2WB_WriteReg_CLKINV_23078,
      SET => GND,
      RST => GND,
      O => M2WB_WriteReg_8562
    );
  Mshreg_M2WB_IR_20 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X36Y8"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_21_DIG_MUX_23117,
      CE => cpu_M2WB_IR_21_SRINV_23109,
      CLK => cpu_M2WB_IR_21_CLKINV_23115,
      Q => Mshreg_M2WB_IR_20_23125,
      Q15 => NLW_Mshreg_M2WB_IR_20_Q15_UNCONNECTED
    );
  M2WB_IR_20 : X_FF
    generic map(
      LOC => "SLICE_X36Y8",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_21_DYMUX_23128,
      CE => VCC,
      CLK => cpu_M2WB_IR_21_CLKINV_23115,
      SET => GND,
      RST => GND,
      O => M2WB_IR_20_8850
    );
  Mshreg_M2WB_IR_21 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X36Y8"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_21_DIF_MUX_23133,
      CE => cpu_M2WB_IR_21_SRINV_23109,
      CLK => cpu_M2WB_IR_21_CLKINV_23115,
      Q => Mshreg_M2WB_IR_21_23141,
      Q15 => NLW_Mshreg_M2WB_IR_21_Q15_UNCONNECTED
    );
  M2WB_IR_21 : X_FF
    generic map(
      LOC => "SLICE_X36Y8",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_21_DXMUX_23144,
      CE => VCC,
      CLK => cpu_M2WB_IR_21_CLKINV_23115,
      SET => GND,
      RST => GND,
      O => M2WB_IR_21_8849
    );
  Mshreg_M2WB_IR_22 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y14"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_23_DIG_MUX_23170,
      CE => cpu_M2WB_IR_23_SRINV_23162,
      CLK => cpu_M2WB_IR_23_CLKINV_23168,
      Q => Mshreg_M2WB_IR_22_23178,
      Q15 => NLW_Mshreg_M2WB_IR_22_Q15_UNCONNECTED
    );
  M2WB_IR_22 : X_FF
    generic map(
      LOC => "SLICE_X38Y14",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_23_DYMUX_23181,
      CE => VCC,
      CLK => cpu_M2WB_IR_23_CLKINV_23168,
      SET => GND,
      RST => GND,
      O => M2WB_IR_22_8848
    );
  Mshreg_M2WB_IR_23 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y14"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_23_DIF_MUX_23186,
      CE => cpu_M2WB_IR_23_SRINV_23162,
      CLK => cpu_M2WB_IR_23_CLKINV_23168,
      Q => Mshreg_M2WB_IR_23_23194,
      Q15 => NLW_Mshreg_M2WB_IR_23_Q15_UNCONNECTED
    );
  M2WB_IR_23 : X_FF
    generic map(
      LOC => "SLICE_X38Y14",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_23_DXMUX_23197,
      CE => VCC,
      CLK => cpu_M2WB_IR_23_CLKINV_23168,
      SET => GND,
      RST => GND,
      O => M2WB_IR_23_8847
    );
  Mshreg_M2WB_IR_31 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y22"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_32_DIG_MUX_23223,
      CE => cpu_M2WB_IR_32_SRINV_23215,
      CLK => cpu_M2WB_IR_32_CLKINV_23221,
      Q => Mshreg_M2WB_IR_31_23231,
      Q15 => NLW_Mshreg_M2WB_IR_31_Q15_UNCONNECTED
    );
  M2WB_IR_31 : X_FF
    generic map(
      LOC => "SLICE_X40Y22",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_32_DYMUX_23234,
      CE => VCC,
      CLK => cpu_M2WB_IR_32_CLKINV_23221,
      SET => GND,
      RST => GND,
      O => M2WB_IR_31_8602
    );
  Mshreg_M2WB_IR_32 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y22"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_32_DIF_MUX_23239,
      CE => cpu_M2WB_IR_32_SRINV_23215,
      CLK => cpu_M2WB_IR_32_CLKINV_23221,
      Q => Mshreg_M2WB_IR_32_23247,
      Q15 => NLW_Mshreg_M2WB_IR_32_Q15_UNCONNECTED
    );
  M2WB_IR_32 : X_FF
    generic map(
      LOC => "SLICE_X40Y22",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_32_DXMUX_23250,
      CE => VCC,
      CLK => cpu_M2WB_IR_32_CLKINV_23221,
      SET => GND,
      RST => GND,
      O => M2WB_IR_32_8601
    );
  Mshreg_M2WB_IR_24 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y12"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_25_DIG_MUX_23276,
      CE => cpu_M2WB_IR_25_SRINV_23268,
      CLK => cpu_M2WB_IR_25_CLKINV_23274,
      Q => Mshreg_M2WB_IR_24_23284,
      Q15 => NLW_Mshreg_M2WB_IR_24_Q15_UNCONNECTED
    );
  M2WB_IR_24 : X_FF
    generic map(
      LOC => "SLICE_X38Y12",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_25_DYMUX_23287,
      CE => VCC,
      CLK => cpu_M2WB_IR_25_CLKINV_23274,
      SET => GND,
      RST => GND,
      O => M2WB_IR_24_8846
    );
  Mshreg_M2WB_IR_25 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y12"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_25_DIF_MUX_23292,
      CE => cpu_M2WB_IR_25_SRINV_23268,
      CLK => cpu_M2WB_IR_25_CLKINV_23274,
      Q => Mshreg_M2WB_IR_25_23300,
      Q15 => NLW_Mshreg_M2WB_IR_25_Q15_UNCONNECTED
    );
  M2WB_IR_25 : X_FF
    generic map(
      LOC => "SLICE_X38Y12",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_25_DXMUX_23303,
      CE => VCC,
      CLK => cpu_M2WB_IR_25_CLKINV_23274,
      SET => GND,
      RST => GND,
      O => M2WB_IR_25_8845
    );
  Mshreg_M2WB_IR_33 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X48Y25"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_IR_34_DIG_MUX_23329,
      CE => cpu_M2WB_IR_34_SRINV_23321,
      CLK => cpu_M2WB_IR_34_CLKINV_23327,
      Q => Mshreg_M2WB_IR_33_23337,
      Q15 => NLW_Mshreg_M2WB_IR_33_Q15_UNCONNECTED
    );
  M2WB_IR_33 : X_FF
    generic map(
      LOC => "SLICE_X48Y25",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_IR_34_DYMUX_23340,
      CE => VCC,
      CLK => cpu_M2WB_IR_34_CLKINV_23327,
      SET => GND,
      RST => GND,
      O => M2WB_IR_33_8600
    );
  IFID_PC_12 : X_SFF
    generic map(
      LOC => "SLICE_X64Y37",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_12_DYMUX_23684,
      CE => cpu_IFID_PC_12_CEINVNOT,
      CLK => cpu_IFID_PC_12_CLKINV_23675,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_12_9002
    );
  AluIn2_12_12 : X_LUT4
    generic map(
      INIT => X"B080",
      LOC => "SLICE_X64Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_12_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_12_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_12_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_12_12_ADR4,
      O => AluIn2_12_12_23693
    );
  IFID_PC_0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y45",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_1_DYMUX_23716,
      CE => cpu_IFID_PC_1_CEINVNOT,
      CLK => cpu_IFID_PC_1_CLKINV_23707,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_0_9004
    );
  PC_mux0001_1_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X65Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_1_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_PC_mux0001_1_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_1_1_ADR4,
      O => PC_mux0001(1)
    );
  IFID_PC_1 : X_SFF
    generic map(
      LOC => "SLICE_X65Y45",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_1_DXMUX_23729,
      CE => cpu_IFID_PC_1_CEINVNOT,
      CLK => cpu_IFID_PC_1_CLKINV_23707,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_1_9003
    );
  IFID_PC_2 : X_SFF
    generic map(
      LOC => "SLICE_X67Y42",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_3_DYMUX_23754,
      CE => cpu_IFID_PC_3_CEINVNOT,
      CLK => cpu_IFID_PC_3_CLKINV_23745,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_2_9006
    );
  PC_mux0001_3_1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X67Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_PC_mux0001_3_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_PC_mux0001_3_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_3_1_ADR4,
      O => PC_mux0001(3)
    );
  IFID_PC_3 : X_SFF
    generic map(
      LOC => "SLICE_X67Y42",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_3_DXMUX_23767,
      CE => cpu_IFID_PC_3_CEINVNOT,
      CLK => cpu_IFID_PC_3_CLKINV_23745,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_3_9005
    );
  IFID_PC_4 : X_SFF
    generic map(
      LOC => "SLICE_X67Y54",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_5_DYMUX_23792,
      CE => cpu_IFID_PC_5_CEINVNOT,
      CLK => cpu_IFID_PC_5_CLKINV_23783,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_4_9008
    );
  PC_mux0001_5_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X67Y54"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_5_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_PC_mux0001_5_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_PC_mux0001_5_1_ADR3,
      ADR3 => VCC,
      O => PC_mux0001(5)
    );
  IFID_PC_5 : X_SFF
    generic map(
      LOC => "SLICE_X67Y54",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_5_DXMUX_23805,
      CE => cpu_IFID_PC_5_CEINVNOT,
      CLK => cpu_IFID_PC_5_CLKINV_23783,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_5_9007
    );
  IFID_PC_6 : X_SFF
    generic map(
      LOC => "SLICE_X64Y47",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_7_DYMUX_23830,
      CE => cpu_IFID_PC_7_CEINVNOT,
      CLK => cpu_IFID_PC_7_CLKINV_23821,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_6_9010
    );
  PC_mux0001_7_1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X64Y47"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_7_1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_PC_mux0001_7_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_7_1_ADR4,
      O => PC_mux0001(7)
    );
  IFID_PC_7 : X_SFF
    generic map(
      LOC => "SLICE_X64Y47",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_7_DXMUX_23843,
      CE => cpu_IFID_PC_7_CEINVNOT,
      CLK => cpu_IFID_PC_7_CLKINV_23821,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_7_9009
    );
  IFID_PC_8 : X_SFF
    generic map(
      LOC => "SLICE_X65Y46",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_9_DYMUX_23868,
      CE => cpu_IFID_PC_9_CEINVNOT,
      CLK => cpu_IFID_PC_9_CLKINV_23859,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_8_9012
    );
  PC_mux0001_9_1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X65Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_PC_mux0001_9_1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_PC_mux0001_9_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_PC_mux0001_9_1_ADR4,
      O => PC_mux0001(9)
    );
  IFID_PC_9 : X_SFF
    generic map(
      LOC => "SLICE_X65Y46",
      INIT => '0'
    )
    port map (
      I => cpu_IFID_PC_9_DXMUX_23881,
      CE => cpu_IFID_PC_9_CEINVNOT,
      CLK => cpu_IFID_PC_9_CLKINV_23859,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IFID_PC_9_9011
    );
  Mshreg_M2WB_MemToReg : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X56Y88"
    )
    port map (
      A0 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A1 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A2 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      A3 => NlwRenamedSig_OI_GLOBAL_LOGIC0,
      D => cpu_M2WB_MemToReg_DIG_MUX_23900,
      CE => cpu_M2WB_MemToReg_WSG,
      CLK => cpu_M2WB_MemToReg_CLKINV_23898,
      Q => Mshreg_M2WB_MemToReg_23908,
      Q15 => NLW_Mshreg_M2WB_MemToReg_Q15_UNCONNECTED
    );
  M2WB_MemToReg : X_FF
    generic map(
      LOC => "SLICE_X56Y88",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemToReg_DYMUX_23911,
      CE => VCC,
      CLK => cpu_M2WB_MemToReg_CLKINV_23898,
      SET => GND,
      RST => GND,
      O => M2WB_MemToReg_9014
    );
  IDEX_Immediate_12 : X_SFF
    generic map(
      LOC => "SLICE_X54Y53",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_13_DYMUX_23922,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_13_CLKINV_23920,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_12_8999
    );
  IDEX_Immediate_13 : X_SFF
    generic map(
      LOC => "SLICE_X54Y53",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_13_DXMUX_23927,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_13_CLKINV_23920,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_13_9015
    );
  IDEX_Immediate_14 : X_SFF
    generic map(
      LOC => "SLICE_X50Y52",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_15_DYMUX_23938,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_15_CLKINV_23936,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_14_9017
    );
  IDEX_Immediate_15 : X_SFF
    generic map(
      LOC => "SLICE_X50Y52",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_15_DXMUX_23943,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_15_CLKINV_23936,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_15_9016
    );
  IDEX_Immediate_16 : X_SFF
    generic map(
      LOC => "SLICE_X48Y51",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_17_DYMUX_23954,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_17_CLKINV_23952,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_16_9018
    );
  IDEX_Immediate_17 : X_SFF
    generic map(
      LOC => "SLICE_X48Y51",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_17_DXMUX_23959,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_17_CLKINV_23952,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_17_8881
    );
  M2WB_AluRes_0 : X_FF
    generic map(
      LOC => "SLICE_X51Y30",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_1_DYMUX_23970,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_1_CLKINV_23968,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_0_9020
    );
  M2WB_AluRes_1 : X_FF
    generic map(
      LOC => "SLICE_X51Y30",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_1_DXMUX_23975,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_1_CLKINV_23968,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_1_9019
    );
  M2WB_AluRes_2 : X_FF
    generic map(
      LOC => "SLICE_X54Y29",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_3_DYMUX_23986,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_3_CLKINV_23984,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_2_9022
    );
  M2WB_AluRes_3 : X_FF
    generic map(
      LOC => "SLICE_X54Y29",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_3_DXMUX_23991,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_3_CLKINV_23984,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_3_9021
    );
  M2WB_AluRes_4 : X_FF
    generic map(
      LOC => "SLICE_X51Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_5_DYMUX_24002,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_5_CLKINV_24000,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_4_9024
    );
  M2WB_AluRes_5 : X_FF
    generic map(
      LOC => "SLICE_X51Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_5_DXMUX_24007,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_5_CLKINV_24000,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_5_9023
    );
  M2WB_AluRes_6 : X_FF
    generic map(
      LOC => "SLICE_X52Y33",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_7_DYMUX_24018,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_7_CLKINV_24016,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_6_9026
    );
  M2WB_AluRes_7 : X_FF
    generic map(
      LOC => "SLICE_X52Y33",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_7_DXMUX_24023,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_7_CLKINV_24016,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_7_9025
    );
  M2WB_AluRes_8 : X_FF
    generic map(
      LOC => "SLICE_X51Y31",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_9_DYMUX_24034,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_9_CLKINV_24032,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_8_9028
    );
  M2WB_AluRes_9 : X_FF
    generic map(
      LOC => "SLICE_X51Y31",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_9_DXMUX_24039,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_9_CLKINV_24032,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_9_9027
    );
  IDEX_PC_10 : X_SFF
    generic map(
      LOC => "SLICE_X67Y41",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_11_DYMUX_24050,
      CE => VCC,
      CLK => cpu_IDEX_PC_11_CLKINV_24048,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_10_9030
    );
  IDEX_PC_11 : X_SFF
    generic map(
      LOC => "SLICE_X67Y41",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_11_DXMUX_24055,
      CE => VCC,
      CLK => cpu_IDEX_PC_11_CLKINV_24048,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_11_9029
    );
  IDEX_PC_12 : X_SFF
    generic map(
      LOC => "SLICE_X67Y39",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_12_DYMUX_24064,
      CE => VCC,
      CLK => cpu_IDEX_PC_12_CLKINV_24062,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_12_9031
    );
  IDEX_IR_20 : X_SFF
    generic map(
      LOC => "SLICE_X42Y12",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_21_DYMUX_24075,
      CE => VCC,
      CLK => cpu_IDEX_IR_21_CLKINV_24073,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_20_8840
    );
  IDEX_IR_21 : X_SFF
    generic map(
      LOC => "SLICE_X42Y12",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_21_DXMUX_24080,
      CE => VCC,
      CLK => cpu_IDEX_IR_21_CLKINV_24073,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_21_8839
    );
  IDEX_IR_22 : X_SFF
    generic map(
      LOC => "SLICE_X44Y15",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_23_DYMUX_24091,
      CE => VCC,
      CLK => cpu_IDEX_IR_23_CLKINV_24089,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_22_8838
    );
  M1M2_Address_21 : X_FF
    generic map(
      LOC => "SLICE_X35Y30",
      INIT => '0'
    )
    port map (
      I => fpga_addr_21_OBUF_DYMUX_24439,
      CE => VCC,
      CLK => fpga_addr_21_OBUF_CLKINV_24437,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_21
    );
  M1M2_Address_13 : X_FF
    generic map(
      LOC => "SLICE_X50Y28",
      INIT => '0'
    )
    port map (
      I => fpga_addr_13_OBUF_DYMUX_24448,
      CE => VCC,
      CLK => fpga_addr_13_OBUF_CLKINV_24446,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_13
    );
  M1M2_Address_22 : X_FF
    generic map(
      LOC => "SLICE_X32Y33",
      INIT => '0'
    )
    port map (
      I => fpga_addr_22_OBUF_DYMUX_24457,
      CE => VCC,
      CLK => fpga_addr_22_OBUF_CLKINV_24455,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_22
    );
  M1M2_Address_14 : X_FF
    generic map(
      LOC => "SLICE_X50Y31",
      INIT => '0'
    )
    port map (
      I => fpga_addr_14_OBUF_DYMUX_24466,
      CE => VCC,
      CLK => fpga_addr_14_OBUF_CLKINV_24464,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_14
    );
  M1M2_Address_23 : X_FF
    generic map(
      LOC => "SLICE_X38Y32",
      INIT => '0'
    )
    port map (
      I => fpga_addr_23_OBUF_DYMUX_24475,
      CE => VCC,
      CLK => fpga_addr_23_OBUF_CLKINV_24473,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_23
    );
  M1M2_Address_15 : X_FF
    generic map(
      LOC => "SLICE_X55Y28",
      INIT => '0'
    )
    port map (
      I => fpga_addr_15_OBUF_DYMUX_24484,
      CE => VCC,
      CLK => fpga_addr_15_OBUF_CLKINV_24482,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_15
    );
  AluIn1_0_25 : X_LUT4
    generic map(
      INIT => X"88C0",
      LOC => "SLICE_X65Y47"
    )
    port map (
      ADR0 => IDEX_PC_0_9047,
      ADR1 => NlwBufferSignal_cpu_AluIn1_0_25_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_0_25_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_0_25_ADR4,
      O => AluIn1_0_25_24509
    );
  M1M2_Address_24 : X_FF
    generic map(
      LOC => "SLICE_X44Y29",
      INIT => '0'
    )
    port map (
      I => fpga_addr_24_OBUF_DYMUX_24517,
      CE => VCC,
      CLK => fpga_addr_24_OBUF_CLKINV_24515,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_24
    );
  M1M2_Address_16 : X_FF
    generic map(
      LOC => "SLICE_X51Y41",
      INIT => '0'
    )
    port map (
      I => fpga_addr_16_OBUF_DYMUX_24526,
      CE => VCC,
      CLK => fpga_addr_16_OBUF_CLKINV_24524,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_16
    );
  M1M2_Address_25 : X_FF
    generic map(
      LOC => "SLICE_X45Y38",
      INIT => '0'
    )
    port map (
      I => fpga_addr_25_OBUF_DYMUX_24535,
      CE => VCC,
      CLK => fpga_addr_25_OBUF_CLKINV_24533,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_25
    );
  M1M2_Address_17 : X_FF
    generic map(
      LOC => "SLICE_X46Y33",
      INIT => '0'
    )
    port map (
      I => fpga_addr_17_OBUF_DYMUX_24544,
      CE => VCC,
      CLK => fpga_addr_17_OBUF_CLKINV_24542,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_17
    );
  IDEX_IR_23 : X_SFF
    generic map(
      LOC => "SLICE_X44Y15",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_23_DXMUX_24096,
      CE => VCC,
      CLK => cpu_IDEX_IR_23_CLKINV_24089,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_23_8837
    );
  IDEX_IR_31 : X_SFF
    generic map(
      LOC => "SLICE_X43Y12",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_32_DYMUX_24107,
      CE => VCC,
      CLK => cpu_IDEX_IR_32_CLKINV_24105,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_31_8830
    );
  IDEX_IR_32 : X_SFF
    generic map(
      LOC => "SLICE_X43Y12",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_32_DXMUX_24112,
      CE => VCC,
      CLK => cpu_IDEX_IR_32_CLKINV_24105,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_32_8829
    );
  IDEX_IR_24 : X_SFF
    generic map(
      LOC => "SLICE_X44Y14",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_25_DYMUX_24123,
      CE => VCC,
      CLK => cpu_IDEX_IR_25_CLKINV_24121,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_24_8836
    );
  IDEX_IR_25 : X_SFF
    generic map(
      LOC => "SLICE_X44Y14",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_25_DXMUX_24128,
      CE => VCC,
      CLK => cpu_IDEX_IR_25_CLKINV_24121,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_25_8835
    );
  IDEX_IR_33 : X_SFF
    generic map(
      LOC => "SLICE_X42Y15",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_34_DYMUX_24139,
      CE => VCC,
      CLK => cpu_IDEX_IR_34_CLKINV_24137,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_33_8828
    );
  IDEX_IR_34 : X_SFF
    generic map(
      LOC => "SLICE_X42Y15",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_34_DXMUX_24144,
      CE => VCC,
      CLK => cpu_IDEX_IR_34_CLKINV_24137,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_34_8827
    );
  IDEX_IR_26 : X_SFF
    generic map(
      LOC => "SLICE_X43Y15",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_27_DYMUX_24155,
      CE => VCC,
      CLK => cpu_IDEX_IR_27_CLKINV_24153,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_26_8834
    );
  IDEX_IR_27 : X_SFF
    generic map(
      LOC => "SLICE_X43Y15",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_27_DXMUX_24160,
      CE => VCC,
      CLK => cpu_IDEX_IR_27_CLKINV_24153,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_27_8833
    );
  IDEX_IR_18 : X_SFF
    generic map(
      LOC => "SLICE_X43Y13",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_19_DYMUX_24171,
      CE => VCC,
      CLK => cpu_IDEX_IR_19_CLKINV_24169,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_18_8842
    );
  IDEX_IR_19 : X_SFF
    generic map(
      LOC => "SLICE_X43Y13",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_19_DXMUX_24176,
      CE => VCC,
      CLK => cpu_IDEX_IR_19_CLKINV_24169,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_19_8841
    );
  IDEX_IR_35 : X_SFF
    generic map(
      LOC => "SLICE_X47Y30",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_36_DYMUX_24187,
      CE => VCC,
      CLK => cpu_IDEX_IR_36_CLKINV_24185,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_35_8826
    );
  IDEX_IR_36 : X_SFF
    generic map(
      LOC => "SLICE_X47Y30",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_36_DXMUX_24192,
      CE => VCC,
      CLK => cpu_IDEX_IR_36_CLKINV_24185,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_36_8825
    );
  IDEX_IR_37 : X_SFF
    generic map(
      LOC => "SLICE_X42Y30",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_38_DYMUX_24203,
      CE => VCC,
      CLK => cpu_IDEX_IR_38_CLKINV_24201,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_37_8824
    );
  IDEX_IR_38 : X_SFF
    generic map(
      LOC => "SLICE_X42Y30",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_38_DXMUX_24208,
      CE => VCC,
      CLK => cpu_IDEX_IR_38_CLKINV_24201,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_38_8823
    );
  IDEX_IR_29 : X_SFF
    generic map(
      LOC => "SLICE_X41Y13",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_30_DYMUX_24219,
      CE => VCC,
      CLK => cpu_IDEX_IR_30_CLKINV_24217,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_29_8832
    );
  IDEX_IR_30 : X_SFF
    generic map(
      LOC => "SLICE_X41Y13",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IR_30_DXMUX_24224,
      CE => VCC,
      CLK => cpu_IDEX_IR_30_CLKINV_24217,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IR_30_8831
    );
  M2WB_AluRes_10 : X_FF
    generic map(
      LOC => "SLICE_X53Y29",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_11_DYMUX_24235,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_11_CLKINV_24233,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_10_9033
    );
  M2WB_AluRes_11 : X_FF
    generic map(
      LOC => "SLICE_X53Y29",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_11_DXMUX_24240,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_11_CLKINV_24233,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_11_9032
    );
  M2WB_AluRes_20 : X_FF
    generic map(
      LOC => "SLICE_X42Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_21_DYMUX_24251,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_21_CLKINV_24249,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_20_8882
    );
  M2WB_AluRes_21 : X_FF
    generic map(
      LOC => "SLICE_X42Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_21_DXMUX_24256,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_21_CLKINV_24249,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_21_8888
    );
  M2WB_AluRes_12 : X_FF
    generic map(
      LOC => "SLICE_X50Y37",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_13_DYMUX_24267,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_13_CLKINV_24265,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_12_9035
    );
  M2WB_AluRes_13 : X_FF
    generic map(
      LOC => "SLICE_X50Y37",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_13_DXMUX_24272,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_13_CLKINV_24265,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_13_9034
    );
  IDEX_MemToReg : X_SFF
    generic map(
      LOC => "SLICE_X58Y89",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_MemToReg_DYMUX_24281,
      CE => VCC,
      CLK => cpu_IDEX_MemToReg_CLKINV_24279,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_MemToReg_9036
    );
  M2WB_AluRes_22 : X_FF
    generic map(
      LOC => "SLICE_X47Y33",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_23_DYMUX_24292,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_23_CLKINV_24290,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_22_8891
    );
  M2WB_AluRes_23 : X_FF
    generic map(
      LOC => "SLICE_X47Y33",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_23_DXMUX_24297,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_23_CLKINV_24290,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_23_8895
    );
  M2WB_AluRes_14 : X_FF
    generic map(
      LOC => "SLICE_X64Y31",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_15_DYMUX_24308,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_15_CLKINV_24306,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_14_9038
    );
  M2WB_AluRes_15 : X_FF
    generic map(
      LOC => "SLICE_X64Y31",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_15_DXMUX_24313,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_15_CLKINV_24306,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_15_9037
    );
  M2WB_AluRes_24 : X_FF
    generic map(
      LOC => "SLICE_X45Y29",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_25_DYMUX_24324,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_25_CLKINV_24322,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_24_8866
    );
  M2WB_AluRes_25 : X_FF
    generic map(
      LOC => "SLICE_X45Y29",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_25_DXMUX_24329,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_25_CLKINV_24322,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_25_8869
    );
  M2WB_AluRes_16 : X_FF
    generic map(
      LOC => "SLICE_X50Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_17_DYMUX_24340,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_17_CLKINV_24338,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_16_9039
    );
  M2WB_AluRes_17 : X_FF
    generic map(
      LOC => "SLICE_X50Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_17_DXMUX_24345,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_17_CLKINV_24338,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_17_8902
    );
  M2WB_AluRes_18 : X_FF
    generic map(
      LOC => "SLICE_X48Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_19_DYMUX_24356,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_19_CLKINV_24354,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_18_8905
    );
  M2WB_AluRes_19 : X_FF
    generic map(
      LOC => "SLICE_X48Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_AluRes_19_DXMUX_24361,
      CE => VCC,
      CLK => cpu_M2WB_AluRes_19_CLKINV_24354,
      SET => GND,
      RST => GND,
      O => M2WB_AluRes_19_8909
    );
  EXMEM_WriteReg : X_FF
    generic map(
      LOC => "SLICE_X64Y82",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_WriteReg_DYMUX_24370,
      CE => VCC,
      CLK => cpu_EXMEM_WriteReg_CLKINV_24368,
      SET => GND,
      RST => GND,
      O => EXMEM_WriteReg_8983
    );
  M1M2_Address_10 : X_FF
    generic map(
      LOC => "SLICE_X52Y28",
      INIT => '0'
    )
    port map (
      I => fpga_addr_10_OBUF_DYMUX_24379,
      CE => VCC,
      CLK => fpga_addr_10_OBUF_CLKINV_24377,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_10
    );
  AluIn1_0_71 : X_LUT4
    generic map(
      INIT => X"FF32",
      LOC => "SLICE_X64Y46"
    )
    port map (
      ADR0 => AluIn1_0_40_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_0_71_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_0_71_ADR3,
      ADR3 => AluIn1_0_11_0,
      O => AluIn1(0)
    );
  M1M2_Address_11 : X_FF
    generic map(
      LOC => "SLICE_X53Y28",
      INIT => '0'
    )
    port map (
      I => fpga_addr_11_OBUF_DYMUX_24412,
      CE => VCC,
      CLK => fpga_addr_11_OBUF_CLKINV_24410,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_11
    );
  M1M2_Address_20 : X_FF
    generic map(
      LOC => "SLICE_X37Y33",
      INIT => '0'
    )
    port map (
      I => fpga_addr_20_OBUF_DYMUX_24421,
      CE => VCC,
      CLK => fpga_addr_20_OBUF_CLKINV_24419,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_20
    );
  M1M2_Address_12 : X_FF
    generic map(
      LOC => "SLICE_X49Y43",
      INIT => '0'
    )
    port map (
      I => fpga_addr_12_OBUF_DYMUX_24430,
      CE => VCC,
      CLK => fpga_addr_12_OBUF_CLKINV_24428,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_12
    );
  PC_0 : X_SFF
    generic map(
      LOC => "SLICE_X52Y38",
      INIT => '0'
    )
    port map (
      I => cpu_PC_1_DYMUX_25129,
      CE => cpu_PC_1_CEINV_25125,
      CLK => cpu_PC_1_CLKINV_25126,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_1_SRINV_25127,
      O => PC(0)
    );
  PC_1 : X_SFF
    generic map(
      LOC => "SLICE_X52Y38",
      INIT => '0'
    )
    port map (
      I => cpu_PC_1_DXMUX_25136,
      CE => cpu_PC_1_CEINV_25125,
      CLK => cpu_PC_1_CLKINV_25126,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_1_SRINV_25127,
      O => PC(1)
    );
  AluIn2_13_27 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X54Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_13_27_ADR1,
      ADR1 => RegData2(13),
      ADR2 => NlwBufferSignal_cpu_AluIn2_13_27_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_13_27_ADR4,
      O => AluIn2_13_27_25163
    );
  AluIn1_8_71 : X_LUT4
    generic map(
      INIT => X"F3F2",
      LOC => "SLICE_X54Y47"
    )
    port map (
      ADR0 => AluIn1_8_25_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_8_71_ADR2,
      ADR2 => AluIn1_8_11_0,
      ADR3 => AluIn1_8_40_0,
      O => AluIn1(8)
    );
  PC_2 : X_SFF
    generic map(
      LOC => "SLICE_X52Y47",
      INIT => '0'
    )
    port map (
      I => cpu_PC_3_DYMUX_25201,
      CE => cpu_PC_3_CEINV_25197,
      CLK => cpu_PC_3_CLKINV_25198,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_3_SRINV_25199,
      O => PC(2)
    );
  PC_3 : X_SFF
    generic map(
      LOC => "SLICE_X52Y47",
      INIT => '0'
    )
    port map (
      I => cpu_PC_3_DXMUX_25208,
      CE => cpu_PC_3_CEINV_25197,
      CLK => cpu_PC_3_CLKINV_25198,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_3_SRINV_25199,
      O => PC(3)
    );
  AluIn2_13_12 : X_LUT4
    generic map(
      INIT => X"A0C0",
      LOC => "SLICE_X50Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_13_12_ADR1,
      ADR1 => EXMEM_AluRes_13_9044,
      ADR2 => NlwBufferSignal_cpu_AluIn2_13_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_13_12_ADR4,
      O => AluIn2_13_12_25235
    );
  PC_4 : X_SFF
    generic map(
      LOC => "SLICE_X50Y47",
      INIT => '0'
    )
    port map (
      I => cpu_PC_5_DYMUX_25249,
      CE => cpu_PC_5_CEINV_25245,
      CLK => cpu_PC_5_CLKINV_25246,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_5_SRINV_25247,
      O => PC(4)
    );
  PC_5 : X_SFF
    generic map(
      LOC => "SLICE_X50Y47",
      INIT => '0'
    )
    port map (
      I => cpu_PC_5_DXMUX_25256,
      CE => cpu_PC_5_CEINV_25245,
      CLK => cpu_PC_5_CLKINV_25246,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_5_SRINV_25247,
      O => PC(5)
    );
  PC_6 : X_SFF
    generic map(
      LOC => "SLICE_X51Y47",
      INIT => '0'
    )
    port map (
      I => cpu_PC_7_DYMUX_25273,
      CE => cpu_PC_7_CEINV_25269,
      CLK => cpu_PC_7_CLKINV_25270,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_7_SRINV_25271,
      O => PC(6)
    );
  M1M2_Address_18 : X_FF
    generic map(
      LOC => "SLICE_X48Y34",
      INIT => '0'
    )
    port map (
      I => fpga_addr_18_OBUF_DYMUX_24553,
      CE => VCC,
      CLK => fpga_addr_18_OBUF_CLKINV_24551,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_18
    );
  AluIn1_1_71 : X_LUT4
    generic map(
      INIT => X"AAFE",
      LOC => "SLICE_X65Y49"
    )
    port map (
      ADR0 => AluIn1_1_11_0,
      ADR1 => AluIn1_1_40_0,
      ADR2 => NlwBufferSignal_cpu_AluIn1_1_71_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_1_71_ADR4,
      O => AluIn1(1)
    );
  M1M2_Address_19 : X_FF
    generic map(
      LOC => "SLICE_X42Y37",
      INIT => '0'
    )
    port map (
      I => fpga_addr_19_OBUF_DYMUX_24586,
      CE => VCC,
      CLK => fpga_addr_19_OBUF_CLKINV_24584,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_19
    );
  AluIn1_10_40 : X_LUT4
    generic map(
      INIT => X"0D08",
      LOC => "SLICE_X64Y49"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_10_40_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_10_40_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_10_40_ADR3,
      ADR3 => RegData1(10),
      O => AluIn1_10_40_24611
    );
  AluIn1_10_25 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X64Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_10_25_ADR1,
      ADR1 => IDEX_PC_10_9030,
      ADR2 => NlwBufferSignal_cpu_AluIn1_10_25_ADR3,
      ADR3 => EXMEM_AluRes_10_8996,
      O => AluIn1_10_25_24635
    );
  AluIn1_2_71 : X_LUT4
    generic map(
      INIT => X"FF32",
      LOC => "SLICE_X65Y43"
    )
    port map (
      ADR0 => AluIn1_2_40_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_2_71_ADR2,
      ADR2 => AluIn1_2_25_0,
      ADR3 => AluIn1_2_11_0,
      O => AluIn1(2)
    );
  AluIn1_11_40 : X_LUT4
    generic map(
      INIT => X"2230",
      LOC => "SLICE_X65Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_11_40_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_11_40_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_11_40_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_11_40_ADR4,
      O => AluIn1_11_40_24683
    );
  AluIn1_11_25 : X_LUT4
    generic map(
      INIT => X"8C80",
      LOC => "SLICE_X65Y42"
    )
    port map (
      ADR0 => IDEX_PC_11_9029,
      ADR1 => NlwBufferSignal_cpu_AluIn1_11_25_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_11_25_ADR3,
      ADR3 => EXMEM_AluRes_11_8995,
      O => AluIn1_11_25_24707
    );
  AluIn1_3_71 : X_LUT4
    generic map(
      INIT => X"DDDC",
      LOC => "SLICE_X64Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_3_71_ADR1,
      ADR1 => AluIn1_3_11_0,
      ADR2 => AluIn1_3_40_0,
      ADR3 => AluIn1_3_25_0,
      O => AluIn1(3)
    );
  WriteData_14_1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X54Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_14_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_14_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_14_1_ADR4,
      O => WriteData(14)
    );
  WriteData_15_1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X55Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_15_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_15_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_15_1_ADR4,
      O => WriteData(15)
    );
  WriteData_16_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X55Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_16_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_16_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_WriteData_16_1_ADR4,
      O => WriteData(16)
    );
  WriteData_17_1 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X50Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_17_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_17_1_ADR3,
      ADR3 => M2WB_AluRes_17_8902,
      O => WriteData(17)
    );
  WriteData_18_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X54Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2WB_AluRes_18_8905,
      ADR2 => NlwBufferSignal_cpu_WriteData_18_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_18_1_ADR4,
      O => WriteData(18)
    );
  WriteData_19_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X54Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_19_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_19_1_ADR2,
      ADR2 => M2WB_AluRes_19_8909,
      ADR3 => VCC,
      O => WriteData(19)
    );
  AluIn1_10_71 : X_LUT4
    generic map(
      INIT => X"FF0E",
      LOC => "SLICE_X52Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_10_71_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_10_71_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_10_71_ADR3,
      ADR3 => AluIn1_10_11_0,
      O => AluIn1(10)
    );
  PC_7 : X_SFF
    generic map(
      LOC => "SLICE_X51Y47",
      INIT => '0'
    )
    port map (
      I => cpu_PC_7_DXMUX_25280,
      CE => cpu_PC_7_CEINV_25269,
      CLK => cpu_PC_7_CLKINV_25270,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_7_SRINV_25271,
      O => PC(7)
    );
  AluIn1_8_25 : X_LUT4
    generic map(
      INIT => X"8C80",
      LOC => "SLICE_X54Y46"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_8_25_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_8_25_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_8_25_ADR3,
      ADR3 => EXMEM_AluRes_8_8772,
      O => AluIn1_8_25_25307
    );
  PC_8 : X_SFF
    generic map(
      LOC => "SLICE_X53Y47",
      INIT => '0'
    )
    port map (
      I => cpu_PC_9_DYMUX_25321,
      CE => cpu_PC_9_CEINV_25317,
      CLK => cpu_PC_9_CLKINV_25318,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_9_SRINV_25319,
      O => PC(8)
    );
  PC_9 : X_SFF
    generic map(
      LOC => "SLICE_X53Y47",
      INIT => '0'
    )
    port map (
      I => cpu_PC_9_DXMUX_25328,
      CE => cpu_PC_9_CEINV_25317,
      CLK => cpu_PC_9_CLKINV_25318,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_9_SRINV_25319,
      O => PC(9)
    );
  AluIn2_14_27 : X_LUT4
    generic map(
      INIT => X"0C0A",
      LOC => "SLICE_X54Y33"
    )
    port map (
      ADR0 => RegData2(14),
      ADR1 => NlwBufferSignal_cpu_AluIn2_14_27_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_14_27_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_14_27_ADR4,
      O => AluIn2_14_27_25355
    );
  AluIn1_9_71 : X_LUT4
    generic map(
      INIT => X"F3F2",
      LOC => "SLICE_X53Y42"
    )
    port map (
      ADR0 => AluIn1_9_25_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_9_71_ADR2,
      ADR2 => AluIn1_9_11_0,
      ADR3 => AluIn1_9_40_0,
      O => AluIn1(9)
    );
  M1M2_Data_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y39",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_1_DYMUX_25389,
      CE => VCC,
      CLK => cpu_M1M2_Data_1_CLKINV_25387,
      SET => GND,
      RST => GND,
      O => M1M2_Data_0_9098
    );
  M1M2_Data_1 : X_FF
    generic map(
      LOC => "SLICE_X31Y39",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_1_DXMUX_25394,
      CE => VCC,
      CLK => cpu_M1M2_Data_1_CLKINV_25387,
      SET => GND,
      RST => GND,
      O => M1M2_Data_1_9097
    );
  AluIn2_14_12 : X_LUT4
    generic map(
      INIT => X"A0C0",
      LOC => "SLICE_X51Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_14_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_14_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_14_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_14_12_ADR4,
      O => AluIn2_14_12_25419
    );
  M1M2_Data_2 : X_FF
    generic map(
      LOC => "SLICE_X27Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_3_DYMUX_25429,
      CE => VCC,
      CLK => cpu_M1M2_Data_3_CLKINV_25427,
      SET => GND,
      RST => GND,
      O => M1M2_Data_2_9101
    );
  M1M2_Data_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_3_DXMUX_25434,
      CE => VCC,
      CLK => cpu_M1M2_Data_3_CLKINV_25427,
      SET => GND,
      RST => GND,
      O => M1M2_Data_3_9100
    );
  M1M2_Data_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y36",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_5_DYMUX_25445,
      CE => VCC,
      CLK => cpu_M1M2_Data_5_CLKINV_25443,
      SET => GND,
      RST => GND,
      O => M1M2_Data_4_9103
    );
  M1M2_Data_5 : X_FF
    generic map(
      LOC => "SLICE_X24Y36",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_5_DXMUX_25450,
      CE => VCC,
      CLK => cpu_M1M2_Data_5_CLKINV_25443,
      SET => GND,
      RST => GND,
      O => M1M2_Data_5_9102
    );
  AluIn1_9_25 : X_LUT4
    generic map(
      INIT => X"A808",
      LOC => "SLICE_X52Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_9_25_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_9_25_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_9_25_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_9_25_ADR4,
      O => AluIn1_9_25_25475
    );
  M1M2_Data_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y42",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_7_DYMUX_25485,
      CE => VCC,
      CLK => cpu_M1M2_Data_7_CLKINV_25483,
      SET => GND,
      RST => GND,
      O => M1M2_Data_6_9106
    );
  M1M2_Data_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y42",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_7_DXMUX_25490,
      CE => VCC,
      CLK => cpu_M1M2_Data_7_CLKINV_25483,
      SET => GND,
      RST => GND,
      O => M1M2_Data_7_9105
    );
  AluIn2_15_27 : X_LUT4
    generic map(
      INIT => X"3120",
      LOC => "SLICE_X55Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_15_27_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_15_27_ADR2,
      ADR2 => M2WB_AluRes_15_9037,
      ADR3 => RegData2(15),
      O => AluIn2_15_27_25515
    );
  M1M2_Data_8 : X_FF
    generic map(
      LOC => "SLICE_X27Y42",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_9_DYMUX_25525,
      CE => VCC,
      CLK => cpu_M1M2_Data_9_CLKINV_25523,
      SET => GND,
      RST => GND,
      O => M1M2_Data_8_9108
    );
  M1M2_Data_9 : X_FF
    generic map(
      LOC => "SLICE_X27Y42",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_9_DXMUX_25530,
      CE => VCC,
      CLK => cpu_M1M2_Data_9_CLKINV_25523,
      SET => GND,
      RST => GND,
      O => M1M2_Data_9_9107
    );
  AluIn2_15_12 : X_LUT4
    generic map(
      INIT => X"C088",
      LOC => "SLICE_X51Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_15_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_15_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_15_12_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_15_12_ADR4,
      O => AluIn2_15_12_25555
    );
  AluIn2_16_27 : X_LUT4
    generic map(
      INIT => X"0C0A",
      LOC => "SLICE_X54Y27"
    )
    port map (
      ADR0 => RegData2(16),
      ADR1 => NlwBufferSignal_cpu_AluIn2_16_27_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_16_27_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_16_27_ADR4,
      O => AluIn2_16_27_25579
    );
  AluIn2_16_12 : X_LUT4
    generic map(
      INIT => X"8C80",
      LOC => "SLICE_X48Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_16_12_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_16_12_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_16_12_ADR3,
      ADR3 => EXMEM_AluRes_16_9048,
      O => AluIn2_16_12_25603
    );
  AluIn2_8_27 : X_LUT4
    generic map(
      INIT => X"3120",
      LOC => "SLICE_X55Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_8_27_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_8_27_ADR2,
      ADR2 => M2WB_AluRes_8_9028,
      ADR3 => RegData2(8),
      O => AluIn2_8_27_25627
    );
  AluIn2_9_27 : X_LUT4
    generic map(
      INIT => X"00E4",
      LOC => "SLICE_X53Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_9_27_ADR1,
      ADR1 => RegData2(9),
      ADR2 => M2WB_AluRes_9_9027,
      ADR3 => NlwBufferSignal_cpu_AluIn2_9_27_ADR4,
      O => AluIn2_9_27_25651
    );
  AluIn2_27_20 : X_LUT4
    generic map(
      INIT => X"00E4",
      LOC => "SLICE_X48Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_27_20_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_27_20_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn2_27_20_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn2_27_20_ADR4,
      O => AluIn2_27_20_25675
    );
  WriteData_10_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X65Y39"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_10_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_10_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_WriteData_10_1_ADR4,
      O => WriteData(10)
    );
  WriteData_11_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X64Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_11_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_11_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_WriteData_11_1_ADR4,
      O => WriteData(11)
    );
  WriteData_12_1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X65Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_12_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_12_1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_WriteData_12_1_ADR4,
      O => WriteData(12)
    );
  WriteData_13_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X55Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_13_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_13_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_13_1_ADR3,
      ADR3 => VCC,
      O => WriteData(13)
    );
  AluIn1_11_71 : X_LUT4
    generic map(
      INIT => X"FF32",
      LOC => "SLICE_X64Y44"
    )
    port map (
      ADR0 => AluIn1_11_25_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_11_71_ADR2,
      ADR2 => AluIn1_11_40_0,
      ADR3 => AluIn1_11_11_0,
      O => AluIn1(11)
    );
  AluIn1_12_71 : X_LUT4
    generic map(
      INIT => X"FF0E",
      LOC => "SLICE_X64Y42"
    )
    port map (
      ADR0 => AluIn1_12_40_0,
      ADR1 => AluIn1_12_25_0,
      ADR2 => NlwBufferSignal_cpu_AluIn1_12_71_ADR3,
      ADR3 => AluIn1_12_11_0,
      O => AluIn1(12)
    );
  AluIn1_13_18 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_13_18_ADR1,
      ADR1 => M2WB_AluRes_13_9034,
      ADR2 => NlwBufferSignal_cpu_AluIn1_13_18_ADR3,
      ADR3 => VCC,
      O => AluIn1_13_18_26023
    );
  AluIn1_14_18 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_14_18_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_14_18_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_14_18_ADR3,
      ADR3 => VCC,
      O => AluIn1_14_18_26047
    );
  AluIn1_15_18 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X54Y44"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_15_18_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_AluIn1_15_18_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_15_18_ADR4,
      O => AluIn1_15_18_26071
    );
  AluIn1_16_18 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X51Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_16_18_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_16_18_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_16_18_ADR3,
      ADR3 => VCC,
      O => AluIn1_16_18_26095
    );
  AluIn1_17_18 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X49Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_17_18_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_17_18_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_17_18_ADR3,
      ADR3 => VCC,
      O => AluIn1_17_18_26119
    );
  AluIn1_18_18 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X53Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_AluIn1_18_18_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_18_18_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_18_18_ADR4,
      O => AluIn1_18_18_26143
    );
  AluIn1_19_18 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X52Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_AluIn1_19_18_ADR2,
      ADR2 => M2WB_AluRes_19_8909,
      ADR3 => NlwBufferSignal_cpu_AluIn1_19_18_ADR4,
      O => AluIn1_19_18_26167
    );
  AluIn1_22_18 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_22_18_ADR1,
      ADR1 => M2WB_AluRes_22_8891,
      ADR2 => VCC,
      ADR3 => FwdMux1(2),
      O => AluIn1_22_18_26191
    );
  AluIn1_23_18 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X54Y40"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_23_18_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_AluIn1_23_18_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_23_18_ADR4,
      O => AluIn1_23_18_26215
    );
  AluIn1_16_33 : X_LUT4
    generic map(
      INIT => X"0E04",
      LOC => "SLICE_X54Y42"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_16_33_ADR1,
      ADR1 => RegData1(16),
      ADR2 => NlwBufferSignal_cpu_AluIn1_16_33_ADR3,
      ADR3 => M2WB_MemWriteData_16_8981,
      O => AluIn1_16_33_26239
    );
  AluIn1_17_33 : X_LUT4
    generic map(
      INIT => X"00E2",
      LOC => "SLICE_X50Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_17_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_17_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_17_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_17_33_ADR4,
      O => AluIn1_17_33_26263
    );
  AluIn1_18_33 : X_LUT4
    generic map(
      INIT => X"00AC",
      LOC => "SLICE_X52Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_18_33_ADR1,
      ADR1 => RegData1(18),
      ADR2 => NlwBufferSignal_cpu_AluIn1_18_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_18_33_ADR4,
      O => AluIn1_18_33_26287
    );
  AluIn1_19_33 : X_LUT4
    generic map(
      INIT => X"5140",
      LOC => "SLICE_X50Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_19_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_19_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_19_33_ADR3,
      ADR3 => RegData1(19),
      O => AluIn1_19_33_26311
    );
  AluIn1_27_33 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X40Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_27_33_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn1_27_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_27_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_27_33_ADR4,
      O => AluIn1_27_33_26335
    );
  IDEX_WriteReg : X_SFF
    generic map(
      LOC => "SLICE_X65Y83",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_WriteReg_DYMUX_26343,
      CE => VCC,
      CLK => cpu_IDEX_WriteReg_CLKINV_26341,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_WriteReg_9040
    );
  WriteData_20_1 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X50Y35"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_20_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_20_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_20_1_ADR3,
      ADR3 => VCC,
      O => WriteData(20)
    );
  AluIn1_29_33 : X_LUT4
    generic map(
      INIT => X"2230",
      LOC => "SLICE_X41Y27"
    )
    port map (
      ADR0 => M2WB_MemWriteData_29_9151,
      ADR1 => NlwBufferSignal_cpu_AluIn1_29_33_ADR2,
      ADR2 => NlwBufferSignal_cpu_AluIn1_29_33_ADR3,
      ADR3 => NlwBufferSignal_cpu_AluIn1_29_33_ADR4,
      O => AluIn1_29_33_26392
    );
  IDEX_Immediate_0 : X_SFF
    generic map(
      LOC => "SLICE_X52Y30",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_1_DYMUX_26402,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_1_CLKINV_26400,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_0_9070
    );
  IDEX_Immediate_1 : X_SFF
    generic map(
      LOC => "SLICE_X52Y30",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_1_DXMUX_26407,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_1_CLKINV_26400,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_1_9075
    );
  IDEX_Immediate_2 : X_SFF
    generic map(
      LOC => "SLICE_X52Y46",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_3_DYMUX_26418,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_3_CLKINV_26416,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_2_9081
    );
  IDEX_Immediate_3 : X_SFF
    generic map(
      LOC => "SLICE_X52Y46",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_3_DXMUX_26423,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_3_CLKINV_26416,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_3_9087
    );
  IDEX_IndirReg1bit : X_SFF
    generic map(
      LOC => "SLICE_X64Y79",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_IndirReg1bit_DYMUX_26432,
      CE => VCC,
      CLK => cpu_IDEX_IndirReg1bit_CLKINV_26430,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_IndirReg1bit_9115
    );
  IDEX_Immediate_4 : X_SFF
    generic map(
      LOC => "SLICE_X50Y51",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_5_DYMUX_26443,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_5_CLKINV_26441,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_4_9092
    );
  IDEX_Immediate_5 : X_SFF
    generic map(
      LOC => "SLICE_X50Y51",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_5_DXMUX_26448,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_5_CLKINV_26441,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_5_9099
    );
  EXMEM_Store : X_FF
    generic map(
      LOC => "SLICE_X23Y64",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_Store_DYMUX_26750,
      CE => VCC,
      CLK => cpu_EXMEM_Store_CLKINV_26748,
      SET => GND,
      RST => GND,
      O => EXMEM_Store_9153
    );
  PC_10 : X_SFF
    generic map(
      LOC => "SLICE_X66Y41",
      INIT => '0'
    )
    port map (
      I => cpu_PC_11_DYMUX_26765,
      CE => cpu_PC_11_CEINV_26761,
      CLK => cpu_PC_11_CLKINV_26762,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_11_SRINV_26763,
      O => PC(10)
    );
  PC_11 : X_SFF
    generic map(
      LOC => "SLICE_X66Y41",
      INIT => '0'
    )
    port map (
      I => cpu_PC_11_DXMUX_26772,
      CE => cpu_PC_11_CEINV_26761,
      CLK => cpu_PC_11_CLKINV_26762,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_11_SRINV_26763,
      O => PC(11)
    );
  PC_12 : X_SFF
    generic map(
      LOC => "SLICE_X67Y37",
      INIT => '0'
    )
    port map (
      I => cpu_PC_12_DYMUX_26787,
      CE => cpu_PC_12_CEINV_26783,
      CLK => cpu_PC_12_CLKINV_26784,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => cpu_PC_12_SRINV_26785,
      O => PC(12)
    );
  M1M2_Address_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y31",
      INIT => '0'
    )
    port map (
      I => fpga_addr_0_OBUF_DYMUX_26798,
      CE => VCC,
      CLK => fpga_addr_0_OBUF_CLKINV_26796,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_0
    );
  M1M2_Address_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y31",
      INIT => '0'
    )
    port map (
      I => fpga_addr_1_OBUF_DYMUX_26807,
      CE => VCC,
      CLK => fpga_addr_1_OBUF_CLKINV_26805,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_1
    );
  M1M2_Address_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => '0'
    )
    port map (
      I => fpga_addr_2_OBUF_DYMUX_26816,
      CE => VCC,
      CLK => fpga_addr_2_OBUF_CLKINV_26814,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_2
    );
  M1M2_Address_3 : X_FF
    generic map(
      LOC => "SLICE_X23Y30",
      INIT => '0'
    )
    port map (
      I => fpga_addr_3_OBUF_DYMUX_26825,
      CE => VCC,
      CLK => fpga_addr_3_OBUF_CLKINV_26823,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_3
    );
  M1M2_Address_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y33",
      INIT => '0'
    )
    port map (
      I => fpga_addr_4_OBUF_DYMUX_26834,
      CE => VCC,
      CLK => fpga_addr_4_OBUF_CLKINV_26832,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_4
    );
  M1M2_Address_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y32",
      INIT => '0'
    )
    port map (
      I => fpga_addr_5_OBUF_DYMUX_26843,
      CE => VCC,
      CLK => fpga_addr_5_OBUF_CLKINV_26841,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_5
    );
  M1M2_Address_6 : X_FF
    generic map(
      LOC => "SLICE_X29Y33",
      INIT => '0'
    )
    port map (
      I => fpga_addr_6_OBUF_DYMUX_26852,
      CE => VCC,
      CLK => fpga_addr_6_OBUF_CLKINV_26850,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_6
    );
  IDEX_Immediate_6 : X_SFF
    generic map(
      LOC => "SLICE_X50Y42",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_7_DYMUX_26459,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_7_CLKINV_26457,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_6_9109
    );
  IDEX_Immediate_7 : X_SFF
    generic map(
      LOC => "SLICE_X50Y42",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_7_DXMUX_26464,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_7_CLKINV_26457,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_7_9110
    );
  WriteData_21_1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X49Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_21_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_21_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_21_1_ADR4,
      O => WriteData(21)
    );
  IDEX_Immediate_8 : X_SFF
    generic map(
      LOC => "SLICE_X52Y41",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_9_DYMUX_26499,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_9_CLKINV_26497,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_8_9111
    );
  IDEX_Immediate_9 : X_SFF
    generic map(
      LOC => "SLICE_X52Y41",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_9_DXMUX_26504,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_9_CLKINV_26497,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_9_9113
    );
  AluIn2_28_20 : X_LUT4
    generic map(
      INIT => X"3210",
      LOC => "SLICE_X48Y26"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_28_20_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_28_20_ADR2,
      ADR2 => RegData2(28),
      ADR3 => NlwBufferSignal_cpu_AluIn2_28_20_ADR4,
      O => AluIn2_28_20_26529
    );
  WriteData_22_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X48Y33"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_22_1_ADR1,
      ADR1 => M2WB_AluRes_22_8891,
      ADR2 => NlwBufferSignal_cpu_WriteData_22_1_ADR3,
      ADR3 => VCC,
      O => WriteData(22)
    );
  AluIn2_29_20 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X44Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_29_20_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_29_20_ADR2,
      ADR2 => RegData2(29),
      ADR3 => NlwBufferSignal_cpu_AluIn2_29_20_ADR4,
      O => AluIn2_29_20_26577
    );
  WriteData_23_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X47Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_23_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_23_1_ADR3,
      ADR3 => M2WB_AluRes_23_8895,
      O => WriteData(23)
    );
  WriteData_24_1 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X48Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_24_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_24_1_ADR3,
      ADR3 => M2WB_AluRes_24_8866,
      O => WriteData(24)
    );
  IDEX_AluOp_0 : X_SFF
    generic map(
      LOC => "SLICE_X50Y66",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_AluOp_1_DYMUX_26635,
      CE => VCC,
      CLK => cpu_IDEX_AluOp_1_CLKINV_26633,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_AluOp_0_8674
    );
  IDEX_AluOp_1 : X_SFF
    generic map(
      LOC => "SLICE_X50Y66",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_AluOp_1_DXMUX_26640,
      CE => VCC,
      CLK => cpu_IDEX_AluOp_1_CLKINV_26633,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_AluOp_1_8673
    );
  AluIn2_18_32 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X49Y36"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_18_32_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_18_32_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_cpu_AluIn2_18_32_ADR4,
      O => AluIn2_18_32_26665
    );
  IDEX_AluOp_2 : X_SFF
    generic map(
      LOC => "SLICE_X48Y70",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_AluOp_3_DYMUX_26675,
      CE => VCC,
      CLK => cpu_IDEX_AluOp_3_CLKINV_26673,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_AluOp_2_8672
    );
  IDEX_AluOp_3 : X_SFF
    generic map(
      LOC => "SLICE_X48Y70",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_AluOp_3_DXMUX_26680,
      CE => VCC,
      CLK => cpu_IDEX_AluOp_3_CLKINV_26673,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_AluOp_3_8671
    );
  M1M2_Store : X_FF
    generic map(
      LOC => "SLICE_X22Y65",
      INIT => '0'
    )
    port map (
      I => MemWrite_DYMUX_26689,
      CE => VCC,
      CLK => MemWrite_CLKINV_26687,
      SET => GND,
      RST => GND,
      O => M1M2_Store_8468
    );
  IDEX_AluOp_4 : X_SFF
    generic map(
      LOC => "SLICE_X44Y67",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_AluOp_5_DYMUX_26700,
      CE => VCC,
      CLK => cpu_IDEX_AluOp_5_CLKINV_26698,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_AluOp_4_8670
    );
  IDEX_AluOp_5 : X_SFF
    generic map(
      LOC => "SLICE_X44Y67",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_AluOp_5_DXMUX_26705,
      CE => VCC,
      CLK => cpu_IDEX_AluOp_5_CLKINV_26698,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_AluOp_5_8669
    );
  WriteData_26_1 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X45Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_26_1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_WriteData_26_1_ADR3,
      ADR3 => M2WB_AluRes_26_8872,
      O => WriteData(26)
    );
  M1M2_Data_10 : X_FF
    generic map(
      LOC => "SLICE_X27Y40",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_11_DYMUX_26863,
      CE => VCC,
      CLK => cpu_M1M2_Data_11_CLKINV_26861,
      SET => GND,
      RST => GND,
      O => M1M2_Data_10_9156
    );
  M1M2_Data_11 : X_FF
    generic map(
      LOC => "SLICE_X27Y40",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_11_DXMUX_26868,
      CE => VCC,
      CLK => cpu_M1M2_Data_11_CLKINV_26861,
      SET => GND,
      RST => GND,
      O => M1M2_Data_11_9155
    );
  M1M2_Address_7 : X_FF
    generic map(
      LOC => "SLICE_X28Y33",
      INIT => '0'
    )
    port map (
      I => fpga_addr_7_OBUF_DYMUX_26877,
      CE => VCC,
      CLK => fpga_addr_7_OBUF_CLKINV_26875,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_7
    );
  M1M2_Address_8 : X_FF
    generic map(
      LOC => "SLICE_X30Y30",
      INIT => '0'
    )
    port map (
      I => fpga_addr_8_OBUF_DYMUX_26886,
      CE => VCC,
      CLK => fpga_addr_8_OBUF_CLKINV_26884,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_8
    );
  M1M2_Data_20 : X_FF
    generic map(
      LOC => "SLICE_X17Y36",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_21_DYMUX_26897,
      CE => VCC,
      CLK => cpu_M1M2_Data_21_CLKINV_26895,
      SET => GND,
      RST => GND,
      O => M1M2_Data_20_9158
    );
  M1M2_Data_21 : X_FF
    generic map(
      LOC => "SLICE_X17Y36",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_21_DXMUX_26902,
      CE => VCC,
      CLK => cpu_M1M2_Data_21_CLKINV_26895,
      SET => GND,
      RST => GND,
      O => M1M2_Data_21_9157
    );
  M1M2_Data_12 : X_FF
    generic map(
      LOC => "SLICE_X25Y41",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_13_DYMUX_26913,
      CE => VCC,
      CLK => cpu_M1M2_Data_13_CLKINV_26911,
      SET => GND,
      RST => GND,
      O => M1M2_Data_12_9160
    );
  M1M2_Data_13 : X_FF
    generic map(
      LOC => "SLICE_X25Y41",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_13_DXMUX_26918,
      CE => VCC,
      CLK => cpu_M1M2_Data_13_CLKINV_26911,
      SET => GND,
      RST => GND,
      O => M1M2_Data_13_9159
    );
  M1M2_Address_9 : X_FF
    generic map(
      LOC => "SLICE_X33Y30",
      INIT => '0'
    )
    port map (
      I => fpga_addr_9_OBUF_DYMUX_26927,
      CE => VCC,
      CLK => fpga_addr_9_OBUF_CLKINV_26925,
      SET => GND,
      RST => GND,
      O => NlwRenamedSig_OI_M1M2_Address_9
    );
  M1M2_Data_30 : X_FF
    generic map(
      LOC => "SLICE_X19Y33",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_31_DYMUX_26938,
      CE => VCC,
      CLK => cpu_M1M2_Data_31_CLKINV_26936,
      SET => GND,
      RST => GND,
      O => M1M2_Data_30_9162
    );
  M1M2_Data_31 : X_FF
    generic map(
      LOC => "SLICE_X19Y33",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_31_DXMUX_26943,
      CE => VCC,
      CLK => cpu_M1M2_Data_31_CLKINV_26936,
      SET => GND,
      RST => GND,
      O => M1M2_Data_31_9161
    );
  M1M2_Data_22 : X_FF
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_23_DYMUX_26954,
      CE => VCC,
      CLK => cpu_M1M2_Data_23_CLKINV_26952,
      SET => GND,
      RST => GND,
      O => M1M2_Data_22_9164
    );
  M1M2_Data_23 : X_FF
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_23_DXMUX_26959,
      CE => VCC,
      CLK => cpu_M1M2_Data_23_CLKINV_26952,
      SET => GND,
      RST => GND,
      O => M1M2_Data_23_9163
    );
  M1M2_Data_14 : X_FF
    generic map(
      LOC => "SLICE_X26Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_15_DYMUX_26970,
      CE => VCC,
      CLK => cpu_M1M2_Data_15_CLKINV_26968,
      SET => GND,
      RST => GND,
      O => M1M2_Data_14_9166
    );
  M1M2_Data_15 : X_FF
    generic map(
      LOC => "SLICE_X26Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_15_DXMUX_26975,
      CE => VCC,
      CLK => cpu_M1M2_Data_15_CLKINV_26968,
      SET => GND,
      RST => GND,
      O => M1M2_Data_15_9165
    );
  M1M2_Data_24 : X_FF
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_25_DYMUX_26986,
      CE => VCC,
      CLK => cpu_M1M2_Data_25_CLKINV_26984,
      SET => GND,
      RST => GND,
      O => M1M2_Data_24_9168
    );
  M1M2_Data_25 : X_FF
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_25_DXMUX_26991,
      CE => VCC,
      CLK => cpu_M1M2_Data_25_CLKINV_26984,
      SET => GND,
      RST => GND,
      O => M1M2_Data_25_9167
    );
  M1M2_Data_16 : X_FF
    generic map(
      LOC => "SLICE_X25Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_17_DYMUX_27002,
      CE => VCC,
      CLK => cpu_M1M2_Data_17_CLKINV_27000,
      SET => GND,
      RST => GND,
      O => M1M2_Data_16_9170
    );
  M1M2_Data_17 : X_FF
    generic map(
      LOC => "SLICE_X25Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_17_DXMUX_27007,
      CE => VCC,
      CLK => cpu_M1M2_Data_17_CLKINV_27000,
      SET => GND,
      RST => GND,
      O => M1M2_Data_17_9169
    );
  M1M2_Data_26 : X_FF
    generic map(
      LOC => "SLICE_X23Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_27_DYMUX_27018,
      CE => VCC,
      CLK => cpu_M1M2_Data_27_CLKINV_27016,
      SET => GND,
      RST => GND,
      O => M1M2_Data_26_9172
    );
  M1M2_Data_27 : X_FF
    generic map(
      LOC => "SLICE_X23Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_27_DXMUX_27023,
      CE => VCC,
      CLK => cpu_M1M2_Data_27_CLKINV_27016,
      SET => GND,
      RST => GND,
      O => M1M2_Data_27_9171
    );
  M1M2_Data_18 : X_FF
    generic map(
      LOC => "SLICE_X23Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_19_DYMUX_27034,
      CE => VCC,
      CLK => cpu_M1M2_Data_19_CLKINV_27032,
      SET => GND,
      RST => GND,
      O => M1M2_Data_18_9174
    );
  M1M2_Data_19 : X_FF
    generic map(
      LOC => "SLICE_X23Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_19_DXMUX_27039,
      CE => VCC,
      CLK => cpu_M1M2_Data_19_CLKINV_27032,
      SET => GND,
      RST => GND,
      O => M1M2_Data_19_9173
    );
  M1M2_Data_28 : X_FF
    generic map(
      LOC => "SLICE_X20Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_29_DYMUX_27050,
      CE => VCC,
      CLK => cpu_M1M2_Data_29_CLKINV_27048,
      SET => GND,
      RST => GND,
      O => M1M2_Data_28_9176
    );
  M1M2_Data_29 : X_FF
    generic map(
      LOC => "SLICE_X20Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M1M2_Data_29_DXMUX_27055,
      CE => VCC,
      CLK => cpu_M1M2_Data_29_CLKINV_27048,
      SET => GND,
      RST => GND,
      O => M1M2_Data_29_9175
    );
  AluIn2_25_63 : X_LUT4
    generic map(
      INIT => X"F4F0",
      LOC => "SLICE_X40Y38"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn2_25_63_ADR1,
      ADR1 => NlwBufferSignal_cpu_AluIn2_25_63_ADR2,
      ADR2 => AluIn2_25_55,
      ADR3 => N16_0,
      O => AluIn2(25)
    );
  IDEX_Store : X_SFF
    generic map(
      LOC => "SLICE_X33Y66",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Store_DYMUX_27088,
      CE => VCC,
      CLK => cpu_IDEX_Store_CLKINV_27086,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Store_9154
    );
  WriteData_25_1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X48Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_cpu_WriteData_25_1_ADR2,
      ADR2 => M2WB_AluRes_25_8869,
      ADR3 => NlwBufferSignal_cpu_WriteData_25_1_ADR4,
      O => WriteData(25)
    );
  WriteData_27_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X45Y31"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_27_1_ADR1,
      ADR1 => NlwBufferSignal_cpu_WriteData_27_1_ADR2,
      ADR2 => NlwBufferSignal_cpu_WriteData_27_1_ADR3,
      ADR3 => VCC,
      O => WriteData(27)
    );
  WriteData_29_1 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X45Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_WriteData_29_1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_cpu_WriteData_29_1_ADR3,
      ADR3 => NlwBufferSignal_cpu_WriteData_29_1_ADR4,
      O => WriteData(29)
    );
  EXMEM_MemToReg : X_FF
    generic map(
      LOC => "SLICE_X59Y89",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_MemToReg_DYMUX_27169,
      CE => VCC,
      CLK => cpu_EXMEM_MemToReg_CLKINV_27167,
      SET => GND,
      RST => GND,
      O => EXMEM_MemToReg_9013
    );
  EXMEM_AluRes_10 : X_FF
    generic map(
      LOC => "SLICE_X65Y40",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_11_DYMUX_27180,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_11_CLKINV_27178,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_10_8996
    );
  EXMEM_AluRes_11 : X_FF
    generic map(
      LOC => "SLICE_X65Y40",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_11_DXMUX_27185,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_11_CLKINV_27178,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_11_8995
    );
  EXMEM_AluRes_20 : X_FF
    generic map(
      LOC => "SLICE_X34Y33",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_21_DYMUX_27196,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_21_CLKINV_27194,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_20_8880
    );
  EXMEM_AluRes_21 : X_FF
    generic map(
      LOC => "SLICE_X34Y33",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_21_DXMUX_27201,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_21_CLKINV_27194,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_21_8887
    );
  EXMEM_AluRes_12 : X_FF
    generic map(
      LOC => "SLICE_X49Y47",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_13_DYMUX_27212,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_13_CLKINV_27210,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_12_9000
    );
  EXMEM_AluRes_13 : X_FF
    generic map(
      LOC => "SLICE_X49Y47",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_13_DXMUX_27217,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_13_CLKINV_27210,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_13_9044
    );
  EXMEM_AluRes_1 : X_FF
    generic map(
      LOC => "SLICE_X53Y44",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_1_DXMUX_27593,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_1_CLKINV_27586,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_1_8779
    );
  EXMEM_AluRes_2 : X_FF
    generic map(
      LOC => "SLICE_X53Y43",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_3_DYMUX_27604,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_3_CLKINV_27602,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_2_8778
    );
  EXMEM_AluRes_3 : X_FF
    generic map(
      LOC => "SLICE_X53Y43",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_3_DXMUX_27609,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_3_CLKINV_27602,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_3_8777
    );
  EXMEM_AluRes_4 : X_FF
    generic map(
      LOC => "SLICE_X39Y46",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_5_DYMUX_27620,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_5_CLKINV_27618,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_4_8776
    );
  EXMEM_AluRes_5 : X_FF
    generic map(
      LOC => "SLICE_X39Y46",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_5_DXMUX_27625,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_5_CLKINV_27618,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_5_8775
    );
  EXMEM_AluRes_6 : X_FF
    generic map(
      LOC => "SLICE_X51Y43",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_7_DYMUX_27636,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_7_CLKINV_27634,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_6_8774
    );
  EXMEM_AluRes_7 : X_FF
    generic map(
      LOC => "SLICE_X51Y43",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_7_DXMUX_27641,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_7_CLKINV_27634,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_7_8773
    );
  EXMEM_AluRes_8 : X_FF
    generic map(
      LOC => "SLICE_X49Y46",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_9_DYMUX_27652,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_9_CLKINV_27650,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_8_8772
    );
  EXMEM_AluRes_9 : X_FF
    generic map(
      LOC => "SLICE_X49Y46",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_9_DXMUX_27657,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_9_CLKINV_27650,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_9_8771
    );
  AluIn1_14_60 : X_LUT4
    generic map(
      INIT => X"DDDC",
      LOC => "SLICE_X53Y41"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_14_60_ADR1,
      ADR1 => AluIn1_14_111_0,
      ADR2 => AluIn1_14_33_0,
      ADR3 => AluIn1_14_18_0,
      O => AluIn1(14)
    );
  AluIn1_22_60 : X_LUT4
    generic map(
      INIT => X"BBBA",
      LOC => "SLICE_X53Y32"
    )
    port map (
      ADR0 => AluIn1_22_111_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_22_60_ADR2,
      ADR2 => AluIn1_22_33_0,
      ADR3 => AluIn1_22_18_0,
      O => AluIn1(22)
    );
  AluIn1_15_60 : X_LUT4
    generic map(
      INIT => X"F3F2",
      LOC => "SLICE_X54Y41"
    )
    port map (
      ADR0 => AluIn1_15_18_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_15_60_ADR2,
      ADR2 => AluIn1_15_111_0,
      ADR3 => AluIn1_15_33_0,
      O => AluIn1(15)
    );
  EXMEM_AluRes_30 : X_FF
    generic map(
      LOC => "SLICE_X38Y29",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_31_DYMUX_27228,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_31_CLKINV_27226,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_30_8859
    );
  EXMEM_AluRes_31 : X_FF
    generic map(
      LOC => "SLICE_X38Y29",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_31_DXMUX_27233,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_31_CLKINV_27226,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_31_8862
    );
  EXMEM_AluRes_22 : X_FF
    generic map(
      LOC => "SLICE_X33Y35",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_23_DYMUX_27244,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_23_CLKINV_27242,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_22_8890
    );
  EXMEM_AluRes_23 : X_FF
    generic map(
      LOC => "SLICE_X33Y35",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_23_DXMUX_27249,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_23_CLKINV_27242,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_23_8894
    );
  EXMEM_AluRes_14 : X_FF
    generic map(
      LOC => "SLICE_X54Y48",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_15_DYMUX_27260,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_15_CLKINV_27258,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_14_9045
    );
  EXMEM_AluRes_15 : X_FF
    generic map(
      LOC => "SLICE_X54Y48",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_15_DXMUX_27265,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_15_CLKINV_27258,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_15_9046
    );
  EXMEM_AluRes_24 : X_FF
    generic map(
      LOC => "SLICE_X34Y36",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_25_DYMUX_27276,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_25_CLKINV_27274,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_24_8865
    );
  EXMEM_AluRes_25 : X_FF
    generic map(
      LOC => "SLICE_X34Y36",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_25_DXMUX_27281,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_25_CLKINV_27274,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_25_8868
    );
  EXMEM_AluRes_16 : X_FF
    generic map(
      LOC => "SLICE_X45Y41",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_17_DYMUX_27292,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_17_CLKINV_27290,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_16_9048
    );
  EXMEM_AluRes_17 : X_FF
    generic map(
      LOC => "SLICE_X45Y41",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_17_DXMUX_27297,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_17_CLKINV_27290,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_17_8901
    );
  EXMEM_AluRes_26 : X_FF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_27_DYMUX_27308,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_27_CLKINV_27306,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_26_8871
    );
  EXMEM_AluRes_27 : X_FF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_27_DXMUX_27313,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_27_CLKINV_27306,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_27_8874
    );
  EXMEM_AluRes_18 : X_FF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_19_DYMUX_27324,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_19_CLKINV_27322,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_18_8904
    );
  EXMEM_AluRes_19 : X_FF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_19_DXMUX_27329,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_19_CLKINV_27322,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_19_8908
    );
  EXMEM_AluRes_28 : X_FF
    generic map(
      LOC => "SLICE_X37Y27",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_29_DYMUX_27340,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_29_CLKINV_27338,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_28_8877
    );
  EXMEM_AluRes_29 : X_FF
    generic map(
      LOC => "SLICE_X37Y27",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_29_DXMUX_27345,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_29_CLKINV_27338,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_29_8884
    );
  AluIn1_20_60 : X_LUT4
    generic map(
      INIT => X"F0FE",
      LOC => "SLICE_X52Y39"
    )
    port map (
      ADR0 => AluIn1_20_33_0,
      ADR1 => AluIn1_20_18_0,
      ADR2 => AluIn1_20_111_0,
      ADR3 => NlwBufferSignal_cpu_AluIn1_20_60_ADR4,
      O => AluIn1(20)
    );
  EXMEM_IR_20 : X_FF
    generic map(
      LOC => "SLICE_X36Y9",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_21_DYMUX_27380,
      CE => VCC,
      CLK => cpu_EXMEM_IR_21_CLKINV_27378,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_20_8985
    );
  EXMEM_IR_21 : X_FF
    generic map(
      LOC => "SLICE_X36Y9",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_21_DXMUX_27385,
      CE => VCC,
      CLK => cpu_EXMEM_IR_21_CLKINV_27378,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_21_8984
    );
  EXMEM_IR_22 : X_FF
    generic map(
      LOC => "SLICE_X38Y15",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_23_DYMUX_27396,
      CE => VCC,
      CLK => cpu_EXMEM_IR_23_CLKINV_27394,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_22_8987
    );
  EXMEM_IR_23 : X_FF
    generic map(
      LOC => "SLICE_X38Y15",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_23_DXMUX_27401,
      CE => VCC,
      CLK => cpu_EXMEM_IR_23_CLKINV_27394,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_23_8986
    );
  EXMEM_IR_31 : X_FF
    generic map(
      LOC => "SLICE_X41Y22",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_32_DYMUX_27412,
      CE => VCC,
      CLK => cpu_EXMEM_IR_32_CLKINV_27410,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_31_8820
    );
  EXMEM_IR_32 : X_FF
    generic map(
      LOC => "SLICE_X41Y22",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_32_DXMUX_27417,
      CE => VCC,
      CLK => cpu_EXMEM_IR_32_CLKINV_27410,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_32_8819
    );
  EXMEM_IR_24 : X_FF
    generic map(
      LOC => "SLICE_X38Y13",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_25_DYMUX_27428,
      CE => VCC,
      CLK => cpu_EXMEM_IR_25_CLKINV_27426,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_24_8989
    );
  EXMEM_IR_25 : X_FF
    generic map(
      LOC => "SLICE_X38Y13",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_25_DXMUX_27433,
      CE => VCC,
      CLK => cpu_EXMEM_IR_25_CLKINV_27426,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_25_8988
    );
  EXMEM_IR_33 : X_FF
    generic map(
      LOC => "SLICE_X41Y20",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_34_DYMUX_27444,
      CE => VCC,
      CLK => cpu_EXMEM_IR_34_CLKINV_27442,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_33_8818
    );
  EXMEM_IR_34 : X_FF
    generic map(
      LOC => "SLICE_X41Y20",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_34_DXMUX_27449,
      CE => VCC,
      CLK => cpu_EXMEM_IR_34_CLKINV_27442,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_34_8817
    );
  EXMEM_IR_26 : X_FF
    generic map(
      LOC => "SLICE_X42Y14",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_27_DYMUX_27460,
      CE => VCC,
      CLK => cpu_EXMEM_IR_27_CLKINV_27458,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_26_8991
    );
  EXMEM_IR_27 : X_FF
    generic map(
      LOC => "SLICE_X42Y14",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_27_DXMUX_27465,
      CE => VCC,
      CLK => cpu_EXMEM_IR_27_CLKINV_27458,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_27_8990
    );
  EXMEM_IR_18 : X_FF
    generic map(
      LOC => "SLICE_X40Y13",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_19_DYMUX_27476,
      CE => VCC,
      CLK => cpu_EXMEM_IR_19_CLKINV_27474,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_18_8993
    );
  EXMEM_IR_19 : X_FF
    generic map(
      LOC => "SLICE_X40Y13",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_19_DXMUX_27481,
      CE => VCC,
      CLK => cpu_EXMEM_IR_19_CLKINV_27474,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_19_8992
    );
  EXMEM_IR_35 : X_FF
    generic map(
      LOC => "SLICE_X45Y24",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_36_DYMUX_27492,
      CE => VCC,
      CLK => cpu_EXMEM_IR_36_CLKINV_27490,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_35_8816
    );
  EXMEM_IR_36 : X_FF
    generic map(
      LOC => "SLICE_X45Y24",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_36_DXMUX_27497,
      CE => VCC,
      CLK => cpu_EXMEM_IR_36_CLKINV_27490,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_36_8815
    );
  AluIn1_13_60 : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X53Y45"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_13_60_ADR1,
      ADR1 => AluIn1_13_33_0,
      ADR2 => AluIn1_13_18_0,
      ADR3 => AluIn1_13_111_0,
      O => AluIn1(13)
    );
  AluIn1_21_60 : X_LUT4
    generic map(
      INIT => X"F5F4",
      LOC => "SLICE_X48Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_21_60_ADR1,
      ADR1 => AluIn1_21_18_0,
      ADR2 => AluIn1_21_111_0,
      ADR3 => AluIn1_21_33_0,
      O => AluIn1(21)
    );
  EXMEM_IR_37 : X_FF
    generic map(
      LOC => "SLICE_X40Y25",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_38_DYMUX_27556,
      CE => VCC,
      CLK => cpu_EXMEM_IR_38_CLKINV_27554,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_37_8814
    );
  EXMEM_IR_38 : X_FF
    generic map(
      LOC => "SLICE_X40Y25",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_38_DXMUX_27561,
      CE => VCC,
      CLK => cpu_EXMEM_IR_38_CLKINV_27554,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_38_8813
    );
  EXMEM_IR_29 : X_FF
    generic map(
      LOC => "SLICE_X38Y20",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_30_DYMUX_27572,
      CE => VCC,
      CLK => cpu_EXMEM_IR_30_CLKINV_27570,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_29_8822
    );
  EXMEM_IR_30 : X_FF
    generic map(
      LOC => "SLICE_X38Y20",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_IR_30_DXMUX_27577,
      CE => VCC,
      CLK => cpu_EXMEM_IR_30_CLKINV_27570,
      SET => GND,
      RST => GND,
      O => EXMEM_IR_30_8821
    );
  EXMEM_AluRes_0 : X_FF
    generic map(
      LOC => "SLICE_X53Y44",
      INIT => '0'
    )
    port map (
      I => cpu_EXMEM_AluRes_1_DYMUX_27588,
      CE => VCC,
      CLK => cpu_EXMEM_AluRes_1_CLKINV_27586,
      SET => GND,
      RST => GND,
      O => EXMEM_AluRes_0_8780
    );
  M2WB_MemWriteData_2 : X_FF
    generic map(
      LOC => "SLICE_X49Y37",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_3_DYMUX_27980,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_3_CLKINV_27978,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_2_8925
    );
  M2WB_MemWriteData_3 : X_FF
    generic map(
      LOC => "SLICE_X49Y37",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_3_DXMUX_27985,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_3_CLKINV_27978,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_3_8929
    );
  M2WB_MemWriteData_4 : X_FF
    generic map(
      LOC => "SLICE_X47Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_5_DYMUX_27996,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_5_CLKINV_27994,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_4_8933
    );
  M2WB_MemWriteData_5 : X_FF
    generic map(
      LOC => "SLICE_X47Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_5_DXMUX_28001,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_5_CLKINV_27994,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_5_8937
    );
  M2WB_MemWriteData_6 : X_FF
    generic map(
      LOC => "SLICE_X47Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_7_DYMUX_28012,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_7_CLKINV_28010,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_6_8941
    );
  M2WB_MemWriteData_7 : X_FF
    generic map(
      LOC => "SLICE_X47Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_7_DXMUX_28017,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_7_CLKINV_28010,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_7_8945
    );
  M2WB_MemWriteData_8 : X_FF
    generic map(
      LOC => "SLICE_X44Y42",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_9_DYMUX_28028,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_9_CLKINV_28026,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_8_8949
    );
  M2WB_MemWriteData_9 : X_FF
    generic map(
      LOC => "SLICE_X44Y42",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_9_DXMUX_28033,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_9_CLKINV_28026,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_9_8953
    );
  AluIn1_17_60 : X_LUT4
    generic map(
      INIT => X"AFAE",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => AluIn1_17_111_0,
      ADR1 => AluIn1_17_18_0,
      ADR2 => NlwBufferSignal_cpu_AluIn1_17_60_ADR3,
      ADR3 => AluIn1_17_33_0,
      O => AluIn1(17)
    );
  AluIn1_18_60 : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X51Y37"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_18_60_ADR1,
      ADR1 => AluIn1_18_18_0,
      ADR2 => AluIn1_18_33_0,
      ADR3 => AluIn1_18_111_0,
      O => AluIn1(18)
    );
  AluIn1_19_60 : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X52Y34"
    )
    port map (
      ADR0 => NlwBufferSignal_cpu_AluIn1_19_60_ADR1,
      ADR1 => AluIn1_19_33_0,
      ADR2 => AluIn1_19_18_0,
      ADR3 => AluIn1_19_111_0,
      O => AluIn1(19)
    );
  IDEX_PC_0 : X_SFF
    generic map(
      LOC => "SLICE_X66Y44",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_1_DYMUX_28116,
      CE => VCC,
      CLK => cpu_IDEX_PC_1_CLKINV_28114,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_0_9047
    );
  AluIn1_23_60 : X_LUT4
    generic map(
      INIT => X"F3F2",
      LOC => "SLICE_X48Y39"
    )
    port map (
      ADR0 => AluIn1_23_18_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_23_60_ADR2,
      ADR2 => AluIn1_23_111_0,
      ADR3 => AluIn1_23_33_0,
      O => AluIn1(23)
    );
  M2WB_MemWriteData_10 : X_FF
    generic map(
      LOC => "SLICE_X50Y41",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_11_DYMUX_27764,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_11_CLKINV_27762,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_10_8957
    );
  M2WB_MemWriteData_11 : X_FF
    generic map(
      LOC => "SLICE_X50Y41",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_11_DXMUX_27769,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_11_CLKINV_27762,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_11_8961
    );
  M2WB_MemWriteData_20 : X_FF
    generic map(
      LOC => "SLICE_X40Y37",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_21_DYMUX_27780,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_21_CLKINV_27778,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_20_9121
    );
  M2WB_MemWriteData_21 : X_FF
    generic map(
      LOC => "SLICE_X40Y37",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_21_DXMUX_27785,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_21_CLKINV_27778,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_21_9128
    );
  M2WB_MemWriteData_12 : X_FF
    generic map(
      LOC => "SLICE_X46Y38",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_13_DYMUX_27796,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_13_CLKINV_27794,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_12_8965
    );
  M2WB_MemWriteData_13 : X_FF
    generic map(
      LOC => "SLICE_X46Y38",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_13_DXMUX_27801,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_13_CLKINV_27794,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_13_8969
    );
  M2WB_MemWriteData_30 : X_FF
    generic map(
      LOC => "SLICE_X36Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_31_DYMUX_27812,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_31_CLKINV_27810,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_30_9138
    );
  M2WB_MemWriteData_31 : X_FF
    generic map(
      LOC => "SLICE_X36Y32",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_31_DXMUX_27817,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_31_CLKINV_27810,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_31_9145
    );
  M2WB_MemWriteData_22 : X_FF
    generic map(
      LOC => "SLICE_X38Y33",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_23_DYMUX_27828,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_23_CLKINV_27826,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_22_9135
    );
  M2WB_MemWriteData_23 : X_FF
    generic map(
      LOC => "SLICE_X38Y33",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_23_DXMUX_27833,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_23_CLKINV_27826,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_23_9142
    );
  M2WB_MemWriteData_14 : X_FF
    generic map(
      LOC => "SLICE_X45Y42",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_15_DYMUX_27844,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_15_CLKINV_27842,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_14_8973
    );
  M2WB_MemWriteData_15 : X_FF
    generic map(
      LOC => "SLICE_X45Y42",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_15_DXMUX_27849,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_15_CLKINV_27842,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_15_8977
    );
  M2WB_MemWriteData_24 : X_FF
    generic map(
      LOC => "SLICE_X34Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_25_DYMUX_27860,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_25_CLKINV_27858,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_24_9147
    );
  M2WB_MemWriteData_25 : X_FF
    generic map(
      LOC => "SLICE_X34Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_25_DXMUX_27865,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_25_CLKINV_27858,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_25_8899
    );
  M2WB_MemWriteData_16 : X_FF
    generic map(
      LOC => "SLICE_X48Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_17_DYMUX_27876,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_17_CLKINV_27874,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_16_8981
    );
  M2WB_MemWriteData_17 : X_FF
    generic map(
      LOC => "SLICE_X48Y43",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_17_DXMUX_27881,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_17_CLKINV_27874,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_17_9114
    );
  M2WB_MemWriteData_26 : X_FF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_27_DYMUX_27892,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_27_CLKINV_27890,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_26_9150
    );
  M2WB_MemWriteData_27 : X_FF
    generic map(
      LOC => "SLICE_X34Y30",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_27_DXMUX_27897,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_27_CLKINV_27890,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_27_9112
    );
  M2WB_MemWriteData_18 : X_FF
    generic map(
      LOC => "SLICE_X40Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_19_DYMUX_27908,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_19_CLKINV_27906,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_18_9116
    );
  M2WB_MemWriteData_19 : X_FF
    generic map(
      LOC => "SLICE_X40Y35",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_19_DXMUX_27913,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_19_CLKINV_27906,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_19_9117
    );
  M2WB_MemWriteData_28 : X_FF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_29_DYMUX_27924,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_29_CLKINV_27922,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_28_9152
    );
  M2WB_MemWriteData_29 : X_FF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_29_DXMUX_27929,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_29_CLKINV_27922,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_29_9151
    );
  AluIn1_16_60 : X_LUT4
    generic map(
      INIT => X"F0FE",
      LOC => "SLICE_X54Y43"
    )
    port map (
      ADR0 => AluIn1_16_33_0,
      ADR1 => NlwBufferSignal_cpu_AluIn1_16_60_ADR2,
      ADR2 => AluIn1_16_111_0,
      ADR3 => NlwBufferSignal_cpu_AluIn1_16_60_ADR4,
      O => AluIn1(16)
    );
  M2WB_MemWriteData_0 : X_FF
    generic map(
      LOC => "SLICE_X55Y38",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_1_DYMUX_27964,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_1_CLKINV_27962,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_0_8917
    );
  M2WB_MemWriteData_1 : X_FF
    generic map(
      LOC => "SLICE_X55Y38",
      INIT => '0'
    )
    port map (
      I => cpu_M2WB_MemWriteData_1_DXMUX_27969,
      CE => VCC,
      CLK => cpu_M2WB_MemWriteData_1_CLKINV_27962,
      SET => GND,
      RST => GND,
      O => M2WB_MemWriteData_1_8921
    );
  IDEX_PC_1 : X_SFF
    generic map(
      LOC => "SLICE_X66Y44",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_1_DXMUX_28121,
      CE => VCC,
      CLK => cpu_IDEX_PC_1_CLKINV_28114,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_1_9053
    );
  IDEX_PC_2 : X_SFF
    generic map(
      LOC => "SLICE_X67Y43",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_3_DYMUX_28132,
      CE => VCC,
      CLK => cpu_IDEX_PC_3_CLKINV_28130,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_2_9059
    );
  IDEX_PC_3 : X_SFF
    generic map(
      LOC => "SLICE_X67Y43",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_3_DXMUX_28137,
      CE => VCC,
      CLK => cpu_IDEX_PC_3_CLKINV_28130,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_3_9065
    );
  IDEX_PC_4 : X_SFF
    generic map(
      LOC => "SLICE_X64Y55",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_5_DYMUX_28148,
      CE => VCC,
      CLK => cpu_IDEX_PC_5_CLKINV_28146,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_4_9071
    );
  IDEX_PC_5 : X_SFF
    generic map(
      LOC => "SLICE_X64Y55",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_5_DXMUX_28153,
      CE => VCC,
      CLK => cpu_IDEX_PC_5_CLKINV_28146,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_5_9076
    );
  IDEX_PC_6 : X_SFF
    generic map(
      LOC => "SLICE_X66Y46",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_7_DYMUX_28164,
      CE => VCC,
      CLK => cpu_IDEX_PC_7_CLKINV_28162,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_6_9082
    );
  IDEX_PC_7 : X_SFF
    generic map(
      LOC => "SLICE_X66Y46",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_7_DXMUX_28169,
      CE => VCC,
      CLK => cpu_IDEX_PC_7_CLKINV_28162,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_7_9088
    );
  IDEX_PC_8 : X_SFF
    generic map(
      LOC => "SLICE_X65Y48",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_9_DYMUX_28180,
      CE => VCC,
      CLK => cpu_IDEX_PC_9_CLKINV_28178,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_8_9093
    );
  IDEX_PC_9 : X_SFF
    generic map(
      LOC => "SLICE_X65Y48",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_PC_9_DXMUX_28185,
      CE => VCC,
      CLK => cpu_IDEX_PC_9_CLKINV_28178,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_PC_9_9104
    );
  IDEX_Immediate_10 : X_SFF
    generic map(
      LOC => "SLICE_X52Y31",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_11_DYMUX_28196,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_11_CLKINV_28194,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_10_9077
    );
  IDEX_Immediate_11 : X_SFF
    generic map(
      LOC => "SLICE_X52Y31",
      INIT => '0'
    )
    port map (
      I => cpu_IDEX_Immediate_11_DXMUX_28201,
      CE => VCC,
      CLK => cpu_IDEX_Immediate_11_CLKINV_28194,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND,
      O => IDEX_Immediate_11_9083
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => NlwRenamedSig_OI_GLOBAL_LOGIC0
    );
  Mshreg_M2WB_WriteReg_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_WriteReg_WSG
    );
  Mshreg_M2WB_MemToReg_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X56Y88",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => cpu_M2WB_MemToReg_WSG
    );
  NlwBufferBlock_cpu_AluIn2_0_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_0_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_0_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_0_8917,
      O => NlwBufferSignal_cpu_AluIn2_0_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_0_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_0_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_0_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_0_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_1_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_1_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_1_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_1_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_1_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_1_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_1_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_1_8921,
      O => NlwBufferSignal_cpu_AluIn2_1_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_2_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_2_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_2_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_2_8925,
      O => NlwBufferSignal_cpu_AluIn2_2_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_2_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_2_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_2_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_2_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_3_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_3_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_3_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_3_8929,
      O => NlwBufferSignal_cpu_AluIn2_3_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_3_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_3_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_3_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_3_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_4_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_4_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_4_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_4_8933,
      O => NlwBufferSignal_cpu_AluIn2_4_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_4_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_4_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_4_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_4_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_5_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_5_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_5_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_5_8937,
      O => NlwBufferSignal_cpu_AluIn2_5_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_5_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_5_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_5_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_5_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_6_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_6_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_6_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_6_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_6_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_6_8941,
      O => NlwBufferSignal_cpu_AluIn2_6_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_6_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_6_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_7_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_7_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_7_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_7_8945,
      O => NlwBufferSignal_cpu_AluIn2_7_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_7_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_7_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_7_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_7_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_8_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_8_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_8_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_8_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_8_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_8_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_8_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_8_8949,
      O => NlwBufferSignal_cpu_AluIn2_8_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_9_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_9_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_9_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_9_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_9_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_9_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_9_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_9_8953,
      O => NlwBufferSignal_cpu_AluIn2_9_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_10_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_10_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_10_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_10_8957,
      O => NlwBufferSignal_cpu_AluIn2_10_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_10_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_10_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_10_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_10_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_11_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_11_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_11_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_11_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_11_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_11_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_12_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_12_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_12_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_12_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_12_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_12_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_13_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_13_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_13_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_13_8969,
      O => NlwBufferSignal_cpu_AluIn2_13_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_13_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_13_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_13_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_13_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_14_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_14_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_14_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_14_8973,
      O => NlwBufferSignal_cpu_AluIn2_14_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_14_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_14_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_14_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_14_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_15_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_15_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_15_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_15_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_15_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_15_8977,
      O => NlwBufferSignal_cpu_AluIn2_15_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_15_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_15_65_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_16_65_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_16_65_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_16_65_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_16_65_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_16_65_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_16_65_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_16_65_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_16_8981,
      O => NlwBufferSignal_cpu_AluIn2_16_65_ADR4
    );
  NlwBufferBlock_cpu_PC_mux0001_10_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_10_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_0_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PC(0),
      O => NlwBufferSignal_cpu_PC_mux0001_0_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_0_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_0_8780,
      O => NlwBufferSignal_cpu_PC_mux0001_0_1_ADR2
    );
  NlwBufferBlock_cpu_PC_mux0001_0_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_0_1_ADR4
    );
  NlwBufferBlock_cpu_PC_mux0001_2_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PC(2),
      O => NlwBufferSignal_cpu_PC_mux0001_2_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_2_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_2_8778,
      O => NlwBufferSignal_cpu_PC_mux0001_2_1_ADR2
    );
  NlwBufferBlock_cpu_PC_mux0001_2_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_2_1_ADR4
    );
  NlwBufferBlock_cpu_PC_mux0001_4_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_4_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_4_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_4_8776,
      O => NlwBufferSignal_cpu_PC_mux0001_4_1_ADR2
    );
  NlwBufferBlock_cpu_PC_mux0001_4_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PC(4),
      O => NlwBufferSignal_cpu_PC_mux0001_4_1_ADR4
    );
  NlwBufferBlock_cpu_PC_mux0001_6_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_6_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_6_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_6_8774,
      O => NlwBufferSignal_cpu_PC_mux0001_6_1_ADR2
    );
  NlwBufferBlock_cpu_PC_mux0001_6_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PC(6),
      O => NlwBufferSignal_cpu_PC_mux0001_6_1_ADR4
    );
  NlwBufferBlock_cpu_PC_mux0001_8_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_8_8772,
      O => NlwBufferSignal_cpu_PC_mux0001_8_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_8_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_8_1_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_0_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_0_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_0_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_0_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_0_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_0_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_0_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_0_8917,
      O => NlwBufferSignal_cpu_AluIn1_0_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_0_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_0_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_0_40_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_0_9020,
      O => NlwBufferSignal_cpu_AluIn1_0_40_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_0_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_0_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_1_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_1_8921,
      O => NlwBufferSignal_cpu_AluIn1_1_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_1_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_1_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_1_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_1_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_1_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_1_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_1_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_1_9019,
      O => NlwBufferSignal_cpu_AluIn1_1_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_1_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_1_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_1_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_1_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_1_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_1_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_1_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_1_8779,
      O => NlwBufferSignal_cpu_AluIn1_1_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_1_25_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_1_25_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_2_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_2_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_2_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_2_8925,
      O => NlwBufferSignal_cpu_AluIn1_2_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_2_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_2_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_2_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_2_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_2_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(2),
      O => NlwBufferSignal_cpu_AluIn1_2_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_2_40_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_2_40_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_2_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_2_9022,
      O => NlwBufferSignal_cpu_AluIn1_2_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_2_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_2_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_2_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_2_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_2_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_2_8778,
      O => NlwBufferSignal_cpu_AluIn1_2_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_2_25_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_2_25_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_3_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_3_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_3_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_3_8929,
      O => NlwBufferSignal_cpu_AluIn1_3_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_3_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_3_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_3_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_3_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_3_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_3_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_3_40_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(3),
      O => NlwBufferSignal_cpu_AluIn1_3_40_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_3_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_3_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_3_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_3_9021,
      O => NlwBufferSignal_cpu_AluIn1_3_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_3_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_3_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_3_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_3_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_3_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_3_8777,
      O => NlwBufferSignal_cpu_AluIn1_3_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_4_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_4_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_4_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_4_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_4_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_4_8933,
      O => NlwBufferSignal_cpu_AluIn1_4_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_4_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_4_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_0_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_0_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_0_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_0_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_0_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_0_8780,
      O => NlwBufferSignal_cpu_AluIn2_0_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_4_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_4_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_4_40_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_4_9024,
      O => NlwBufferSignal_cpu_AluIn1_4_40_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_4_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_4_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_5_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_5_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_5_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_5_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_5_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_5_8937,
      O => NlwBufferSignal_cpu_AluIn1_5_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_5_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_5_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_1_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_1_8779,
      O => NlwBufferSignal_cpu_AluIn2_1_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_1_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_1_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_1_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_1_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_5_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_5_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_5_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_5_9023,
      O => NlwBufferSignal_cpu_AluIn1_5_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_5_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_5_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_1_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_1_9019,
      O => NlwBufferSignal_cpu_AluIn2_1_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_1_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_1_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_1_27_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_1_27_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_6_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_6_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_6_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_6_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_6_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_6_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_2_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_2_8778,
      O => NlwBufferSignal_cpu_AluIn2_2_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_2_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_2_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_2_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_2_9081,
      O => NlwBufferSignal_cpu_AluIn2_2_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_2_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_2_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_6_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_6_9026,
      O => NlwBufferSignal_cpu_AluIn1_6_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_6_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_6_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_6_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_6_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_2_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_2_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_2_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_2_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_7_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_7_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_7_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_7_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_7_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_7_8945,
      O => NlwBufferSignal_cpu_AluIn1_7_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_7_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_7_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_3_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_3_9087,
      O => NlwBufferSignal_cpu_AluIn2_3_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_3_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_3_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_3_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_3_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_7_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_7_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_7_40_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_7_9025,
      O => NlwBufferSignal_cpu_AluIn1_7_40_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_7_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_7_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_7_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(7),
      O => NlwBufferSignal_cpu_AluIn1_7_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_3_27_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_3_27_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_3_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_3_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_8_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_8_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_8_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_8_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_8_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_8_8949,
      O => NlwBufferSignal_cpu_AluIn1_8_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_8_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_8_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_4_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_4_8776,
      O => NlwBufferSignal_cpu_AluIn2_4_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_4_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_4_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_4_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_4_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_8_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_8_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_8_40_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_8_9028,
      O => NlwBufferSignal_cpu_AluIn1_8_40_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_8_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_8_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_8_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(8),
      O => NlwBufferSignal_cpu_AluIn1_8_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_4_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_4_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_4_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_4_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_9_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_9_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_9_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_9_8953,
      O => NlwBufferSignal_cpu_AluIn1_9_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_9_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_9_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_9_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_9_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_5_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_5_9099,
      O => NlwBufferSignal_cpu_AluIn2_5_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_5_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_5_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_5_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_5_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_5_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_5_8775,
      O => NlwBufferSignal_cpu_AluIn2_5_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_9_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_9_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_9_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_9_9027,
      O => NlwBufferSignal_cpu_AluIn1_9_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_9_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_9_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_5_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_5_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_5_27_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_5_27_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_6_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_6_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_6_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_6_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_6_27_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_6_9026,
      O => NlwBufferSignal_cpu_AluIn2_6_27_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_6_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_6_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_6_27_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_6_27_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_7_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_7_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_7_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_7_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_7_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_7_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_7_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_7_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_8_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_8_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_8_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_8_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_8_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_8_8772,
      O => NlwBufferSignal_cpu_AluIn2_8_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_9_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_9_8771,
      O => NlwBufferSignal_cpu_AluIn2_9_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_9_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_9_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_9_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_9_9113,
      O => NlwBufferSignal_cpu_AluIn2_9_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_9_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_9_12_ADR4
    );
  NlwBufferBlock_cpu_WriteData_0_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_0_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_0_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_0_8917,
      O => NlwBufferSignal_cpu_WriteData_0_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_0_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_0_9020,
      O => NlwBufferSignal_cpu_WriteData_0_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_1_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_1_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_1_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_1_9019,
      O => NlwBufferSignal_cpu_WriteData_1_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_1_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_1_8921,
      O => NlwBufferSignal_cpu_WriteData_1_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_2_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_2_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_2_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_2_8925,
      O => NlwBufferSignal_cpu_WriteData_2_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_2_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_2_9022,
      O => NlwBufferSignal_cpu_WriteData_2_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_3_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_3_9021,
      O => NlwBufferSignal_cpu_WriteData_3_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_3_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_3_8929,
      O => NlwBufferSignal_cpu_WriteData_3_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_3_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_3_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_4_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_4_8933,
      O => NlwBufferSignal_cpu_WriteData_4_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_4_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_4_9024,
      O => NlwBufferSignal_cpu_WriteData_4_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_4_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_4_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_5_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_5_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_5_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_5_9023,
      O => NlwBufferSignal_cpu_WriteData_5_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_5_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_5_8937,
      O => NlwBufferSignal_cpu_WriteData_5_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_6_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_6_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_6_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_6_8941,
      O => NlwBufferSignal_cpu_WriteData_6_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_7_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_7_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_7_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_7_8945,
      O => NlwBufferSignal_cpu_WriteData_7_1_ADR4
    );
  NlwBufferBlock_cpu_IndirReg1Sel1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => Instruction_39_Q,
      O => NlwBufferSignal_cpu_IndirReg1Sel1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_8_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_8_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_8_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_8_9028,
      O => NlwBufferSignal_cpu_WriteData_8_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_8_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_8_8949,
      O => NlwBufferSignal_cpu_WriteData_8_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_9_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_9_8953,
      O => NlwBufferSignal_cpu_WriteData_9_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_9_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_9_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_9_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_9_9027,
      O => NlwBufferSignal_cpu_WriteData_9_1_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_10_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_10_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_10_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_10_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_10_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_10_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_11_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_11_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_11_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_11_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_11_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_11_8961,
      O => NlwBufferSignal_cpu_AluIn1_11_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_11_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_11_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_12_11_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_12_11_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_12_11_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_12_11_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_12_11_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_12_8965,
      O => NlwBufferSignal_cpu_AluIn1_12_11_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_12_11_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_12_11_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_20_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_20_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_20_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_20_9121,
      O => NlwBufferSignal_cpu_AluIn1_20_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_20_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_20_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_20_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_20_18_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_20_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_20_18_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_20_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_20_8882,
      O => NlwBufferSignal_cpu_AluIn1_20_18_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_13_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_13_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_13_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_13_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_13_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_13_8969,
      O => NlwBufferSignal_cpu_AluIn1_13_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_13_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(13),
      O => NlwBufferSignal_cpu_AluIn1_13_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_21_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_21_9128,
      O => NlwBufferSignal_cpu_AluIn1_21_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_21_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_21_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_21_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_21_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_21_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_21_18_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_21_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_21_8888,
      O => NlwBufferSignal_cpu_AluIn1_21_18_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_21_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_21_18_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_14_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_14_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_14_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_14_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_14_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_14_8973,
      O => NlwBufferSignal_cpu_AluIn1_14_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_22_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_22_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_22_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_22_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_22_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_22_9135,
      O => NlwBufferSignal_cpu_AluIn1_22_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_30_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_30_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_30_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(30),
      O => NlwBufferSignal_cpu_AluIn1_30_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_30_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_30_9138,
      O => NlwBufferSignal_cpu_AluIn1_30_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_30_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_30_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_15_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_15_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_15_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_15_8977,
      O => NlwBufferSignal_cpu_AluIn1_15_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_15_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_15_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_23_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_23_9142,
      O => NlwBufferSignal_cpu_AluIn1_23_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_23_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_23_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_23_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_23_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_31_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_31_9145,
      O => NlwBufferSignal_cpu_AluIn1_31_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_31_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_31_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_31_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(31),
      O => NlwBufferSignal_cpu_AluIn1_31_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_31_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_31_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_24_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_24_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_24_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_24_9147,
      O => NlwBufferSignal_cpu_AluIn1_24_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_24_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_24_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_25_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_25_8899,
      O => NlwBufferSignal_cpu_AluIn1_25_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_25_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_25_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_25_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(25),
      O => NlwBufferSignal_cpu_AluIn1_25_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_25_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_25_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_26_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_26_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_26_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(26),
      O => NlwBufferSignal_cpu_AluIn1_26_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_26_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_26_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_20_32_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_20_9121,
      O => NlwBufferSignal_cpu_AluIn2_20_32_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_20_32_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(20),
      O => NlwBufferSignal_cpu_AluIn2_20_32_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_20_32_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_20_32_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_28_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_28_9152,
      O => NlwBufferSignal_cpu_AluIn1_28_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_28_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(28),
      O => NlwBufferSignal_cpu_AluIn1_28_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_28_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_28_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_28_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_28_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_21_32_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(21),
      O => NlwBufferSignal_cpu_AluIn2_21_32_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_21_32_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_21_32_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_21_32_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_21_9128,
      O => NlwBufferSignal_cpu_AluIn2_21_32_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_30_20_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_30_20_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_30_20_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_30_20_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_30_20_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(30),
      O => NlwBufferSignal_cpu_AluIn2_30_20_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_30_20_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_30_9138,
      O => NlwBufferSignal_cpu_AluIn2_30_20_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_22_32_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_22_9135,
      O => NlwBufferSignal_cpu_AluIn2_22_32_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_22_32_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_22_32_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_22_32_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(22),
      O => NlwBufferSignal_cpu_AluIn2_22_32_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_31_20_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_31_20_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_31_20_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_31_9145,
      O => NlwBufferSignal_cpu_AluIn2_31_20_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_31_20_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_31_20_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_23_32_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_23_32_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_23_32_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_23_9142,
      O => NlwBufferSignal_cpu_AluIn2_23_32_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_23_32_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(23),
      O => NlwBufferSignal_cpu_AluIn2_23_32_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_24_32_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_24_32_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_24_32_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(24),
      O => NlwBufferSignal_cpu_AluIn2_24_32_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_24_32_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_24_9147,
      O => NlwBufferSignal_cpu_AluIn2_24_32_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_17_32_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_17_9114,
      O => NlwBufferSignal_cpu_AluIn2_17_32_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_17_32_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(17),
      O => NlwBufferSignal_cpu_AluIn2_17_32_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_17_32_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_17_32_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_26_20_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_26_20_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_26_20_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_26_9150,
      O => NlwBufferSignal_cpu_AluIn2_26_20_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_26_20_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_26_20_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_19_32_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(19),
      O => NlwBufferSignal_cpu_AluIn2_19_32_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_19_32_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_19_9117,
      O => NlwBufferSignal_cpu_AluIn2_19_32_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_19_32_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_19_32_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_25_63_SW0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_17_8881,
      O => NlwBufferSignal_cpu_AluIn2_25_63_SW0_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_25_63_SW0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_25_63_SW0_ADR2
    );
  NlwBufferBlock_cpu_WriteData_30_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_30_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_30_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_30_8860,
      O => NlwBufferSignal_cpu_WriteData_30_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_30_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_30_9138,
      O => NlwBufferSignal_cpu_WriteData_30_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_31_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_31_9145,
      O => NlwBufferSignal_cpu_WriteData_31_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_31_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_31_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_28_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_28_8878,
      O => NlwBufferSignal_cpu_WriteData_28_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_28_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_28_9152,
      O => NlwBufferSignal_cpu_WriteData_28_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_28_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_28_1_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_20_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_20_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_20_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_20_8880,
      O => NlwBufferSignal_cpu_AluIn1_20_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_20_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_20_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_20_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_20_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_13_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_13_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_13_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_13_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_13_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_13_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_21_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_21_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_21_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_21_8887,
      O => NlwBufferSignal_cpu_AluIn1_21_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_21_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_21_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_21_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_21_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_14_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_14_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_14_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_14_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_14_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_14_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_14_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_14_9045,
      O => NlwBufferSignal_cpu_AluIn1_14_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_22_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_22_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_22_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_22_8890,
      O => NlwBufferSignal_cpu_AluIn1_22_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_22_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_22_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_22_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_22_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_15_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_15_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_15_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_15_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_15_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_15_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_15_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_15_9046,
      O => NlwBufferSignal_cpu_AluIn1_15_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_23_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_23_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_23_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_23_8894,
      O => NlwBufferSignal_cpu_AluIn1_23_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_23_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_23_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_23_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_23_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_16_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_16_9048,
      O => NlwBufferSignal_cpu_AluIn1_16_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_16_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_16_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_16_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_16_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_16_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_16_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_17_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_17_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_17_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_17_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_17_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_17_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_17_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_17_8901,
      O => NlwBufferSignal_cpu_AluIn1_17_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_18_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_18_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_18_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_18_8904,
      O => NlwBufferSignal_cpu_AluIn1_18_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_18_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_18_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_18_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_18_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_19_111_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_19_111_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_19_111_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_19_111_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_19_111_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_19_111_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_19_111_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_19_8908,
      O => NlwBufferSignal_cpu_AluIn1_19_111_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_30_60_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_30_60_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_30_60_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_30_60_F_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_30_60_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_30_33_26183,
      O => NlwBufferSignal_cpu_AluIn1_30_60_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_31_60_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_31_60_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_31_60_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_31_60_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_31_60_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_31_33_26256,
      O => NlwBufferSignal_cpu_AluIn1_31_60_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_24_60_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_24_8866,
      O => NlwBufferSignal_cpu_AluIn1_24_60_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_24_60_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_24_33_26280,
      O => NlwBufferSignal_cpu_AluIn1_24_60_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_25_60_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_25_8869,
      O => NlwBufferSignal_cpu_AluIn1_25_60_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_25_60_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_25_60_F_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_25_60_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_25_33_26304,
      O => NlwBufferSignal_cpu_AluIn1_25_60_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_25_60_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_25_60_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_26_60_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_26_60_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_26_60_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_26_60_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_27_60_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_27_60_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_27_60_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_27_60_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_28_60_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_28_60_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_28_60_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_28_60_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_20_67_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_20_67_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_20_67_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_20_67_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_29_60_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_29_60_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_29_60_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_29_60_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_21_67_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_21_67_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_21_67_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_21_67_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_22_67_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_22_67_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_22_67_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_22_67_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_30_59_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_30_8859,
      O => NlwBufferSignal_cpu_AluIn2_30_59_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_30_59_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_30_20_0,
      O => NlwBufferSignal_cpu_AluIn2_30_59_F_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_30_59_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_30_59_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_30_59_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_30_59_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_23_67_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_23_67_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_23_67_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_23_67_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_31_59_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_31_59_F_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_31_59_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_31_59_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_24_67_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_24_67_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_24_67_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_24_67_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_25_55_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_25_55_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_25_55_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_25_8899,
      O => NlwBufferSignal_cpu_AluIn2_25_55_F_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_25_55_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_25_55_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_25_55_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(25),
      O => NlwBufferSignal_cpu_AluIn2_25_55_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_17_67_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_17_67_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_17_67_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_17_67_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_18_67_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_18_67_F_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_18_67_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_18_67_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_26_59_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_26_59_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_26_59_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_26_59_F_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_19_67_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_19_67_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_19_67_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_19_67_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_27_59_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_27_59_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_27_59_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_27_8874,
      O => NlwBufferSignal_cpu_AluIn2_27_59_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_27_59_F_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_27_59_F_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_28_59_F_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_28_59_F_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_28_59_F_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_28_59_F_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_29_59_F_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_29_59_F_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_30_60_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_30_60_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_30_60_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_30_60_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_31_60_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_31_60_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_31_60_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_31_60_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_24_60_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_24_8865,
      O => NlwBufferSignal_cpu_AluIn1_24_60_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_25_60_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_25_60_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_25_60_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_25_8868,
      O => NlwBufferSignal_cpu_AluIn1_25_60_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_25_60_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_25_60_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_26_60_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_26_60_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_26_60_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_26_60_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_27_60_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_27_60_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_27_60_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_27_60_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_28_60_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_28_60_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_28_60_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_28_60_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_20_67_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_20_67_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_20_67_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_20_8880,
      O => NlwBufferSignal_cpu_AluIn2_20_67_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_20_67_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_17_8881,
      O => NlwBufferSignal_cpu_AluIn2_20_67_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_20_67_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_20_67_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_29_60_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_29_60_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_29_60_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_29_60_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_21_67_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_17_8881,
      O => NlwBufferSignal_cpu_AluIn2_21_67_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_21_67_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_21_8887,
      O => NlwBufferSignal_cpu_AluIn2_21_67_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_21_67_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_21_67_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_21_67_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_21_67_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_22_67_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_17_8881,
      O => NlwBufferSignal_cpu_AluIn2_22_67_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_22_67_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_22_8890,
      O => NlwBufferSignal_cpu_AluIn2_22_67_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_22_67_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_22_67_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_22_67_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_22_67_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_30_59_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_30_20_0,
      O => NlwBufferSignal_cpu_AluIn2_30_59_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_30_59_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_30_59_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_23_67_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_23_67_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_23_67_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_23_8894,
      O => NlwBufferSignal_cpu_AluIn2_23_67_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_23_67_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_23_67_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_23_67_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_17_8881,
      O => NlwBufferSignal_cpu_AluIn2_23_67_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_31_59_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_31_59_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_31_59_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_31_59_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_24_67_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_24_67_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_24_67_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_24_8865,
      O => NlwBufferSignal_cpu_AluIn2_24_67_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_24_67_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_24_67_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_24_67_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_17_8881,
      O => NlwBufferSignal_cpu_AluIn2_24_67_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_25_55_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_25_55_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_25_55_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_25_55_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_17_67_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_17_67_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_17_67_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_17_8901,
      O => NlwBufferSignal_cpu_AluIn2_17_67_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_17_67_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_17_67_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_17_67_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_17_8881,
      O => NlwBufferSignal_cpu_AluIn2_17_67_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_18_67_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_18_67_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_18_67_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_18_8904,
      O => NlwBufferSignal_cpu_AluIn2_18_67_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_18_67_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_17_8881,
      O => NlwBufferSignal_cpu_AluIn2_18_67_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_18_67_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_18_67_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_26_59_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_26_59_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_26_59_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_26_59_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_19_67_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_19_67_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_19_67_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_19_8908,
      O => NlwBufferSignal_cpu_AluIn2_19_67_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_19_67_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_17_8881,
      O => NlwBufferSignal_cpu_AluIn2_19_67_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_19_67_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_19_67_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_27_59_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_27_8875,
      O => NlwBufferSignal_cpu_AluIn2_27_59_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_27_59_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_27_59_G_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_27_59_G_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_27_59_G_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_28_59_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_28_59_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_28_59_G_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_28_59_G_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_29_59_G_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_29_59_G_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_29_59_G_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_29_8885,
      O => NlwBufferSignal_cpu_AluIn2_29_59_G_ADR3
    );
  NlwBufferBlock_cpu_PC_mux0001_12_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_12_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_12_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_12_9000,
      O => NlwBufferSignal_cpu_PC_mux0001_12_1_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_10_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_10_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_10_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_10_8996,
      O => NlwBufferSignal_cpu_AluIn2_10_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_10_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_10_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_10_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_10_9077,
      O => NlwBufferSignal_cpu_AluIn2_10_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_6_71_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_6_71_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_11_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_11_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_11_27_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_11_27_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_11_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_11_9032,
      O => NlwBufferSignal_cpu_AluIn2_11_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_6_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_6_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_6_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_6_8774,
      O => NlwBufferSignal_cpu_AluIn1_6_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_6_25_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_6_25_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_11_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_11_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_11_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_11_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_11_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_11_8995,
      O => NlwBufferSignal_cpu_AluIn2_11_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_7_71_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_7_71_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_12_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_12_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_12_27_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_12_27_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_7_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_7_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_7_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_PC_7_9088,
      O => NlwBufferSignal_cpu_AluIn1_7_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_7_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_7_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_12_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_12_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_12_40_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(12),
      O => NlwBufferSignal_cpu_AluIn1_12_40_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_12_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_12_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_12_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_12_9035,
      O => NlwBufferSignal_cpu_AluIn1_12_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_12_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_12_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_12_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_12_9000,
      O => NlwBufferSignal_cpu_AluIn1_12_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_12_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_PC_12_9031,
      O => NlwBufferSignal_cpu_AluIn1_12_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_12_25_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_12_25_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_4_71_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_4_71_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_0_27_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_0_27_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_0_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_0_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_4_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_PC_4_9071,
      O => NlwBufferSignal_cpu_AluIn1_4_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_4_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_4_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_4_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_4_8776,
      O => NlwBufferSignal_cpu_AluIn1_4_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_4_25_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_4_25_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_5_71_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_5_71_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_10_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_10_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_10_27_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_10_27_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_5_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_5_8775,
      O => NlwBufferSignal_cpu_AluIn1_5_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_5_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_PC_5_9076,
      O => NlwBufferSignal_cpu_AluIn1_5_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_5_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_5_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_5_25_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_5_25_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_0_69_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_0_69_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_1_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_1_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_2_69_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_2_69_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_3_69_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_3_69_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_4_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_4_12_25228,
      O => NlwBufferSignal_cpu_AluIn2_4_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_4_69_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_4_69_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_5_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_5_12_25412,
      O => NlwBufferSignal_cpu_AluIn2_5_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_5_69_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_5_69_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_6_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_6_12_25548,
      O => NlwBufferSignal_cpu_AluIn2_6_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_6_69_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_6_69_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_7_69_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_7_12_25596,
      O => NlwBufferSignal_cpu_AluIn2_7_69_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_7_69_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_7_69_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_8_69_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_8_69_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_9_69_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_9_69_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_10_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_10_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_11_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_11_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_11_69_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_11_12_25043,
      O => NlwBufferSignal_cpu_AluIn2_11_69_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_12_69_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_12_69_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_13_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_13_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_13_69_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_13_12_25235,
      O => NlwBufferSignal_cpu_AluIn2_13_69_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_14_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_14_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_14_69_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_14_12_25419,
      O => NlwBufferSignal_cpu_AluIn2_14_69_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_15_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_15_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_16_69_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn2_16_12_25603,
      O => NlwBufferSignal_cpu_AluIn2_16_69_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_16_69_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_16_69_ADR2
    );
  NlwBufferBlock_cpu_PC_mux0001_11_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_11_1_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_12_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_12_8999,
      O => NlwBufferSignal_cpu_AluIn2_12_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_12_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_12_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_12_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_12_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_12_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_12_9000,
      O => NlwBufferSignal_cpu_AluIn2_12_12_ADR4
    );
  NlwBufferBlock_cpu_PC_mux0001_1_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PC(1),
      O => NlwBufferSignal_cpu_PC_mux0001_1_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_1_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_1_8779,
      O => NlwBufferSignal_cpu_PC_mux0001_1_1_ADR2
    );
  NlwBufferBlock_cpu_PC_mux0001_1_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_1_1_ADR4
    );
  NlwBufferBlock_cpu_PC_mux0001_3_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_3_8777,
      O => NlwBufferSignal_cpu_PC_mux0001_3_1_ADR2
    );
  NlwBufferBlock_cpu_PC_mux0001_3_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PC(3),
      O => NlwBufferSignal_cpu_PC_mux0001_3_1_ADR3
    );
  NlwBufferBlock_cpu_PC_mux0001_3_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_3_1_ADR4
    );
  NlwBufferBlock_cpu_PC_mux0001_5_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_5_8775,
      O => NlwBufferSignal_cpu_PC_mux0001_5_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_5_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_5_1_ADR2
    );
  NlwBufferBlock_cpu_PC_mux0001_5_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PC(5),
      O => NlwBufferSignal_cpu_PC_mux0001_5_1_ADR3
    );
  NlwBufferBlock_cpu_PC_mux0001_7_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_7_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_7_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PC(7),
      O => NlwBufferSignal_cpu_PC_mux0001_7_1_ADR3
    );
  NlwBufferBlock_cpu_PC_mux0001_7_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_7_8773,
      O => NlwBufferSignal_cpu_PC_mux0001_7_1_ADR4
    );
  NlwBufferBlock_cpu_PC_mux0001_9_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PC(9),
      O => NlwBufferSignal_cpu_PC_mux0001_9_1_ADR1
    );
  NlwBufferBlock_cpu_PC_mux0001_9_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_9_8771,
      O => NlwBufferSignal_cpu_PC_mux0001_9_1_ADR3
    );
  NlwBufferBlock_cpu_PC_mux0001_9_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => PCMuxSel(0),
      O => NlwBufferSignal_cpu_PC_mux0001_9_1_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_0_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_0_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_0_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_0_8780,
      O => NlwBufferSignal_cpu_AluIn1_0_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_0_25_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_0_25_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_0_71_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_0_71_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_0_71_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_0_25_24509,
      O => NlwBufferSignal_cpu_AluIn1_0_71_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_13_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_13_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_13_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_13_9034,
      O => NlwBufferSignal_cpu_AluIn2_13_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_13_27_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_13_27_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_8_71_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_8_71_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_13_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_13_9015,
      O => NlwBufferSignal_cpu_AluIn2_13_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_13_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_13_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_13_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_13_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_1_71_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_1_25_24628,
      O => NlwBufferSignal_cpu_AluIn1_1_71_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_1_71_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_1_71_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_10_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_10_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_10_40_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_10_9033,
      O => NlwBufferSignal_cpu_AluIn1_10_40_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_10_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_10_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_10_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_10_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_10_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_10_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_2_71_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_2_71_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_11_40_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_11_9032,
      O => NlwBufferSignal_cpu_AluIn1_11_40_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_11_40_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_11_40_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_11_40_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(11),
      O => NlwBufferSignal_cpu_AluIn1_11_40_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_11_40_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_11_40_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_11_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_11_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_11_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_11_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_3_71_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_3_71_ADR1
    );
  NlwBufferBlock_cpu_WriteData_14_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_14_8973,
      O => NlwBufferSignal_cpu_WriteData_14_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_14_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_14_9038,
      O => NlwBufferSignal_cpu_WriteData_14_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_14_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_14_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_15_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_15_9037,
      O => NlwBufferSignal_cpu_WriteData_15_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_15_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_15_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_15_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_15_8977,
      O => NlwBufferSignal_cpu_WriteData_15_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_16_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_16_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_16_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_16_9039,
      O => NlwBufferSignal_cpu_WriteData_16_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_16_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_16_8981,
      O => NlwBufferSignal_cpu_WriteData_16_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_17_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_17_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_17_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_17_9114,
      O => NlwBufferSignal_cpu_WriteData_17_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_18_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_18_9116,
      O => NlwBufferSignal_cpu_WriteData_18_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_18_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_18_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_19_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_19_9117,
      O => NlwBufferSignal_cpu_WriteData_19_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_19_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_19_1_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_10_71_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_10_25_24635,
      O => NlwBufferSignal_cpu_AluIn1_10_71_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_10_71_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_10_40_24611,
      O => NlwBufferSignal_cpu_AluIn1_10_71_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_10_71_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_10_71_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_8_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_PC_8_9093,
      O => NlwBufferSignal_cpu_AluIn1_8_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_8_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_8_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_8_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_8_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_14_27_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_14_9038,
      O => NlwBufferSignal_cpu_AluIn2_14_27_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_14_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_14_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_14_27_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_14_27_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_9_71_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_9_71_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_14_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_14_9017,
      O => NlwBufferSignal_cpu_AluIn2_14_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_14_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_14_9045,
      O => NlwBufferSignal_cpu_AluIn2_14_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_14_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_14_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_14_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_14_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_9_25_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_9_25_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_9_25_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_9_8771,
      O => NlwBufferSignal_cpu_AluIn1_9_25_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_9_25_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_9_25_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_9_25_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_PC_9_9104,
      O => NlwBufferSignal_cpu_AluIn1_9_25_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_15_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_15_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_15_27_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_15_27_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_15_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => EXMEM_AluRes_15_9046,
      O => NlwBufferSignal_cpu_AluIn2_15_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_15_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_15_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_15_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_15_9016,
      O => NlwBufferSignal_cpu_AluIn2_15_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_15_12_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_15_12_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_16_27_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_16_9039,
      O => NlwBufferSignal_cpu_AluIn2_16_27_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_16_27_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_16_27_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_16_27_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_16_27_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_16_12_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => IDEX_Immediate_16_9018,
      O => NlwBufferSignal_cpu_AluIn2_16_12_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_16_12_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_16_12_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_16_12_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_16_12_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_8_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_8_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_8_27_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_8_27_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_9_27_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_9_27_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_9_27_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_9_27_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_27_20_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_27_20_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_27_20_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(27),
      O => NlwBufferSignal_cpu_AluIn2_27_20_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_27_20_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_27_9112,
      O => NlwBufferSignal_cpu_AluIn2_27_20_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_27_20_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_27_20_ADR4
    );
  NlwBufferBlock_cpu_WriteData_10_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_10_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_10_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_10_9033,
      O => NlwBufferSignal_cpu_WriteData_10_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_10_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_10_8957,
      O => NlwBufferSignal_cpu_WriteData_10_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_11_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_11_9032,
      O => NlwBufferSignal_cpu_WriteData_11_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_11_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_11_8961,
      O => NlwBufferSignal_cpu_WriteData_11_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_11_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_11_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_12_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_12_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_12_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_12_8965,
      O => NlwBufferSignal_cpu_WriteData_12_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_12_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_12_9035,
      O => NlwBufferSignal_cpu_WriteData_12_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_13_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_13_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_13_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_13_9034,
      O => NlwBufferSignal_cpu_WriteData_13_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_13_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_13_8969,
      O => NlwBufferSignal_cpu_WriteData_13_1_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_11_71_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_11_71_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_12_71_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_12_71_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_13_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_13_18_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_13_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_13_18_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_14_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_14_18_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_14_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_14_9038,
      O => NlwBufferSignal_cpu_AluIn1_14_18_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_14_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_14_18_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_15_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_15_9037,
      O => NlwBufferSignal_cpu_AluIn1_15_18_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_15_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_15_18_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_15_18_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_15_18_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_16_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_16_9039,
      O => NlwBufferSignal_cpu_AluIn1_16_18_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_16_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_16_18_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_16_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_16_18_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_17_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_17_18_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_17_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_17_18_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_17_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_17_8902,
      O => NlwBufferSignal_cpu_AluIn1_17_18_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_18_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_18_18_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_18_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_18_8905,
      O => NlwBufferSignal_cpu_AluIn1_18_18_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_18_18_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_18_18_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_19_18_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_19_18_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_19_18_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_19_18_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_22_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_22_18_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_23_18_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_23_18_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_23_18_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_23_8895,
      O => NlwBufferSignal_cpu_AluIn1_23_18_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_23_18_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_23_18_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_16_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_16_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_16_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_16_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_17_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(17),
      O => NlwBufferSignal_cpu_AluIn1_17_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_17_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_17_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_17_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_17_9114,
      O => NlwBufferSignal_cpu_AluIn1_17_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_17_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_17_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_18_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_18_9116,
      O => NlwBufferSignal_cpu_AluIn1_18_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_18_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_18_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_18_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_18_33_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_19_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_19_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_19_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_19_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_19_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_19_9117,
      O => NlwBufferSignal_cpu_AluIn1_19_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_27_33_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_27_33_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_27_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(27),
      O => NlwBufferSignal_cpu_AluIn1_27_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_27_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_27_9112,
      O => NlwBufferSignal_cpu_AluIn1_27_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_27_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_27_33_ADR4
    );
  NlwBufferBlock_cpu_WriteData_20_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_20_9121,
      O => NlwBufferSignal_cpu_WriteData_20_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_20_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_20_8882,
      O => NlwBufferSignal_cpu_WriteData_20_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_20_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_20_1_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_29_33_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(1),
      O => NlwBufferSignal_cpu_AluIn1_29_33_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_29_33_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData1(29),
      O => NlwBufferSignal_cpu_AluIn1_29_33_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_29_33_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(2),
      O => NlwBufferSignal_cpu_AluIn1_29_33_ADR4
    );
  NlwBufferBlock_cpu_WriteData_21_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_21_9128,
      O => NlwBufferSignal_cpu_WriteData_21_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_21_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_21_8888,
      O => NlwBufferSignal_cpu_WriteData_21_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_21_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_21_1_ADR4
    );
  NlwBufferBlock_cpu_AluIn2_28_20_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_28_20_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_28_20_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_28_20_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_28_20_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_28_9152,
      O => NlwBufferSignal_cpu_AluIn2_28_20_ADR4
    );
  NlwBufferBlock_cpu_WriteData_22_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_22_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_22_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_22_9135,
      O => NlwBufferSignal_cpu_WriteData_22_1_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_29_20_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(1),
      O => NlwBufferSignal_cpu_AluIn2_29_20_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_29_20_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_29_20_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_29_20_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_29_9151,
      O => NlwBufferSignal_cpu_AluIn2_29_20_ADR4
    );
  NlwBufferBlock_cpu_WriteData_23_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_23_9142,
      O => NlwBufferSignal_cpu_WriteData_23_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_23_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_23_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_24_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_24_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_24_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_24_9147,
      O => NlwBufferSignal_cpu_WriteData_24_1_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_18_32_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_18_32_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_18_32_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => RegData2(18),
      O => NlwBufferSignal_cpu_AluIn2_18_32_ADR2
    );
  NlwBufferBlock_cpu_AluIn2_18_32_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_18_9116,
      O => NlwBufferSignal_cpu_AluIn2_18_32_ADR4
    );
  NlwBufferBlock_cpu_WriteData_26_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_26_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_26_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_26_9150,
      O => NlwBufferSignal_cpu_WriteData_26_1_ADR3
    );
  NlwBufferBlock_cpu_AluIn2_25_63_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(2),
      O => NlwBufferSignal_cpu_AluIn2_25_63_ADR1
    );
  NlwBufferBlock_cpu_AluIn2_25_63_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux2(0),
      O => NlwBufferSignal_cpu_AluIn2_25_63_ADR2
    );
  NlwBufferBlock_cpu_WriteData_25_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_25_8899,
      O => NlwBufferSignal_cpu_WriteData_25_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_25_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_25_1_ADR4
    );
  NlwBufferBlock_cpu_WriteData_27_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_27_8875,
      O => NlwBufferSignal_cpu_WriteData_27_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_27_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_27_9112,
      O => NlwBufferSignal_cpu_WriteData_27_1_ADR2
    );
  NlwBufferBlock_cpu_WriteData_27_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_27_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_29_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemWriteData_29_9151,
      O => NlwBufferSignal_cpu_WriteData_29_1_ADR1
    );
  NlwBufferBlock_cpu_WriteData_29_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_AluRes_29_8885,
      O => NlwBufferSignal_cpu_WriteData_29_1_ADR3
    );
  NlwBufferBlock_cpu_WriteData_29_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => M2WB_MemToReg_9014,
      O => NlwBufferSignal_cpu_WriteData_29_1_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_14_60_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_14_60_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_22_60_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_22_60_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_15_60_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_15_60_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_20_60_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_20_60_ADR4
    );
  NlwBufferBlock_cpu_AluIn1_13_60_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_13_60_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_21_60_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_21_60_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_17_60_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_17_60_ADR3
    );
  NlwBufferBlock_cpu_AluIn1_18_60_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_18_60_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_19_60_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_19_60_ADR1
    );
  NlwBufferBlock_cpu_AluIn1_23_60_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_23_60_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_16_60_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => AluIn1_16_18_26095,
      O => NlwBufferSignal_cpu_AluIn1_16_60_ADR2
    );
  NlwBufferBlock_cpu_AluIn1_16_60_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => FwdMux1(0),
      O => NlwBufferSignal_cpu_AluIn1_16_60_ADR4
    );
  NlwBlock_cpu_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_cpu_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity bidirbus is
  port (
    clk : in STD_LOGIC := 'X'; 
    oe : in STD_LOGIC := 'X'; 
    bidir : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    inp : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    outp : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end bidirbus;

architecture STRUCTURE of bidirbus is
  signal GLOBAL_LOGIC0 : STD_LOGIC; 
  signal fpga_data_0_O : STD_LOGIC; 
  signal fpga_data_0_T : STD_LOGIC; 
  signal fpga_data_1_O : STD_LOGIC; 
  signal fpga_data_1_T : STD_LOGIC; 
  signal fpga_data_2_O : STD_LOGIC; 
  signal fpga_data_2_T : STD_LOGIC; 
  signal fpga_data_3_O : STD_LOGIC; 
  signal fpga_data_3_T : STD_LOGIC; 
  signal fpga_data_4_O : STD_LOGIC; 
  signal fpga_data_4_T : STD_LOGIC; 
  signal fpga_data_5_O : STD_LOGIC; 
  signal fpga_data_5_T : STD_LOGIC; 
  signal fpga_data_6_O : STD_LOGIC; 
  signal fpga_data_6_T : STD_LOGIC; 
  signal fpga_data_7_O : STD_LOGIC; 
  signal fpga_data_7_T : STD_LOGIC; 
  signal fpga_data_8_O : STD_LOGIC; 
  signal fpga_data_8_T : STD_LOGIC; 
  signal fpga_data_9_O : STD_LOGIC; 
  signal fpga_data_9_T : STD_LOGIC; 
  signal fpga_data_10_O : STD_LOGIC; 
  signal fpga_data_10_T : STD_LOGIC; 
  signal fpga_data_11_O : STD_LOGIC; 
  signal fpga_data_11_T : STD_LOGIC; 
  signal fpga_data_20_O : STD_LOGIC; 
  signal fpga_data_20_T : STD_LOGIC; 
  signal fpga_data_12_O : STD_LOGIC; 
  signal fpga_data_12_T : STD_LOGIC; 
  signal fpga_data_21_O : STD_LOGIC; 
  signal fpga_data_21_T : STD_LOGIC; 
  signal fpga_data_13_O : STD_LOGIC; 
  signal fpga_data_13_T : STD_LOGIC; 
  signal fpga_data_30_O : STD_LOGIC; 
  signal fpga_data_30_T : STD_LOGIC; 
  signal fpga_data_22_O : STD_LOGIC; 
  signal fpga_data_22_T : STD_LOGIC; 
  signal fpga_data_14_O : STD_LOGIC; 
  signal fpga_data_14_T : STD_LOGIC; 
  signal fpga_data_31_O : STD_LOGIC; 
  signal fpga_data_31_T : STD_LOGIC; 
  signal fpga_data_23_O : STD_LOGIC; 
  signal fpga_data_23_T : STD_LOGIC; 
  signal fpga_data_15_O : STD_LOGIC; 
  signal fpga_data_15_T : STD_LOGIC; 
  signal fpga_data_24_O : STD_LOGIC; 
  signal fpga_data_24_T : STD_LOGIC; 
  signal fpga_data_16_O : STD_LOGIC; 
  signal fpga_data_16_T : STD_LOGIC; 
  signal fpga_data_25_O : STD_LOGIC; 
  signal fpga_data_25_T : STD_LOGIC; 
  signal fpga_data_17_O : STD_LOGIC; 
  signal fpga_data_17_T : STD_LOGIC; 
  signal fpga_data_26_O : STD_LOGIC; 
  signal fpga_data_26_T : STD_LOGIC; 
  signal fpga_data_18_O : STD_LOGIC; 
  signal fpga_data_18_T : STD_LOGIC; 
  signal fpga_data_27_O : STD_LOGIC; 
  signal fpga_data_27_T : STD_LOGIC; 
  signal fpga_data_19_O : STD_LOGIC; 
  signal fpga_data_19_T : STD_LOGIC; 
  signal fpga_data_28_O : STD_LOGIC; 
  signal fpga_data_28_T : STD_LOGIC; 
  signal fpga_data_29_O : STD_LOGIC; 
  signal fpga_data_29_T : STD_LOGIC; 
begin
  fpga_data_0_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD12"
    )
    port map (
      I => fpga_data_0_O,
      CTL => fpga_data_0_T,
      O => bidir(0)
    );
  fpga_data_1_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD11"
    )
    port map (
      I => fpga_data_1_O,
      CTL => fpga_data_1_T,
      O => bidir(1)
    );
  fpga_data_2_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD8"
    )
    port map (
      I => fpga_data_2_O,
      CTL => fpga_data_2_T,
      O => bidir(2)
    );
  fpga_data_3_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD5"
    )
    port map (
      I => fpga_data_3_O,
      CTL => fpga_data_3_T,
      O => bidir(3)
    );
  fpga_data_4_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD4"
    )
    port map (
      I => fpga_data_4_O,
      CTL => fpga_data_4_T,
      O => bidir(4)
    );
  fpga_data_5_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD2"
    )
    port map (
      I => fpga_data_5_O,
      CTL => fpga_data_5_T,
      O => bidir(5)
    );
  fpga_data_6_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD232"
    )
    port map (
      I => fpga_data_6_O,
      CTL => fpga_data_6_T,
      O => bidir(6)
    );
  fpga_data_7_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => fpga_data_7_O,
      CTL => fpga_data_7_T,
      O => bidir(7)
    );
  fpga_data_8_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD230"
    )
    port map (
      I => fpga_data_8_O,
      CTL => fpga_data_8_T,
      O => bidir(8)
    );
  fpga_data_9_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD223"
    )
    port map (
      I => fpga_data_9_O,
      CTL => fpga_data_9_T,
      O => bidir(9)
    );
  fpga_data_10_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD222"
    )
    port map (
      I => fpga_data_10_O,
      CTL => fpga_data_10_T,
      O => bidir(10)
    );
  fpga_data_11_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD218"
    )
    port map (
      I => fpga_data_11_O,
      CTL => fpga_data_11_T,
      O => bidir(11)
    );
  fpga_data_20_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD205"
    )
    port map (
      I => fpga_data_20_O,
      CTL => fpga_data_20_T,
      O => bidir(20)
    );
  fpga_data_12_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD217"
    )
    port map (
      I => fpga_data_12_O,
      CTL => fpga_data_12_T,
      O => bidir(12)
    );
  fpga_data_21_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD203"
    )
    port map (
      I => fpga_data_21_O,
      CTL => fpga_data_21_T,
      O => bidir(21)
    );
  fpga_data_13_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD213"
    )
    port map (
      I => fpga_data_13_O,
      CTL => fpga_data_13_T,
      O => bidir(13)
    );
  fpga_data_30_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD188"
    )
    port map (
      I => fpga_data_30_O,
      CTL => fpga_data_30_T,
      O => bidir(30)
    );
  fpga_data_22_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD202"
    )
    port map (
      I => fpga_data_22_O,
      CTL => fpga_data_22_T,
      O => bidir(22)
    );
  fpga_data_14_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD212"
    )
    port map (
      I => fpga_data_14_O,
      CTL => fpga_data_14_T,
      O => bidir(14)
    );
  fpga_data_31_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD187"
    )
    port map (
      I => fpga_data_31_O,
      CTL => fpga_data_31_T,
      O => bidir(31)
    );
  fpga_data_23_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD201"
    )
    port map (
      I => fpga_data_23_O,
      CTL => fpga_data_23_T,
      O => bidir(23)
    );
  fpga_data_15_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD211"
    )
    port map (
      I => fpga_data_15_O,
      CTL => fpga_data_15_T,
      O => bidir(15)
    );
  fpga_data_24_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD198"
    )
    port map (
      I => fpga_data_24_O,
      CTL => fpga_data_24_T,
      O => bidir(24)
    );
  fpga_data_16_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD210"
    )
    port map (
      I => fpga_data_16_O,
      CTL => fpga_data_16_T,
      O => bidir(16)
    );
  fpga_data_25_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD197"
    )
    port map (
      I => fpga_data_25_O,
      CTL => fpga_data_25_T,
      O => bidir(25)
    );
  fpga_data_17_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD208"
    )
    port map (
      I => fpga_data_17_O,
      CTL => fpga_data_17_T,
      O => bidir(17)
    );
  fpga_data_26_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD196"
    )
    port map (
      I => fpga_data_26_O,
      CTL => fpga_data_26_T,
      O => bidir(26)
    );
  fpga_data_18_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD207"
    )
    port map (
      I => fpga_data_18_O,
      CTL => fpga_data_18_T,
      O => bidir(18)
    );
  fpga_data_27_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD195"
    )
    port map (
      I => fpga_data_27_O,
      CTL => fpga_data_27_T,
      O => bidir(27)
    );
  fpga_data_19_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD206"
    )
    port map (
      I => fpga_data_19_O,
      CTL => fpga_data_19_T,
      O => bidir(19)
    );
  fpga_data_28_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD191"
    )
    port map (
      I => fpga_data_28_O,
      CTL => fpga_data_28_T,
      O => bidir(28)
    );
  fpga_data_29_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD190"
    )
    port map (
      I => fpga_data_29_O,
      CTL => fpga_data_29_T,
      O => bidir(29)
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_0_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_0_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD12",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_0_T
    );
  fpga_data_0_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD12",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_0_O
    );
  fpga_data_1_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_1_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD11",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_1_T
    );
  fpga_data_1_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD11",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_1_O
    );
  fpga_data_2_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_2_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD8",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_2_T
    );
  fpga_data_2_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_2_O
    );
  fpga_data_3_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_3_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD5",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_3_T
    );
  fpga_data_3_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD5",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_3_O
    );
  fpga_data_4_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_4_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD4",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_4_T
    );
  fpga_data_4_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD4",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_4_O
    );
  fpga_data_5_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_5_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD2",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_5_T
    );
  fpga_data_5_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD2",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_5_O
    );
  fpga_data_6_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_6_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD232",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_6_T
    );
  fpga_data_6_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD232",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_6_O
    );
  fpga_data_7_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_7_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD231",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_7_T
    );
  fpga_data_7_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_7_O
    );
  fpga_data_8_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_8_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD230",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_8_T
    );
  fpga_data_8_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD230",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_8_O
    );
  fpga_data_9_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_9_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD223",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_9_T
    );
  fpga_data_9_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD223",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_9_O
    );
  fpga_data_10_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_10_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD222",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_10_T
    );
  fpga_data_10_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_10_O
    );
  fpga_data_11_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_11_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD218",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_11_T
    );
  fpga_data_11_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD218",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_11_O
    );
  fpga_data_20_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_20_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD205",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_20_T
    );
  fpga_data_20_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_20_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD205",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_20_O
    );
  fpga_data_12_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_12_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD217",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_12_T
    );
  fpga_data_12_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD217",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_12_O
    );
  fpga_data_21_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_21_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD203",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_21_T
    );
  fpga_data_21_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_21_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_21_O
    );
  fpga_data_13_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_13_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD213",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_13_T
    );
  fpga_data_13_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_13_O
    );
  fpga_data_30_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_30_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD188",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_30_T
    );
  fpga_data_30_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_30_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD188",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_30_O
    );
  fpga_data_22_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_22_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD202",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_22_T
    );
  fpga_data_22_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_22_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_22_O
    );
  fpga_data_14_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_14_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD212",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_14_T
    );
  fpga_data_14_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_14_O
    );
  fpga_data_31_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_31_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD187",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_31_T
    );
  fpga_data_31_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_31_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD187",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_31_O
    );
  fpga_data_23_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_23_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD201",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_23_T
    );
  fpga_data_23_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_23_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_23_O
    );
  fpga_data_15_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_15_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD211",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_15_T
    );
  fpga_data_15_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD211",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_15_O
    );
  fpga_data_24_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_24_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD198",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_24_T
    );
  fpga_data_24_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_24_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD198",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_24_O
    );
  fpga_data_16_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_16_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD210",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_16_T
    );
  fpga_data_16_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_16_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_16_O
    );
  fpga_data_25_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_25_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD197",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_25_T
    );
  fpga_data_25_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_25_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD197",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_25_O
    );
  fpga_data_17_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_17_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD208",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_17_T
    );
  fpga_data_17_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_17_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_17_O
    );
  fpga_data_26_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_26_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD196",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_26_T
    );
  fpga_data_26_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_26_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD196",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_26_O
    );
  fpga_data_18_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_18_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD207",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_18_T
    );
  fpga_data_18_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_18_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_18_O
    );
  fpga_data_27_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_27_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD195",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_27_T
    );
  fpga_data_27_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_27_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD195",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_27_O
    );
  fpga_data_19_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_19_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD206",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_19_T
    );
  fpga_data_19_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_19_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD206",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_19_O
    );
  fpga_data_28_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_28_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD191",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_28_T
    );
  fpga_data_28_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_28_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD191",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_28_O
    );
  fpga_data_29_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_29_OUTPUT_TFF_TMUX : X_INV
    generic map(
      LOC => "PAD190",
      PATHPULSE => 694 ps
    )
    port map (
      I => oe,
      O => fpga_data_29_T
    );
  fpga_data_29_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  fpga_data_29_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD190",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => fpga_data_29_O
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity addr_decoder_addr_decoder is
  port (
    clk : in STD_LOGIC := 'X'; 
    write_s : in STD_LOGIC := 'X'; 
    read_s : in STD_LOGIC := 'X'; 
    mem_wait : out STD_LOGIC; 
    avr_irq : out STD_LOGIC; 
    leval_addr : in STD_LOGIC_VECTOR ( 25 downto 0 ); 
    mem_ce : out STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end addr_decoder_addr_decoder;

architecture STRUCTURE of addr_decoder_addr_decoder is
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal Mcompar_t_count_cmp_lt0000_cy_8_Q : STD_LOGIC; 
  signal avr_irq_cmp_ge0000 : STD_LOGIC; 
  signal t_count_not0001_0 : STD_LOGIC; 
  signal N11_0 : STD_LOGIC; 
  signal GLOBAL_LOGIC0 : STD_LOGIC; 
  signal Mcount_t_count_cy_1_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_3_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_5_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_7_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_9_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_11_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_13_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_15_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_17_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_19_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_21_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_23_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_25_Q : STD_LOGIC; 
  signal Mcount_t_count_cy_27_Q : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_LOGIC_ZERO_9436 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYINIT_9435 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYSELF_9426 : STD_LOGIC; 
  signal t_count_3_rt_9425 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYMUXG_9423 : STD_LOGIC; 
  signal Mcompar_t_count_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_LOGIC_ONE_9421 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYSELG_9415 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELF_9460 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXFAST_9459 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYAND_9458 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_FASTCARRY_9457 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXG2_9456 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXF2_9455 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_LOGIC_ONE_9454 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELG_9448 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELF_9490 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXFAST_9489 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYAND_9488 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_FASTCARRY_9487 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXG2_9486 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXF2_9485 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_LOGIC_ONE_9484 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELG_9478 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELF_9520 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXFAST_9519 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYAND_9518 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_FASTCARRY_9517 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXG2_9516 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXF2_9515 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_LOGIC_ONE_9514 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELG_9507 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_LOGIC_ZERO_9541 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_CYINIT_9540 : STD_LOGIC; 
  signal addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_CYSELF_9531 : STD_LOGIC; 
  signal t_count_not0001 : STD_LOGIC; 
  signal addr_decoder_t_count_not0001_G : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal mem_ce_0_OBUF_G : STD_LOGIC; 
  signal mem_ce_1_OBUF_F : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal addr_decoder_t_count_0_DXMUX_9662 : STD_LOGIC; 
  signal addr_decoder_t_count_0_XORF_9660 : STD_LOGIC; 
  signal addr_decoder_t_count_0_LOGIC_ONE_9659 : STD_LOGIC; 
  signal addr_decoder_t_count_0_CYINIT_9658 : STD_LOGIC; 
  signal addr_decoder_t_count_0_CYSELF_9649 : STD_LOGIC; 
  signal addr_decoder_t_count_0_DYMUX_9641 : STD_LOGIC; 
  signal addr_decoder_t_count_0_XORG_9639 : STD_LOGIC; 
  signal addr_decoder_t_count_0_CYMUXG_9638 : STD_LOGIC; 
  signal Mcount_t_count_cy_0_Q : STD_LOGIC; 
  signal addr_decoder_t_count_0_LOGIC_ZERO_9636 : STD_LOGIC; 
  signal addr_decoder_t_count_0_CYSELG_9627 : STD_LOGIC; 
  signal addr_decoder_t_count_0_G : STD_LOGIC; 
  signal addr_decoder_t_count_0_SRINV_9625 : STD_LOGIC; 
  signal addr_decoder_t_count_0_CLKINV_9624 : STD_LOGIC; 
  signal addr_decoder_t_count_0_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_2_DXMUX_9718 : STD_LOGIC; 
  signal addr_decoder_t_count_2_XORF_9716 : STD_LOGIC; 
  signal addr_decoder_t_count_2_CYINIT_9715 : STD_LOGIC; 
  signal addr_decoder_t_count_2_F : STD_LOGIC; 
  signal addr_decoder_t_count_2_DYMUX_9700 : STD_LOGIC; 
  signal addr_decoder_t_count_2_XORG_9698 : STD_LOGIC; 
  signal Mcount_t_count_cy_2_Q : STD_LOGIC; 
  signal addr_decoder_t_count_2_CYSELF_9696 : STD_LOGIC; 
  signal addr_decoder_t_count_2_CYMUXFAST_9695 : STD_LOGIC; 
  signal addr_decoder_t_count_2_CYAND_9694 : STD_LOGIC; 
  signal addr_decoder_t_count_2_FASTCARRY_9693 : STD_LOGIC; 
  signal addr_decoder_t_count_2_CYMUXG2_9692 : STD_LOGIC; 
  signal addr_decoder_t_count_2_CYMUXF2_9691 : STD_LOGIC; 
  signal addr_decoder_t_count_2_LOGIC_ZERO_9690 : STD_LOGIC; 
  signal addr_decoder_t_count_2_CYSELG_9681 : STD_LOGIC; 
  signal addr_decoder_t_count_2_G : STD_LOGIC; 
  signal addr_decoder_t_count_2_SRINV_9679 : STD_LOGIC; 
  signal addr_decoder_t_count_2_CLKINV_9678 : STD_LOGIC; 
  signal addr_decoder_t_count_2_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_4_DXMUX_9774 : STD_LOGIC; 
  signal addr_decoder_t_count_4_XORF_9772 : STD_LOGIC; 
  signal addr_decoder_t_count_4_CYINIT_9771 : STD_LOGIC; 
  signal addr_decoder_t_count_4_F : STD_LOGIC; 
  signal addr_decoder_t_count_4_DYMUX_9756 : STD_LOGIC; 
  signal addr_decoder_t_count_4_XORG_9754 : STD_LOGIC; 
  signal Mcount_t_count_cy_4_Q : STD_LOGIC; 
  signal addr_decoder_t_count_4_CYSELF_9752 : STD_LOGIC; 
  signal addr_decoder_t_count_4_CYMUXFAST_9751 : STD_LOGIC; 
  signal addr_decoder_t_count_4_CYAND_9750 : STD_LOGIC; 
  signal addr_decoder_t_count_4_FASTCARRY_9749 : STD_LOGIC; 
  signal addr_decoder_t_count_4_CYMUXG2_9748 : STD_LOGIC; 
  signal addr_decoder_t_count_4_CYMUXF2_9747 : STD_LOGIC; 
  signal addr_decoder_t_count_4_LOGIC_ZERO_9746 : STD_LOGIC; 
  signal addr_decoder_t_count_4_CYSELG_9737 : STD_LOGIC; 
  signal addr_decoder_t_count_4_G : STD_LOGIC; 
  signal addr_decoder_t_count_4_SRINV_9735 : STD_LOGIC; 
  signal addr_decoder_t_count_4_CLKINV_9734 : STD_LOGIC; 
  signal addr_decoder_t_count_4_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_6_DXMUX_9830 : STD_LOGIC; 
  signal addr_decoder_t_count_6_XORF_9828 : STD_LOGIC; 
  signal addr_decoder_t_count_6_CYINIT_9827 : STD_LOGIC; 
  signal addr_decoder_t_count_6_F : STD_LOGIC; 
  signal addr_decoder_t_count_6_DYMUX_9812 : STD_LOGIC; 
  signal addr_decoder_t_count_6_XORG_9810 : STD_LOGIC; 
  signal Mcount_t_count_cy_6_Q : STD_LOGIC; 
  signal addr_decoder_t_count_6_CYSELF_9808 : STD_LOGIC; 
  signal addr_decoder_t_count_6_CYMUXFAST_9807 : STD_LOGIC; 
  signal addr_decoder_t_count_6_CYAND_9806 : STD_LOGIC; 
  signal addr_decoder_t_count_6_FASTCARRY_9805 : STD_LOGIC; 
  signal addr_decoder_t_count_6_CYMUXG2_9804 : STD_LOGIC; 
  signal addr_decoder_t_count_6_CYMUXF2_9803 : STD_LOGIC; 
  signal addr_decoder_t_count_6_LOGIC_ZERO_9802 : STD_LOGIC; 
  signal addr_decoder_t_count_6_CYSELG_9793 : STD_LOGIC; 
  signal addr_decoder_t_count_6_G : STD_LOGIC; 
  signal addr_decoder_t_count_6_SRINV_9791 : STD_LOGIC; 
  signal addr_decoder_t_count_6_CLKINV_9790 : STD_LOGIC; 
  signal addr_decoder_t_count_6_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_8_DXMUX_9886 : STD_LOGIC; 
  signal addr_decoder_t_count_8_XORF_9884 : STD_LOGIC; 
  signal addr_decoder_t_count_8_CYINIT_9883 : STD_LOGIC; 
  signal addr_decoder_t_count_8_F : STD_LOGIC; 
  signal addr_decoder_t_count_8_DYMUX_9868 : STD_LOGIC; 
  signal addr_decoder_t_count_8_XORG_9866 : STD_LOGIC; 
  signal Mcount_t_count_cy_8_Q : STD_LOGIC; 
  signal addr_decoder_t_count_8_CYSELF_9864 : STD_LOGIC; 
  signal addr_decoder_t_count_8_CYMUXFAST_9863 : STD_LOGIC; 
  signal addr_decoder_t_count_8_CYAND_9862 : STD_LOGIC; 
  signal addr_decoder_t_count_8_FASTCARRY_9861 : STD_LOGIC; 
  signal addr_decoder_t_count_8_CYMUXG2_9860 : STD_LOGIC; 
  signal addr_decoder_t_count_8_CYMUXF2_9859 : STD_LOGIC; 
  signal addr_decoder_t_count_8_LOGIC_ZERO_9858 : STD_LOGIC; 
  signal addr_decoder_t_count_8_CYSELG_9849 : STD_LOGIC; 
  signal addr_decoder_t_count_8_G : STD_LOGIC; 
  signal addr_decoder_t_count_8_SRINV_9847 : STD_LOGIC; 
  signal addr_decoder_t_count_8_CLKINV_9846 : STD_LOGIC; 
  signal addr_decoder_t_count_8_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_10_DXMUX_9942 : STD_LOGIC; 
  signal addr_decoder_t_count_10_XORF_9940 : STD_LOGIC; 
  signal addr_decoder_t_count_10_CYINIT_9939 : STD_LOGIC; 
  signal addr_decoder_t_count_10_F : STD_LOGIC; 
  signal addr_decoder_t_count_10_DYMUX_9924 : STD_LOGIC; 
  signal addr_decoder_t_count_10_XORG_9922 : STD_LOGIC; 
  signal Mcount_t_count_cy_10_Q : STD_LOGIC; 
  signal addr_decoder_t_count_10_CYSELF_9920 : STD_LOGIC; 
  signal addr_decoder_t_count_10_CYMUXFAST_9919 : STD_LOGIC; 
  signal addr_decoder_t_count_10_CYAND_9918 : STD_LOGIC; 
  signal addr_decoder_t_count_10_FASTCARRY_9917 : STD_LOGIC; 
  signal addr_decoder_t_count_10_CYMUXG2_9916 : STD_LOGIC; 
  signal addr_decoder_t_count_10_CYMUXF2_9915 : STD_LOGIC; 
  signal addr_decoder_t_count_10_LOGIC_ZERO_9914 : STD_LOGIC; 
  signal addr_decoder_t_count_10_CYSELG_9905 : STD_LOGIC; 
  signal addr_decoder_t_count_10_G : STD_LOGIC; 
  signal addr_decoder_t_count_10_SRINV_9903 : STD_LOGIC; 
  signal addr_decoder_t_count_10_CLKINV_9902 : STD_LOGIC; 
  signal addr_decoder_t_count_10_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_12_DXMUX_9998 : STD_LOGIC; 
  signal addr_decoder_t_count_12_XORF_9996 : STD_LOGIC; 
  signal addr_decoder_t_count_12_CYINIT_9995 : STD_LOGIC; 
  signal addr_decoder_t_count_12_F : STD_LOGIC; 
  signal addr_decoder_t_count_12_DYMUX_9980 : STD_LOGIC; 
  signal addr_decoder_t_count_12_XORG_9978 : STD_LOGIC; 
  signal Mcount_t_count_cy_12_Q : STD_LOGIC; 
  signal addr_decoder_t_count_12_CYSELF_9976 : STD_LOGIC; 
  signal addr_decoder_t_count_12_CYMUXFAST_9975 : STD_LOGIC; 
  signal addr_decoder_t_count_12_CYAND_9974 : STD_LOGIC; 
  signal addr_decoder_t_count_12_FASTCARRY_9973 : STD_LOGIC; 
  signal addr_decoder_t_count_12_CYMUXG2_9972 : STD_LOGIC; 
  signal addr_decoder_t_count_12_CYMUXF2_9971 : STD_LOGIC; 
  signal addr_decoder_t_count_12_LOGIC_ZERO_9970 : STD_LOGIC; 
  signal addr_decoder_t_count_12_CYSELG_9961 : STD_LOGIC; 
  signal addr_decoder_t_count_12_G : STD_LOGIC; 
  signal addr_decoder_t_count_12_SRINV_9959 : STD_LOGIC; 
  signal addr_decoder_t_count_12_CLKINV_9958 : STD_LOGIC; 
  signal addr_decoder_t_count_12_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_14_DXMUX_10054 : STD_LOGIC; 
  signal addr_decoder_t_count_14_XORF_10052 : STD_LOGIC; 
  signal addr_decoder_t_count_14_CYINIT_10051 : STD_LOGIC; 
  signal addr_decoder_t_count_14_F : STD_LOGIC; 
  signal addr_decoder_t_count_14_DYMUX_10036 : STD_LOGIC; 
  signal addr_decoder_t_count_14_XORG_10034 : STD_LOGIC; 
  signal Mcount_t_count_cy_14_Q : STD_LOGIC; 
  signal addr_decoder_t_count_14_CYSELF_10032 : STD_LOGIC; 
  signal addr_decoder_t_count_14_CYMUXFAST_10031 : STD_LOGIC; 
  signal addr_decoder_t_count_14_CYAND_10030 : STD_LOGIC; 
  signal addr_decoder_t_count_14_FASTCARRY_10029 : STD_LOGIC; 
  signal addr_decoder_t_count_14_CYMUXG2_10028 : STD_LOGIC; 
  signal addr_decoder_t_count_14_CYMUXF2_10027 : STD_LOGIC; 
  signal addr_decoder_t_count_14_LOGIC_ZERO_10026 : STD_LOGIC; 
  signal addr_decoder_t_count_14_CYSELG_10017 : STD_LOGIC; 
  signal addr_decoder_t_count_14_G : STD_LOGIC; 
  signal addr_decoder_t_count_14_SRINV_10015 : STD_LOGIC; 
  signal addr_decoder_t_count_14_CLKINV_10014 : STD_LOGIC; 
  signal addr_decoder_t_count_14_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_16_DXMUX_10110 : STD_LOGIC; 
  signal addr_decoder_t_count_16_XORF_10108 : STD_LOGIC; 
  signal addr_decoder_t_count_16_CYINIT_10107 : STD_LOGIC; 
  signal addr_decoder_t_count_16_F : STD_LOGIC; 
  signal addr_decoder_t_count_16_DYMUX_10092 : STD_LOGIC; 
  signal addr_decoder_t_count_16_XORG_10090 : STD_LOGIC; 
  signal Mcount_t_count_cy_16_Q : STD_LOGIC; 
  signal addr_decoder_t_count_16_CYSELF_10088 : STD_LOGIC; 
  signal addr_decoder_t_count_16_CYMUXFAST_10087 : STD_LOGIC; 
  signal addr_decoder_t_count_16_CYAND_10086 : STD_LOGIC; 
  signal addr_decoder_t_count_16_FASTCARRY_10085 : STD_LOGIC; 
  signal addr_decoder_t_count_16_CYMUXG2_10084 : STD_LOGIC; 
  signal addr_decoder_t_count_16_CYMUXF2_10083 : STD_LOGIC; 
  signal addr_decoder_t_count_16_LOGIC_ZERO_10082 : STD_LOGIC; 
  signal addr_decoder_t_count_16_CYSELG_10073 : STD_LOGIC; 
  signal addr_decoder_t_count_16_G : STD_LOGIC; 
  signal addr_decoder_t_count_16_SRINV_10071 : STD_LOGIC; 
  signal addr_decoder_t_count_16_CLKINV_10070 : STD_LOGIC; 
  signal addr_decoder_t_count_16_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_18_DXMUX_10166 : STD_LOGIC; 
  signal addr_decoder_t_count_18_XORF_10164 : STD_LOGIC; 
  signal addr_decoder_t_count_18_CYINIT_10163 : STD_LOGIC; 
  signal addr_decoder_t_count_18_F : STD_LOGIC; 
  signal addr_decoder_t_count_18_DYMUX_10148 : STD_LOGIC; 
  signal addr_decoder_t_count_18_XORG_10146 : STD_LOGIC; 
  signal Mcount_t_count_cy_18_Q : STD_LOGIC; 
  signal addr_decoder_t_count_18_CYSELF_10144 : STD_LOGIC; 
  signal addr_decoder_t_count_18_CYMUXFAST_10143 : STD_LOGIC; 
  signal addr_decoder_t_count_18_CYAND_10142 : STD_LOGIC; 
  signal addr_decoder_t_count_18_FASTCARRY_10141 : STD_LOGIC; 
  signal addr_decoder_t_count_18_CYMUXG2_10140 : STD_LOGIC; 
  signal addr_decoder_t_count_18_CYMUXF2_10139 : STD_LOGIC; 
  signal addr_decoder_t_count_18_LOGIC_ZERO_10138 : STD_LOGIC; 
  signal addr_decoder_t_count_18_CYSELG_10129 : STD_LOGIC; 
  signal addr_decoder_t_count_18_G : STD_LOGIC; 
  signal addr_decoder_t_count_18_SRINV_10127 : STD_LOGIC; 
  signal addr_decoder_t_count_18_CLKINV_10126 : STD_LOGIC; 
  signal addr_decoder_t_count_18_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_20_DXMUX_10222 : STD_LOGIC; 
  signal addr_decoder_t_count_20_XORF_10220 : STD_LOGIC; 
  signal addr_decoder_t_count_20_CYINIT_10219 : STD_LOGIC; 
  signal addr_decoder_t_count_20_F : STD_LOGIC; 
  signal addr_decoder_t_count_20_DYMUX_10204 : STD_LOGIC; 
  signal addr_decoder_t_count_20_XORG_10202 : STD_LOGIC; 
  signal Mcount_t_count_cy_20_Q : STD_LOGIC; 
  signal addr_decoder_t_count_20_CYSELF_10200 : STD_LOGIC; 
  signal addr_decoder_t_count_20_CYMUXFAST_10199 : STD_LOGIC; 
  signal addr_decoder_t_count_20_CYAND_10198 : STD_LOGIC; 
  signal addr_decoder_t_count_20_FASTCARRY_10197 : STD_LOGIC; 
  signal addr_decoder_t_count_20_CYMUXG2_10196 : STD_LOGIC; 
  signal addr_decoder_t_count_20_CYMUXF2_10195 : STD_LOGIC; 
  signal addr_decoder_t_count_20_LOGIC_ZERO_10194 : STD_LOGIC; 
  signal addr_decoder_t_count_20_CYSELG_10185 : STD_LOGIC; 
  signal addr_decoder_t_count_20_G : STD_LOGIC; 
  signal addr_decoder_t_count_20_SRINV_10183 : STD_LOGIC; 
  signal addr_decoder_t_count_20_CLKINV_10182 : STD_LOGIC; 
  signal addr_decoder_t_count_20_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_22_DXMUX_10278 : STD_LOGIC; 
  signal addr_decoder_t_count_22_XORF_10276 : STD_LOGIC; 
  signal addr_decoder_t_count_22_CYINIT_10275 : STD_LOGIC; 
  signal addr_decoder_t_count_22_F : STD_LOGIC; 
  signal addr_decoder_t_count_22_DYMUX_10260 : STD_LOGIC; 
  signal addr_decoder_t_count_22_XORG_10258 : STD_LOGIC; 
  signal Mcount_t_count_cy_22_Q : STD_LOGIC; 
  signal addr_decoder_t_count_22_CYSELF_10256 : STD_LOGIC; 
  signal addr_decoder_t_count_22_CYMUXFAST_10255 : STD_LOGIC; 
  signal addr_decoder_t_count_22_CYAND_10254 : STD_LOGIC; 
  signal addr_decoder_t_count_22_FASTCARRY_10253 : STD_LOGIC; 
  signal addr_decoder_t_count_22_CYMUXG2_10252 : STD_LOGIC; 
  signal addr_decoder_t_count_22_CYMUXF2_10251 : STD_LOGIC; 
  signal addr_decoder_t_count_22_LOGIC_ZERO_10250 : STD_LOGIC; 
  signal addr_decoder_t_count_22_CYSELG_10241 : STD_LOGIC; 
  signal addr_decoder_t_count_22_G : STD_LOGIC; 
  signal addr_decoder_t_count_22_SRINV_10239 : STD_LOGIC; 
  signal addr_decoder_t_count_22_CLKINV_10238 : STD_LOGIC; 
  signal addr_decoder_t_count_22_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_24_DXMUX_10334 : STD_LOGIC; 
  signal addr_decoder_t_count_24_XORF_10332 : STD_LOGIC; 
  signal addr_decoder_t_count_24_CYINIT_10331 : STD_LOGIC; 
  signal addr_decoder_t_count_24_F : STD_LOGIC; 
  signal addr_decoder_t_count_24_DYMUX_10316 : STD_LOGIC; 
  signal addr_decoder_t_count_24_XORG_10314 : STD_LOGIC; 
  signal Mcount_t_count_cy_24_Q : STD_LOGIC; 
  signal addr_decoder_t_count_24_CYSELF_10312 : STD_LOGIC; 
  signal addr_decoder_t_count_24_CYMUXFAST_10311 : STD_LOGIC; 
  signal addr_decoder_t_count_24_CYAND_10310 : STD_LOGIC; 
  signal addr_decoder_t_count_24_FASTCARRY_10309 : STD_LOGIC; 
  signal addr_decoder_t_count_24_CYMUXG2_10308 : STD_LOGIC; 
  signal addr_decoder_t_count_24_CYMUXF2_10307 : STD_LOGIC; 
  signal addr_decoder_t_count_24_LOGIC_ZERO_10306 : STD_LOGIC; 
  signal addr_decoder_t_count_24_CYSELG_10297 : STD_LOGIC; 
  signal addr_decoder_t_count_24_G : STD_LOGIC; 
  signal addr_decoder_t_count_24_SRINV_10295 : STD_LOGIC; 
  signal addr_decoder_t_count_24_CLKINV_10294 : STD_LOGIC; 
  signal addr_decoder_t_count_24_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_26_DXMUX_10390 : STD_LOGIC; 
  signal addr_decoder_t_count_26_XORF_10388 : STD_LOGIC; 
  signal addr_decoder_t_count_26_CYINIT_10387 : STD_LOGIC; 
  signal addr_decoder_t_count_26_F : STD_LOGIC; 
  signal addr_decoder_t_count_26_DYMUX_10372 : STD_LOGIC; 
  signal addr_decoder_t_count_26_XORG_10370 : STD_LOGIC; 
  signal Mcount_t_count_cy_26_Q : STD_LOGIC; 
  signal addr_decoder_t_count_26_CYSELF_10368 : STD_LOGIC; 
  signal addr_decoder_t_count_26_CYMUXFAST_10367 : STD_LOGIC; 
  signal addr_decoder_t_count_26_CYAND_10366 : STD_LOGIC; 
  signal addr_decoder_t_count_26_FASTCARRY_10365 : STD_LOGIC; 
  signal addr_decoder_t_count_26_CYMUXG2_10364 : STD_LOGIC; 
  signal addr_decoder_t_count_26_CYMUXF2_10363 : STD_LOGIC; 
  signal addr_decoder_t_count_26_LOGIC_ZERO_10362 : STD_LOGIC; 
  signal addr_decoder_t_count_26_CYSELG_10353 : STD_LOGIC; 
  signal addr_decoder_t_count_26_G : STD_LOGIC; 
  signal addr_decoder_t_count_26_SRINV_10351 : STD_LOGIC; 
  signal addr_decoder_t_count_26_CLKINV_10350 : STD_LOGIC; 
  signal addr_decoder_t_count_26_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_28_DXMUX_10446 : STD_LOGIC; 
  signal addr_decoder_t_count_28_XORF_10444 : STD_LOGIC; 
  signal addr_decoder_t_count_28_CYINIT_10443 : STD_LOGIC; 
  signal addr_decoder_t_count_28_F : STD_LOGIC; 
  signal addr_decoder_t_count_28_DYMUX_10428 : STD_LOGIC; 
  signal addr_decoder_t_count_28_XORG_10426 : STD_LOGIC; 
  signal Mcount_t_count_cy_28_Q : STD_LOGIC; 
  signal addr_decoder_t_count_28_CYSELF_10424 : STD_LOGIC; 
  signal addr_decoder_t_count_28_CYMUXFAST_10423 : STD_LOGIC; 
  signal addr_decoder_t_count_28_CYAND_10422 : STD_LOGIC; 
  signal addr_decoder_t_count_28_FASTCARRY_10421 : STD_LOGIC; 
  signal addr_decoder_t_count_28_CYMUXG2_10420 : STD_LOGIC; 
  signal addr_decoder_t_count_28_CYMUXF2_10419 : STD_LOGIC; 
  signal addr_decoder_t_count_28_LOGIC_ZERO_10418 : STD_LOGIC; 
  signal addr_decoder_t_count_28_CYSELG_10409 : STD_LOGIC; 
  signal addr_decoder_t_count_28_G : STD_LOGIC; 
  signal addr_decoder_t_count_28_SRINV_10407 : STD_LOGIC; 
  signal addr_decoder_t_count_28_CLKINV_10406 : STD_LOGIC; 
  signal addr_decoder_t_count_28_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_t_count_30_DXMUX_10495 : STD_LOGIC; 
  signal addr_decoder_t_count_30_XORF_10493 : STD_LOGIC; 
  signal addr_decoder_t_count_30_LOGIC_ZERO_10492 : STD_LOGIC; 
  signal addr_decoder_t_count_30_CYINIT_10491 : STD_LOGIC; 
  signal addr_decoder_t_count_30_CYSELF_10482 : STD_LOGIC; 
  signal addr_decoder_t_count_30_F : STD_LOGIC; 
  signal addr_decoder_t_count_30_DYMUX_10475 : STD_LOGIC; 
  signal addr_decoder_t_count_30_XORG_10473 : STD_LOGIC; 
  signal Mcount_t_count_cy_30_Q : STD_LOGIC; 
  signal t_count_31_rt_10470 : STD_LOGIC; 
  signal addr_decoder_t_count_30_SRINV_10462 : STD_LOGIC; 
  signal addr_decoder_t_count_30_CLKINV_10461 : STD_LOGIC; 
  signal addr_decoder_t_count_30_CEINVNOT : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYINIT_10529 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYSELF_10523 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYMUXG_10520 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_LOGIC_ZERO_10518 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYSELG_10512 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELF_10553 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXFAST_10552 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYAND_10551 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_FASTCARRY_10550 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXG2_10549 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXF2_10548 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_LOGIC_ZERO_10547 : STD_LOGIC; 
  signal addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELG_10541 : STD_LOGIC; 
  signal addr_decoder_avr_irq_cmp_ge0000_LOGIC_ZERO_10574 : STD_LOGIC; 
  signal addr_decoder_avr_irq_cmp_ge0000_CYINIT_10573 : STD_LOGIC; 
  signal addr_decoder_avr_irq_cmp_ge0000_CYSELF_10565 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_1_CYINIT_10603 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_1_CYSELF_10597 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_1_CYMUXG_10594 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_1_LOGIC_ONE_10592 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_1_CYSELG_10586 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_3_CYSELF_10627 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_3_CYMUXFAST_10626 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_3_CYAND_10625 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_3_FASTCARRY_10624 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_3_CYMUXG2_10623 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_3_CYMUXF2_10622 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_3_LOGIC_ONE_10621 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_3_CYSELG_10615 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_5_CYSELF_10657 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_5_CYMUXFAST_10656 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_5_CYAND_10655 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_5_FASTCARRY_10654 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_5_CYMUXG2_10653 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_5_CYMUXF2_10652 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_5_LOGIC_ONE_10651 : STD_LOGIC; 
  signal addr_decoder_mem_wait_wg_cy_5_CYSELG_10645 : STD_LOGIC; 
  signal memory_rdy_CYSELF_10687 : STD_LOGIC; 
  signal memory_rdy_CYMUXFAST_10686 : STD_LOGIC; 
  signal memory_rdy_CYAND_10685 : STD_LOGIC; 
  signal memory_rdy_FASTCARRY_10684 : STD_LOGIC; 
  signal memory_rdy_CYMUXG2_10683 : STD_LOGIC; 
  signal memory_rdy_CYMUXF2_10682 : STD_LOGIC; 
  signal memory_rdy_LOGIC_ONE_10681 : STD_LOGIC; 
  signal memory_rdy_CYSELG_10675 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_avr_irq1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_avr_irq1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_ce_0_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_t_count_3_rt_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_1_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_7_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_1_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_0_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_0_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_0_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_0_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR4 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_t_count_not00011_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_t_count_not00011_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_ce_1_1_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_2_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_2_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_4_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_4_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_4_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR1 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR3 : STD_LOGIC; 
  signal NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR4 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal t_count : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Mcompar_t_count_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal Mcount_t_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcompar_mem_ce_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_mem_ce_cmp_lt0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mem_wait_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_wait_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_LOGIC_ONE_9421
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_LOGIC_ZERO_9436
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_LOGIC_ZERO_9436,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYINIT_9435,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYSELF_9426,
      O => Mcompar_t_count_cmp_lt0000_cy_0_Q
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYINIT_9435
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_3_rt_9425,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYSELF_9426
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_LOGIC_ONE_9421,
      IB => Mcompar_t_count_cmp_lt0000_cy_0_Q,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYSELG_9415,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYMUXG_9423
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_lut(1),
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYSELG_9415
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_LOGIC_ONE_9454
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_LOGIC_ONE_9454,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_LOGIC_ONE_9454,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELF_9460,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXF2_9455
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_lut(2),
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELF_9460
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_1_CYMUXG_9423,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_FASTCARRY_9457
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      I0 => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELG_9448,
      I1 => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELF_9460,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYAND_9458
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXG2_9456,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_FASTCARRY_9457,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYAND_9458,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXFAST_9459
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_LOGIC_ONE_9454,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXF2_9455,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELG_9448,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXG2_9456
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_lut(3),
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYSELG_9448
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_LOGIC_ONE_9484
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_LOGIC_ONE_9484,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_LOGIC_ONE_9484,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELF_9490,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXF2_9485
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_lut(4),
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELF_9490
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_3_CYMUXFAST_9459,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_FASTCARRY_9487
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      I0 => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELG_9478,
      I1 => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELF_9490,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYAND_9488
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXG2_9486,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_FASTCARRY_9487,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYAND_9488,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXFAST_9489
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_LOGIC_ONE_9484,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXF2_9485,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELG_9478,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXG2_9486
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_lut(5),
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYSELG_9478
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_LOGIC_ONE_9514
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_LOGIC_ONE_9514,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_LOGIC_ONE_9514,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELF_9520,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXF2_9515
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_lut(6),
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELF_9520
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_5_CYMUXFAST_9489,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_FASTCARRY_9517
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      I0 => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELG_9507,
      I1 => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELF_9520,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYAND_9518
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXG2_9516,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_FASTCARRY_9517,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYAND_9518,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXFAST_9519
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_LOGIC_ONE_9514,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXF2_9515,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELG_9507,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXG2_9516
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_lut(7),
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYSELG_9507
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_LOGIC_ZERO_9541
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      IA => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_LOGIC_ZERO_9541,
      IB => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_CYINIT_9540,
      SEL => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_CYSELF_9531,
      O => Mcompar_t_count_cmp_lt0000_cy_8_Q
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_7_CYMUXFAST_9519,
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_CYINIT_9540
    );
  addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_lut(8),
      O => addr_decoder_Mcompar_t_count_cmp_lt0000_cy_8_CYSELF_9531
    );
  Mcompar_t_count_cmp_lt0000_lut_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X53Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => t_count(31),
      ADR3 => VCC,
      O => Mcompar_t_count_cmp_lt0000_lut(8)
    );
  addr_decoder_t_count_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001,
      O => t_count_not0001_0
    );
  addr_decoder_t_count_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_not0001_G,
      O => avr_irq
    );
  avr_irq1 : X_LUT4
    generic map(
      INIT => X"5F5F",
      LOC => "SLICE_X54Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_avr_irq1_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_addr_decoder_avr_irq1_ADR3,
      ADR3 => VCC,
      O => addr_decoder_t_count_not0001_G
    );
  mem_ce_0_2_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X39Y32"
    )
    port map (
      ADR0 => leval_addr(23),
      ADR1 => leval_addr(22),
      ADR2 => leval_addr(21),
      ADR3 => leval_addr(20),
      O => N01
    );
  mem_ce_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_ce_0_OBUF_G,
      O => mem_ce(0)
    );
  mem_ce_0_1 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X64Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_addr_decoder_mem_ce_0_1_ADR3,
      ADR3 => N11_0,
      O => mem_ce_0_OBUF_G
    );
  mem_ce_1_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_ce_1_OBUF_F,
      O => mem_ce(1)
    );
  mem_ce_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => N11,
      O => N11_0
    );
  mem_ce_0_2 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X54Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR2,
      ADR2 => NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR3,
      ADR3 => NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR4,
      O => N11
    );
  addr_decoder_t_count_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      O => addr_decoder_t_count_0_LOGIC_ZERO_9636
    );
  addr_decoder_t_count_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      O => addr_decoder_t_count_0_LOGIC_ONE_9659
    );
  addr_decoder_t_count_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_0_XORF_9660,
      O => addr_decoder_t_count_0_DXMUX_9662
    );
  addr_decoder_t_count_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      I0 => addr_decoder_t_count_0_CYINIT_9658,
      I1 => Mcount_t_count_lut(0),
      O => addr_decoder_t_count_0_XORF_9660
    );
  addr_decoder_t_count_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => addr_decoder_t_count_0_LOGIC_ONE_9659,
      IB => addr_decoder_t_count_0_CYINIT_9658,
      SEL => addr_decoder_t_count_0_CYSELF_9649,
      O => Mcount_t_count_cy_0_Q
    );
  addr_decoder_t_count_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => addr_decoder_t_count_0_CYINIT_9658
    );
  addr_decoder_t_count_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_lut(0),
      O => addr_decoder_t_count_0_CYSELF_9649
    );
  addr_decoder_t_count_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_0_XORG_9639,
      O => addr_decoder_t_count_0_DYMUX_9641
    );
  addr_decoder_t_count_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      I0 => Mcount_t_count_cy_0_Q,
      I1 => addr_decoder_t_count_0_G,
      O => addr_decoder_t_count_0_XORG_9639
    );
  addr_decoder_t_count_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_0_CYMUXG_9638,
      O => Mcount_t_count_cy_1_Q
    );
  addr_decoder_t_count_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => addr_decoder_t_count_0_LOGIC_ZERO_9636,
      IB => Mcount_t_count_cy_0_Q,
      SEL => addr_decoder_t_count_0_CYSELG_9627,
      O => addr_decoder_t_count_0_CYMUXG_9638
    );
  addr_decoder_t_count_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_0_G,
      O => addr_decoder_t_count_0_CYSELG_9627
    );
  addr_decoder_t_count_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_0_SRINV_9625
    );
  addr_decoder_t_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_0_CLKINV_9624
    );
  addr_decoder_t_count_0_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_0_CEINVNOT
    );
  addr_decoder_t_count_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      O => addr_decoder_t_count_2_LOGIC_ZERO_9690
    );
  addr_decoder_t_count_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_2_XORF_9716,
      O => addr_decoder_t_count_2_DXMUX_9718
    );
  addr_decoder_t_count_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => addr_decoder_t_count_2_CYINIT_9715,
      I1 => addr_decoder_t_count_2_F,
      O => addr_decoder_t_count_2_XORF_9716
    );
  addr_decoder_t_count_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => addr_decoder_t_count_2_LOGIC_ZERO_9690,
      IB => addr_decoder_t_count_2_CYINIT_9715,
      SEL => addr_decoder_t_count_2_CYSELF_9696,
      O => Mcount_t_count_cy_2_Q
    );
  addr_decoder_t_count_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => addr_decoder_t_count_2_LOGIC_ZERO_9690,
      IB => addr_decoder_t_count_2_LOGIC_ZERO_9690,
      SEL => addr_decoder_t_count_2_CYSELF_9696,
      O => addr_decoder_t_count_2_CYMUXF2_9691
    );
  addr_decoder_t_count_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_1_Q,
      O => addr_decoder_t_count_2_CYINIT_9715
    );
  addr_decoder_t_count_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_2_F,
      O => addr_decoder_t_count_2_CYSELF_9696
    );
  addr_decoder_t_count_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_2_XORG_9698,
      O => addr_decoder_t_count_2_DYMUX_9700
    );
  addr_decoder_t_count_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => Mcount_t_count_cy_2_Q,
      I1 => addr_decoder_t_count_2_G,
      O => addr_decoder_t_count_2_XORG_9698
    );
  addr_decoder_t_count_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_2_CYMUXFAST_9695,
      O => Mcount_t_count_cy_3_Q
    );
  addr_decoder_t_count_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_1_Q,
      O => addr_decoder_t_count_2_FASTCARRY_9693
    );
  addr_decoder_t_count_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => addr_decoder_t_count_2_CYSELG_9681,
      I1 => addr_decoder_t_count_2_CYSELF_9696,
      O => addr_decoder_t_count_2_CYAND_9694
    );
  addr_decoder_t_count_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => addr_decoder_t_count_2_CYMUXG2_9692,
      IB => addr_decoder_t_count_2_FASTCARRY_9693,
      SEL => addr_decoder_t_count_2_CYAND_9694,
      O => addr_decoder_t_count_2_CYMUXFAST_9695
    );
  addr_decoder_t_count_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => addr_decoder_t_count_2_LOGIC_ZERO_9690,
      IB => addr_decoder_t_count_2_CYMUXF2_9691,
      SEL => addr_decoder_t_count_2_CYSELG_9681,
      O => addr_decoder_t_count_2_CYMUXG2_9692
    );
  addr_decoder_t_count_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_2_G,
      O => addr_decoder_t_count_2_CYSELG_9681
    );
  addr_decoder_t_count_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_2_SRINV_9679
    );
  addr_decoder_t_count_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_2_CLKINV_9678
    );
  addr_decoder_t_count_2_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_2_CEINVNOT
    );
  addr_decoder_t_count_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      O => addr_decoder_t_count_4_LOGIC_ZERO_9746
    );
  addr_decoder_t_count_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_4_XORF_9772,
      O => addr_decoder_t_count_4_DXMUX_9774
    );
  addr_decoder_t_count_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => addr_decoder_t_count_4_CYINIT_9771,
      I1 => addr_decoder_t_count_4_F,
      O => addr_decoder_t_count_4_XORF_9772
    );
  addr_decoder_t_count_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => addr_decoder_t_count_4_LOGIC_ZERO_9746,
      IB => addr_decoder_t_count_4_CYINIT_9771,
      SEL => addr_decoder_t_count_4_CYSELF_9752,
      O => Mcount_t_count_cy_4_Q
    );
  addr_decoder_t_count_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => addr_decoder_t_count_4_LOGIC_ZERO_9746,
      IB => addr_decoder_t_count_4_LOGIC_ZERO_9746,
      SEL => addr_decoder_t_count_4_CYSELF_9752,
      O => addr_decoder_t_count_4_CYMUXF2_9747
    );
  addr_decoder_t_count_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_3_Q,
      O => addr_decoder_t_count_4_CYINIT_9771
    );
  addr_decoder_t_count_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_4_F,
      O => addr_decoder_t_count_4_CYSELF_9752
    );
  addr_decoder_t_count_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_4_XORG_9754,
      O => addr_decoder_t_count_4_DYMUX_9756
    );
  addr_decoder_t_count_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => Mcount_t_count_cy_4_Q,
      I1 => addr_decoder_t_count_4_G,
      O => addr_decoder_t_count_4_XORG_9754
    );
  addr_decoder_t_count_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_4_CYMUXFAST_9751,
      O => Mcount_t_count_cy_5_Q
    );
  addr_decoder_t_count_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_3_Q,
      O => addr_decoder_t_count_4_FASTCARRY_9749
    );
  addr_decoder_t_count_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => addr_decoder_t_count_4_CYSELG_9737,
      I1 => addr_decoder_t_count_4_CYSELF_9752,
      O => addr_decoder_t_count_4_CYAND_9750
    );
  addr_decoder_t_count_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => addr_decoder_t_count_4_CYMUXG2_9748,
      IB => addr_decoder_t_count_4_FASTCARRY_9749,
      SEL => addr_decoder_t_count_4_CYAND_9750,
      O => addr_decoder_t_count_4_CYMUXFAST_9751
    );
  addr_decoder_t_count_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => addr_decoder_t_count_4_LOGIC_ZERO_9746,
      IB => addr_decoder_t_count_4_CYMUXF2_9747,
      SEL => addr_decoder_t_count_4_CYSELG_9737,
      O => addr_decoder_t_count_4_CYMUXG2_9748
    );
  addr_decoder_t_count_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_4_G,
      O => addr_decoder_t_count_4_CYSELG_9737
    );
  addr_decoder_t_count_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_4_SRINV_9735
    );
  addr_decoder_t_count_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_4_CLKINV_9734
    );
  addr_decoder_t_count_4_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_4_CEINVNOT
    );
  addr_decoder_t_count_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      O => addr_decoder_t_count_6_LOGIC_ZERO_9802
    );
  addr_decoder_t_count_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_6_XORF_9828,
      O => addr_decoder_t_count_6_DXMUX_9830
    );
  addr_decoder_t_count_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => addr_decoder_t_count_6_CYINIT_9827,
      I1 => addr_decoder_t_count_6_F,
      O => addr_decoder_t_count_6_XORF_9828
    );
  addr_decoder_t_count_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => addr_decoder_t_count_6_LOGIC_ZERO_9802,
      IB => addr_decoder_t_count_6_CYINIT_9827,
      SEL => addr_decoder_t_count_6_CYSELF_9808,
      O => Mcount_t_count_cy_6_Q
    );
  addr_decoder_t_count_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => addr_decoder_t_count_6_LOGIC_ZERO_9802,
      IB => addr_decoder_t_count_6_LOGIC_ZERO_9802,
      SEL => addr_decoder_t_count_6_CYSELF_9808,
      O => addr_decoder_t_count_6_CYMUXF2_9803
    );
  addr_decoder_t_count_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_5_Q,
      O => addr_decoder_t_count_6_CYINIT_9827
    );
  addr_decoder_t_count_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_6_F,
      O => addr_decoder_t_count_6_CYSELF_9808
    );
  addr_decoder_t_count_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_6_XORG_9810,
      O => addr_decoder_t_count_6_DYMUX_9812
    );
  addr_decoder_t_count_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => Mcount_t_count_cy_6_Q,
      I1 => addr_decoder_t_count_6_G,
      O => addr_decoder_t_count_6_XORG_9810
    );
  addr_decoder_t_count_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_6_CYMUXFAST_9807,
      O => Mcount_t_count_cy_7_Q
    );
  addr_decoder_t_count_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_5_Q,
      O => addr_decoder_t_count_6_FASTCARRY_9805
    );
  addr_decoder_t_count_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => addr_decoder_t_count_6_CYSELG_9793,
      I1 => addr_decoder_t_count_6_CYSELF_9808,
      O => addr_decoder_t_count_6_CYAND_9806
    );
  addr_decoder_t_count_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => addr_decoder_t_count_6_CYMUXG2_9804,
      IB => addr_decoder_t_count_6_FASTCARRY_9805,
      SEL => addr_decoder_t_count_6_CYAND_9806,
      O => addr_decoder_t_count_6_CYMUXFAST_9807
    );
  addr_decoder_t_count_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => addr_decoder_t_count_6_LOGIC_ZERO_9802,
      IB => addr_decoder_t_count_6_CYMUXF2_9803,
      SEL => addr_decoder_t_count_6_CYSELG_9793,
      O => addr_decoder_t_count_6_CYMUXG2_9804
    );
  addr_decoder_t_count_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_6_G,
      O => addr_decoder_t_count_6_CYSELG_9793
    );
  addr_decoder_t_count_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_6_SRINV_9791
    );
  addr_decoder_t_count_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_6_CLKINV_9790
    );
  addr_decoder_t_count_6_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_6_CEINVNOT
    );
  addr_decoder_t_count_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      O => addr_decoder_t_count_8_LOGIC_ZERO_9858
    );
  addr_decoder_t_count_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_8_XORF_9884,
      O => addr_decoder_t_count_8_DXMUX_9886
    );
  addr_decoder_t_count_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => addr_decoder_t_count_8_CYINIT_9883,
      I1 => addr_decoder_t_count_8_F,
      O => addr_decoder_t_count_8_XORF_9884
    );
  addr_decoder_t_count_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => addr_decoder_t_count_8_LOGIC_ZERO_9858,
      IB => addr_decoder_t_count_8_CYINIT_9883,
      SEL => addr_decoder_t_count_8_CYSELF_9864,
      O => Mcount_t_count_cy_8_Q
    );
  addr_decoder_t_count_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => addr_decoder_t_count_8_LOGIC_ZERO_9858,
      IB => addr_decoder_t_count_8_LOGIC_ZERO_9858,
      SEL => addr_decoder_t_count_8_CYSELF_9864,
      O => addr_decoder_t_count_8_CYMUXF2_9859
    );
  addr_decoder_t_count_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_7_Q,
      O => addr_decoder_t_count_8_CYINIT_9883
    );
  addr_decoder_t_count_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_8_F,
      O => addr_decoder_t_count_8_CYSELF_9864
    );
  addr_decoder_t_count_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_8_XORG_9866,
      O => addr_decoder_t_count_8_DYMUX_9868
    );
  addr_decoder_t_count_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => Mcount_t_count_cy_8_Q,
      I1 => addr_decoder_t_count_8_G,
      O => addr_decoder_t_count_8_XORG_9866
    );
  addr_decoder_t_count_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_8_CYMUXFAST_9863,
      O => Mcount_t_count_cy_9_Q
    );
  addr_decoder_t_count_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_7_Q,
      O => addr_decoder_t_count_8_FASTCARRY_9861
    );
  addr_decoder_t_count_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => addr_decoder_t_count_8_CYSELG_9849,
      I1 => addr_decoder_t_count_8_CYSELF_9864,
      O => addr_decoder_t_count_8_CYAND_9862
    );
  addr_decoder_t_count_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => addr_decoder_t_count_8_CYMUXG2_9860,
      IB => addr_decoder_t_count_8_FASTCARRY_9861,
      SEL => addr_decoder_t_count_8_CYAND_9862,
      O => addr_decoder_t_count_8_CYMUXFAST_9863
    );
  addr_decoder_t_count_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => addr_decoder_t_count_8_LOGIC_ZERO_9858,
      IB => addr_decoder_t_count_8_CYMUXF2_9859,
      SEL => addr_decoder_t_count_8_CYSELG_9849,
      O => addr_decoder_t_count_8_CYMUXG2_9860
    );
  addr_decoder_t_count_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_8_G,
      O => addr_decoder_t_count_8_CYSELG_9849
    );
  addr_decoder_t_count_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_8_SRINV_9847
    );
  addr_decoder_t_count_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_8_CLKINV_9846
    );
  addr_decoder_t_count_8_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_8_CEINVNOT
    );
  addr_decoder_t_count_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      O => addr_decoder_t_count_10_LOGIC_ZERO_9914
    );
  addr_decoder_t_count_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_10_XORF_9940,
      O => addr_decoder_t_count_10_DXMUX_9942
    );
  addr_decoder_t_count_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => addr_decoder_t_count_10_CYINIT_9939,
      I1 => addr_decoder_t_count_10_F,
      O => addr_decoder_t_count_10_XORF_9940
    );
  addr_decoder_t_count_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => addr_decoder_t_count_10_LOGIC_ZERO_9914,
      IB => addr_decoder_t_count_10_CYINIT_9939,
      SEL => addr_decoder_t_count_10_CYSELF_9920,
      O => Mcount_t_count_cy_10_Q
    );
  addr_decoder_t_count_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => addr_decoder_t_count_10_LOGIC_ZERO_9914,
      IB => addr_decoder_t_count_10_LOGIC_ZERO_9914,
      SEL => addr_decoder_t_count_10_CYSELF_9920,
      O => addr_decoder_t_count_10_CYMUXF2_9915
    );
  addr_decoder_t_count_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_9_Q,
      O => addr_decoder_t_count_10_CYINIT_9939
    );
  addr_decoder_t_count_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_10_F,
      O => addr_decoder_t_count_10_CYSELF_9920
    );
  addr_decoder_t_count_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_10_XORG_9922,
      O => addr_decoder_t_count_10_DYMUX_9924
    );
  addr_decoder_t_count_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => Mcount_t_count_cy_10_Q,
      I1 => addr_decoder_t_count_10_G,
      O => addr_decoder_t_count_10_XORG_9922
    );
  addr_decoder_t_count_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_10_CYMUXFAST_9919,
      O => Mcount_t_count_cy_11_Q
    );
  addr_decoder_t_count_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_9_Q,
      O => addr_decoder_t_count_10_FASTCARRY_9917
    );
  addr_decoder_t_count_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => addr_decoder_t_count_10_CYSELG_9905,
      I1 => addr_decoder_t_count_10_CYSELF_9920,
      O => addr_decoder_t_count_10_CYAND_9918
    );
  addr_decoder_t_count_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => addr_decoder_t_count_10_CYMUXG2_9916,
      IB => addr_decoder_t_count_10_FASTCARRY_9917,
      SEL => addr_decoder_t_count_10_CYAND_9918,
      O => addr_decoder_t_count_10_CYMUXFAST_9919
    );
  addr_decoder_t_count_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => addr_decoder_t_count_10_LOGIC_ZERO_9914,
      IB => addr_decoder_t_count_10_CYMUXF2_9915,
      SEL => addr_decoder_t_count_10_CYSELG_9905,
      O => addr_decoder_t_count_10_CYMUXG2_9916
    );
  addr_decoder_t_count_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_10_G,
      O => addr_decoder_t_count_10_CYSELG_9905
    );
  addr_decoder_t_count_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_10_SRINV_9903
    );
  addr_decoder_t_count_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_10_CLKINV_9902
    );
  addr_decoder_t_count_10_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_10_CEINVNOT
    );
  addr_decoder_t_count_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      O => addr_decoder_t_count_12_LOGIC_ZERO_9970
    );
  addr_decoder_t_count_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_12_XORF_9996,
      O => addr_decoder_t_count_12_DXMUX_9998
    );
  addr_decoder_t_count_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => addr_decoder_t_count_12_CYINIT_9995,
      I1 => addr_decoder_t_count_12_F,
      O => addr_decoder_t_count_12_XORF_9996
    );
  addr_decoder_t_count_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => addr_decoder_t_count_12_LOGIC_ZERO_9970,
      IB => addr_decoder_t_count_12_CYINIT_9995,
      SEL => addr_decoder_t_count_12_CYSELF_9976,
      O => Mcount_t_count_cy_12_Q
    );
  addr_decoder_t_count_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => addr_decoder_t_count_12_LOGIC_ZERO_9970,
      IB => addr_decoder_t_count_12_LOGIC_ZERO_9970,
      SEL => addr_decoder_t_count_12_CYSELF_9976,
      O => addr_decoder_t_count_12_CYMUXF2_9971
    );
  addr_decoder_t_count_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_11_Q,
      O => addr_decoder_t_count_12_CYINIT_9995
    );
  addr_decoder_t_count_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_12_F,
      O => addr_decoder_t_count_12_CYSELF_9976
    );
  addr_decoder_t_count_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_12_XORG_9978,
      O => addr_decoder_t_count_12_DYMUX_9980
    );
  addr_decoder_t_count_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => Mcount_t_count_cy_12_Q,
      I1 => addr_decoder_t_count_12_G,
      O => addr_decoder_t_count_12_XORG_9978
    );
  addr_decoder_t_count_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_12_CYMUXFAST_9975,
      O => Mcount_t_count_cy_13_Q
    );
  addr_decoder_t_count_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_11_Q,
      O => addr_decoder_t_count_12_FASTCARRY_9973
    );
  addr_decoder_t_count_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => addr_decoder_t_count_12_CYSELG_9961,
      I1 => addr_decoder_t_count_12_CYSELF_9976,
      O => addr_decoder_t_count_12_CYAND_9974
    );
  addr_decoder_t_count_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => addr_decoder_t_count_12_CYMUXG2_9972,
      IB => addr_decoder_t_count_12_FASTCARRY_9973,
      SEL => addr_decoder_t_count_12_CYAND_9974,
      O => addr_decoder_t_count_12_CYMUXFAST_9975
    );
  addr_decoder_t_count_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => addr_decoder_t_count_12_LOGIC_ZERO_9970,
      IB => addr_decoder_t_count_12_CYMUXF2_9971,
      SEL => addr_decoder_t_count_12_CYSELG_9961,
      O => addr_decoder_t_count_12_CYMUXG2_9972
    );
  addr_decoder_t_count_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_12_G,
      O => addr_decoder_t_count_12_CYSELG_9961
    );
  addr_decoder_t_count_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_12_SRINV_9959
    );
  addr_decoder_t_count_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_12_CLKINV_9958
    );
  addr_decoder_t_count_12_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_12_CEINVNOT
    );
  addr_decoder_t_count_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      O => addr_decoder_t_count_14_LOGIC_ZERO_10026
    );
  addr_decoder_t_count_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_14_XORF_10052,
      O => addr_decoder_t_count_14_DXMUX_10054
    );
  addr_decoder_t_count_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => addr_decoder_t_count_14_CYINIT_10051,
      I1 => addr_decoder_t_count_14_F,
      O => addr_decoder_t_count_14_XORF_10052
    );
  addr_decoder_t_count_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => addr_decoder_t_count_14_LOGIC_ZERO_10026,
      IB => addr_decoder_t_count_14_CYINIT_10051,
      SEL => addr_decoder_t_count_14_CYSELF_10032,
      O => Mcount_t_count_cy_14_Q
    );
  addr_decoder_t_count_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => addr_decoder_t_count_14_LOGIC_ZERO_10026,
      IB => addr_decoder_t_count_14_LOGIC_ZERO_10026,
      SEL => addr_decoder_t_count_14_CYSELF_10032,
      O => addr_decoder_t_count_14_CYMUXF2_10027
    );
  addr_decoder_t_count_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_13_Q,
      O => addr_decoder_t_count_14_CYINIT_10051
    );
  addr_decoder_t_count_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_14_F,
      O => addr_decoder_t_count_14_CYSELF_10032
    );
  addr_decoder_t_count_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_14_XORG_10034,
      O => addr_decoder_t_count_14_DYMUX_10036
    );
  addr_decoder_t_count_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => Mcount_t_count_cy_14_Q,
      I1 => addr_decoder_t_count_14_G,
      O => addr_decoder_t_count_14_XORG_10034
    );
  addr_decoder_t_count_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_14_CYMUXFAST_10031,
      O => Mcount_t_count_cy_15_Q
    );
  addr_decoder_t_count_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_13_Q,
      O => addr_decoder_t_count_14_FASTCARRY_10029
    );
  addr_decoder_t_count_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => addr_decoder_t_count_14_CYSELG_10017,
      I1 => addr_decoder_t_count_14_CYSELF_10032,
      O => addr_decoder_t_count_14_CYAND_10030
    );
  addr_decoder_t_count_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => addr_decoder_t_count_14_CYMUXG2_10028,
      IB => addr_decoder_t_count_14_FASTCARRY_10029,
      SEL => addr_decoder_t_count_14_CYAND_10030,
      O => addr_decoder_t_count_14_CYMUXFAST_10031
    );
  addr_decoder_t_count_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => addr_decoder_t_count_14_LOGIC_ZERO_10026,
      IB => addr_decoder_t_count_14_CYMUXF2_10027,
      SEL => addr_decoder_t_count_14_CYSELG_10017,
      O => addr_decoder_t_count_14_CYMUXG2_10028
    );
  addr_decoder_t_count_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_14_G,
      O => addr_decoder_t_count_14_CYSELG_10017
    );
  addr_decoder_t_count_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_14_SRINV_10015
    );
  addr_decoder_t_count_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_14_CLKINV_10014
    );
  addr_decoder_t_count_14_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_14_CEINVNOT
    );
  addr_decoder_t_count_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      O => addr_decoder_t_count_16_LOGIC_ZERO_10082
    );
  addr_decoder_t_count_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_16_XORF_10108,
      O => addr_decoder_t_count_16_DXMUX_10110
    );
  addr_decoder_t_count_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => addr_decoder_t_count_16_CYINIT_10107,
      I1 => addr_decoder_t_count_16_F,
      O => addr_decoder_t_count_16_XORF_10108
    );
  addr_decoder_t_count_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => addr_decoder_t_count_16_LOGIC_ZERO_10082,
      IB => addr_decoder_t_count_16_CYINIT_10107,
      SEL => addr_decoder_t_count_16_CYSELF_10088,
      O => Mcount_t_count_cy_16_Q
    );
  addr_decoder_t_count_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => addr_decoder_t_count_16_LOGIC_ZERO_10082,
      IB => addr_decoder_t_count_16_LOGIC_ZERO_10082,
      SEL => addr_decoder_t_count_16_CYSELF_10088,
      O => addr_decoder_t_count_16_CYMUXF2_10083
    );
  addr_decoder_t_count_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_15_Q,
      O => addr_decoder_t_count_16_CYINIT_10107
    );
  addr_decoder_t_count_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_16_F,
      O => addr_decoder_t_count_16_CYSELF_10088
    );
  addr_decoder_t_count_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_16_XORG_10090,
      O => addr_decoder_t_count_16_DYMUX_10092
    );
  addr_decoder_t_count_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => Mcount_t_count_cy_16_Q,
      I1 => addr_decoder_t_count_16_G,
      O => addr_decoder_t_count_16_XORG_10090
    );
  addr_decoder_t_count_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_16_CYMUXFAST_10087,
      O => Mcount_t_count_cy_17_Q
    );
  addr_decoder_t_count_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_15_Q,
      O => addr_decoder_t_count_16_FASTCARRY_10085
    );
  addr_decoder_t_count_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => addr_decoder_t_count_16_CYSELG_10073,
      I1 => addr_decoder_t_count_16_CYSELF_10088,
      O => addr_decoder_t_count_16_CYAND_10086
    );
  addr_decoder_t_count_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => addr_decoder_t_count_16_CYMUXG2_10084,
      IB => addr_decoder_t_count_16_FASTCARRY_10085,
      SEL => addr_decoder_t_count_16_CYAND_10086,
      O => addr_decoder_t_count_16_CYMUXFAST_10087
    );
  addr_decoder_t_count_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => addr_decoder_t_count_16_LOGIC_ZERO_10082,
      IB => addr_decoder_t_count_16_CYMUXF2_10083,
      SEL => addr_decoder_t_count_16_CYSELG_10073,
      O => addr_decoder_t_count_16_CYMUXG2_10084
    );
  addr_decoder_t_count_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_16_G,
      O => addr_decoder_t_count_16_CYSELG_10073
    );
  addr_decoder_t_count_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_16_SRINV_10071
    );
  addr_decoder_t_count_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_16_CLKINV_10070
    );
  addr_decoder_t_count_16_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_16_CEINVNOT
    );
  addr_decoder_t_count_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      O => addr_decoder_t_count_18_LOGIC_ZERO_10138
    );
  addr_decoder_t_count_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_18_XORF_10164,
      O => addr_decoder_t_count_18_DXMUX_10166
    );
  addr_decoder_t_count_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => addr_decoder_t_count_18_CYINIT_10163,
      I1 => addr_decoder_t_count_18_F,
      O => addr_decoder_t_count_18_XORF_10164
    );
  addr_decoder_t_count_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => addr_decoder_t_count_18_LOGIC_ZERO_10138,
      IB => addr_decoder_t_count_18_CYINIT_10163,
      SEL => addr_decoder_t_count_18_CYSELF_10144,
      O => Mcount_t_count_cy_18_Q
    );
  addr_decoder_t_count_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => addr_decoder_t_count_18_LOGIC_ZERO_10138,
      IB => addr_decoder_t_count_18_LOGIC_ZERO_10138,
      SEL => addr_decoder_t_count_18_CYSELF_10144,
      O => addr_decoder_t_count_18_CYMUXF2_10139
    );
  addr_decoder_t_count_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_17_Q,
      O => addr_decoder_t_count_18_CYINIT_10163
    );
  addr_decoder_t_count_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_18_F,
      O => addr_decoder_t_count_18_CYSELF_10144
    );
  addr_decoder_t_count_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_18_XORG_10146,
      O => addr_decoder_t_count_18_DYMUX_10148
    );
  addr_decoder_t_count_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => Mcount_t_count_cy_18_Q,
      I1 => addr_decoder_t_count_18_G,
      O => addr_decoder_t_count_18_XORG_10146
    );
  addr_decoder_t_count_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_18_CYMUXFAST_10143,
      O => Mcount_t_count_cy_19_Q
    );
  addr_decoder_t_count_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_17_Q,
      O => addr_decoder_t_count_18_FASTCARRY_10141
    );
  addr_decoder_t_count_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => addr_decoder_t_count_18_CYSELG_10129,
      I1 => addr_decoder_t_count_18_CYSELF_10144,
      O => addr_decoder_t_count_18_CYAND_10142
    );
  addr_decoder_t_count_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => addr_decoder_t_count_18_CYMUXG2_10140,
      IB => addr_decoder_t_count_18_FASTCARRY_10141,
      SEL => addr_decoder_t_count_18_CYAND_10142,
      O => addr_decoder_t_count_18_CYMUXFAST_10143
    );
  addr_decoder_t_count_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => addr_decoder_t_count_18_LOGIC_ZERO_10138,
      IB => addr_decoder_t_count_18_CYMUXF2_10139,
      SEL => addr_decoder_t_count_18_CYSELG_10129,
      O => addr_decoder_t_count_18_CYMUXG2_10140
    );
  addr_decoder_t_count_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_18_G,
      O => addr_decoder_t_count_18_CYSELG_10129
    );
  addr_decoder_t_count_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_18_SRINV_10127
    );
  addr_decoder_t_count_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_18_CLKINV_10126
    );
  addr_decoder_t_count_18_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_18_CEINVNOT
    );
  addr_decoder_t_count_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      O => addr_decoder_t_count_20_LOGIC_ZERO_10194
    );
  addr_decoder_t_count_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_20_XORF_10220,
      O => addr_decoder_t_count_20_DXMUX_10222
    );
  addr_decoder_t_count_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => addr_decoder_t_count_20_CYINIT_10219,
      I1 => addr_decoder_t_count_20_F,
      O => addr_decoder_t_count_20_XORF_10220
    );
  addr_decoder_t_count_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => addr_decoder_t_count_20_LOGIC_ZERO_10194,
      IB => addr_decoder_t_count_20_CYINIT_10219,
      SEL => addr_decoder_t_count_20_CYSELF_10200,
      O => Mcount_t_count_cy_20_Q
    );
  addr_decoder_t_count_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => addr_decoder_t_count_20_LOGIC_ZERO_10194,
      IB => addr_decoder_t_count_20_LOGIC_ZERO_10194,
      SEL => addr_decoder_t_count_20_CYSELF_10200,
      O => addr_decoder_t_count_20_CYMUXF2_10195
    );
  addr_decoder_t_count_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_19_Q,
      O => addr_decoder_t_count_20_CYINIT_10219
    );
  addr_decoder_t_count_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_20_F,
      O => addr_decoder_t_count_20_CYSELF_10200
    );
  addr_decoder_t_count_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_20_XORG_10202,
      O => addr_decoder_t_count_20_DYMUX_10204
    );
  addr_decoder_t_count_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => Mcount_t_count_cy_20_Q,
      I1 => addr_decoder_t_count_20_G,
      O => addr_decoder_t_count_20_XORG_10202
    );
  addr_decoder_t_count_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_20_CYMUXFAST_10199,
      O => Mcount_t_count_cy_21_Q
    );
  addr_decoder_t_count_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_19_Q,
      O => addr_decoder_t_count_20_FASTCARRY_10197
    );
  addr_decoder_t_count_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => addr_decoder_t_count_20_CYSELG_10185,
      I1 => addr_decoder_t_count_20_CYSELF_10200,
      O => addr_decoder_t_count_20_CYAND_10198
    );
  addr_decoder_t_count_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => addr_decoder_t_count_20_CYMUXG2_10196,
      IB => addr_decoder_t_count_20_FASTCARRY_10197,
      SEL => addr_decoder_t_count_20_CYAND_10198,
      O => addr_decoder_t_count_20_CYMUXFAST_10199
    );
  addr_decoder_t_count_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => addr_decoder_t_count_20_LOGIC_ZERO_10194,
      IB => addr_decoder_t_count_20_CYMUXF2_10195,
      SEL => addr_decoder_t_count_20_CYSELG_10185,
      O => addr_decoder_t_count_20_CYMUXG2_10196
    );
  addr_decoder_t_count_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_20_G,
      O => addr_decoder_t_count_20_CYSELG_10185
    );
  addr_decoder_t_count_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_20_SRINV_10183
    );
  addr_decoder_t_count_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_20_CLKINV_10182
    );
  addr_decoder_t_count_20_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_20_CEINVNOT
    );
  addr_decoder_t_count_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      O => addr_decoder_t_count_22_LOGIC_ZERO_10250
    );
  addr_decoder_t_count_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_22_XORF_10276,
      O => addr_decoder_t_count_22_DXMUX_10278
    );
  addr_decoder_t_count_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => addr_decoder_t_count_22_CYINIT_10275,
      I1 => addr_decoder_t_count_22_F,
      O => addr_decoder_t_count_22_XORF_10276
    );
  addr_decoder_t_count_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => addr_decoder_t_count_22_LOGIC_ZERO_10250,
      IB => addr_decoder_t_count_22_CYINIT_10275,
      SEL => addr_decoder_t_count_22_CYSELF_10256,
      O => Mcount_t_count_cy_22_Q
    );
  addr_decoder_t_count_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => addr_decoder_t_count_22_LOGIC_ZERO_10250,
      IB => addr_decoder_t_count_22_LOGIC_ZERO_10250,
      SEL => addr_decoder_t_count_22_CYSELF_10256,
      O => addr_decoder_t_count_22_CYMUXF2_10251
    );
  addr_decoder_t_count_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_21_Q,
      O => addr_decoder_t_count_22_CYINIT_10275
    );
  addr_decoder_t_count_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_22_F,
      O => addr_decoder_t_count_22_CYSELF_10256
    );
  addr_decoder_t_count_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_22_XORG_10258,
      O => addr_decoder_t_count_22_DYMUX_10260
    );
  addr_decoder_t_count_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => Mcount_t_count_cy_22_Q,
      I1 => addr_decoder_t_count_22_G,
      O => addr_decoder_t_count_22_XORG_10258
    );
  addr_decoder_t_count_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_22_CYMUXFAST_10255,
      O => Mcount_t_count_cy_23_Q
    );
  addr_decoder_t_count_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_21_Q,
      O => addr_decoder_t_count_22_FASTCARRY_10253
    );
  addr_decoder_t_count_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => addr_decoder_t_count_22_CYSELG_10241,
      I1 => addr_decoder_t_count_22_CYSELF_10256,
      O => addr_decoder_t_count_22_CYAND_10254
    );
  addr_decoder_t_count_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => addr_decoder_t_count_22_CYMUXG2_10252,
      IB => addr_decoder_t_count_22_FASTCARRY_10253,
      SEL => addr_decoder_t_count_22_CYAND_10254,
      O => addr_decoder_t_count_22_CYMUXFAST_10255
    );
  addr_decoder_t_count_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => addr_decoder_t_count_22_LOGIC_ZERO_10250,
      IB => addr_decoder_t_count_22_CYMUXF2_10251,
      SEL => addr_decoder_t_count_22_CYSELG_10241,
      O => addr_decoder_t_count_22_CYMUXG2_10252
    );
  addr_decoder_t_count_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_22_G,
      O => addr_decoder_t_count_22_CYSELG_10241
    );
  addr_decoder_t_count_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_22_SRINV_10239
    );
  addr_decoder_t_count_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_22_CLKINV_10238
    );
  addr_decoder_t_count_22_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_22_CEINVNOT
    );
  addr_decoder_t_count_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      O => addr_decoder_t_count_24_LOGIC_ZERO_10306
    );
  addr_decoder_t_count_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_24_XORF_10332,
      O => addr_decoder_t_count_24_DXMUX_10334
    );
  addr_decoder_t_count_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => addr_decoder_t_count_24_CYINIT_10331,
      I1 => addr_decoder_t_count_24_F,
      O => addr_decoder_t_count_24_XORF_10332
    );
  addr_decoder_t_count_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => addr_decoder_t_count_24_LOGIC_ZERO_10306,
      IB => addr_decoder_t_count_24_CYINIT_10331,
      SEL => addr_decoder_t_count_24_CYSELF_10312,
      O => Mcount_t_count_cy_24_Q
    );
  addr_decoder_t_count_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => addr_decoder_t_count_24_LOGIC_ZERO_10306,
      IB => addr_decoder_t_count_24_LOGIC_ZERO_10306,
      SEL => addr_decoder_t_count_24_CYSELF_10312,
      O => addr_decoder_t_count_24_CYMUXF2_10307
    );
  addr_decoder_t_count_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_23_Q,
      O => addr_decoder_t_count_24_CYINIT_10331
    );
  addr_decoder_t_count_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_24_F,
      O => addr_decoder_t_count_24_CYSELF_10312
    );
  addr_decoder_t_count_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_24_XORG_10314,
      O => addr_decoder_t_count_24_DYMUX_10316
    );
  addr_decoder_t_count_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => Mcount_t_count_cy_24_Q,
      I1 => addr_decoder_t_count_24_G,
      O => addr_decoder_t_count_24_XORG_10314
    );
  addr_decoder_t_count_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_24_CYMUXFAST_10311,
      O => Mcount_t_count_cy_25_Q
    );
  addr_decoder_t_count_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_23_Q,
      O => addr_decoder_t_count_24_FASTCARRY_10309
    );
  addr_decoder_t_count_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => addr_decoder_t_count_24_CYSELG_10297,
      I1 => addr_decoder_t_count_24_CYSELF_10312,
      O => addr_decoder_t_count_24_CYAND_10310
    );
  addr_decoder_t_count_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => addr_decoder_t_count_24_CYMUXG2_10308,
      IB => addr_decoder_t_count_24_FASTCARRY_10309,
      SEL => addr_decoder_t_count_24_CYAND_10310,
      O => addr_decoder_t_count_24_CYMUXFAST_10311
    );
  addr_decoder_t_count_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => addr_decoder_t_count_24_LOGIC_ZERO_10306,
      IB => addr_decoder_t_count_24_CYMUXF2_10307,
      SEL => addr_decoder_t_count_24_CYSELG_10297,
      O => addr_decoder_t_count_24_CYMUXG2_10308
    );
  addr_decoder_t_count_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_24_G,
      O => addr_decoder_t_count_24_CYSELG_10297
    );
  addr_decoder_t_count_24_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_24_SRINV_10295
    );
  addr_decoder_t_count_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_24_CLKINV_10294
    );
  addr_decoder_t_count_24_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_24_CEINVNOT
    );
  addr_decoder_t_count_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      O => addr_decoder_t_count_26_LOGIC_ZERO_10362
    );
  addr_decoder_t_count_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_26_XORF_10388,
      O => addr_decoder_t_count_26_DXMUX_10390
    );
  addr_decoder_t_count_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => addr_decoder_t_count_26_CYINIT_10387,
      I1 => addr_decoder_t_count_26_F,
      O => addr_decoder_t_count_26_XORF_10388
    );
  addr_decoder_t_count_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => addr_decoder_t_count_26_LOGIC_ZERO_10362,
      IB => addr_decoder_t_count_26_CYINIT_10387,
      SEL => addr_decoder_t_count_26_CYSELF_10368,
      O => Mcount_t_count_cy_26_Q
    );
  addr_decoder_t_count_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => addr_decoder_t_count_26_LOGIC_ZERO_10362,
      IB => addr_decoder_t_count_26_LOGIC_ZERO_10362,
      SEL => addr_decoder_t_count_26_CYSELF_10368,
      O => addr_decoder_t_count_26_CYMUXF2_10363
    );
  addr_decoder_t_count_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_25_Q,
      O => addr_decoder_t_count_26_CYINIT_10387
    );
  addr_decoder_t_count_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_26_F,
      O => addr_decoder_t_count_26_CYSELF_10368
    );
  addr_decoder_t_count_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_26_XORG_10370,
      O => addr_decoder_t_count_26_DYMUX_10372
    );
  addr_decoder_t_count_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => Mcount_t_count_cy_26_Q,
      I1 => addr_decoder_t_count_26_G,
      O => addr_decoder_t_count_26_XORG_10370
    );
  addr_decoder_t_count_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_26_CYMUXFAST_10367,
      O => Mcount_t_count_cy_27_Q
    );
  addr_decoder_t_count_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_25_Q,
      O => addr_decoder_t_count_26_FASTCARRY_10365
    );
  addr_decoder_t_count_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => addr_decoder_t_count_26_CYSELG_10353,
      I1 => addr_decoder_t_count_26_CYSELF_10368,
      O => addr_decoder_t_count_26_CYAND_10366
    );
  addr_decoder_t_count_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => addr_decoder_t_count_26_CYMUXG2_10364,
      IB => addr_decoder_t_count_26_FASTCARRY_10365,
      SEL => addr_decoder_t_count_26_CYAND_10366,
      O => addr_decoder_t_count_26_CYMUXFAST_10367
    );
  addr_decoder_t_count_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => addr_decoder_t_count_26_LOGIC_ZERO_10362,
      IB => addr_decoder_t_count_26_CYMUXF2_10363,
      SEL => addr_decoder_t_count_26_CYSELG_10353,
      O => addr_decoder_t_count_26_CYMUXG2_10364
    );
  addr_decoder_t_count_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_26_G,
      O => addr_decoder_t_count_26_CYSELG_10353
    );
  addr_decoder_t_count_26_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_26_SRINV_10351
    );
  addr_decoder_t_count_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_26_CLKINV_10350
    );
  addr_decoder_t_count_26_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_26_CEINVNOT
    );
  addr_decoder_t_count_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      O => addr_decoder_t_count_28_LOGIC_ZERO_10418
    );
  addr_decoder_t_count_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_28_XORF_10444,
      O => addr_decoder_t_count_28_DXMUX_10446
    );
  addr_decoder_t_count_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      I0 => addr_decoder_t_count_28_CYINIT_10443,
      I1 => addr_decoder_t_count_28_F,
      O => addr_decoder_t_count_28_XORF_10444
    );
  addr_decoder_t_count_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      IA => addr_decoder_t_count_28_LOGIC_ZERO_10418,
      IB => addr_decoder_t_count_28_CYINIT_10443,
      SEL => addr_decoder_t_count_28_CYSELF_10424,
      O => Mcount_t_count_cy_28_Q
    );
  addr_decoder_t_count_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      IA => addr_decoder_t_count_28_LOGIC_ZERO_10418,
      IB => addr_decoder_t_count_28_LOGIC_ZERO_10418,
      SEL => addr_decoder_t_count_28_CYSELF_10424,
      O => addr_decoder_t_count_28_CYMUXF2_10419
    );
  addr_decoder_t_count_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_27_Q,
      O => addr_decoder_t_count_28_CYINIT_10443
    );
  addr_decoder_t_count_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_28_F,
      O => addr_decoder_t_count_28_CYSELF_10424
    );
  addr_decoder_t_count_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_28_XORG_10426,
      O => addr_decoder_t_count_28_DYMUX_10428
    );
  addr_decoder_t_count_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      I0 => Mcount_t_count_cy_28_Q,
      I1 => addr_decoder_t_count_28_G,
      O => addr_decoder_t_count_28_XORG_10426
    );
  addr_decoder_t_count_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcount_t_count_cy_27_Q,
      O => addr_decoder_t_count_28_FASTCARRY_10421
    );
  addr_decoder_t_count_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      I0 => addr_decoder_t_count_28_CYSELG_10409,
      I1 => addr_decoder_t_count_28_CYSELF_10424,
      O => addr_decoder_t_count_28_CYAND_10422
    );
  addr_decoder_t_count_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      IA => addr_decoder_t_count_28_CYMUXG2_10420,
      IB => addr_decoder_t_count_28_FASTCARRY_10421,
      SEL => addr_decoder_t_count_28_CYAND_10422,
      O => addr_decoder_t_count_28_CYMUXFAST_10423
    );
  addr_decoder_t_count_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      IA => addr_decoder_t_count_28_LOGIC_ZERO_10418,
      IB => addr_decoder_t_count_28_CYMUXF2_10419,
      SEL => addr_decoder_t_count_28_CYSELG_10409,
      O => addr_decoder_t_count_28_CYMUXG2_10420
    );
  addr_decoder_t_count_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_28_G,
      O => addr_decoder_t_count_28_CYSELG_10409
    );
  addr_decoder_t_count_28_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_28_SRINV_10407
    );
  addr_decoder_t_count_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_28_CLKINV_10406
    );
  addr_decoder_t_count_28_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_28_CEINVNOT
    );
  addr_decoder_t_count_30_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      O => addr_decoder_t_count_30_LOGIC_ZERO_10492
    );
  addr_decoder_t_count_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_30_XORF_10493,
      O => addr_decoder_t_count_30_DXMUX_10495
    );
  addr_decoder_t_count_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      I0 => addr_decoder_t_count_30_CYINIT_10491,
      I1 => addr_decoder_t_count_30_F,
      O => addr_decoder_t_count_30_XORF_10493
    );
  addr_decoder_t_count_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      IA => addr_decoder_t_count_30_LOGIC_ZERO_10492,
      IB => addr_decoder_t_count_30_CYINIT_10491,
      SEL => addr_decoder_t_count_30_CYSELF_10482,
      O => Mcount_t_count_cy_30_Q
    );
  addr_decoder_t_count_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_28_CYMUXFAST_10423,
      O => addr_decoder_t_count_30_CYINIT_10491
    );
  addr_decoder_t_count_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_30_F,
      O => addr_decoder_t_count_30_CYSELF_10482
    );
  addr_decoder_t_count_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_t_count_30_XORG_10473,
      O => addr_decoder_t_count_30_DYMUX_10475
    );
  addr_decoder_t_count_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y57"
    )
    port map (
      I0 => Mcount_t_count_cy_30_Q,
      I1 => t_count_31_rt_10470,
      O => addr_decoder_t_count_30_XORG_10473
    );
  addr_decoder_t_count_30_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count_not0001_0,
      O => addr_decoder_t_count_30_SRINV_10462
    );
  addr_decoder_t_count_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => addr_decoder_t_count_30_CLKINV_10461
    );
  addr_decoder_t_count_30_CEINV : X_INV
    generic map(
      LOC => "SLICE_X55Y57",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_t_count_cmp_lt0000_cy_8_Q,
      O => addr_decoder_t_count_30_CEINVNOT
    );
  t_count_31_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => t_count(31),
      ADR3 => VCC,
      O => t_count_31_rt_10470
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y27"
    )
    port map (
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_LOGIC_ZERO_10518
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y27"
    )
    port map (
      IA => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_LOGIC_ZERO_10518,
      IB => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYINIT_10529,
      SEL => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYSELF_10523,
      O => Mcompar_mem_ce_cmp_lt0000_cy(0)
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYINIT_10529
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mem_ce_cmp_lt0000_lut(0),
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYSELF_10523
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y27"
    )
    port map (
      IA => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_LOGIC_ZERO_10518,
      IB => Mcompar_mem_ce_cmp_lt0000_cy(0),
      SEL => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYSELG_10512,
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYMUXG_10520
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mem_ce_cmp_lt0000_lut(1),
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYSELG_10512
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y28"
    )
    port map (
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_LOGIC_ZERO_10547
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y28"
    )
    port map (
      IA => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_LOGIC_ZERO_10547,
      IB => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_LOGIC_ZERO_10547,
      SEL => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELF_10553,
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXF2_10548
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mem_ce_cmp_lt0000_lut(2),
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELF_10553
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_1_CYMUXG_10520,
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_FASTCARRY_10550
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y28"
    )
    port map (
      I0 => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELG_10541,
      I1 => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELF_10553,
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYAND_10551
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y28"
    )
    port map (
      IA => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXG2_10549,
      IB => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_FASTCARRY_10550,
      SEL => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYAND_10551,
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXFAST_10552
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y28"
    )
    port map (
      IA => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_LOGIC_ZERO_10547,
      IB => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXF2_10548,
      SEL => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELG_10541,
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXG2_10549
    );
  addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mem_ce_cmp_lt0000_lut(3),
      O => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYSELG_10541
    );
  addr_decoder_avr_irq_cmp_ge0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y29"
    )
    port map (
      O => addr_decoder_avr_irq_cmp_ge0000_LOGIC_ZERO_10574
    );
  addr_decoder_avr_irq_cmp_ge0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y29"
    )
    port map (
      IA => addr_decoder_avr_irq_cmp_ge0000_LOGIC_ZERO_10574,
      IB => addr_decoder_avr_irq_cmp_ge0000_CYINIT_10573,
      SEL => addr_decoder_avr_irq_cmp_ge0000_CYSELF_10565,
      O => avr_irq_cmp_ge0000
    );
  addr_decoder_avr_irq_cmp_ge0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_Mcompar_mem_ce_cmp_lt0000_cy_3_CYMUXFAST_10552,
      O => addr_decoder_avr_irq_cmp_ge0000_CYINIT_10573
    );
  addr_decoder_avr_irq_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y29",
      PATHPULSE => 694 ps
    )
    port map (
      I => Mcompar_mem_ce_cmp_lt0000_lut(4),
      O => addr_decoder_avr_irq_cmp_ge0000_CYSELF_10565
    );
  Mcompar_mem_ce_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X51Y29"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_4_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_4_ADR2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcompar_mem_ce_cmp_lt0000_lut(4)
    );
  addr_decoder_mem_wait_wg_cy_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      O => addr_decoder_mem_wait_wg_cy_1_LOGIC_ONE_10592
    );
  addr_decoder_mem_wait_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      IA => addr_decoder_mem_wait_wg_cy_1_LOGIC_ONE_10592,
      IB => addr_decoder_mem_wait_wg_cy_1_CYINIT_10603,
      SEL => addr_decoder_mem_wait_wg_cy_1_CYSELF_10597,
      O => mem_wait_wg_cy(0)
    );
  addr_decoder_mem_wait_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => addr_decoder_mem_wait_wg_cy_1_CYINIT_10603
    );
  addr_decoder_mem_wait_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_wait_wg_lut(0),
      O => addr_decoder_mem_wait_wg_cy_1_CYSELF_10597
    );
  addr_decoder_mem_wait_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      IA => addr_decoder_mem_wait_wg_cy_1_LOGIC_ONE_10592,
      IB => mem_wait_wg_cy(0),
      SEL => addr_decoder_mem_wait_wg_cy_1_CYSELG_10586,
      O => addr_decoder_mem_wait_wg_cy_1_CYMUXG_10594
    );
  addr_decoder_mem_wait_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_wait_wg_lut(1),
      O => addr_decoder_mem_wait_wg_cy_1_CYSELG_10586
    );
  addr_decoder_mem_wait_wg_cy_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      O => addr_decoder_mem_wait_wg_cy_3_LOGIC_ONE_10621
    );
  addr_decoder_mem_wait_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => addr_decoder_mem_wait_wg_cy_3_LOGIC_ONE_10621,
      IB => addr_decoder_mem_wait_wg_cy_3_LOGIC_ONE_10621,
      SEL => addr_decoder_mem_wait_wg_cy_3_CYSELF_10627,
      O => addr_decoder_mem_wait_wg_cy_3_CYMUXF2_10622
    );
  addr_decoder_mem_wait_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_wait_wg_lut(2),
      O => addr_decoder_mem_wait_wg_cy_3_CYSELF_10627
    );
  addr_decoder_mem_wait_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_mem_wait_wg_cy_1_CYMUXG_10594,
      O => addr_decoder_mem_wait_wg_cy_3_FASTCARRY_10624
    );
  addr_decoder_mem_wait_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      I0 => addr_decoder_mem_wait_wg_cy_3_CYSELG_10615,
      I1 => addr_decoder_mem_wait_wg_cy_3_CYSELF_10627,
      O => addr_decoder_mem_wait_wg_cy_3_CYAND_10625
    );
  addr_decoder_mem_wait_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => addr_decoder_mem_wait_wg_cy_3_CYMUXG2_10623,
      IB => addr_decoder_mem_wait_wg_cy_3_FASTCARRY_10624,
      SEL => addr_decoder_mem_wait_wg_cy_3_CYAND_10625,
      O => addr_decoder_mem_wait_wg_cy_3_CYMUXFAST_10626
    );
  addr_decoder_mem_wait_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => addr_decoder_mem_wait_wg_cy_3_LOGIC_ONE_10621,
      IB => addr_decoder_mem_wait_wg_cy_3_CYMUXF2_10622,
      SEL => addr_decoder_mem_wait_wg_cy_3_CYSELG_10615,
      O => addr_decoder_mem_wait_wg_cy_3_CYMUXG2_10623
    );
  addr_decoder_mem_wait_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_wait_wg_lut(3),
      O => addr_decoder_mem_wait_wg_cy_3_CYSELG_10615
    );
  addr_decoder_mem_wait_wg_cy_5_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      O => addr_decoder_mem_wait_wg_cy_5_LOGIC_ONE_10651
    );
  addr_decoder_mem_wait_wg_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => addr_decoder_mem_wait_wg_cy_5_LOGIC_ONE_10651,
      IB => addr_decoder_mem_wait_wg_cy_5_LOGIC_ONE_10651,
      SEL => addr_decoder_mem_wait_wg_cy_5_CYSELF_10657,
      O => addr_decoder_mem_wait_wg_cy_5_CYMUXF2_10652
    );
  addr_decoder_mem_wait_wg_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_wait_wg_lut(4),
      O => addr_decoder_mem_wait_wg_cy_5_CYSELF_10657
    );
  addr_decoder_mem_wait_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_mem_wait_wg_cy_3_CYMUXFAST_10626,
      O => addr_decoder_mem_wait_wg_cy_5_FASTCARRY_10654
    );
  addr_decoder_mem_wait_wg_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      I0 => addr_decoder_mem_wait_wg_cy_5_CYSELG_10645,
      I1 => addr_decoder_mem_wait_wg_cy_5_CYSELF_10657,
      O => addr_decoder_mem_wait_wg_cy_5_CYAND_10655
    );
  addr_decoder_mem_wait_wg_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => addr_decoder_mem_wait_wg_cy_5_CYMUXG2_10653,
      IB => addr_decoder_mem_wait_wg_cy_5_FASTCARRY_10654,
      SEL => addr_decoder_mem_wait_wg_cy_5_CYAND_10655,
      O => addr_decoder_mem_wait_wg_cy_5_CYMUXFAST_10656
    );
  addr_decoder_mem_wait_wg_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => addr_decoder_mem_wait_wg_cy_5_LOGIC_ONE_10651,
      IB => addr_decoder_mem_wait_wg_cy_5_CYMUXF2_10652,
      SEL => addr_decoder_mem_wait_wg_cy_5_CYSELG_10645,
      O => addr_decoder_mem_wait_wg_cy_5_CYMUXG2_10653
    );
  addr_decoder_mem_wait_wg_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_wait_wg_lut(5),
      O => addr_decoder_mem_wait_wg_cy_5_CYSELG_10645
    );
  memory_rdy_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      O => memory_rdy_LOGIC_ONE_10681
    );
  memory_rdy_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => memory_rdy_LOGIC_ONE_10681,
      IB => memory_rdy_LOGIC_ONE_10681,
      SEL => memory_rdy_CYSELF_10687,
      O => memory_rdy_CYMUXF2_10682
    );
  memory_rdy_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_wait_wg_lut(6),
      O => memory_rdy_CYSELF_10687
    );
  memory_rdy_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => memory_rdy_CYMUXFAST_10686,
      O => mem_wait
    );
  memory_rdy_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => addr_decoder_mem_wait_wg_cy_5_CYMUXFAST_10656,
      O => memory_rdy_FASTCARRY_10684
    );
  memory_rdy_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      I0 => memory_rdy_CYSELG_10675,
      I1 => memory_rdy_CYSELF_10687,
      O => memory_rdy_CYAND_10685
    );
  memory_rdy_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => memory_rdy_CYMUXG2_10683,
      IB => memory_rdy_FASTCARRY_10684,
      SEL => memory_rdy_CYAND_10685,
      O => memory_rdy_CYMUXFAST_10686
    );
  memory_rdy_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => memory_rdy_LOGIC_ONE_10681,
      IB => memory_rdy_CYMUXF2_10682,
      SEL => memory_rdy_CYSELG_10675,
      O => memory_rdy_CYMUXG2_10683
    );
  memory_rdy_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_wait_wg_lut(7),
      O => memory_rdy_CYSELG_10675
    );
  t_count_3_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X53Y48"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_t_count_3_rt_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => t_count_3_rt_9425
    );
  Mcompar_t_count_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y48"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_1_ADR1,
      ADR1 => t_count(7),
      ADR2 => t_count(4),
      ADR3 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_1_ADR4,
      O => Mcompar_t_count_cmp_lt0000_lut(1)
    );
  Mcompar_t_count_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y49"
    )
    port map (
      ADR0 => t_count(15),
      ADR1 => t_count(13),
      ADR2 => t_count(12),
      ADR3 => t_count(14),
      O => Mcompar_t_count_cmp_lt0000_lut(3)
    );
  Mcompar_t_count_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y50"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR1,
      ADR1 => t_count(22),
      ADR2 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR3,
      ADR3 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR4,
      O => Mcompar_t_count_cmp_lt0000_lut(5)
    );
  Mcompar_t_count_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_count(30),
      ADR2 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_7_ADR3,
      ADR3 => t_count(28),
      O => Mcompar_t_count_cmp_lt0000_lut(7)
    );
  Mcompar_mem_ce_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X51Y27"
    )
    port map (
      ADR0 => leval_addr(13),
      ADR1 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_1_ADR2,
      ADR2 => leval_addr(14),
      ADR3 => leval_addr(15),
      O => Mcompar_mem_ce_cmp_lt0000_lut(1)
    );
  Mcompar_mem_ce_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X51Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR2,
      ADR2 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR3,
      ADR3 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR4,
      O => Mcompar_mem_ce_cmp_lt0000_lut(3)
    );
  mem_wait_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X51Y49"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_1_ADR1,
      ADR1 => t_count(8),
      ADR2 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_1_ADR3,
      ADR3 => t_count(14),
      O => mem_wait_wg_lut(1)
    );
  mem_wait_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X51Y50"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR2,
      ADR2 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR3,
      ADR3 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR4,
      O => mem_wait_wg_lut(3)
    );
  mem_wait_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X51Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR2,
      ADR2 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR3,
      ADR3 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR4,
      O => mem_wait_wg_lut(5)
    );
  mem_wait_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X51Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR2,
      ADR2 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR3,
      ADR3 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR4,
      O => mem_wait_wg_lut(7)
    );
  t_count_1 : X_SFF
    generic map(
      LOC => "SLICE_X55Y42",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_0_DYMUX_9641,
      CE => addr_decoder_t_count_0_CEINVNOT,
      CLK => addr_decoder_t_count_0_CLKINV_9624,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_0_SRINV_9625,
      O => t_count(1)
    );
  t_count_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y44",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_4_DYMUX_9756,
      CE => addr_decoder_t_count_4_CEINVNOT,
      CLK => addr_decoder_t_count_4_CLKINV_9734,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_4_SRINV_9735,
      O => t_count(5)
    );
  t_count_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y44",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_4_DXMUX_9774,
      CE => addr_decoder_t_count_4_CEINVNOT,
      CLK => addr_decoder_t_count_4_CLKINV_9734,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_4_SRINV_9735,
      O => t_count(4)
    );
  t_count_7 : X_SFF
    generic map(
      LOC => "SLICE_X55Y45",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_6_DYMUX_9812,
      CE => addr_decoder_t_count_6_CEINVNOT,
      CLK => addr_decoder_t_count_6_CLKINV_9790,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_6_SRINV_9791,
      O => t_count(7)
    );
  t_count_6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y45",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_6_DXMUX_9830,
      CE => addr_decoder_t_count_6_CEINVNOT,
      CLK => addr_decoder_t_count_6_CLKINV_9790,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_6_SRINV_9791,
      O => t_count(6)
    );
  t_count_9 : X_SFF
    generic map(
      LOC => "SLICE_X55Y46",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_8_DYMUX_9868,
      CE => addr_decoder_t_count_8_CEINVNOT,
      CLK => addr_decoder_t_count_8_CLKINV_9846,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_8_SRINV_9847,
      O => t_count(9)
    );
  t_count_31 : X_SFF
    generic map(
      LOC => "SLICE_X55Y57",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_30_DYMUX_10475,
      CE => addr_decoder_t_count_30_CEINVNOT,
      CLK => addr_decoder_t_count_30_CLKINV_10461,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_30_SRINV_10462,
      O => t_count(31)
    );
  Mcompar_mem_ce_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X51Y27"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_0_ADR1,
      ADR1 => leval_addr(10),
      ADR2 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_0_ADR3,
      ADR3 => leval_addr(11),
      O => Mcompar_mem_ce_cmp_lt0000_lut(0)
    );
  mem_wait_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X51Y49"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_0_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_0_ADR2,
      ADR2 => t_count(12),
      ADR3 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_0_ADR4,
      O => mem_wait_wg_lut(0)
    );
  Mcompar_t_count_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y49"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR2,
      ADR2 => t_count(10),
      ADR3 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR4,
      O => Mcompar_t_count_cmp_lt0000_lut(2)
    );
  Mcompar_t_count_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y50"
    )
    port map (
      ADR0 => t_count(19),
      ADR1 => t_count(16),
      ADR2 => t_count(17),
      ADR3 => t_count(18),
      O => Mcompar_t_count_cmp_lt0000_lut(4)
    );
  Mcompar_t_count_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR2,
      ADR2 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR3,
      ADR3 => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR4,
      O => Mcompar_t_count_cmp_lt0000_lut(6)
    );
  t_count_not00011 : X_LUT4
    generic map(
      INIT => X"F5F5",
      LOC => "SLICE_X54Y55"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_t_count_not00011_ADR1,
      ADR1 => VCC,
      ADR2 => NlwBufferSignal_addr_decoder_t_count_not00011_ADR3,
      ADR3 => VCC,
      O => t_count_not0001
    );
  mem_ce_1_1 : X_LUT4
    generic map(
      INIT => X"FF55",
      LOC => "SLICE_X54Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_ce_1_1_ADR1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => N11_0,
      O => mem_ce_1_OBUF_F
    );
  Mcount_t_count_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => t_count(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_t_count_lut(0)
    );
  t_count_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y42",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_0_DXMUX_9662,
      CE => addr_decoder_t_count_0_CEINVNOT,
      CLK => addr_decoder_t_count_0_CLKINV_9624,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_0_SRINV_9625,
      O => t_count(0)
    );
  t_count_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y43",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_2_DYMUX_9700,
      CE => addr_decoder_t_count_2_CEINVNOT,
      CLK => addr_decoder_t_count_2_CLKINV_9678,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_2_SRINV_9679,
      O => t_count(3)
    );
  t_count_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y43",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_2_DXMUX_9718,
      CE => addr_decoder_t_count_2_CEINVNOT,
      CLK => addr_decoder_t_count_2_CLKINV_9678,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_2_SRINV_9679,
      O => t_count(2)
    );
  t_count_8 : X_SFF
    generic map(
      LOC => "SLICE_X55Y46",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_8_DXMUX_9886,
      CE => addr_decoder_t_count_8_CEINVNOT,
      CLK => addr_decoder_t_count_8_CLKINV_9846,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_8_SRINV_9847,
      O => t_count(8)
    );
  t_count_11 : X_SFF
    generic map(
      LOC => "SLICE_X55Y47",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_10_DYMUX_9924,
      CE => addr_decoder_t_count_10_CEINVNOT,
      CLK => addr_decoder_t_count_10_CLKINV_9902,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_10_SRINV_9903,
      O => t_count(11)
    );
  t_count_10 : X_SFF
    generic map(
      LOC => "SLICE_X55Y47",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_10_DXMUX_9942,
      CE => addr_decoder_t_count_10_CEINVNOT,
      CLK => addr_decoder_t_count_10_CLKINV_9902,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_10_SRINV_9903,
      O => t_count(10)
    );
  t_count_13 : X_SFF
    generic map(
      LOC => "SLICE_X55Y48",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_12_DYMUX_9980,
      CE => addr_decoder_t_count_12_CEINVNOT,
      CLK => addr_decoder_t_count_12_CLKINV_9958,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_12_SRINV_9959,
      O => t_count(13)
    );
  t_count_12 : X_SFF
    generic map(
      LOC => "SLICE_X55Y48",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_12_DXMUX_9998,
      CE => addr_decoder_t_count_12_CEINVNOT,
      CLK => addr_decoder_t_count_12_CLKINV_9958,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_12_SRINV_9959,
      O => t_count(12)
    );
  t_count_15 : X_SFF
    generic map(
      LOC => "SLICE_X55Y49",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_14_DYMUX_10036,
      CE => addr_decoder_t_count_14_CEINVNOT,
      CLK => addr_decoder_t_count_14_CLKINV_10014,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_14_SRINV_10015,
      O => t_count(15)
    );
  t_count_14 : X_SFF
    generic map(
      LOC => "SLICE_X55Y49",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_14_DXMUX_10054,
      CE => addr_decoder_t_count_14_CEINVNOT,
      CLK => addr_decoder_t_count_14_CLKINV_10014,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_14_SRINV_10015,
      O => t_count(14)
    );
  t_count_17 : X_SFF
    generic map(
      LOC => "SLICE_X55Y50",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_16_DYMUX_10092,
      CE => addr_decoder_t_count_16_CEINVNOT,
      CLK => addr_decoder_t_count_16_CLKINV_10070,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_16_SRINV_10071,
      O => t_count(17)
    );
  t_count_16 : X_SFF
    generic map(
      LOC => "SLICE_X55Y50",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_16_DXMUX_10110,
      CE => addr_decoder_t_count_16_CEINVNOT,
      CLK => addr_decoder_t_count_16_CLKINV_10070,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_16_SRINV_10071,
      O => t_count(16)
    );
  t_count_19 : X_SFF
    generic map(
      LOC => "SLICE_X55Y51",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_18_DYMUX_10148,
      CE => addr_decoder_t_count_18_CEINVNOT,
      CLK => addr_decoder_t_count_18_CLKINV_10126,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_18_SRINV_10127,
      O => t_count(19)
    );
  t_count_18 : X_SFF
    generic map(
      LOC => "SLICE_X55Y51",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_18_DXMUX_10166,
      CE => addr_decoder_t_count_18_CEINVNOT,
      CLK => addr_decoder_t_count_18_CLKINV_10126,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_18_SRINV_10127,
      O => t_count(18)
    );
  t_count_21 : X_SFF
    generic map(
      LOC => "SLICE_X55Y52",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_20_DYMUX_10204,
      CE => addr_decoder_t_count_20_CEINVNOT,
      CLK => addr_decoder_t_count_20_CLKINV_10182,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_20_SRINV_10183,
      O => t_count(21)
    );
  t_count_20 : X_SFF
    generic map(
      LOC => "SLICE_X55Y52",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_20_DXMUX_10222,
      CE => addr_decoder_t_count_20_CEINVNOT,
      CLK => addr_decoder_t_count_20_CLKINV_10182,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_20_SRINV_10183,
      O => t_count(20)
    );
  t_count_23 : X_SFF
    generic map(
      LOC => "SLICE_X55Y53",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_22_DYMUX_10260,
      CE => addr_decoder_t_count_22_CEINVNOT,
      CLK => addr_decoder_t_count_22_CLKINV_10238,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_22_SRINV_10239,
      O => t_count(23)
    );
  t_count_22 : X_SFF
    generic map(
      LOC => "SLICE_X55Y53",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_22_DXMUX_10278,
      CE => addr_decoder_t_count_22_CEINVNOT,
      CLK => addr_decoder_t_count_22_CLKINV_10238,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_22_SRINV_10239,
      O => t_count(22)
    );
  t_count_25 : X_SFF
    generic map(
      LOC => "SLICE_X55Y54",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_24_DYMUX_10316,
      CE => addr_decoder_t_count_24_CEINVNOT,
      CLK => addr_decoder_t_count_24_CLKINV_10294,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_24_SRINV_10295,
      O => t_count(25)
    );
  t_count_24 : X_SFF
    generic map(
      LOC => "SLICE_X55Y54",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_24_DXMUX_10334,
      CE => addr_decoder_t_count_24_CEINVNOT,
      CLK => addr_decoder_t_count_24_CLKINV_10294,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_24_SRINV_10295,
      O => t_count(24)
    );
  t_count_27 : X_SFF
    generic map(
      LOC => "SLICE_X55Y55",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_26_DYMUX_10372,
      CE => addr_decoder_t_count_26_CEINVNOT,
      CLK => addr_decoder_t_count_26_CLKINV_10350,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_26_SRINV_10351,
      O => t_count(27)
    );
  t_count_26 : X_SFF
    generic map(
      LOC => "SLICE_X55Y55",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_26_DXMUX_10390,
      CE => addr_decoder_t_count_26_CEINVNOT,
      CLK => addr_decoder_t_count_26_CLKINV_10350,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_26_SRINV_10351,
      O => t_count(26)
    );
  t_count_29 : X_SFF
    generic map(
      LOC => "SLICE_X55Y56",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_28_DYMUX_10428,
      CE => addr_decoder_t_count_28_CEINVNOT,
      CLK => addr_decoder_t_count_28_CLKINV_10406,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_28_SRINV_10407,
      O => t_count(29)
    );
  t_count_28 : X_SFF
    generic map(
      LOC => "SLICE_X55Y56",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_28_DXMUX_10446,
      CE => addr_decoder_t_count_28_CEINVNOT,
      CLK => addr_decoder_t_count_28_CLKINV_10406,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_28_SRINV_10407,
      O => t_count(28)
    );
  t_count_30 : X_SFF
    generic map(
      LOC => "SLICE_X55Y57",
      INIT => '0'
    )
    port map (
      I => addr_decoder_t_count_30_DXMUX_10495,
      CE => addr_decoder_t_count_30_CEINVNOT,
      CLK => addr_decoder_t_count_30_CLKINV_10461,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => addr_decoder_t_count_30_SRINV_10462,
      O => t_count(30)
    );
  Mcompar_mem_ce_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X51Y28"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR2,
      ADR2 => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR3,
      ADR3 => leval_addr(18),
      O => Mcompar_mem_ce_cmp_lt0000_lut(2)
    );
  mem_wait_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X51Y50"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_2_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_2_ADR2,
      ADR2 => t_count(17),
      ADR3 => t_count(16),
      O => mem_wait_wg_lut(2)
    );
  mem_wait_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X51Y51"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_4_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_4_ADR2,
      ADR2 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_4_ADR3,
      ADR3 => t_count(22),
      O => mem_wait_wg_lut(4)
    );
  mem_wait_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X51Y52"
    )
    port map (
      ADR0 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR1,
      ADR1 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR2,
      ADR2 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR3,
      ADR3 => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR4,
      O => mem_wait_wg_lut(6)
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  addr_decoder_t_count_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_count(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_0_G
    );
  addr_decoder_t_count_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => t_count(2),
      ADR3 => VCC,
      O => addr_decoder_t_count_2_F
    );
  addr_decoder_t_count_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => t_count(3),
      O => addr_decoder_t_count_2_G
    );
  addr_decoder_t_count_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => t_count(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_4_F
    );
  addr_decoder_t_count_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => t_count(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_4_G
    );
  addr_decoder_t_count_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => t_count(6),
      O => addr_decoder_t_count_6_F
    );
  addr_decoder_t_count_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => t_count(7),
      O => addr_decoder_t_count_6_G
    );
  addr_decoder_t_count_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => t_count(8),
      ADR3 => VCC,
      O => addr_decoder_t_count_8_F
    );
  addr_decoder_t_count_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_count(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_8_G
    );
  addr_decoder_t_count_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => t_count(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_10_F
    );
  addr_decoder_t_count_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => t_count(11),
      O => addr_decoder_t_count_10_G
    );
  addr_decoder_t_count_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => t_count(12),
      ADR3 => VCC,
      O => addr_decoder_t_count_12_F
    );
  addr_decoder_t_count_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_count(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_12_G
    );
  addr_decoder_t_count_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => t_count(14),
      O => addr_decoder_t_count_14_F
    );
  addr_decoder_t_count_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y49"
    )
    port map (
      ADR0 => t_count(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_14_G
    );
  addr_decoder_t_count_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_count(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_16_F
    );
  addr_decoder_t_count_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => t_count(17),
      ADR3 => VCC,
      O => addr_decoder_t_count_16_G
    );
  addr_decoder_t_count_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => t_count(18),
      O => addr_decoder_t_count_18_F
    );
  addr_decoder_t_count_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y51"
    )
    port map (
      ADR0 => t_count(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_18_G
    );
  addr_decoder_t_count_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y52"
    )
    port map (
      ADR0 => t_count(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_20_F
    );
  addr_decoder_t_count_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => t_count(21),
      O => addr_decoder_t_count_20_G
    );
  addr_decoder_t_count_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_count(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_22_F
    );
  addr_decoder_t_count_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => t_count(23),
      ADR3 => VCC,
      O => addr_decoder_t_count_22_G
    );
  addr_decoder_t_count_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => t_count(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_24_F
    );
  addr_decoder_t_count_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => t_count(25),
      ADR3 => VCC,
      O => addr_decoder_t_count_24_G
    );
  addr_decoder_t_count_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => t_count(26),
      O => addr_decoder_t_count_26_F
    );
  addr_decoder_t_count_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => t_count(27),
      ADR3 => VCC,
      O => addr_decoder_t_count_26_G
    );
  addr_decoder_t_count_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y56"
    )
    port map (
      ADR0 => t_count(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_28_F
    );
  addr_decoder_t_count_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => t_count(29),
      O => addr_decoder_t_count_28_G
    );
  addr_decoder_t_count_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_count(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => addr_decoder_t_count_30_F
    );
  NlwBufferBlock_addr_decoder_avr_irq1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_s,
      O => NlwBufferSignal_addr_decoder_avr_irq1_ADR1
    );
  NlwBufferBlock_addr_decoder_avr_irq1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => avr_irq_cmp_ge0000,
      O => NlwBufferSignal_addr_decoder_avr_irq1_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_ce_0_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(19),
      O => NlwBufferSignal_addr_decoder_mem_ce_0_1_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_ce_0_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_s,
      O => NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR1
    );
  NlwBufferBlock_addr_decoder_mem_ce_0_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(25),
      O => NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR2
    );
  NlwBufferBlock_addr_decoder_mem_ce_0_2_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => N01,
      O => NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_ce_0_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(24),
      O => NlwBufferSignal_addr_decoder_mem_ce_0_2_ADR4
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(24),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_4_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(25),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_4_ADR2
    );
  NlwBufferBlock_addr_decoder_t_count_3_rt_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(3),
      O => NlwBufferSignal_addr_decoder_t_count_3_rt_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(5),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_1_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(6),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_1_ADR4
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(20),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(23),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR3
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(21),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_5_ADR4
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_7_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(29),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_7_ADR3
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(12),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_1_ADR2
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(22),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(23),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR2
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(20),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR3
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(21),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_3_ADR4
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(15),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_1_ADR1
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_1_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(13),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_1_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_3_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(21),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR1
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_3_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(6),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR2
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_3_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(20),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_3_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(19),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_3_ADR4
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_5_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(27),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR1
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_5_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(25),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR2
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_5_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(4),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_5_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(26),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_5_ADR4
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_7_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(2),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR1
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_7_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(1),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR2
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_7_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(31),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_7_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(0),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_7_ADR4
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(8),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_0_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_0_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(9),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_0_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_0_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(11),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_0_ADR1
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_0_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(10),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_0_ADR2
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_0_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(9),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_0_ADR4
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(11),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(9),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR2
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(8),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_2_ADR4
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(24),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(26),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR2
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(27),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR3
    );
  NlwBufferBlock_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(25),
      O => NlwBufferSignal_addr_decoder_Mcompar_t_count_cmp_lt0000_lut_6_ADR4
    );
  NlwBufferBlock_addr_decoder_t_count_not00011_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => write_s,
      O => NlwBufferSignal_addr_decoder_t_count_not00011_ADR1
    );
  NlwBufferBlock_addr_decoder_t_count_not00011_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => avr_irq_cmp_ge0000,
      O => NlwBufferSignal_addr_decoder_t_count_not00011_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_ce_1_1_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(19),
      O => NlwBufferSignal_addr_decoder_mem_ce_1_1_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(16),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR1
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(19),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR2
    );
  NlwBufferBlock_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => leval_addr(17),
      O => NlwBufferSignal_addr_decoder_Mcompar_mem_ce_cmp_lt0000_lut_2_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_2_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(18),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_2_ADR1
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_2_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(7),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_2_ADR2
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_4_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(24),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_4_ADR1
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_4_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(23),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_4_ADR2
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_4_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(5),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_4_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_6_ADR1 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(29),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR1
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_6_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(30),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR2
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_6_ADR3 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(3),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR3
    );
  NlwBufferBlock_addr_decoder_mem_wait_wg_lut_6_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => t_count(28),
      O => NlwBufferSignal_addr_decoder_mem_wait_wg_lut_6_ADR4
    );
  NlwBlock_addr_decoder_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_addr_decoder_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity toplevel is
  port (
    clk : in STD_LOGIC := 'X'; 
    read : out STD_LOGIC; 
    rst_low : in STD_LOGIC := 'X'; 
    sync : in STD_LOGIC := 'X'; 
    avr_rdy : in STD_LOGIC := 'X'; 
    write : out STD_LOGIC; 
    avr_irq : out STD_LOGIC; 
    fpga_data : inout STD_LOGIC_VECTOR ( 31 downto 0 ); 
    fpga_addr : out STD_LOGIC_VECTOR ( 25 downto 0 ); 
    mem_ce : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    led : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    err : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end toplevel;

architecture STRUCTURE of toplevel is
  component addr_decoder_addr_decoder
    port (
      clk : in STD_LOGIC := 'X'; 
      write_s : in STD_LOGIC := 'X'; 
      read_s : in STD_LOGIC := 'X'; 
      mem_wait : out STD_LOGIC; 
      avr_irq : out STD_LOGIC; 
      leval_addr : in STD_LOGIC_VECTOR ( 25 downto 0 ); 
      mem_ce : out STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component bidirbus
    port (
      clk : in STD_LOGIC := 'X'; 
      oe : in STD_LOGIC := 'X'; 
      bidir : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
      inp : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      outp : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
    );
  end component;
  component leval2
    port (
      clk : in STD_LOGIC := 'X'; 
      rst : in STD_LOGIC := 'X'; 
      Sync : in STD_LOGIC := 'X'; 
      iowait : in STD_LOGIC := 'X'; 
      read : out STD_LOGIC; 
      write : out STD_LOGIC; 
      data_out : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      data_in : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      addr_bus : out STD_LOGIC_VECTOR ( 25 downto 0 ); 
      led : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
    );
  end component;
  signal clk_BUFGP : STD_LOGIC; 
  signal MemWrite : STD_LOGIC; 
  signal fpga_addr_25_OBUF_9367 : STD_LOGIC; 
  signal fpga_addr_24_OBUF_9368 : STD_LOGIC; 
  signal fpga_addr_23_OBUF_9369 : STD_LOGIC; 
  signal fpga_addr_22_OBUF_9370 : STD_LOGIC; 
  signal fpga_addr_21_OBUF_9371 : STD_LOGIC; 
  signal fpga_addr_20_OBUF_9372 : STD_LOGIC; 
  signal fpga_addr_19_OBUF_9373 : STD_LOGIC; 
  signal fpga_addr_18_OBUF_9374 : STD_LOGIC; 
  signal fpga_addr_17_OBUF_9375 : STD_LOGIC; 
  signal fpga_addr_16_OBUF_9376 : STD_LOGIC; 
  signal fpga_addr_15_OBUF_9377 : STD_LOGIC; 
  signal fpga_addr_14_OBUF_9378 : STD_LOGIC; 
  signal fpga_addr_13_OBUF_9379 : STD_LOGIC; 
  signal fpga_addr_12_OBUF_9380 : STD_LOGIC; 
  signal fpga_addr_11_OBUF_9381 : STD_LOGIC; 
  signal fpga_addr_10_OBUF_9382 : STD_LOGIC; 
  signal fpga_addr_9_OBUF_9383 : STD_LOGIC; 
  signal fpga_addr_8_OBUF_9384 : STD_LOGIC; 
  signal memory_rdy : STD_LOGIC; 
  signal avr_irq_OBUF_9386 : STD_LOGIC; 
  signal mem_ce_1_OBUF_9387 : STD_LOGIC; 
  signal mem_ce_0_OBUF_9388 : STD_LOGIC; 
  signal rst_0 : STD_LOGIC; 
  signal sync_IBUF_9390 : STD_LOGIC; 
  signal IOwait_0 : STD_LOGIC; 
  signal fpga_addr_7_OBUF_9392 : STD_LOGIC; 
  signal fpga_addr_6_OBUF_9393 : STD_LOGIC; 
  signal fpga_addr_5_OBUF_9394 : STD_LOGIC; 
  signal fpga_addr_4_OBUF_9395 : STD_LOGIC; 
  signal fpga_addr_3_OBUF_9396 : STD_LOGIC; 
  signal fpga_addr_2_OBUF_9397 : STD_LOGIC; 
  signal fpga_addr_1_OBUF_9398 : STD_LOGIC; 
  signal fpga_addr_0_OBUF_9399 : STD_LOGIC; 
  signal GLOBAL_LOGIC0 : STD_LOGIC; 
  signal rst_low_IBUF_9402 : STD_LOGIC; 
  signal err_0_IBUF_9403 : STD_LOGIC; 
  signal err_1_IBUF_9404 : STD_LOGIC; 
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal mem_ce_0_O : STD_LOGIC; 
  signal mem_ce_1_O : STD_LOGIC; 
  signal avr_irq_O : STD_LOGIC; 
  signal led_0_O : STD_LOGIC; 
  signal led_1_O : STD_LOGIC; 
  signal led_2_O : STD_LOGIC; 
  signal led_3_O : STD_LOGIC; 
  signal led_4_O : STD_LOGIC; 
  signal led_5_O : STD_LOGIC; 
  signal led_6_O : STD_LOGIC; 
  signal avr_rdy_INBUF : STD_LOGIC; 
  signal led_7_O : STD_LOGIC; 
  signal rst_low_INBUF : STD_LOGIC; 
  signal err_0_INBUF : STD_LOGIC; 
  signal err_1_INBUF : STD_LOGIC; 
  signal write_O : STD_LOGIC; 
  signal read_O : STD_LOGIC; 
  signal fpga_addr_10_O : STD_LOGIC; 
  signal fpga_addr_11_O : STD_LOGIC; 
  signal sync_INBUF : STD_LOGIC; 
  signal fpga_addr_20_O : STD_LOGIC; 
  signal fpga_addr_12_O : STD_LOGIC; 
  signal fpga_addr_21_O : STD_LOGIC; 
  signal fpga_addr_13_O : STD_LOGIC; 
  signal fpga_addr_22_O : STD_LOGIC; 
  signal fpga_addr_14_O : STD_LOGIC; 
  signal clk_INBUF : STD_LOGIC; 
  signal fpga_addr_23_O : STD_LOGIC; 
  signal fpga_addr_15_O : STD_LOGIC; 
  signal fpga_addr_24_O : STD_LOGIC; 
  signal fpga_addr_16_O : STD_LOGIC; 
  signal fpga_addr_25_O : STD_LOGIC; 
  signal fpga_addr_17_O : STD_LOGIC; 
  signal fpga_addr_18_O : STD_LOGIC; 
  signal fpga_addr_19_O : STD_LOGIC; 
  signal fpga_addr_0_O : STD_LOGIC; 
  signal fpga_addr_1_O : STD_LOGIC; 
  signal fpga_addr_2_O : STD_LOGIC; 
  signal fpga_addr_3_O : STD_LOGIC; 
  signal fpga_addr_4_O : STD_LOGIC; 
  signal fpga_addr_5_O : STD_LOGIC; 
  signal fpga_addr_6_O : STD_LOGIC; 
  signal fpga_addr_7_O : STD_LOGIC; 
  signal fpga_addr_8_O : STD_LOGIC; 
  signal fpga_addr_9_O : STD_LOGIC; 
  signal clk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal clk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal rst : STD_LOGIC; 
  signal IOwait : STD_LOGIC; 
  signal NLW_cpu_data_out_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_out_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_data_in_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cpu_read_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_clk_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_inp_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_bus_interface_outp_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_addr_decoder_read_s_UNCONNECTED : STD_LOGIC; 
  signal NLW_addr_decoder_leval_addr_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_addr_decoder_leval_addr_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_addr_decoder_leval_addr_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_addr_decoder_leval_addr_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_addr_decoder_leval_addr_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_addr_decoder_leval_addr_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_addr_decoder_leval_addr_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_addr_decoder_leval_addr_0_UNCONNECTED : STD_LOGIC; 
  signal NlwBufferSignal_IOwait1_ADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IOwait1_ADR4 : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
begin
  addr_decoder : addr_decoder_addr_decoder
    port map (
      clk => clk_BUFGP,
      write_s => MemWrite,
      read_s => NLW_addr_decoder_read_s_UNCONNECTED,
      mem_wait => memory_rdy,
      avr_irq => avr_irq_OBUF_9386,
      leval_addr(25) => fpga_addr_25_OBUF_9367,
      leval_addr(24) => fpga_addr_24_OBUF_9368,
      leval_addr(23) => fpga_addr_23_OBUF_9369,
      leval_addr(22) => fpga_addr_22_OBUF_9370,
      leval_addr(21) => fpga_addr_21_OBUF_9371,
      leval_addr(20) => fpga_addr_20_OBUF_9372,
      leval_addr(19) => fpga_addr_19_OBUF_9373,
      leval_addr(18) => fpga_addr_18_OBUF_9374,
      leval_addr(17) => fpga_addr_17_OBUF_9375,
      leval_addr(16) => fpga_addr_16_OBUF_9376,
      leval_addr(15) => fpga_addr_15_OBUF_9377,
      leval_addr(14) => fpga_addr_14_OBUF_9378,
      leval_addr(13) => fpga_addr_13_OBUF_9379,
      leval_addr(12) => fpga_addr_12_OBUF_9380,
      leval_addr(11) => fpga_addr_11_OBUF_9381,
      leval_addr(10) => fpga_addr_10_OBUF_9382,
      leval_addr(9) => fpga_addr_9_OBUF_9383,
      leval_addr(8) => fpga_addr_8_OBUF_9384,
      leval_addr(7) => NLW_addr_decoder_leval_addr_7_UNCONNECTED,
      leval_addr(6) => NLW_addr_decoder_leval_addr_6_UNCONNECTED,
      leval_addr(5) => NLW_addr_decoder_leval_addr_5_UNCONNECTED,
      leval_addr(4) => NLW_addr_decoder_leval_addr_4_UNCONNECTED,
      leval_addr(3) => NLW_addr_decoder_leval_addr_3_UNCONNECTED,
      leval_addr(2) => NLW_addr_decoder_leval_addr_2_UNCONNECTED,
      leval_addr(1) => NLW_addr_decoder_leval_addr_1_UNCONNECTED,
      leval_addr(0) => NLW_addr_decoder_leval_addr_0_UNCONNECTED,
      mem_ce(1) => mem_ce_1_OBUF_9387,
      mem_ce(0) => mem_ce_0_OBUF_9388
    );
  bus_interface : bidirbus
    port map (
      clk => NLW_bus_interface_clk_UNCONNECTED,
      oe => MemWrite,
      bidir(31) => fpga_data(31),
      bidir(30) => fpga_data(30),
      bidir(29) => fpga_data(29),
      bidir(28) => fpga_data(28),
      bidir(27) => fpga_data(27),
      bidir(26) => fpga_data(26),
      bidir(25) => fpga_data(25),
      bidir(24) => fpga_data(24),
      bidir(23) => fpga_data(23),
      bidir(22) => fpga_data(22),
      bidir(21) => fpga_data(21),
      bidir(20) => fpga_data(20),
      bidir(19) => fpga_data(19),
      bidir(18) => fpga_data(18),
      bidir(17) => fpga_data(17),
      bidir(16) => fpga_data(16),
      bidir(15) => fpga_data(15),
      bidir(14) => fpga_data(14),
      bidir(13) => fpga_data(13),
      bidir(12) => fpga_data(12),
      bidir(11) => fpga_data(11),
      bidir(10) => fpga_data(10),
      bidir(9) => fpga_data(9),
      bidir(8) => fpga_data(8),
      bidir(7) => fpga_data(7),
      bidir(6) => fpga_data(6),
      bidir(5) => fpga_data(5),
      bidir(4) => fpga_data(4),
      bidir(3) => fpga_data(3),
      bidir(2) => fpga_data(2),
      bidir(1) => fpga_data(1),
      bidir(0) => fpga_data(0),
      inp(31) => NLW_bus_interface_inp_31_UNCONNECTED,
      inp(30) => NLW_bus_interface_inp_30_UNCONNECTED,
      inp(29) => NLW_bus_interface_inp_29_UNCONNECTED,
      inp(28) => NLW_bus_interface_inp_28_UNCONNECTED,
      inp(27) => NLW_bus_interface_inp_27_UNCONNECTED,
      inp(26) => NLW_bus_interface_inp_26_UNCONNECTED,
      inp(25) => NLW_bus_interface_inp_25_UNCONNECTED,
      inp(24) => NLW_bus_interface_inp_24_UNCONNECTED,
      inp(23) => NLW_bus_interface_inp_23_UNCONNECTED,
      inp(22) => NLW_bus_interface_inp_22_UNCONNECTED,
      inp(21) => NLW_bus_interface_inp_21_UNCONNECTED,
      inp(20) => NLW_bus_interface_inp_20_UNCONNECTED,
      inp(19) => NLW_bus_interface_inp_19_UNCONNECTED,
      inp(18) => NLW_bus_interface_inp_18_UNCONNECTED,
      inp(17) => NLW_bus_interface_inp_17_UNCONNECTED,
      inp(16) => NLW_bus_interface_inp_16_UNCONNECTED,
      inp(15) => NLW_bus_interface_inp_15_UNCONNECTED,
      inp(14) => NLW_bus_interface_inp_14_UNCONNECTED,
      inp(13) => NLW_bus_interface_inp_13_UNCONNECTED,
      inp(12) => NLW_bus_interface_inp_12_UNCONNECTED,
      inp(11) => NLW_bus_interface_inp_11_UNCONNECTED,
      inp(10) => NLW_bus_interface_inp_10_UNCONNECTED,
      inp(9) => NLW_bus_interface_inp_9_UNCONNECTED,
      inp(8) => NLW_bus_interface_inp_8_UNCONNECTED,
      inp(7) => NLW_bus_interface_inp_7_UNCONNECTED,
      inp(6) => NLW_bus_interface_inp_6_UNCONNECTED,
      inp(5) => NLW_bus_interface_inp_5_UNCONNECTED,
      inp(4) => NLW_bus_interface_inp_4_UNCONNECTED,
      inp(3) => NLW_bus_interface_inp_3_UNCONNECTED,
      inp(2) => NLW_bus_interface_inp_2_UNCONNECTED,
      inp(1) => NLW_bus_interface_inp_1_UNCONNECTED,
      inp(0) => NLW_bus_interface_inp_0_UNCONNECTED,
      outp(31) => NLW_bus_interface_outp_31_UNCONNECTED,
      outp(30) => NLW_bus_interface_outp_30_UNCONNECTED,
      outp(29) => NLW_bus_interface_outp_29_UNCONNECTED,
      outp(28) => NLW_bus_interface_outp_28_UNCONNECTED,
      outp(27) => NLW_bus_interface_outp_27_UNCONNECTED,
      outp(26) => NLW_bus_interface_outp_26_UNCONNECTED,
      outp(25) => NLW_bus_interface_outp_25_UNCONNECTED,
      outp(24) => NLW_bus_interface_outp_24_UNCONNECTED,
      outp(23) => NLW_bus_interface_outp_23_UNCONNECTED,
      outp(22) => NLW_bus_interface_outp_22_UNCONNECTED,
      outp(21) => NLW_bus_interface_outp_21_UNCONNECTED,
      outp(20) => NLW_bus_interface_outp_20_UNCONNECTED,
      outp(19) => NLW_bus_interface_outp_19_UNCONNECTED,
      outp(18) => NLW_bus_interface_outp_18_UNCONNECTED,
      outp(17) => NLW_bus_interface_outp_17_UNCONNECTED,
      outp(16) => NLW_bus_interface_outp_16_UNCONNECTED,
      outp(15) => NLW_bus_interface_outp_15_UNCONNECTED,
      outp(14) => NLW_bus_interface_outp_14_UNCONNECTED,
      outp(13) => NLW_bus_interface_outp_13_UNCONNECTED,
      outp(12) => NLW_bus_interface_outp_12_UNCONNECTED,
      outp(11) => NLW_bus_interface_outp_11_UNCONNECTED,
      outp(10) => NLW_bus_interface_outp_10_UNCONNECTED,
      outp(9) => NLW_bus_interface_outp_9_UNCONNECTED,
      outp(8) => NLW_bus_interface_outp_8_UNCONNECTED,
      outp(7) => NLW_bus_interface_outp_7_UNCONNECTED,
      outp(6) => NLW_bus_interface_outp_6_UNCONNECTED,
      outp(5) => NLW_bus_interface_outp_5_UNCONNECTED,
      outp(4) => NLW_bus_interface_outp_4_UNCONNECTED,
      outp(3) => NLW_bus_interface_outp_3_UNCONNECTED,
      outp(2) => NLW_bus_interface_outp_2_UNCONNECTED,
      outp(1) => NLW_bus_interface_outp_1_UNCONNECTED,
      outp(0) => NLW_bus_interface_outp_0_UNCONNECTED
    );
  cpu : leval2
    port map (
      clk => clk_BUFGP,
      rst => rst_0,
      Sync => sync_IBUF_9390,
      iowait => IOwait_0,
      read => NLW_cpu_read_UNCONNECTED,
      write => MemWrite,
      data_out(31) => NLW_cpu_data_out_31_UNCONNECTED,
      data_out(30) => NLW_cpu_data_out_30_UNCONNECTED,
      data_out(29) => NLW_cpu_data_out_29_UNCONNECTED,
      data_out(28) => NLW_cpu_data_out_28_UNCONNECTED,
      data_out(27) => NLW_cpu_data_out_27_UNCONNECTED,
      data_out(26) => NLW_cpu_data_out_26_UNCONNECTED,
      data_out(25) => NLW_cpu_data_out_25_UNCONNECTED,
      data_out(24) => NLW_cpu_data_out_24_UNCONNECTED,
      data_out(23) => NLW_cpu_data_out_23_UNCONNECTED,
      data_out(22) => NLW_cpu_data_out_22_UNCONNECTED,
      data_out(21) => NLW_cpu_data_out_21_UNCONNECTED,
      data_out(20) => NLW_cpu_data_out_20_UNCONNECTED,
      data_out(19) => NLW_cpu_data_out_19_UNCONNECTED,
      data_out(18) => NLW_cpu_data_out_18_UNCONNECTED,
      data_out(17) => NLW_cpu_data_out_17_UNCONNECTED,
      data_out(16) => NLW_cpu_data_out_16_UNCONNECTED,
      data_out(15) => NLW_cpu_data_out_15_UNCONNECTED,
      data_out(14) => NLW_cpu_data_out_14_UNCONNECTED,
      data_out(13) => NLW_cpu_data_out_13_UNCONNECTED,
      data_out(12) => NLW_cpu_data_out_12_UNCONNECTED,
      data_out(11) => NLW_cpu_data_out_11_UNCONNECTED,
      data_out(10) => NLW_cpu_data_out_10_UNCONNECTED,
      data_out(9) => NLW_cpu_data_out_9_UNCONNECTED,
      data_out(8) => NLW_cpu_data_out_8_UNCONNECTED,
      data_out(7) => NLW_cpu_data_out_7_UNCONNECTED,
      data_out(6) => NLW_cpu_data_out_6_UNCONNECTED,
      data_out(5) => NLW_cpu_data_out_5_UNCONNECTED,
      data_out(4) => NLW_cpu_data_out_4_UNCONNECTED,
      data_out(3) => NLW_cpu_data_out_3_UNCONNECTED,
      data_out(2) => NLW_cpu_data_out_2_UNCONNECTED,
      data_out(1) => NLW_cpu_data_out_1_UNCONNECTED,
      data_out(0) => NLW_cpu_data_out_0_UNCONNECTED,
      data_in(31) => NLW_cpu_data_in_31_UNCONNECTED,
      data_in(30) => NLW_cpu_data_in_30_UNCONNECTED,
      data_in(29) => NLW_cpu_data_in_29_UNCONNECTED,
      data_in(28) => NLW_cpu_data_in_28_UNCONNECTED,
      data_in(27) => NLW_cpu_data_in_27_UNCONNECTED,
      data_in(26) => NLW_cpu_data_in_26_UNCONNECTED,
      data_in(25) => NLW_cpu_data_in_25_UNCONNECTED,
      data_in(24) => NLW_cpu_data_in_24_UNCONNECTED,
      data_in(23) => NLW_cpu_data_in_23_UNCONNECTED,
      data_in(22) => NLW_cpu_data_in_22_UNCONNECTED,
      data_in(21) => NLW_cpu_data_in_21_UNCONNECTED,
      data_in(20) => NLW_cpu_data_in_20_UNCONNECTED,
      data_in(19) => NLW_cpu_data_in_19_UNCONNECTED,
      data_in(18) => NLW_cpu_data_in_18_UNCONNECTED,
      data_in(17) => NLW_cpu_data_in_17_UNCONNECTED,
      data_in(16) => NLW_cpu_data_in_16_UNCONNECTED,
      data_in(15) => NLW_cpu_data_in_15_UNCONNECTED,
      data_in(14) => NLW_cpu_data_in_14_UNCONNECTED,
      data_in(13) => NLW_cpu_data_in_13_UNCONNECTED,
      data_in(12) => NLW_cpu_data_in_12_UNCONNECTED,
      data_in(11) => NLW_cpu_data_in_11_UNCONNECTED,
      data_in(10) => NLW_cpu_data_in_10_UNCONNECTED,
      data_in(9) => NLW_cpu_data_in_9_UNCONNECTED,
      data_in(8) => NLW_cpu_data_in_8_UNCONNECTED,
      data_in(7) => NLW_cpu_data_in_7_UNCONNECTED,
      data_in(6) => NLW_cpu_data_in_6_UNCONNECTED,
      data_in(5) => NLW_cpu_data_in_5_UNCONNECTED,
      data_in(4) => NLW_cpu_data_in_4_UNCONNECTED,
      data_in(3) => NLW_cpu_data_in_3_UNCONNECTED,
      data_in(2) => NLW_cpu_data_in_2_UNCONNECTED,
      data_in(1) => NLW_cpu_data_in_1_UNCONNECTED,
      data_in(0) => NLW_cpu_data_in_0_UNCONNECTED,
      addr_bus(25) => fpga_addr_25_OBUF_9367,
      addr_bus(24) => fpga_addr_24_OBUF_9368,
      addr_bus(23) => fpga_addr_23_OBUF_9369,
      addr_bus(22) => fpga_addr_22_OBUF_9370,
      addr_bus(21) => fpga_addr_21_OBUF_9371,
      addr_bus(20) => fpga_addr_20_OBUF_9372,
      addr_bus(19) => fpga_addr_19_OBUF_9373,
      addr_bus(18) => fpga_addr_18_OBUF_9374,
      addr_bus(17) => fpga_addr_17_OBUF_9375,
      addr_bus(16) => fpga_addr_16_OBUF_9376,
      addr_bus(15) => fpga_addr_15_OBUF_9377,
      addr_bus(14) => fpga_addr_14_OBUF_9378,
      addr_bus(13) => fpga_addr_13_OBUF_9379,
      addr_bus(12) => fpga_addr_12_OBUF_9380,
      addr_bus(11) => fpga_addr_11_OBUF_9381,
      addr_bus(10) => fpga_addr_10_OBUF_9382,
      addr_bus(9) => fpga_addr_9_OBUF_9383,
      addr_bus(8) => fpga_addr_8_OBUF_9384,
      addr_bus(7) => fpga_addr_7_OBUF_9392,
      addr_bus(6) => fpga_addr_6_OBUF_9393,
      addr_bus(5) => fpga_addr_5_OBUF_9394,
      addr_bus(4) => fpga_addr_4_OBUF_9395,
      addr_bus(3) => fpga_addr_3_OBUF_9396,
      addr_bus(2) => fpga_addr_2_OBUF_9397,
      addr_bus(1) => fpga_addr_1_OBUF_9398,
      addr_bus(0) => fpga_addr_0_OBUF_9399,
      led(7) => GLOBAL_LOGIC0,
      led(6) => GLOBAL_LOGIC0,
      led(5) => GLOBAL_LOGIC0,
      led(4) => GLOBAL_LOGIC0,
      led(3) => GLOBAL_LOGIC0,
      led(2) => GLOBAL_LOGIC0,
      led(1) => GLOBAL_LOGIC0,
      led(0) => GLOBAL_LOGIC0
    );
  mem_ce_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD87"
    )
    port map (
      I => mem_ce_0_O,
      O => mem_ce(0)
    );
  mem_ce_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD60"
    )
    port map (
      I => mem_ce_1_O,
      O => mem_ce(1)
    );
  avr_irq_OBUF : X_OBUF
    generic map(
      LOC => "PAD82"
    )
    port map (
      I => avr_irq_O,
      O => avr_irq
    );
  led_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD57"
    )
    port map (
      I => led_0_O,
      O => led(0)
    );
  led_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD56"
    )
    port map (
      I => led_1_O,
      O => led(1)
    );
  led_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD53"
    )
    port map (
      I => led_2_O,
      O => led(2)
    );
  led_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD50"
    )
    port map (
      I => led_3_O,
      O => led(3)
    );
  led_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD49"
    )
    port map (
      I => led_4_O,
      O => led(4)
    );
  led_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD48"
    )
    port map (
      I => led_5_O,
      O => led(5)
    );
  led_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD41"
    )
    port map (
      I => led_6_O,
      O => led(6)
    );
  avr_rdy_IBUF : X_BUF
    generic map(
      LOC => "PAD72",
      PATHPULSE => 694 ps
    )
    port map (
      I => avr_rdy,
      O => avr_rdy_INBUF
    );
  led_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD40"
    )
    port map (
      I => led_7_O,
      O => led(7)
    );
  rst_low_IBUF : X_BUF
    generic map(
      LOC => "PAD79",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst_low,
      O => rst_low_INBUF
    );
  rst_low_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD79",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst_low_INBUF,
      O => rst_low_IBUF_9402
    );
  err_0_IBUF : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 694 ps
    )
    port map (
      I => err(0),
      O => err_0_INBUF
    );
  err_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 694 ps
    )
    port map (
      I => err_0_INBUF,
      O => err_0_IBUF_9403
    );
  err_1_IBUF : X_BUF
    generic map(
      LOC => "PAD128",
      PATHPULSE => 694 ps
    )
    port map (
      I => err(1),
      O => err_1_INBUF
    );
  err_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD128",
      PATHPULSE => 694 ps
    )
    port map (
      I => err_1_INBUF,
      O => err_1_IBUF_9404
    );
  write_OBUF : X_OBUF
    generic map(
      LOC => "PAD74"
    )
    port map (
      I => write_O,
      O => write
    );
  read_OBUF : X_OBUF
    generic map(
      LOC => "PAD75"
    )
    port map (
      I => read_O,
      O => read
    );
  fpga_addr_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD146"
    )
    port map (
      I => fpga_addr_10_O,
      O => fpga_addr(10)
    );
  fpga_addr_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD143"
    )
    port map (
      I => fpga_addr_11_O,
      O => fpga_addr(11)
    );
  sync_IBUF : X_BUF
    generic map(
      LOC => "PAD96",
      PATHPULSE => 694 ps
    )
    port map (
      I => sync,
      O => sync_INBUF
    );
  sync_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD96",
      PATHPULSE => 694 ps
    )
    port map (
      I => sync_INBUF,
      O => sync_IBUF_9390
    );
  fpga_addr_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => fpga_addr_20_O,
      O => fpga_addr(20)
    );
  fpga_addr_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD142"
    )
    port map (
      I => fpga_addr_12_O,
      O => fpga_addr(12)
    );
  fpga_addr_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => fpga_addr_21_O,
      O => fpga_addr(21)
    );
  fpga_addr_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD131"
    )
    port map (
      I => fpga_addr_13_O,
      O => fpga_addr(13)
    );
  fpga_addr_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD141"
    )
    port map (
      I => fpga_addr_22_O,
      O => fpga_addr(22)
    );
  fpga_addr_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD130"
    )
    port map (
      I => fpga_addr_14_O,
      O => fpga_addr(14)
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD29",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk,
      O => clk_INBUF
    );
  fpga_addr_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => fpga_addr_23_O,
      O => fpga_addr(23)
    );
  fpga_addr_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD127"
    )
    port map (
      I => fpga_addr_15_O,
      O => fpga_addr(15)
    );
  fpga_addr_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD81"
    )
    port map (
      I => fpga_addr_24_O,
      O => fpga_addr(24)
    );
  fpga_addr_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD124"
    )
    port map (
      I => fpga_addr_16_O,
      O => fpga_addr(16)
    );
  fpga_addr_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD84"
    )
    port map (
      I => fpga_addr_25_O,
      O => fpga_addr(25)
    );
  fpga_addr_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD123"
    )
    port map (
      I => fpga_addr_17_O,
      O => fpga_addr(17)
    );
  fpga_addr_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD121"
    )
    port map (
      I => fpga_addr_18_O,
      O => fpga_addr(18)
    );
  fpga_addr_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD200"
    )
    port map (
      I => fpga_addr_19_O,
      O => fpga_addr(19)
    );
  fpga_addr_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD166"
    )
    port map (
      I => fpga_addr_0_O,
      O => fpga_addr(0)
    );
  fpga_addr_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD165"
    )
    port map (
      I => fpga_addr_1_O,
      O => fpga_addr(1)
    );
  fpga_addr_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD164"
    )
    port map (
      I => fpga_addr_2_O,
      O => fpga_addr(2)
    );
  fpga_addr_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => fpga_addr_3_O,
      O => fpga_addr(3)
    );
  fpga_addr_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => fpga_addr_4_O,
      O => fpga_addr(4)
    );
  fpga_addr_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => fpga_addr_5_O,
      O => fpga_addr(5)
    );
  fpga_addr_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD150"
    )
    port map (
      I => fpga_addr_6_O,
      O => fpga_addr(6)
    );
  fpga_addr_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD149"
    )
    port map (
      I => fpga_addr_7_O,
      O => fpga_addr(7)
    );
  fpga_addr_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => fpga_addr_8_O,
      O => fpga_addr(8)
    );
  fpga_addr_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD147"
    )
    port map (
      I => fpga_addr_9_O,
      O => fpga_addr(9)
    );
  clk_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y11"
    )
    port map (
      I0 => clk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => clk_BUFGP_BUFG_S_INVNOT,
      O => clk_BUFGP
    );
  clk_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => clk_BUFGP_BUFG_S_INVNOT
    );
  clk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 694 ps
    )
    port map (
      I => clk_INBUF,
      O => clk_BUFGP_BUFG_I0_INV
    );
  rst_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y58",
      PATHPULSE => 694 ps
    )
    port map (
      I => rst,
      O => rst_0
    );
  rst1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X66Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rst_low_IBUF_9402,
      ADR2 => VCC,
      ADR3 => VCC,
      O => rst
    );
  IOwait_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y62",
      PATHPULSE => 694 ps
    )
    port map (
      I => IOwait,
      O => IOwait_0
    );
  IOwait1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X66Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => NlwBufferSignal_IOwait1_ADR2,
      ADR2 => VCC,
      ADR3 => NlwBufferSignal_IOwait1_ADR4,
      O => IOwait
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  mem_ce_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD87",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_ce_0_OBUF_9388,
      O => mem_ce_0_O
    );
  mem_ce_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 694 ps
    )
    port map (
      I => mem_ce_1_OBUF_9387,
      O => mem_ce_1_O
    );
  avr_irq_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD82",
      PATHPULSE => 694 ps
    )
    port map (
      I => avr_irq_OBUF_9386,
      O => avr_irq_O
    );
  led_0_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_0_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD57",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_0_O
    );
  led_1_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_1_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD56",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_1_O
    );
  led_2_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_2_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD53",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_2_O
    );
  led_3_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_3_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD50",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_3_O
    );
  led_4_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_4_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD49",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_4_O
    );
  led_5_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_5_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD48",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_5_O
    );
  led_6_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_6_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD41",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_6_O
    );
  led_7_OUTPUT_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_7_OUTPUT_OFF_O1_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD40",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_7_O
    );
  write_OUTPUT_OFF_OMUX : X_INV
    generic map(
      LOC => "PAD74",
      PATHPULSE => 694 ps
    )
    port map (
      I => MemWrite,
      O => write_O
    );
  read_OUTPUT_O1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  read_OUTPUT_OFF_O1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  read_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD75",
      PATHPULSE => 694 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => read_O
    );
  fpga_addr_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD146",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_10_OBUF_9382,
      O => fpga_addr_10_O
    );
  fpga_addr_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD143",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_11_OBUF_9381,
      O => fpga_addr_11_O
    );
  fpga_addr_20_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD181",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_20_OBUF_9372,
      O => fpga_addr_20_O
    );
  fpga_addr_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_12_OBUF_9380,
      O => fpga_addr_12_O
    );
  fpga_addr_21_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD169",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_21_OBUF_9371,
      O => fpga_addr_21_O
    );
  fpga_addr_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD131",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_13_OBUF_9379,
      O => fpga_addr_13_O
    );
  fpga_addr_22_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD141",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_22_OBUF_9370,
      O => fpga_addr_22_O
    );
  fpga_addr_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD130",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_14_OBUF_9378,
      O => fpga_addr_14_O
    );
  fpga_addr_23_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD95",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_23_OBUF_9369,
      O => fpga_addr_23_O
    );
  fpga_addr_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD127",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_15_OBUF_9377,
      O => fpga_addr_15_O
    );
  fpga_addr_24_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD81",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_24_OBUF_9368,
      O => fpga_addr_24_O
    );
  fpga_addr_16_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD124",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_16_OBUF_9376,
      O => fpga_addr_16_O
    );
  fpga_addr_25_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD84",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_25_OBUF_9367,
      O => fpga_addr_25_O
    );
  fpga_addr_17_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD123",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_17_OBUF_9375,
      O => fpga_addr_17_O
    );
  fpga_addr_18_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD121",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_18_OBUF_9374,
      O => fpga_addr_18_O
    );
  fpga_addr_19_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_19_OBUF_9373,
      O => fpga_addr_19_O
    );
  fpga_addr_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD166",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_0_OBUF_9399,
      O => fpga_addr_0_O
    );
  fpga_addr_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD165",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_1_OBUF_9398,
      O => fpga_addr_1_O
    );
  fpga_addr_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD164",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_2_OBUF_9397,
      O => fpga_addr_2_O
    );
  fpga_addr_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD163",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_3_OBUF_9396,
      O => fpga_addr_3_O
    );
  fpga_addr_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_4_OBUF_9395,
      O => fpga_addr_4_O
    );
  fpga_addr_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD156",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_5_OBUF_9394,
      O => fpga_addr_5_O
    );
  fpga_addr_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD150",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_6_OBUF_9393,
      O => fpga_addr_6_O
    );
  fpga_addr_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD149",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_7_OBUF_9392,
      O => fpga_addr_7_O
    );
  fpga_addr_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_8_OBUF_9384,
      O => fpga_addr_8_O
    );
  fpga_addr_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD147",
      PATHPULSE => 694 ps
    )
    port map (
      I => fpga_addr_9_OBUF_9383,
      O => fpga_addr_9_O
    );
  NlwBufferBlock_IOwait1_ADR2 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => memory_rdy,
      O => NlwBufferSignal_IOwait1_ADR2
    );
  NlwBufferBlock_IOwait1_ADR4 : X_BUF
    generic map(
      PATHPULSE => 694 ps
    )
    port map (
      I => avr_rdy_INBUF,
      O => NlwBufferSignal_IOwait1_ADR4
    );
  NlwBlock_toplevel_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_toplevel_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end STRUCTURE;

