`timescale 1ns / 1ps
//*************************************************************************
//   > æ–‡ä»¶å?: MEM.v
//   > æè¿°  :äº”çº§æµæ°´CPUçš„è®¿å­˜æ¨¡å?
//   > ä½œè??  : TernenceCao
//   > æ—¥æœŸ  : 2021-06-12
//*************************************************************************
module mem(                          // è®¿å­˜çº?
    input              clk,          // æ—¶é’Ÿ
    input              MEM_valid,    // è®¿å­˜çº§æœ‰æ•ˆä¿¡å?
    input      [154:0] EXE_MEM_bus_r,// EXE->MEMæ€»çº¿
    input      [ 31:0] dm_rdata,     // è®¿å­˜è¯»æ•°æ?
    output     [ 31:0] dm_addr,      // è®¿å­˜è¯»å†™åœ°å€
    output reg [  3:0] dm_wen,       // è®¿å­˜å†™ä½¿èƒ?
    output reg [ 31:0] dm_wdata,     // è®¿å­˜å†™æ•°æ?
    output  reg           MEM_over,     // MEMæ¨¡å—æ‰§è¡Œå®Œæˆ
    output     [118:0] MEM_WB_bus,   // MEM->WBæ€»çº¿
    
    //5çº§æµæ°´æ–°å¢æ¥å?
    input              MEM_allow_in, // MEMçº§å…è®¸ä¸‹çº§è¿›å…?
    output     [  4:0] MEM_wdest,    // MEMçº§è¦å†™å›å¯„å­˜å™¨å †çš„ç›®æ ‡åœ°å?å?
    
    //æ—è·¯éœ?è¦çš„ä¿¡æ¯
    output     [ 31:0] MEM_rs_value,
    output             MEM_bypass_en,
     
    //å±•ç¤ºPC
    output     [ 31:0] MEM_pc
);
//-----{EXE->MEMæ€»çº¿}begin
    //è®¿å­˜éœ?è¦ç”¨åˆ°çš„load/storeä¿¡æ¯
    wire [3 :0] mem_control;  //MEMéœ?è¦ä½¿ç”¨çš„æ§åˆ¶ä¿¡å·
    wire [31:0] store_data;   //storeæ“ä½œçš„å­˜çš„æ•°æ?
    
    //EXEç»“æœå’ŒHI/LOæ•°æ®
    wire [31:0] exe_result;
    wire [31:0] lo_result;
    wire        hi_write;
    wire        lo_write;
    
    //å†™å›éœ?è¦ç”¨åˆ°çš„ä¿¡æ¯
    wire mfhi;
    wire mflo;
    wire mtc0;
    wire mfc0;
    wire [7 :0] cp0r_addr;
    wire       syscall;   //syscallå’Œeretåœ¨å†™å›çº§æœ‰ç‰¹æ®Šçš„æ“ä½œ 
    wire       eret;
    wire       rf_wen;    //å†™å›çš„å¯„å­˜å™¨å†™ä½¿èƒ?
    wire [4:0] rf_wdest;  //å†™å›çš„ç›®çš„å¯„å­˜å™¨
    wire       data_related_en;
    
    //pc
    wire [31:0] pc;    
    assign {mem_control,
            store_data,
            data_related_en,
            exe_result,
            lo_result,
            hi_write,
            lo_write,
            mfhi,
            mflo,
            mtc0,
            mfc0,
            cp0r_addr,
            syscall,
            eret,
            rf_wen,
            rf_wdest,
            pc         } = EXE_MEM_bus_r;  
//-----{EXE->MEMæ€»çº¿}end

//-----{load/storeè®¿å­˜}begin
    wire inst_load;  //loadæ“ä½œ
    wire inst_store; //storeæ“ä½œ
    wire ls_word;    //load/storeä¸ºå­—èŠ‚è¿˜æ˜¯å­—,0:byte;1:word
    wire lb_sign;    //loadä¸?å­—èŠ‚ä¸ºæœ‰ç¬¦å·load
    assign {inst_load,inst_store,ls_word,lb_sign} = mem_control;

    //è®¿å­˜è¯»å†™åœ°å€
    assign dm_addr = exe_result;
    
    //storeæ“ä½œçš„å†™ä½¿èƒ½
    always @ (*)    // å†…å­˜å†™ä½¿èƒ½ä¿¡å?
    begin
        if (MEM_valid && inst_store) // è®¿å­˜çº§æœ‰æ•ˆæ—¶,ä¸”ä¸ºstoreæ“ä½œ
        begin
            if (ls_word)
            begin
                dm_wen <= 4'b1111; // å­˜å‚¨å­—æŒ‡ä»¤ï¼Œå†™ä½¿èƒ½å…¨1
            end
            else
            begin // SBæŒ‡ä»¤ï¼Œéœ€è¦ä¾æ®åœ°å?åº•ä¸¤ä½ï¼Œç¡®å®šå¯¹åº”çš„å†™ä½¿èƒ½
                case (dm_addr[1:0])
                    2'b00   : dm_wen <= 4'b0001;
                    2'b01   : dm_wen <= 4'b0010;
                    2'b10   : dm_wen <= 4'b0100;
                    2'b11   : dm_wen <= 4'b1000;
                    default : dm_wen <= 4'b0000;
                endcase
            end
        end
        else
        begin
            dm_wen <= 4'b0000;
        end
    end 
    
    //storeæ“ä½œçš„å†™æ•°æ®
    always @ (*)  // å¯¹äºSBæŒ‡ä»¤ï¼Œéœ€è¦ä¾æ®åœ°å?åº•ä¸¤ä½ï¼Œç§»åŠ¨storeçš„å­—èŠ‚è‡³å¯¹åº”ä½ç½®
    begin
        case (dm_addr[1:0])
            2'b00   : dm_wdata <= store_data;
            2'b01   : dm_wdata <= {16'd0, store_data[7:0], 8'd0};
            2'b10   : dm_wdata <= {8'd0, store_data[7:0], 16'd0};
            2'b11   : dm_wdata <= {store_data[7:0], 24'd0};
            default : dm_wdata <= store_data;
        endcase
    end
    
     //loadè¯»å‡ºçš„æ•°æ?
     wire        load_sign;
     wire [31:0] load_result;
    assign load_sign = (dm_addr[1:0]==2'd0) ? dm_rdata[ 7] :
                       (dm_addr[1:0]==2'd1) ? dm_rdata[15] :
                       (dm_addr[1:0]==2'd2) ? dm_rdata[23] : dm_rdata[31] ;
     assign load_result[7:0] = (dm_addr[1:0]==2'd0) ? dm_rdata[ 7:0 ] :
                               (dm_addr[1:0]==2'd1) ? dm_rdata[15:8 ] :
                               (dm_addr[1:0]==2'd2) ? dm_rdata[23:16] :
                                                      dm_rdata[31:24] ;
     assign load_result[31:8]= ls_word ? dm_rdata[31:8] : {24{lb_sign & load_sign}};
//-----{load/storeè®¿å­˜}end

//-----{MEMæ‰§è¡Œå®Œæˆ}begin
    //ç”±äºæ•°æ®RAMä¸ºåŒæ­¥è¯»å†™çš„,
    //æ•…å¯¹loadæŒ‡ä»¤ï¼Œå–æ•°æ®æ—¶ï¼Œæœ‰ä¸€æ‹å»¶æ—?
    //å³å‘åœ°å€çš„ä¸‹ä¸?æ‹æ—¶é’Ÿæ‰èƒ½å¾—åˆ°loadçš„æ•°æ?
    //æ•…memåœ¨è¿›è¡Œloadæ“ä½œæ—¶æœ‰éœ?è¦ä¸¤æ‹æ—¶é—´æ‰èƒ½å–åˆ°æ•°æ?
    //è€Œå¯¹å…¶ä»–æ“ä½œï¼Œåˆ™åªéœ€è¦ä¸€æ‹æ—¶é—?
    reg MEM_valid_r;
    always @(posedge clk)
    begin
        if (MEM_allow_in)
        begin
            MEM_valid_r <= 1'b0;
        end
        else
        begin
            MEM_valid_r <= MEM_valid;
        end
    end
    //assign MEM_over = inst_load ? MEM_valid_r : MEM_valid;
    
        always @(posedge clk)
        begin
            MEM_over <= inst_load ? MEM_valid_r : MEM_valid;
        end
    //å¦‚æœæ•°æ®ramä¸ºå¼‚æ­¥è¯»çš„ï¼Œåˆ™MEM_validå³æ˜¯MEM_overä¿¡å·ï¼?
    //å³loadä¸?æ‹å®Œæˆ?
//-----{MEMæ‰§è¡Œå®Œæˆ}end

//-----{MEMæ¨¡å—çš„destå€¼}begin
   //åªæœ‰åœ¨MEMæ¨¡å—æœ‰æ•ˆæ—¶ï¼Œå…¶å†™å›ç›®çš„å¯„å­˜å™¨å·æ‰æœ‰æ„ä¹?
    assign MEM_wdest = rf_wdest & {5{MEM_valid}};
//-----{MEMæ¨¡å—çš„destå€¼}end

//-----{MEM->WBæ€»çº¿}begin
    wire [31:0] mem_result; //MEMä¼ åˆ°WBçš„resultä¸ºloadç»“æœæˆ–EXEç»“æœ
    assign mem_result = inst_load ? load_result : exe_result;
    assign MEM_rs_value = mem_result;
    assign MEM_WB_bus = {rf_wen,rf_wdest,                   // WBéœ?è¦ä½¿ç”¨çš„ä¿¡å·
                         data_related_en,
                         mem_result,                        // æœ?ç»ˆè¦å†™å›å¯„å­˜å™¨çš„æ•°æ®
                         lo_result,                         // ä¹˜æ³•ä½?32ä½ç»“æœï¼Œæ–°å¢
                         hi_write,lo_write,                 // HI/LOå†™ä½¿èƒ½ï¼Œæ–°å¢
                         mfhi,mflo,                         // WBéœ?è¦ä½¿ç”¨çš„ä¿¡å·,æ–°å¢
                         mtc0,mfc0,cp0r_addr,syscall,eret,  // WBéœ?è¦ä½¿ç”¨çš„ä¿¡å·,æ–°å¢
                         pc};                               // PCå€?
//-----{MEM->WBæ€»çº¿}begin

//-----{å±•ç¤ºMEMæ¨¡å—çš„PCå€¼}begin
    assign MEM_pc = pc;
    assign MEM_bypass_en = data_related_en;
//-----{å±•ç¤ºMEMæ¨¡å—çš„PCå€¼}end
endmodule