(function() {var implementors = {};
implementors["rsim"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/exceptions/enum.IllegalInstructionException.html\" title=\"enum rsim::processor::exceptions::IllegalInstructionException\">IllegalInstructionException</a>","synthetic":true,"types":["rsim::processor::exceptions::IllegalInstructionException"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/exceptions/enum.MemoryException.html\" title=\"enum rsim::processor::exceptions::MemoryException\">MemoryException</a>","synthetic":true,"types":["rsim::processor::exceptions::MemoryException"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/exceptions/enum.ProgramHaltedException.html\" title=\"enum rsim::processor::exceptions::ProgramHaltedException\">ProgramHaltedException</a>","synthetic":true,"types":["rsim::processor::exceptions::ProgramHaltedException"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/exceptions/enum.CapOrRegister.html\" title=\"enum rsim::processor::exceptions::CapOrRegister\">CapOrRegister</a>","synthetic":true,"types":["rsim::processor::exceptions::CapOrRegister"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/exceptions/enum.CapabilityException.html\" title=\"enum rsim::processor::exceptions::CapabilityException\">CapabilityException</a>","synthetic":true,"types":["rsim::processor::exceptions::CapabilityException"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/decode/enum.Opcode.html\" title=\"enum rsim::processor::decode::Opcode\">Opcode</a>","synthetic":true,"types":["rsim::processor::decode::Opcode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/decode/struct.Imm.html\" title=\"struct rsim::processor::decode::Imm\">Imm</a>","synthetic":true,"types":["rsim::processor::decode::Imm"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/decode/enum.InstructionBits.html\" title=\"enum rsim::processor::decode::InstructionBits\">InstructionBits</a>","synthetic":true,"types":["rsim::processor::decode::InstructionBits"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/elements/memory/struct.IOMemory.html\" title=\"struct rsim::processor::elements::memory::IOMemory\">IOMemory</a>","synthetic":true,"types":["rsim::processor::elements::memory::IOMemory"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/elements/memory/struct.MemoryBacking.html\" title=\"struct rsim::processor::elements::memory::MemoryBacking\">MemoryBacking</a>","synthetic":true,"types":["rsim::processor::elements::memory::MemoryBacking"]},{"text":"impl !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/elements/memory/struct.AggregateMemory.html\" title=\"struct rsim::processor::elements::memory::AggregateMemory\">AggregateMemory</a>","synthetic":true,"types":["rsim::processor::elements::memory::AggregateMemory"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/elements/registers/enum.RegisterFileError.html\" title=\"enum rsim::processor::elements::registers::RegisterFileError\">RegisterFileError</a>","synthetic":true,"types":["rsim::processor::elements::registers::RegisterFileError"]},{"text":"impl&lt;T&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/elements/registers/struct.RvRegisterFile.html\" title=\"struct rsim::processor::elements::registers::RvRegisterFile\">RvRegisterFile</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a>,&nbsp;</span>","synthetic":true,"types":["rsim::processor::elements::registers::RvRegisterFile"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/elements/cheri/capability/enum.SafeTaggedCap.html\" title=\"enum rsim::processor::elements::cheri::capability::SafeTaggedCap\">SafeTaggedCap</a>","synthetic":true,"types":["rsim::processor::elements::cheri::capability::SafeTaggedCap"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/elements/cheri/memory/struct.TagMemory.html\" title=\"struct rsim::processor::elements::cheri::memory::TagMemory\">TagMemory</a>","synthetic":true,"types":["rsim::processor::elements::cheri::memory::TagMemory"]},{"text":"impl !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/elements/cheri/memory/struct.CheriAggregateMemory.html\" title=\"struct rsim::processor::elements::cheri::memory::CheriAggregateMemory\">CheriAggregateMemory</a>","synthetic":true,"types":["rsim::processor::elements::cheri::memory::CheriAggregateMemory"]},{"text":"impl&lt;'a&gt; !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/elements/cheri/memory/struct.IntegerModeCheriAggregateMemory.html\" title=\"struct rsim::processor::elements::cheri::memory::IntegerModeCheriAggregateMemory\">IntegerModeCheriAggregateMemory</a>&lt;'a&gt;","synthetic":true,"types":["rsim::processor::elements::cheri::memory::IntegerModeCheriAggregateMemory"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/elements/cheri/registers/struct.CheriRV64RegisterFile.html\" title=\"struct rsim::processor::elements::cheri::registers::CheriRV64RegisterFile\">CheriRV64RegisterFile</a>","synthetic":true,"types":["rsim::processor::elements::cheri::registers::CheriRV64RegisterFile"]},{"text":"impl&lt;'a&gt; !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/elements/cheri/registers/struct.IntegerModeCheriRV64RegisterFile.html\" title=\"struct rsim::processor::elements::cheri::registers::IntegerModeCheriRV64RegisterFile\">IntegerModeCheriRV64RegisterFile</a>&lt;'a&gt;","synthetic":true,"types":["rsim::processor::elements::cheri::registers::IntegerModeCheriRV64RegisterFile"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/rv32im/struct.Rv32im.html\" title=\"struct rsim::processor::isa_mods::rv32im::Rv32im\">Rv32im</a>","synthetic":true,"types":["rsim::processor::isa_mods::rv32im::Rv32im"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/rv64im/struct.Rv64im.html\" title=\"struct rsim::processor::isa_mods::rv64im::Rv64im\">Rv64im</a>","synthetic":true,"types":["rsim::processor::isa_mods::rv64im::Rv64im"]},{"text":"impl&lt;'a, T&gt; !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/csrs/struct.ZicsrConn.html\" title=\"struct rsim::processor::isa_mods::csrs::ZicsrConn\">ZicsrConn</a>&lt;'a, T&gt;","synthetic":true,"types":["rsim::processor::isa_mods::csrs::ZicsrConn"]},{"text":"impl&lt;T&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/csrs/struct.Zicsr.html\" title=\"struct rsim::processor::isa_mods::csrs::Zicsr\">Zicsr</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a>,&nbsp;</span>","synthetic":true,"types":["rsim::processor::isa_mods::csrs::Zicsr"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/vector/types/struct.VType.html\" title=\"struct rsim::processor::isa_mods::vector::types::VType\">VType</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::types::VType"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/isa_mods/vector/types/enum.ConfigKind.html\" title=\"enum rsim::processor::isa_mods::vector::types::ConfigKind\">ConfigKind</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::types::ConfigKind"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/isa_mods/vector/types/enum.Sew.html\" title=\"enum rsim::processor::isa_mods::vector::types::Sew\">Sew</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::types::Sew"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/isa_mods/vector/types/enum.Lmul.html\" title=\"enum rsim::processor::isa_mods::vector::types::Lmul\">Lmul</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::types::Lmul"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/vector/types/struct.VectorElem.html\" title=\"struct rsim::processor::isa_mods::vector::types::VectorElem\">VectorElem</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::types::VectorElem"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/isa_mods/vector/decode/enum.RvvMopType.html\" title=\"enum rsim::processor::isa_mods::vector::decode::RvvMopType\">RvvMopType</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::decode::RvvMopType"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/isa_mods/vector/decode/enum.UnitStrideLoadOp.html\" title=\"enum rsim::processor::isa_mods::vector::decode::UnitStrideLoadOp\">UnitStrideLoadOp</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::decode::UnitStrideLoadOp"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/isa_mods/vector/decode/enum.UnitStrideStoreOp.html\" title=\"enum rsim::processor::isa_mods::vector::decode::UnitStrideStoreOp\">UnitStrideStoreOp</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::decode::UnitStrideStoreOp"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/isa_mods/vector/decode/enum.MemOpDir.html\" title=\"enum rsim::processor::isa_mods::vector::decode::MemOpDir\">MemOpDir</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::decode::MemOpDir"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/isa_mods/vector/decode/enum.DecodedMemOp.html\" title=\"enum rsim::processor::isa_mods::vector::decode::DecodedMemOp\">DecodedMemOp</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::decode::DecodedMemOp"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/vector/registers/struct.IntVectorRegisterFile.html\" title=\"struct rsim::processor::isa_mods::vector::registers::IntVectorRegisterFile\">IntVectorRegisterFile</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::registers::IntVectorRegisterFile"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/vector/registers/struct.CheriVectorRegisterFile.html\" title=\"struct rsim::processor::isa_mods::vector::registers::CheriVectorRegisterFile\">CheriVectorRegisterFile</a>","synthetic":true,"types":["rsim::processor::isa_mods::vector::registers::CheriVectorRegisterFile"]},{"text":"impl&lt;uXLEN, TElem&gt; !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/vector/struct.Rvv.html\" title=\"struct rsim::processor::isa_mods::vector::Rvv\">Rvv</a>&lt;uXLEN, TElem&gt;","synthetic":true,"types":["rsim::processor::isa_mods::vector::Rvv"]},{"text":"impl&lt;'a&gt; !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/cheri/struct.XCheri64Conn.html\" title=\"struct rsim::processor::isa_mods::cheri::XCheri64Conn\">XCheri64Conn</a>&lt;'a&gt;","synthetic":true,"types":["rsim::processor::isa_mods::cheri::XCheri64Conn"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/cheri/struct.XCheri64.html\" title=\"struct rsim::processor::isa_mods::cheri::XCheri64\">XCheri64</a>","synthetic":true,"types":["rsim::processor::isa_mods::cheri::XCheri64"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/cheri/struct.Rv64imCapabilityMode.html\" title=\"struct rsim::processor::isa_mods::cheri::Rv64imCapabilityMode\">Rv64imCapabilityMode</a>","synthetic":true,"types":["rsim::processor::isa_mods::cheri::Rv64imCapabilityMode"]},{"text":"impl&lt;'a, uXLEN&gt; !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/isa_mods/struct.RvimConn.html\" title=\"struct rsim::processor::isa_mods::RvimConn\">RvimConn</a>&lt;'a, uXLEN&gt;","synthetic":true,"types":["rsim::processor::isa_mods::RvimConn"]},{"text":"impl !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/models/rv32imv/struct.Processor32.html\" title=\"struct rsim::processor::models::rv32imv::Processor32\">Processor32</a>","synthetic":true,"types":["rsim::processor::models::rv32imv::Processor32"]},{"text":"impl !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/models/rv32imv/struct.ProcessorModules32.html\" title=\"struct rsim::processor::models::rv32imv::ProcessorModules32\">ProcessorModules32</a>","synthetic":true,"types":["rsim::processor::models::rv32imv::ProcessorModules32"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/models/rv32imv/struct.ProcessorCSRs32.html\" title=\"struct rsim::processor::models::rv32imv::ProcessorCSRs32\">ProcessorCSRs32</a>","synthetic":true,"types":["rsim::processor::models::rv32imv::ProcessorCSRs32"]},{"text":"impl !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/models/rv64imv/struct.Rv64imvProcessor.html\" title=\"struct rsim::processor::models::rv64imv::Rv64imvProcessor\">Rv64imvProcessor</a>","synthetic":true,"types":["rsim::processor::models::rv64imv::Rv64imvProcessor"]},{"text":"impl !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/models/rv64imv/struct.Rv64imvProcessorModules.html\" title=\"struct rsim::processor::models::rv64imv::Rv64imvProcessorModules\">Rv64imvProcessorModules</a>","synthetic":true,"types":["rsim::processor::models::rv64imv::Rv64imvProcessorModules"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/models/rv64imv/struct.Rv64imvProcessorCSRs.html\" title=\"struct rsim::processor::models::rv64imv::Rv64imvProcessorCSRs\">Rv64imvProcessorCSRs</a>","synthetic":true,"types":["rsim::processor::models::rv64imv::Rv64imvProcessorCSRs"]},{"text":"impl !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/models/rv64imvxcheri/struct.Rv64imvXCheriProcessor.html\" title=\"struct rsim::processor::models::rv64imvxcheri::Rv64imvXCheriProcessor\">Rv64imvXCheriProcessor</a>","synthetic":true,"types":["rsim::processor::models::rv64imvxcheri::Rv64imvXCheriProcessor"]},{"text":"impl !<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/models/rv64imvxcheri/struct.Rv64imvXCheriProcessorModules.html\" title=\"struct rsim::processor::models::rv64imvxcheri::Rv64imvXCheriProcessorModules\">Rv64imvXCheriProcessorModules</a>","synthetic":true,"types":["rsim::processor::models::rv64imvxcheri::Rv64imvXCheriProcessorModules"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rsim/processor/models/rv64imvxcheri/enum.CheriExecMode.html\" title=\"enum rsim::processor::models::rv64imvxcheri::CheriExecMode\">CheriExecMode</a>","synthetic":true,"types":["rsim::processor::models::rv64imvxcheri::CheriExecMode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rsim/processor/models/rv64imvxcheri/struct.Rv64imvXCheriProcessorCSRs.html\" title=\"struct rsim::processor::models::rv64imvxcheri::Rv64imvXCheriProcessorCSRs\">Rv64imvXCheriProcessorCSRs</a>","synthetic":true,"types":["rsim::processor::models::rv64imvxcheri::Rv64imvXCheriProcessorCSRs"]}];
implementors["rust_cheri_compressed_cap"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rust_cheri_compressed_cap/cc64/enum.Cc64.html\" title=\"enum rust_cheri_compressed_cap::cc64::Cc64\">Cc64</a>","synthetic":true,"types":["rust_cheri_compressed_cap::cc64::Cc64"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"enum\" href=\"rust_cheri_compressed_cap/cc128/enum.Cc128.html\" title=\"enum rust_cheri_compressed_cap::cc128::Cc128\">Cc128</a>","synthetic":true,"types":["rust_cheri_compressed_cap::cc128::Cc128"]},{"text":"impl&lt;T&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rust_cheri_compressed_cap/struct.CcxCap.html\" title=\"struct rust_cheri_compressed_cap::CcxCap\">CcxCap</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;T as <a class=\"trait\" href=\"rust_cheri_compressed_cap/trait.CompressedCapability.html\" title=\"trait rust_cheri_compressed_cap::CompressedCapability\">CompressedCapability</a>&gt;::<a class=\"type\" href=\"rust_cheri_compressed_cap/trait.CompressedCapability.html#associatedtype.Addr\" title=\"type rust_cheri_compressed_cap::CompressedCapability::Addr\">Addr</a>: <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;T as <a class=\"trait\" href=\"rust_cheri_compressed_cap/trait.CompressedCapability.html\" title=\"trait rust_cheri_compressed_cap::CompressedCapability\">CompressedCapability</a>&gt;::<a class=\"type\" href=\"rust_cheri_compressed_cap/trait.CompressedCapability.html#associatedtype.FfiLength\" title=\"type rust_cheri_compressed_cap::CompressedCapability::FfiLength\">FfiLength</a>: <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a>,&nbsp;</span>","synthetic":true,"types":["rust_cheri_compressed_cap::CcxCap"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/std/panic/trait.UnwindSafe.html\" title=\"trait std::panic::UnwindSafe\">UnwindSafe</a> for <a class=\"struct\" href=\"rust_cheri_compressed_cap/struct.CcxBoundsBits.html\" title=\"struct rust_cheri_compressed_cap::CcxBoundsBits\">CcxBoundsBits</a>","synthetic":true,"types":["rust_cheri_compressed_cap::CcxBoundsBits"]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()