<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="5.0.0" version="1.0">
  This file is intended to be loaded by Logisim-evolution v5.0.0(https://github.com/logisim-evolution/).

  <lib desc="#Wiring" name="0">
    <tool name="Pin">
      <a name="appearance" val="classic"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#FPArithmetic" name="4"/>
  <lib desc="#Memory" name="5"/>
  <lib desc="#I/O" name="6"/>
  <lib desc="#TTL" name="7"/>
  <lib desc="#TCL" name="8"/>
  <lib desc="#Base" name="9"/>
  <lib desc="#BFH-Praktika" name="10"/>
  <lib desc="#Input/Output-Extra" name="11"/>
  <lib desc="#Soc" name="12"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool map="Button2" name="Poke Tool"/>
    <tool map="Button3" name="Menu Tool"/>
    <tool map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool name="Poke Tool"/>
    <tool name="Edit Tool"/>
    <tool name="Wiring Tool"/>
    <tool name="Text Tool"/>
    <tool name="Image"/>
    <sep/>
    <tool name="Pin"/>
    <tool name="Pin">
      <a name="facing" val="west"/>
      <a name="type" val="output"/>
    </tool>
    <sep/>
    <tool name="NOT Gate"/>
    <tool name="AND Gate"/>
    <tool name="OR Gate"/>
    <tool name="XOR Gate"/>
    <tool name="NAND Gate"/>
    <tool name="NOR Gate"/>
    <sep/>
    <tool name="D Flip-Flop"/>
    <tool name="Register"/>
  </toolbar>
  <circuit name="main">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="main"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(240,300)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="a"/>
    </comp>
    <comp lib="0" loc="(530,300)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="y"/>
      <a name="type" val="output"/>
    </comp>
    <comp loc="(500,300)" name="NOT_gate"/>
    <wire from="(240,300)" to="(280,300)"/>
    <wire from="(500,300)" to="(530,300)"/>
  </circuit>
  <vhdl appearance="logisim_evolution" name="NOT_gate">LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY NOT_gate IS
    PORT (
        a : IN STD_LOGIC;
        y : OUT STD_LOGIC
    );
END NOT_gate;

ARCHITECTURE Behavioral OF NOT_gate IS
BEGIN
    y &lt;= NOT a;
END Behavioral;</vhdl>
</project>
