INFO: [VRFC 10-2263] Analyzing Verilog file "/home/megamind/Verilog-codes/UART-RX/UART-RX.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
