// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _operator_int_div5_HH_
#define _operator_int_div5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lut_div5_chunk.h"

namespace ap_rtl {

struct operator_int_div5 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > in_r;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    operator_int_div5(sc_module_name name);
    SC_HAS_PROCESS(operator_int_div5);

    ~operator_int_div5();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lut_div5_chunk* grp_lut_div5_chunk_fu_80;
    sc_signal< sc_lv<22> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > reg_107;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_80_ap_idle;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_80_ap_ready;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_80_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<3> > d_chunk_V_fu_122_p1;
    sc_signal< sc_lv<3> > d_chunk_V_reg_241;
    sc_signal< sc_lv<3> > d_chunk_V_1_reg_246;
    sc_signal< sc_lv<3> > d_chunk_V_2_reg_251;
    sc_signal< sc_lv<3> > d_chunk_V_3_reg_256;
    sc_signal< sc_lv<3> > d_chunk_V_4_reg_261;
    sc_signal< sc_lv<3> > d_chunk_V_5_reg_266;
    sc_signal< sc_lv<3> > d_chunk_V_6_reg_271;
    sc_signal< sc_lv<3> > d_chunk_V_7_reg_276;
    sc_signal< sc_lv<3> > d_chunk_V_8_reg_281;
    sc_signal< sc_lv<3> > d_chunk_V_9_reg_286;
    sc_signal< sc_lv<3> > d_chunk_V_10_fu_217_p1;
    sc_signal< sc_lv<3> > d_chunk_V_10_reg_291;
    sc_signal< sc_lv<2> > tmp_fu_221_p1;
    sc_signal< sc_lv<2> > tmp_reg_296;
    sc_signal< sc_lv<3> > q_chunk_V_reg_301;
    sc_signal< sc_lv<3> > q_chunk_V_1_reg_306;
    sc_signal< sc_lv<3> > q_chunk_V_2_reg_311;
    sc_signal< sc_lv<3> > q_chunk_V_3_reg_316;
    sc_signal< sc_lv<3> > q_chunk_V_4_reg_321;
    sc_signal< sc_lv<3> > q_chunk_V_5_reg_326;
    sc_signal< sc_lv<3> > q_chunk_V_6_reg_331;
    sc_signal< sc_lv<3> > q_chunk_V_7_reg_336;
    sc_signal< sc_lv<3> > q_chunk_V_8_reg_341;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_80_ap_start;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_80_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_80_r_in_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_80_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_80_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_80_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<2> > p_Result_i_fu_112_p4;
    sc_signal< sc_lv<22> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_ST_fsm_state1;
    static const sc_lv<22> ap_ST_fsm_state2;
    static const sc_lv<22> ap_ST_fsm_state3;
    static const sc_lv<22> ap_ST_fsm_state4;
    static const sc_lv<22> ap_ST_fsm_state5;
    static const sc_lv<22> ap_ST_fsm_state6;
    static const sc_lv<22> ap_ST_fsm_state7;
    static const sc_lv<22> ap_ST_fsm_state8;
    static const sc_lv<22> ap_ST_fsm_state9;
    static const sc_lv<22> ap_ST_fsm_state10;
    static const sc_lv<22> ap_ST_fsm_state11;
    static const sc_lv<22> ap_ST_fsm_state12;
    static const sc_lv<22> ap_ST_fsm_state13;
    static const sc_lv<22> ap_ST_fsm_state14;
    static const sc_lv<22> ap_ST_fsm_state15;
    static const sc_lv<22> ap_ST_fsm_state16;
    static const sc_lv<22> ap_ST_fsm_state17;
    static const sc_lv<22> ap_ST_fsm_state18;
    static const sc_lv<22> ap_ST_fsm_state19;
    static const sc_lv<22> ap_ST_fsm_state20;
    static const sc_lv<22> ap_ST_fsm_state21;
    static const sc_lv<22> ap_ST_fsm_state22;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_17;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_d_chunk_V_10_fu_217_p1();
    void thread_d_chunk_V_fu_122_p1();
    void thread_grp_lut_div5_chunk_fu_80_ap_start();
    void thread_grp_lut_div5_chunk_fu_80_d_V();
    void thread_grp_lut_div5_chunk_fu_80_r_in_V();
    void thread_p_Result_i_fu_112_p4();
    void thread_tmp_fu_221_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
