logic module placement; boundary constraints; B*-tree; simulated annealing
	algorithm; silicon area; interconnection length
