;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -704, <-20
	ADD 270, 60
	MOV -7, <20
	ADD 270, 60
	CMP @121, 103
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	ADD <-30, 9
	SUB @0, @0
	DAT #0, <332
	CMP #72, @200
	SPL @42, #200
	JMP <127, 106
	SUB @0, @2
	SLT 60, @401
	MOV @127, 186
	ADD 270, 60
	ADD 270, 60
	SLT -1, <-20
	SUB @0, @2
	DAT <-30, #9
	SUB 7, <21
	JMP 0, <2
	DJN 0, <332
	CMP 12, @10
	ADD <-30, 9
	JMZ 0, <2
	DJN -1, @-20
	JMP @72, #200
	ADD 270, 60
	SUB @121, 108
	SLT #270, <1
	JMP 700, 600
	SUB -270, 260
	DAT #-601, #-18
	SPL -700, -600
	JMZ 210, @81
	ADD <-30, 9
	SPL -700, -600
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
	SUB @0, @2
	SUB @0, @2
