// Seed: 3390247285
module module_0 ();
  localparam id_1 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output uwire id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_26 = 32'd23,
    parameter id_28 = 32'd31
) (
    output uwire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    output uwire id_8,
    input tri id_9,
    input tri id_10,
    input supply0 id_11,
    input wire id_12,
    input tri0 id_13,
    output wand id_14,
    output wire id_15,
    output wor id_16,
    input supply0 id_17,
    output supply1 id_18,
    input uwire id_19,
    input supply0 id_20,
    input wand id_21,
    input tri0 id_22,
    output wire id_23,
    input wire id_24,
    output supply0 id_25,
    input tri _id_26
);
  wire _id_28;
  logic [7:0][1 'b0 : id_26] id_29;
  assign id_15 = id_29[id_28];
  always
    if (-1) begin : LABEL_0
      $signed(42);
      ;
    end
  module_0 modCall_1 ();
  wire id_30;
  ;
  assign id_0 = id_22;
endmodule
