# Descriptions of blocks and fields.

TTLIN       TTL input
    TERM            Select TTL input termination
    VAL             TTL input value

TTLOUT      TTL output
    VAL             TTL output value

LVDSIN      LVDS input
    VAL             LVDS input value

LVDSOUT     LVDS output
    VAL             LVDS output value

LUT         Logic lookup table
    FUNC            Logic function for table computation
    INPA            Input A
    INPB            Input B
    INPC            Input C
    INPD            Input D
    INPE            Input E
    OUT             Lookup table output

SRGATE      Set reset gate
    SET_EDGE        Output set edge (0 = rising edge, 1 = falling edge)
    RST_EDGE        Output reset edge (0 = rising edge, 1 = falling edge)
    FORCE_SET       Set output to 1
    FORCE_RST       Reset output to 0
    SET             A falling/rising edge sets the output to 1
    RST             A falling/rising edge resets the output to 0
    OUT             Output value

DIV         Pulse divider
    DIVISOR         Divisor value
    FIRST_PULSE     Where to send first pulse
    INP             Input pulse train
    ENABLE          Reset on falling edge, enable on rising
    OUTD            Divided pulse output
    OUTN            Non-divided pulse output
    OUT             Internal counter value

PULSE       One-shot pulse delay and stretch
    DELAY           Output pulse delay (0 for no delay)
    WIDTH           Output pulse width (0 for input pulse width)
    INP             Input pulse train
    ENABLE          Reset on falling edge, enable on rising
    OUT             Output pulse train
    PERR            Error output if a pulse could not be generated
    ERR_OVERFLOW    Missed pulse was due to overflow of internal queue
    ERR_PERIOD      Producing a pulse would cause it to overlap with previous
    QUEUE           Length of the delay queue
    MISSED_CNT      Number of pulses not produced because of an ERR condition

SEQ         Sequencer
    PRESCALE        Prescalar for system clock
    TABLE_CYCLE     Number of times the table will cycle
    ENABLE          Reset on falling edge, enable on rising
    INPA            Trigger input A
    INPB            Trigger input B
    INPC            Trigger input C
    INPD            Trigger input D
    OUTA            Output A
    OUTB            Output B
    OUTC            Output C
    OUTD            Output D
    OUTE            Output E
    OUTF            Output F
    ACTIVE          Sequencer active flag
    CUR_FRAME       Sequencer current frame number
    CUR_FCYCLE      Current number of times the frame has cycled
    CUR_TCYCLE      Current number of times the table has cycled
    TABLE           Sequencer configuration

INENC       Input encoder
    PROTOCOL        Type of absolute/incremental protocol
    CLK_PERIOD      Clock rate
    FRAME_PERIOD    Frame rate
    BITS            Number of bits
    SETP            Set point
    RST_ON_Z        Zero position on Z rising edge
    EXTENSION       Bits higher than 32-bits
    ERR_FRAME       Set if frame overrun
    ERR_RESPONSE    No response from encoder
    ENC_STATUS      Extended encoder status read from device
    A               Quadrature A if in incremental mode
    B               Quadrature B if in incremental mode
    Z               Z index channel if in incremental mode
    CONN            Signal detected
    VAL             Current position

QDEC        Quadrature decoder
    RST_ON_Z        Zero position on Z rising edge
    SETP            Set point
    A               Quadrature A
    B               Quadrature B
    Z               Z index channel
    OUT             Output position

OUTENC      Output encoder
    PROTOCOL        Type of absolute/incremental protocol
    BITS            Number of bits
    QPERIOD         Quadrature prescalar
    ENABLE          Halt on falling edge, reset and enable on rising
    A               Input for A (only straight through)
    B               Input for B (only straight through)
    Z               Input for Z (only straight through)
    VAL             Input for position (all other protocols)
    CONN            Input for connected
    QSTATE          Quadrature state

POSENC      Quadrature and step/direction encoder
    INP             Output position
    QPERIOD         Prescalar for quadrature output
    ENABLE          Halt on falling edge, reset and enable on rising
    PROTOCOL        Quadrature or step/direction
    A               Quadrature A/Step output
    B               Quadrature B/Direction output
    QSTATE          State of quadrature output

ADDER       Position adder
    INPA            Position input A
    INPB            Position input B
    INPC            Position input C
    INPD            Position input D
    SCALE           Scale divisor after add
    OUT             Position output

COUNTER     Up/Down pulse counter
    DIR             Up/Down direction (0 = Up, 1 = Down)
    START           Counter start value
    STEP            Up/Down step value
    ENABLE          Halt on falling edge, reset and enable on rising
    TRIG            Rising edge ticks the counter up/down by user-defined value
    CARRY           Internal counter overflow status
    OUT             Output

PGEN        Position generator
    CYCLES          Number of cycles
    ENABLE          Halt on falling edge, reset and enable on rising
    TRIG            Trigger a sample to be produced
    OUT             Current sample
    TABLE           Table of positions to be output

PCOMP       Position compare
    START           Pulse start position value
    STEP            Pulse step value
    WIDTH           Pulse width value
    PNUM            Pulse number to be generated
    RELATIVE        Relative position compare enable
    DIR             Direction of crossing
    FLTR_DELTAT     Time interval to check if encoder moved more than FLTR_THOLD
    FLTR_THOLD      Encoder movement in FLTR_DELTAT to change current dir
    USE_TABLE       Relative position compare LUT mode
    ENABLE          Reset on falling edge, enable on rising
    INP             Position data from position-data bus
    ACTIVE          Active output is high while block is in operation
    OUT             Output pulse
    FLTR_DIR        If deltaT > 0 this is the current direction
    ERROR           True if pulse is initiated after at least two compare ponts
    TABLE           Table of points to use instead of START/STEP/WIDTH

ADC         Analogue inputs
    OUT             Current value

PCAP        Position capture control
    ENABLE          Data capture enable
    FRAME           Data capture frame
    CAPTURE         Data capture event
    ERR_STATUS      Was last capture successful?
    ACTIVE          Data capture in progress

    CAPTURE_TS      Timestamp of captured data
    FRAME_LENGTH    Length of captured frame
    CAPTURE_OFFSET  Offset of capture into capture frame
    ADC_COUNT       Number of ADC samples in captured frame

    BITS0           Quadrant 0 of bit_bus
    BITS1           Quadrant 1 of bit_bus
    BITS2           Quadrant 2 of bit_bus
    BITS3           Quadrant 3 of bit_bus

BITS        Soft inputs and constant bits
    A               The value that output A should take
    B               The value that output B should take
    C               The value that output C should take
    D               The value that output D should take
    OUTA            The value of A on the bit bus
    OUTB            The value of B on the bit bus
    OUTC            The value of C on the bit bus
    OUTD            The value of D on the bit bus
    ZERO            The constant value 0 on the bit bus
    ONE             The constant value 1 on the bit bus

CLOCKS      Configurable clocks
    A_PERIOD        Period of clock A output
    B_PERIOD        Period of clock B output
    C_PERIOD        Period of clock C output
    D_PERIOD        Period of clock D output
    OUTA            Clock A output
    OUTB            Clock B output
    OUTC            Clock C output
    OUTD            Clock D output

POSITIONS   Constants
    ZERO            Constant zero position

SLOW        Slow control FPGA
    FPGA_VERSION    Slow Controller FPGA Version
    ENC_CONN        Encoder Connection Status
