// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "07/02/2020 18:35:17"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopModule (
	CLK1,
	CLK2,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	BTN,
	LED,
	SW,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS);
input 	CLK1;
input 	CLK2;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
input 	[1:0] BTN;
output 	[9:0] LED;
input 	[9:0] SW;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;

// Design Ports Information
// CLK2	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK1	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLK2~input_o ;
wire \BTN[0]~input_o ;
wire \BTN[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_VS~output_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLK1~input_o ;
wire \u0|vga_clk~0_combout ;
wire \u0|vga_clk~feeder_combout ;
wire \u0|vga_clk~q ;
wire \u0|vga_clk~clkctrl_outclk ;
wire \u0|Add0~0_combout ;
wire \u0|Add0~1 ;
wire \u0|Add0~2_combout ;
wire \u0|Add0~3 ;
wire \u0|Add0~4_combout ;
wire \u0|Add0~5 ;
wire \u0|Add0~6_combout ;
wire \u0|Add0~7 ;
wire \u0|Add0~8_combout ;
wire \u0|Add0~9 ;
wire \u0|Add0~11 ;
wire \u0|Add0~12_combout ;
wire \u0|Add0~13 ;
wire \u0|Add0~14_combout ;
wire \u0|Add0~15 ;
wire \u0|Add0~16_combout ;
wire \u0|hs_cnt~1_combout ;
wire \u0|Add0~17 ;
wire \u0|Add0~18_combout ;
wire \u0|hs_cnt~2_combout ;
wire \u0|Equal0~1_combout ;
wire \u0|Equal0~0_combout ;
wire \u0|Equal0~2_combout ;
wire \u0|Add0~10_combout ;
wire \u0|hs_cnt~0_combout ;
wire \u0|Add2~1 ;
wire \u0|Add2~3 ;
wire \u0|Add2~5 ;
wire \u0|Add2~7 ;
wire \u0|Add2~9 ;
wire \u0|Add2~10_combout ;
wire \u0|Add2~8_combout ;
wire \u0|Equal1~0_combout ;
wire \u0|i_hs~0_combout ;
wire \u0|Equal1~2_combout ;
wire \u0|Equal1~1_combout ;
wire \u0|i_hs~1_combout ;
wire \u0|i_hs~q ;
wire \u0|i_hs~clkctrl_outclk ;
wire \u0|Add1~3 ;
wire \u0|Add1~4_combout ;
wire \u0|Equal5~1_combout ;
wire \u0|Add1~11 ;
wire \u0|Add1~12_combout ;
wire \u0|Add1~13 ;
wire \u0|Add1~14_combout ;
wire \u0|Add1~15 ;
wire \u0|Add1~16_combout ;
wire \u0|Add1~17 ;
wire \u0|Add1~18_combout ;
wire \u0|vs_cnt~0_combout ;
wire \u0|Add1~5 ;
wire \u0|Add1~6_combout ;
wire \u0|vs_cnt~2_combout ;
wire \u0|Add1~7 ;
wire \u0|Add1~8_combout ;
wire \u0|Add1~9 ;
wire \u0|Add1~10_combout ;
wire \u0|Equal5~0_combout ;
wire \u0|Equal5~2_combout ;
wire \u0|Add1~0_combout ;
wire \u0|vs_cnt~1_combout ;
wire \u0|Add1~1 ;
wire \u0|Add1~2_combout ;
wire \u0|Equal8~0_combout ;
wire \u0|Equal8~1_combout ;
wire \u0|Equal9~0_combout ;
wire \u0|Equal9~1_combout ;
wire \u0|i_vdisp~0_combout ;
wire \u0|i_vdisp~q ;
wire \u0|i_hdisp~0_combout ;
wire \u0|i_hdisp~1_combout ;
wire \u0|i_hdisp~q ;
wire \u0|vga_r[0]~17_combout ;
wire \u0|Add2~6_combout ;
wire \u0|Add2~2_combout ;
wire \u0|vga_r[0]~19_combout ;
wire \u0|vga_r[0]~20_combout ;
wire \u0|fr|WideNor0~0_combout ;
wire \u0|vga_r[0]~8_combout ;
wire \u0|vga_r[0]~6_combout ;
wire \u0|vga_r[0]~3_combout ;
wire \u0|vga_r[0]~27_combout ;
wire \u0|Add2~0_combout ;
wire \u0|vga_r[0]~22_combout ;
wire \u0|Add2~4_combout ;
wire \u0|vga_r[0]~23_combout ;
wire \u0|fr|Equal22~0_combout ;
wire \u0|fr|WideOr6~2_combout ;
wire \u0|fr|WideOr6~0_combout ;
wire \u0|fr|WideOr6~1_combout ;
wire \u0|fr|WideOr6~3_combout ;
wire \u0|fr|Equal0~0_combout ;
wire \u0|fr|Equal0~1_combout ;
wire \u0|fr|WideOr7~1_combout ;
wire \u0|fr|Equal0~2_combout ;
wire \u0|fr|Equal0~3_combout ;
wire \u0|fr|WideOr5~5_combout ;
wire \u0|fr|WideOr5~2_combout ;
wire \u0|vga_r[0]~21_combout ;
wire \u0|vga_r[0]~26_combout ;
wire \u0|fr|WideOr7~0_combout ;
wire \u0|fr|WideOr7~2_combout ;
wire \u0|fr|WideOr4~1_combout ;
wire \u0|fr|WideOr4~0_combout ;
wire \u0|fr|WideOr4~2_combout ;
wire \u0|fr|WideOr5~3_combout ;
wire \u0|fr|WideOr3~0_combout ;
wire \u0|fr|WideOr3~1_combout ;
wire \u0|fr|WideOr3~2_combout ;
wire \u0|fr|WideOr5~4_combout ;
wire \u0|Mux0~0_combout ;
wire \u0|Mux0~1_combout ;
wire \u0|fr|Equal4~0_combout ;
wire \u0|fr|WideOr3~combout ;
wire \u0|fr|WideOr2~16_combout ;
wire \u0|fr|WideOr2~17_combout ;
wire \u0|fr|WideOr2~3_combout ;
wire \u0|fr|WideOr2~15_combout ;
wire \u0|fr|WideOr0~0_combout ;
wire \u0|fr|WideOr0~1_combout ;
wire \u0|fr|WideOr0~2_combout ;
wire \u0|Mux0~2_combout ;
wire \u0|fr|WideOr1~1_combout ;
wire \u0|fr|WideOr1~2_combout ;
wire \u0|fr|WideOr1~0_combout ;
wire \u0|Mux0~3_combout ;
wire \u0|vga_r[0]~24_combout ;
wire \u0|Add2~11 ;
wire \u0|Add2~12_combout ;
wire \u0|Add2~13 ;
wire \u0|Add2~14_combout ;
wire \u0|Add2~15 ;
wire \u0|Add2~16_combout ;
wire \u0|Add2~17 ;
wire \u0|Add2~18_combout ;
wire \u0|vga_r[0]~18_combout ;
wire \u0|vga_r[0]~25_combout ;
wire [9:0] \u0|vs_cnt ;
wire [9:0] \u0|hs_cnt ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y43_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LED[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LED[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LED[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LED[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LED[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LED[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LED[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(\u0|vga_r[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(\u0|i_hs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLK1~input (
	.i(CLK1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK1~input_o ));
// synopsys translate_off
defparam \CLK1~input .bus_hold = "false";
defparam \CLK1~input .listen_to_nsleep_signal = "false";
defparam \CLK1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y1_N18
fiftyfivenm_lcell_comb \u0|vga_clk~0 (
// Equation(s):
// \u0|vga_clk~0_combout  = !\u0|vga_clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|vga_clk~q ),
	.cin(gnd),
	.combout(\u0|vga_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_clk~0 .lut_mask = 16'h00FF;
defparam \u0|vga_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y1_N4
fiftyfivenm_lcell_comb \u0|vga_clk~feeder (
// Equation(s):
// \u0|vga_clk~feeder_combout  = \u0|vga_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|vga_clk~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|vga_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_clk~feeder .lut_mask = 16'hF0F0;
defparam \u0|vga_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y1_N5
dffeas \u0|vga_clk (
	.clk(\CLK1~input_o ),
	.d(\u0|vga_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vga_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vga_clk .is_wysiwyg = "true";
defparam \u0|vga_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \u0|vga_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|vga_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|vga_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|vga_clk~clkctrl .clock_type = "global clock";
defparam \u0|vga_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N0
fiftyfivenm_lcell_comb \u0|Add0~0 (
// Equation(s):
// \u0|Add0~0_combout  = \u0|hs_cnt [0] $ (VCC)
// \u0|Add0~1  = CARRY(\u0|hs_cnt [0])

	.dataa(gnd),
	.datab(\u0|hs_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|Add0~0_combout ),
	.cout(\u0|Add0~1 ));
// synopsys translate_off
defparam \u0|Add0~0 .lut_mask = 16'h33CC;
defparam \u0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N1
dffeas \u0|hs_cnt[0] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[0] .is_wysiwyg = "true";
defparam \u0|hs_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N2
fiftyfivenm_lcell_comb \u0|Add0~2 (
// Equation(s):
// \u0|Add0~2_combout  = (\u0|hs_cnt [1] & (!\u0|Add0~1 )) # (!\u0|hs_cnt [1] & ((\u0|Add0~1 ) # (GND)))
// \u0|Add0~3  = CARRY((!\u0|Add0~1 ) # (!\u0|hs_cnt [1]))

	.dataa(gnd),
	.datab(\u0|hs_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add0~1 ),
	.combout(\u0|Add0~2_combout ),
	.cout(\u0|Add0~3 ));
// synopsys translate_off
defparam \u0|Add0~2 .lut_mask = 16'h3C3F;
defparam \u0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y4_N3
dffeas \u0|hs_cnt[1] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[1] .is_wysiwyg = "true";
defparam \u0|hs_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N4
fiftyfivenm_lcell_comb \u0|Add0~4 (
// Equation(s):
// \u0|Add0~4_combout  = (\u0|hs_cnt [2] & (\u0|Add0~3  $ (GND))) # (!\u0|hs_cnt [2] & (!\u0|Add0~3  & VCC))
// \u0|Add0~5  = CARRY((\u0|hs_cnt [2] & !\u0|Add0~3 ))

	.dataa(gnd),
	.datab(\u0|hs_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add0~3 ),
	.combout(\u0|Add0~4_combout ),
	.cout(\u0|Add0~5 ));
// synopsys translate_off
defparam \u0|Add0~4 .lut_mask = 16'hC30C;
defparam \u0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y4_N5
dffeas \u0|hs_cnt[2] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[2] .is_wysiwyg = "true";
defparam \u0|hs_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N6
fiftyfivenm_lcell_comb \u0|Add0~6 (
// Equation(s):
// \u0|Add0~6_combout  = (\u0|hs_cnt [3] & (!\u0|Add0~5 )) # (!\u0|hs_cnt [3] & ((\u0|Add0~5 ) # (GND)))
// \u0|Add0~7  = CARRY((!\u0|Add0~5 ) # (!\u0|hs_cnt [3]))

	.dataa(gnd),
	.datab(\u0|hs_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add0~5 ),
	.combout(\u0|Add0~6_combout ),
	.cout(\u0|Add0~7 ));
// synopsys translate_off
defparam \u0|Add0~6 .lut_mask = 16'h3C3F;
defparam \u0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y4_N7
dffeas \u0|hs_cnt[3] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[3] .is_wysiwyg = "true";
defparam \u0|hs_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N8
fiftyfivenm_lcell_comb \u0|Add0~8 (
// Equation(s):
// \u0|Add0~8_combout  = (\u0|hs_cnt [4] & (\u0|Add0~7  $ (GND))) # (!\u0|hs_cnt [4] & (!\u0|Add0~7  & VCC))
// \u0|Add0~9  = CARRY((\u0|hs_cnt [4] & !\u0|Add0~7 ))

	.dataa(gnd),
	.datab(\u0|hs_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add0~7 ),
	.combout(\u0|Add0~8_combout ),
	.cout(\u0|Add0~9 ));
// synopsys translate_off
defparam \u0|Add0~8 .lut_mask = 16'hC30C;
defparam \u0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y4_N9
dffeas \u0|hs_cnt[4] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[4] .is_wysiwyg = "true";
defparam \u0|hs_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N10
fiftyfivenm_lcell_comb \u0|Add0~10 (
// Equation(s):
// \u0|Add0~10_combout  = (\u0|hs_cnt [5] & (!\u0|Add0~9 )) # (!\u0|hs_cnt [5] & ((\u0|Add0~9 ) # (GND)))
// \u0|Add0~11  = CARRY((!\u0|Add0~9 ) # (!\u0|hs_cnt [5]))

	.dataa(\u0|hs_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add0~9 ),
	.combout(\u0|Add0~10_combout ),
	.cout(\u0|Add0~11 ));
// synopsys translate_off
defparam \u0|Add0~10 .lut_mask = 16'h5A5F;
defparam \u0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N12
fiftyfivenm_lcell_comb \u0|Add0~12 (
// Equation(s):
// \u0|Add0~12_combout  = (\u0|hs_cnt [6] & (\u0|Add0~11  $ (GND))) # (!\u0|hs_cnt [6] & (!\u0|Add0~11  & VCC))
// \u0|Add0~13  = CARRY((\u0|hs_cnt [6] & !\u0|Add0~11 ))

	.dataa(\u0|hs_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add0~11 ),
	.combout(\u0|Add0~12_combout ),
	.cout(\u0|Add0~13 ));
// synopsys translate_off
defparam \u0|Add0~12 .lut_mask = 16'hA50A;
defparam \u0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y4_N13
dffeas \u0|hs_cnt[6] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[6] .is_wysiwyg = "true";
defparam \u0|hs_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N14
fiftyfivenm_lcell_comb \u0|Add0~14 (
// Equation(s):
// \u0|Add0~14_combout  = (\u0|hs_cnt [7] & (!\u0|Add0~13 )) # (!\u0|hs_cnt [7] & ((\u0|Add0~13 ) # (GND)))
// \u0|Add0~15  = CARRY((!\u0|Add0~13 ) # (!\u0|hs_cnt [7]))

	.dataa(gnd),
	.datab(\u0|hs_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add0~13 ),
	.combout(\u0|Add0~14_combout ),
	.cout(\u0|Add0~15 ));
// synopsys translate_off
defparam \u0|Add0~14 .lut_mask = 16'h3C3F;
defparam \u0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y4_N15
dffeas \u0|hs_cnt[7] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[7] .is_wysiwyg = "true";
defparam \u0|hs_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N16
fiftyfivenm_lcell_comb \u0|Add0~16 (
// Equation(s):
// \u0|Add0~16_combout  = (\u0|hs_cnt [8] & (\u0|Add0~15  $ (GND))) # (!\u0|hs_cnt [8] & (!\u0|Add0~15  & VCC))
// \u0|Add0~17  = CARRY((\u0|hs_cnt [8] & !\u0|Add0~15 ))

	.dataa(\u0|hs_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add0~15 ),
	.combout(\u0|Add0~16_combout ),
	.cout(\u0|Add0~17 ));
// synopsys translate_off
defparam \u0|Add0~16 .lut_mask = 16'hA50A;
defparam \u0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N14
fiftyfivenm_lcell_comb \u0|hs_cnt~1 (
// Equation(s):
// \u0|hs_cnt~1_combout  = (!\u0|Equal0~2_combout  & \u0|Add0~16_combout )

	.dataa(gnd),
	.datab(\u0|Equal0~2_combout ),
	.datac(gnd),
	.datad(\u0|Add0~16_combout ),
	.cin(gnd),
	.combout(\u0|hs_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hs_cnt~1 .lut_mask = 16'h3300;
defparam \u0|hs_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N15
dffeas \u0|hs_cnt[8] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|hs_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[8] .is_wysiwyg = "true";
defparam \u0|hs_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N18
fiftyfivenm_lcell_comb \u0|Add0~18 (
// Equation(s):
// \u0|Add0~18_combout  = \u0|Add0~17  $ (\u0|hs_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|hs_cnt [9]),
	.cin(\u0|Add0~17 ),
	.combout(\u0|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Add0~18 .lut_mask = 16'h0FF0;
defparam \u0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N28
fiftyfivenm_lcell_comb \u0|hs_cnt~2 (
// Equation(s):
// \u0|hs_cnt~2_combout  = (!\u0|Equal0~2_combout  & \u0|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|Equal0~2_combout ),
	.datad(\u0|Add0~18_combout ),
	.cin(gnd),
	.combout(\u0|hs_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hs_cnt~2 .lut_mask = 16'h0F00;
defparam \u0|hs_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N29
dffeas \u0|hs_cnt[9] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|hs_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[9] .is_wysiwyg = "true";
defparam \u0|hs_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N26
fiftyfivenm_lcell_comb \u0|Equal0~1 (
// Equation(s):
// \u0|Equal0~1_combout  = (!\u0|hs_cnt [5] & (!\u0|hs_cnt [7] & (!\u0|hs_cnt [6] & \u0|hs_cnt [9])))

	.dataa(\u0|hs_cnt [5]),
	.datab(\u0|hs_cnt [7]),
	.datac(\u0|hs_cnt [6]),
	.datad(\u0|hs_cnt [9]),
	.cin(gnd),
	.combout(\u0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal0~1 .lut_mask = 16'h0100;
defparam \u0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N30
fiftyfivenm_lcell_comb \u0|Equal0~0 (
// Equation(s):
// \u0|Equal0~0_combout  = (\u0|hs_cnt [2] & (\u0|hs_cnt [3] & (\u0|hs_cnt [4] & \u0|hs_cnt [8])))

	.dataa(\u0|hs_cnt [2]),
	.datab(\u0|hs_cnt [3]),
	.datac(\u0|hs_cnt [4]),
	.datad(\u0|hs_cnt [8]),
	.cin(gnd),
	.combout(\u0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal0~0 .lut_mask = 16'h8000;
defparam \u0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N16
fiftyfivenm_lcell_comb \u0|Equal0~2 (
// Equation(s):
// \u0|Equal0~2_combout  = (\u0|Equal0~1_combout  & (\u0|hs_cnt [1] & (\u0|Equal0~0_combout  & \u0|hs_cnt [0])))

	.dataa(\u0|Equal0~1_combout ),
	.datab(\u0|hs_cnt [1]),
	.datac(\u0|Equal0~0_combout ),
	.datad(\u0|hs_cnt [0]),
	.cin(gnd),
	.combout(\u0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal0~2 .lut_mask = 16'h8000;
defparam \u0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N22
fiftyfivenm_lcell_comb \u0|hs_cnt~0 (
// Equation(s):
// \u0|hs_cnt~0_combout  = (!\u0|Equal0~2_combout  & \u0|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|Equal0~2_combout ),
	.datad(\u0|Add0~10_combout ),
	.cin(gnd),
	.combout(\u0|hs_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hs_cnt~0 .lut_mask = 16'h0F00;
defparam \u0|hs_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N23
dffeas \u0|hs_cnt[5] (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|hs_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hs_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hs_cnt[5] .is_wysiwyg = "true";
defparam \u0|hs_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N6
fiftyfivenm_lcell_comb \u0|Add2~0 (
// Equation(s):
// \u0|Add2~0_combout  = \u0|hs_cnt [0] $ (VCC)
// \u0|Add2~1  = CARRY(\u0|hs_cnt [0])

	.dataa(gnd),
	.datab(\u0|hs_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|Add2~0_combout ),
	.cout(\u0|Add2~1 ));
// synopsys translate_off
defparam \u0|Add2~0 .lut_mask = 16'h33CC;
defparam \u0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N8
fiftyfivenm_lcell_comb \u0|Add2~2 (
// Equation(s):
// \u0|Add2~2_combout  = (\u0|hs_cnt [1] & (\u0|Add2~1  & VCC)) # (!\u0|hs_cnt [1] & (!\u0|Add2~1 ))
// \u0|Add2~3  = CARRY((!\u0|hs_cnt [1] & !\u0|Add2~1 ))

	.dataa(gnd),
	.datab(\u0|hs_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add2~1 ),
	.combout(\u0|Add2~2_combout ),
	.cout(\u0|Add2~3 ));
// synopsys translate_off
defparam \u0|Add2~2 .lut_mask = 16'hC303;
defparam \u0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N10
fiftyfivenm_lcell_comb \u0|Add2~4 (
// Equation(s):
// \u0|Add2~4_combout  = (\u0|hs_cnt [2] & ((GND) # (!\u0|Add2~3 ))) # (!\u0|hs_cnt [2] & (\u0|Add2~3  $ (GND)))
// \u0|Add2~5  = CARRY((\u0|hs_cnt [2]) # (!\u0|Add2~3 ))

	.dataa(\u0|hs_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add2~3 ),
	.combout(\u0|Add2~4_combout ),
	.cout(\u0|Add2~5 ));
// synopsys translate_off
defparam \u0|Add2~4 .lut_mask = 16'h5AAF;
defparam \u0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N12
fiftyfivenm_lcell_comb \u0|Add2~6 (
// Equation(s):
// \u0|Add2~6_combout  = (\u0|hs_cnt [3] & (\u0|Add2~5  & VCC)) # (!\u0|hs_cnt [3] & (!\u0|Add2~5 ))
// \u0|Add2~7  = CARRY((!\u0|hs_cnt [3] & !\u0|Add2~5 ))

	.dataa(gnd),
	.datab(\u0|hs_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add2~5 ),
	.combout(\u0|Add2~6_combout ),
	.cout(\u0|Add2~7 ));
// synopsys translate_off
defparam \u0|Add2~6 .lut_mask = 16'hC303;
defparam \u0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N14
fiftyfivenm_lcell_comb \u0|Add2~8 (
// Equation(s):
// \u0|Add2~8_combout  = (\u0|hs_cnt [4] & (\u0|Add2~7  $ (GND))) # (!\u0|hs_cnt [4] & (!\u0|Add2~7  & VCC))
// \u0|Add2~9  = CARRY((\u0|hs_cnt [4] & !\u0|Add2~7 ))

	.dataa(\u0|hs_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add2~7 ),
	.combout(\u0|Add2~8_combout ),
	.cout(\u0|Add2~9 ));
// synopsys translate_off
defparam \u0|Add2~8 .lut_mask = 16'hA50A;
defparam \u0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N16
fiftyfivenm_lcell_comb \u0|Add2~10 (
// Equation(s):
// \u0|Add2~10_combout  = (\u0|hs_cnt [5] & (\u0|Add2~9  & VCC)) # (!\u0|hs_cnt [5] & (!\u0|Add2~9 ))
// \u0|Add2~11  = CARRY((!\u0|hs_cnt [5] & !\u0|Add2~9 ))

	.dataa(\u0|hs_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add2~9 ),
	.combout(\u0|Add2~10_combout ),
	.cout(\u0|Add2~11 ));
// synopsys translate_off
defparam \u0|Add2~10 .lut_mask = 16'hA505;
defparam \u0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N28
fiftyfivenm_lcell_comb \u0|Equal1~0 (
// Equation(s):
// \u0|Equal1~0_combout  = (!\u0|hs_cnt [2] & (!\u0|hs_cnt [0] & (!\u0|hs_cnt [1] & !\u0|hs_cnt [3])))

	.dataa(\u0|hs_cnt [2]),
	.datab(\u0|hs_cnt [0]),
	.datac(\u0|hs_cnt [1]),
	.datad(\u0|hs_cnt [3]),
	.cin(gnd),
	.combout(\u0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal1~0 .lut_mask = 16'h0001;
defparam \u0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N22
fiftyfivenm_lcell_comb \u0|i_hs~0 (
// Equation(s):
// \u0|i_hs~0_combout  = (\u0|hs_cnt [6] & (\u0|hs_cnt [5] & \u0|Equal1~0_combout ))

	.dataa(\u0|hs_cnt [6]),
	.datab(\u0|hs_cnt [5]),
	.datac(gnd),
	.datad(\u0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|i_hs~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|i_hs~0 .lut_mask = 16'h8800;
defparam \u0|i_hs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N24
fiftyfivenm_lcell_comb \u0|Equal1~2 (
// Equation(s):
// \u0|Equal1~2_combout  = (!\u0|hs_cnt [8] & (!\u0|hs_cnt [9] & (!\u0|hs_cnt [7] & !\u0|hs_cnt [4])))

	.dataa(\u0|hs_cnt [8]),
	.datab(\u0|hs_cnt [9]),
	.datac(\u0|hs_cnt [7]),
	.datad(\u0|hs_cnt [4]),
	.cin(gnd),
	.combout(\u0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal1~2 .lut_mask = 16'h0001;
defparam \u0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N8
fiftyfivenm_lcell_comb \u0|Equal1~1 (
// Equation(s):
// \u0|Equal1~1_combout  = (!\u0|hs_cnt [5] & (!\u0|hs_cnt [6] & \u0|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\u0|hs_cnt [5]),
	.datac(\u0|hs_cnt [6]),
	.datad(\u0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal1~1 .lut_mask = 16'h0300;
defparam \u0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N12
fiftyfivenm_lcell_comb \u0|i_hs~1 (
// Equation(s):
// \u0|i_hs~1_combout  = (\u0|Equal1~2_combout  & (!\u0|Equal1~1_combout  & ((\u0|i_hs~0_combout ) # (\u0|i_hs~q )))) # (!\u0|Equal1~2_combout  & (((\u0|i_hs~q ))))

	.dataa(\u0|i_hs~0_combout ),
	.datab(\u0|Equal1~2_combout ),
	.datac(\u0|Equal1~1_combout ),
	.datad(\u0|i_hs~q ),
	.cin(gnd),
	.combout(\u0|i_hs~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|i_hs~1 .lut_mask = 16'h3F08;
defparam \u0|i_hs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N23
dffeas \u0|i_hs (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|i_hs~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|i_hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|i_hs .is_wysiwyg = "true";
defparam \u0|i_hs .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \u0|i_hs~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|i_hs~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|i_hs~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|i_hs~clkctrl .clock_type = "global clock";
defparam \u0|i_hs~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N6
fiftyfivenm_lcell_comb \u0|Add1~2 (
// Equation(s):
// \u0|Add1~2_combout  = (\u0|vs_cnt [1] & (!\u0|Add1~1 )) # (!\u0|vs_cnt [1] & ((\u0|Add1~1 ) # (GND)))
// \u0|Add1~3  = CARRY((!\u0|Add1~1 ) # (!\u0|vs_cnt [1]))

	.dataa(\u0|vs_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add1~1 ),
	.combout(\u0|Add1~2_combout ),
	.cout(\u0|Add1~3 ));
// synopsys translate_off
defparam \u0|Add1~2 .lut_mask = 16'h5A5F;
defparam \u0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N8
fiftyfivenm_lcell_comb \u0|Add1~4 (
// Equation(s):
// \u0|Add1~4_combout  = (\u0|vs_cnt [2] & (\u0|Add1~3  $ (GND))) # (!\u0|vs_cnt [2] & (!\u0|Add1~3  & VCC))
// \u0|Add1~5  = CARRY((\u0|vs_cnt [2] & !\u0|Add1~3 ))

	.dataa(gnd),
	.datab(\u0|vs_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add1~3 ),
	.combout(\u0|Add1~4_combout ),
	.cout(\u0|Add1~5 ));
// synopsys translate_off
defparam \u0|Add1~4 .lut_mask = 16'hC30C;
defparam \u0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y4_N9
dffeas \u0|vs_cnt[2] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[2] .is_wysiwyg = "true";
defparam \u0|vs_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N4
fiftyfivenm_lcell_comb \u0|Equal5~1 (
// Equation(s):
// \u0|Equal5~1_combout  = (!\u0|vs_cnt [1] & (!\u0|vs_cnt [2] & (!\u0|vs_cnt [4] & !\u0|vs_cnt [0])))

	.dataa(\u0|vs_cnt [1]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [4]),
	.datad(\u0|vs_cnt [0]),
	.cin(gnd),
	.combout(\u0|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal5~1 .lut_mask = 16'h0001;
defparam \u0|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N14
fiftyfivenm_lcell_comb \u0|Add1~10 (
// Equation(s):
// \u0|Add1~10_combout  = (\u0|vs_cnt [5] & (!\u0|Add1~9 )) # (!\u0|vs_cnt [5] & ((\u0|Add1~9 ) # (GND)))
// \u0|Add1~11  = CARRY((!\u0|Add1~9 ) # (!\u0|vs_cnt [5]))

	.dataa(gnd),
	.datab(\u0|vs_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add1~9 ),
	.combout(\u0|Add1~10_combout ),
	.cout(\u0|Add1~11 ));
// synopsys translate_off
defparam \u0|Add1~10 .lut_mask = 16'h3C3F;
defparam \u0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N16
fiftyfivenm_lcell_comb \u0|Add1~12 (
// Equation(s):
// \u0|Add1~12_combout  = (\u0|vs_cnt [6] & (\u0|Add1~11  $ (GND))) # (!\u0|vs_cnt [6] & (!\u0|Add1~11  & VCC))
// \u0|Add1~13  = CARRY((\u0|vs_cnt [6] & !\u0|Add1~11 ))

	.dataa(gnd),
	.datab(\u0|vs_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add1~11 ),
	.combout(\u0|Add1~12_combout ),
	.cout(\u0|Add1~13 ));
// synopsys translate_off
defparam \u0|Add1~12 .lut_mask = 16'hC30C;
defparam \u0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y4_N17
dffeas \u0|vs_cnt[6] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[6] .is_wysiwyg = "true";
defparam \u0|vs_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N18
fiftyfivenm_lcell_comb \u0|Add1~14 (
// Equation(s):
// \u0|Add1~14_combout  = (\u0|vs_cnt [7] & (!\u0|Add1~13 )) # (!\u0|vs_cnt [7] & ((\u0|Add1~13 ) # (GND)))
// \u0|Add1~15  = CARRY((!\u0|Add1~13 ) # (!\u0|vs_cnt [7]))

	.dataa(gnd),
	.datab(\u0|vs_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add1~13 ),
	.combout(\u0|Add1~14_combout ),
	.cout(\u0|Add1~15 ));
// synopsys translate_off
defparam \u0|Add1~14 .lut_mask = 16'h3C3F;
defparam \u0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y4_N19
dffeas \u0|vs_cnt[7] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[7] .is_wysiwyg = "true";
defparam \u0|vs_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N20
fiftyfivenm_lcell_comb \u0|Add1~16 (
// Equation(s):
// \u0|Add1~16_combout  = (\u0|vs_cnt [8] & (\u0|Add1~15  $ (GND))) # (!\u0|vs_cnt [8] & (!\u0|Add1~15  & VCC))
// \u0|Add1~17  = CARRY((\u0|vs_cnt [8] & !\u0|Add1~15 ))

	.dataa(gnd),
	.datab(\u0|vs_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add1~15 ),
	.combout(\u0|Add1~16_combout ),
	.cout(\u0|Add1~17 ));
// synopsys translate_off
defparam \u0|Add1~16 .lut_mask = 16'hC30C;
defparam \u0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y4_N21
dffeas \u0|vs_cnt[8] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[8] .is_wysiwyg = "true";
defparam \u0|vs_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N22
fiftyfivenm_lcell_comb \u0|Add1~18 (
// Equation(s):
// \u0|Add1~18_combout  = \u0|Add1~17  $ (\u0|vs_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|vs_cnt [9]),
	.cin(\u0|Add1~17 ),
	.combout(\u0|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Add1~18 .lut_mask = 16'h0FF0;
defparam \u0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N2
fiftyfivenm_lcell_comb \u0|vs_cnt~0 (
// Equation(s):
// \u0|vs_cnt~0_combout  = (\u0|Add1~18_combout  & (((!\u0|vs_cnt [9]) # (!\u0|Equal5~1_combout )) # (!\u0|Equal5~2_combout )))

	.dataa(\u0|Equal5~2_combout ),
	.datab(\u0|Equal5~1_combout ),
	.datac(\u0|vs_cnt [9]),
	.datad(\u0|Add1~18_combout ),
	.cin(gnd),
	.combout(\u0|vs_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vs_cnt~0 .lut_mask = 16'h7F00;
defparam \u0|vs_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N3
dffeas \u0|vs_cnt[9] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|vs_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[9] .is_wysiwyg = "true";
defparam \u0|vs_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N10
fiftyfivenm_lcell_comb \u0|Add1~6 (
// Equation(s):
// \u0|Add1~6_combout  = (\u0|vs_cnt [3] & (!\u0|Add1~5 )) # (!\u0|vs_cnt [3] & ((\u0|Add1~5 ) # (GND)))
// \u0|Add1~7  = CARRY((!\u0|Add1~5 ) # (!\u0|vs_cnt [3]))

	.dataa(\u0|vs_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add1~5 ),
	.combout(\u0|Add1~6_combout ),
	.cout(\u0|Add1~7 ));
// synopsys translate_off
defparam \u0|Add1~6 .lut_mask = 16'h5A5F;
defparam \u0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N26
fiftyfivenm_lcell_comb \u0|vs_cnt~2 (
// Equation(s):
// \u0|vs_cnt~2_combout  = (\u0|Add1~6_combout  & (((!\u0|Equal5~1_combout ) # (!\u0|vs_cnt [9])) # (!\u0|Equal5~2_combout )))

	.dataa(\u0|Equal5~2_combout ),
	.datab(\u0|vs_cnt [9]),
	.datac(\u0|Equal5~1_combout ),
	.datad(\u0|Add1~6_combout ),
	.cin(gnd),
	.combout(\u0|vs_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vs_cnt~2 .lut_mask = 16'h7F00;
defparam \u0|vs_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N27
dffeas \u0|vs_cnt[3] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|vs_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[3] .is_wysiwyg = "true";
defparam \u0|vs_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N12
fiftyfivenm_lcell_comb \u0|Add1~8 (
// Equation(s):
// \u0|Add1~8_combout  = (\u0|vs_cnt [4] & (\u0|Add1~7  $ (GND))) # (!\u0|vs_cnt [4] & (!\u0|Add1~7  & VCC))
// \u0|Add1~9  = CARRY((\u0|vs_cnt [4] & !\u0|Add1~7 ))

	.dataa(\u0|vs_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add1~7 ),
	.combout(\u0|Add1~8_combout ),
	.cout(\u0|Add1~9 ));
// synopsys translate_off
defparam \u0|Add1~8 .lut_mask = 16'hA50A;
defparam \u0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y4_N13
dffeas \u0|vs_cnt[4] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[4] .is_wysiwyg = "true";
defparam \u0|vs_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N15
dffeas \u0|vs_cnt[5] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[5] .is_wysiwyg = "true";
defparam \u0|vs_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N0
fiftyfivenm_lcell_comb \u0|Equal5~0 (
// Equation(s):
// \u0|Equal5~0_combout  = (!\u0|vs_cnt [6] & (!\u0|vs_cnt [7] & !\u0|vs_cnt [8]))

	.dataa(gnd),
	.datab(\u0|vs_cnt [6]),
	.datac(\u0|vs_cnt [7]),
	.datad(\u0|vs_cnt [8]),
	.cin(gnd),
	.combout(\u0|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal5~0 .lut_mask = 16'h0003;
defparam \u0|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N30
fiftyfivenm_lcell_comb \u0|Equal5~2 (
// Equation(s):
// \u0|Equal5~2_combout  = (!\u0|vs_cnt [5] & (\u0|vs_cnt [3] & \u0|Equal5~0_combout ))

	.dataa(\u0|vs_cnt [5]),
	.datab(\u0|vs_cnt [3]),
	.datac(gnd),
	.datad(\u0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u0|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal5~2 .lut_mask = 16'h4400;
defparam \u0|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N4
fiftyfivenm_lcell_comb \u0|Add1~0 (
// Equation(s):
// \u0|Add1~0_combout  = \u0|vs_cnt [0] $ (VCC)
// \u0|Add1~1  = CARRY(\u0|vs_cnt [0])

	.dataa(gnd),
	.datab(\u0|vs_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|Add1~0_combout ),
	.cout(\u0|Add1~1 ));
// synopsys translate_off
defparam \u0|Add1~0 .lut_mask = 16'h33CC;
defparam \u0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N28
fiftyfivenm_lcell_comb \u0|vs_cnt~1 (
// Equation(s):
// \u0|vs_cnt~1_combout  = (\u0|Add1~0_combout  & (((!\u0|vs_cnt [9]) # (!\u0|Equal5~1_combout )) # (!\u0|Equal5~2_combout )))

	.dataa(\u0|Equal5~2_combout ),
	.datab(\u0|Equal5~1_combout ),
	.datac(\u0|Add1~0_combout ),
	.datad(\u0|vs_cnt [9]),
	.cin(gnd),
	.combout(\u0|vs_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vs_cnt~1 .lut_mask = 16'h70F0;
defparam \u0|vs_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N29
dffeas \u0|vs_cnt[0] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|vs_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[0] .is_wysiwyg = "true";
defparam \u0|vs_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N7
dffeas \u0|vs_cnt[1] (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|vs_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|vs_cnt[1] .is_wysiwyg = "true";
defparam \u0|vs_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N24
fiftyfivenm_lcell_comb \u0|Equal8~0 (
// Equation(s):
// \u0|Equal8~0_combout  = (\u0|vs_cnt [2] & \u0|vs_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|vs_cnt [2]),
	.datad(\u0|vs_cnt [0]),
	.cin(gnd),
	.combout(\u0|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal8~0 .lut_mask = 16'hF000;
defparam \u0|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N20
fiftyfivenm_lcell_comb \u0|Equal8~1 (
// Equation(s):
// \u0|Equal8~1_combout  = (\u0|vs_cnt [1] & (\u0|vs_cnt [4] & (!\u0|vs_cnt [9] & \u0|Equal8~0_combout )))

	.dataa(\u0|vs_cnt [1]),
	.datab(\u0|vs_cnt [4]),
	.datac(\u0|vs_cnt [9]),
	.datad(\u0|Equal8~0_combout ),
	.cin(gnd),
	.combout(\u0|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal8~1 .lut_mask = 16'h0800;
defparam \u0|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N24
fiftyfivenm_lcell_comb \u0|Equal9~0 (
// Equation(s):
// \u0|Equal9~0_combout  = (\u0|hs_cnt [5] & (!\u0|hs_cnt [9] & (\u0|hs_cnt [7] & \u0|hs_cnt [6])))

	.dataa(\u0|hs_cnt [5]),
	.datab(\u0|hs_cnt [9]),
	.datac(\u0|hs_cnt [7]),
	.datad(\u0|hs_cnt [6]),
	.cin(gnd),
	.combout(\u0|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal9~0 .lut_mask = 16'h2000;
defparam \u0|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N26
fiftyfivenm_lcell_comb \u0|Equal9~1 (
// Equation(s):
// \u0|Equal9~1_combout  = (\u0|hs_cnt [0] & (\u0|Equal9~0_combout  & (\u0|Equal0~0_combout  & \u0|hs_cnt [1])))

	.dataa(\u0|hs_cnt [0]),
	.datab(\u0|Equal9~0_combout ),
	.datac(\u0|Equal0~0_combout ),
	.datad(\u0|hs_cnt [1]),
	.cin(gnd),
	.combout(\u0|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Equal9~1 .lut_mask = 16'h8000;
defparam \u0|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N20
fiftyfivenm_lcell_comb \u0|i_vdisp~0 (
// Equation(s):
// \u0|i_vdisp~0_combout  = (\u0|Equal8~1_combout  & ((\u0|Equal5~2_combout ) # ((\u0|i_vdisp~q  & !\u0|Equal9~1_combout )))) # (!\u0|Equal8~1_combout  & (((\u0|i_vdisp~q  & !\u0|Equal9~1_combout ))))

	.dataa(\u0|Equal8~1_combout ),
	.datab(\u0|Equal5~2_combout ),
	.datac(\u0|i_vdisp~q ),
	.datad(\u0|Equal9~1_combout ),
	.cin(gnd),
	.combout(\u0|i_vdisp~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|i_vdisp~0 .lut_mask = 16'h88F8;
defparam \u0|i_vdisp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N21
dffeas \u0|i_vdisp (
	.clk(\u0|i_hs~clkctrl_outclk ),
	.d(\u0|i_vdisp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|i_vdisp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|i_vdisp .is_wysiwyg = "true";
defparam \u0|i_vdisp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N30
fiftyfivenm_lcell_comb \u0|i_hdisp~0 (
// Equation(s):
// \u0|i_hdisp~0_combout  = (\u0|i_hdisp~q  & (!\u0|hs_cnt [7] & (\u0|hs_cnt [8] & \u0|hs_cnt [9]))) # (!\u0|i_hdisp~q  & (\u0|hs_cnt [7] & (!\u0|hs_cnt [8] & !\u0|hs_cnt [9])))

	.dataa(\u0|i_hdisp~q ),
	.datab(\u0|hs_cnt [7]),
	.datac(\u0|hs_cnt [8]),
	.datad(\u0|hs_cnt [9]),
	.cin(gnd),
	.combout(\u0|i_hdisp~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|i_hdisp~0 .lut_mask = 16'h2004;
defparam \u0|i_hdisp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N6
fiftyfivenm_lcell_comb \u0|i_hdisp~1 (
// Equation(s):
// \u0|i_hdisp~1_combout  = \u0|i_hdisp~q  $ (((\u0|i_hdisp~0_combout  & (\u0|Equal1~1_combout  & \u0|hs_cnt [4]))))

	.dataa(\u0|i_hdisp~0_combout ),
	.datab(\u0|Equal1~1_combout ),
	.datac(\u0|i_hdisp~q ),
	.datad(\u0|hs_cnt [4]),
	.cin(gnd),
	.combout(\u0|i_hdisp~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|i_hdisp~1 .lut_mask = 16'h78F0;
defparam \u0|i_hdisp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N7
dffeas \u0|i_hdisp (
	.clk(\u0|vga_clk~clkctrl_outclk ),
	.d(\u0|i_hdisp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|i_hdisp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|i_hdisp .is_wysiwyg = "true";
defparam \u0|i_hdisp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N4
fiftyfivenm_lcell_comb \u0|vga_r[0]~17 (
// Equation(s):
// \u0|vga_r[0]~17_combout  = (!\u0|Add2~10_combout  & (!\u0|Add2~8_combout  & (\u0|i_vdisp~q  & \u0|i_hdisp~q )))

	.dataa(\u0|Add2~10_combout ),
	.datab(\u0|Add2~8_combout ),
	.datac(\u0|i_vdisp~q ),
	.datad(\u0|i_hdisp~q ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~17 .lut_mask = 16'h1000;
defparam \u0|vga_r[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N0
fiftyfivenm_lcell_comb \u0|vga_r[0]~19 (
// Equation(s):
// \u0|vga_r[0]~19_combout  = (\u0|vs_cnt [1] & (!\u0|vs_cnt [0] & !\u0|vs_cnt [3])) # (!\u0|vs_cnt [1] & (\u0|vs_cnt [0] & \u0|vs_cnt [3]))

	.dataa(\u0|vs_cnt [1]),
	.datab(\u0|vs_cnt [0]),
	.datac(\u0|vs_cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|vga_r[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~19 .lut_mask = 16'h4242;
defparam \u0|vga_r[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N14
fiftyfivenm_lcell_comb \u0|vga_r[0]~20 (
// Equation(s):
// \u0|vga_r[0]~20_combout  = (\u0|vs_cnt [2] & (((!\u0|vs_cnt [4] & \u0|vs_cnt [0])))) # (!\u0|vs_cnt [2] & ((\u0|vga_r[0]~19_combout  & ((!\u0|vs_cnt [0]))) # (!\u0|vga_r[0]~19_combout  & (\u0|vs_cnt [4] & \u0|vs_cnt [0]))))

	.dataa(\u0|vga_r[0]~19_combout ),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [4]),
	.datad(\u0|vs_cnt [0]),
	.cin(gnd),
	.combout(\u0|vga_r[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~20 .lut_mask = 16'h1C22;
defparam \u0|vga_r[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N2
fiftyfivenm_lcell_comb \u0|fr|WideNor0~0 (
// Equation(s):
// \u0|fr|WideNor0~0_combout  = (\u0|Equal5~0_combout  & (!\u0|vs_cnt [9] & \u0|vs_cnt [5]))

	.dataa(\u0|Equal5~0_combout ),
	.datab(\u0|vs_cnt [9]),
	.datac(gnd),
	.datad(\u0|vs_cnt [5]),
	.cin(gnd),
	.combout(\u0|fr|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideNor0~0 .lut_mask = 16'h2200;
defparam \u0|fr|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N16
fiftyfivenm_lcell_comb \u0|vga_r[0]~8 (
// Equation(s):
// \u0|vga_r[0]~8_combout  = (\u0|vs_cnt [2] & (((!\u0|vs_cnt [4])))) # (!\u0|vs_cnt [2] & (((\u0|vs_cnt [0])) # (!\u0|vs_cnt [3])))

	.dataa(\u0|vs_cnt [3]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [4]),
	.datad(\u0|vs_cnt [0]),
	.cin(gnd),
	.combout(\u0|vga_r[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~8 .lut_mask = 16'h3F1D;
defparam \u0|vga_r[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N2
fiftyfivenm_lcell_comb \u0|vga_r[0]~6 (
// Equation(s):
// \u0|vga_r[0]~6_combout  = (\u0|vs_cnt [1] & (((\u0|vga_r[0]~8_combout )))) # (!\u0|vs_cnt [1] & (((!\u0|vs_cnt [3])) # (!\u0|vs_cnt [4])))

	.dataa(\u0|vs_cnt [1]),
	.datab(\u0|vs_cnt [4]),
	.datac(\u0|vs_cnt [3]),
	.datad(\u0|vga_r[0]~8_combout ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~6 .lut_mask = 16'hBF15;
defparam \u0|vga_r[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N2
fiftyfivenm_lcell_comb \u0|vga_r[0]~3 (
// Equation(s):
// \u0|vga_r[0]~3_combout  = (!\u0|vs_cnt [6] & (!\u0|vs_cnt [7] & \u0|vga_r[0]~6_combout ))

	.dataa(\u0|vs_cnt [6]),
	.datab(gnd),
	.datac(\u0|vs_cnt [7]),
	.datad(\u0|vga_r[0]~6_combout ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~3 .lut_mask = 16'h0500;
defparam \u0|vga_r[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N12
fiftyfivenm_lcell_comb \u0|vga_r[0]~27 (
// Equation(s):
// \u0|vga_r[0]~27_combout  = (\u0|vs_cnt [5] & (!\u0|vs_cnt [8] & (!\u0|vs_cnt [9] & \u0|vga_r[0]~3_combout )))

	.dataa(\u0|vs_cnt [5]),
	.datab(\u0|vs_cnt [8]),
	.datac(\u0|vs_cnt [9]),
	.datad(\u0|vga_r[0]~3_combout ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~27 .lut_mask = 16'h0200;
defparam \u0|vga_r[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N0
fiftyfivenm_lcell_comb \u0|vga_r[0]~22 (
// Equation(s):
// \u0|vga_r[0]~22_combout  = (\u0|Add2~0_combout  & (\u0|vga_r[0]~20_combout  & (\u0|fr|WideNor0~0_combout ))) # (!\u0|Add2~0_combout  & (((\u0|vga_r[0]~27_combout ))))

	.dataa(\u0|vga_r[0]~20_combout ),
	.datab(\u0|fr|WideNor0~0_combout ),
	.datac(\u0|vga_r[0]~27_combout ),
	.datad(\u0|Add2~0_combout ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~22 .lut_mask = 16'h88F0;
defparam \u0|vga_r[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N18
fiftyfivenm_lcell_comb \u0|vga_r[0]~23 (
// Equation(s):
// \u0|vga_r[0]~23_combout  = (\u0|Add2~6_combout  & (!\u0|Add2~2_combout  & (\u0|vga_r[0]~22_combout  & !\u0|Add2~4_combout )))

	.dataa(\u0|Add2~6_combout ),
	.datab(\u0|Add2~2_combout ),
	.datac(\u0|vga_r[0]~22_combout ),
	.datad(\u0|Add2~4_combout ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~23 .lut_mask = 16'h0020;
defparam \u0|vga_r[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N6
fiftyfivenm_lcell_comb \u0|fr|Equal22~0 (
// Equation(s):
// \u0|fr|Equal22~0_combout  = (\u0|vs_cnt [1] & (\u0|vs_cnt [2] & (\u0|vs_cnt [4] & !\u0|vs_cnt [0])))

	.dataa(\u0|vs_cnt [1]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [4]),
	.datad(\u0|vs_cnt [0]),
	.cin(gnd),
	.combout(\u0|fr|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|Equal22~0 .lut_mask = 16'h0080;
defparam \u0|fr|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N24
fiftyfivenm_lcell_comb \u0|fr|WideOr6~2 (
// Equation(s):
// \u0|fr|WideOr6~2_combout  = (!\u0|vs_cnt [2] & (\u0|vs_cnt [3] & ((!\u0|vs_cnt [4]) # (!\u0|vs_cnt [0]))))

	.dataa(\u0|vs_cnt [2]),
	.datab(\u0|vs_cnt [3]),
	.datac(\u0|vs_cnt [0]),
	.datad(\u0|vs_cnt [4]),
	.cin(gnd),
	.combout(\u0|fr|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr6~2 .lut_mask = 16'h0444;
defparam \u0|fr|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N24
fiftyfivenm_lcell_comb \u0|fr|WideOr6~0 (
// Equation(s):
// \u0|fr|WideOr6~0_combout  = (\u0|vs_cnt [4] & ((\u0|vs_cnt [3]) # ((\u0|vs_cnt [0] & \u0|vs_cnt [2])))) # (!\u0|vs_cnt [4] & (((!\u0|vs_cnt [2]))))

	.dataa(\u0|vs_cnt [0]),
	.datab(\u0|vs_cnt [3]),
	.datac(\u0|vs_cnt [2]),
	.datad(\u0|vs_cnt [4]),
	.cin(gnd),
	.combout(\u0|fr|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr6~0 .lut_mask = 16'hEC0F;
defparam \u0|fr|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N10
fiftyfivenm_lcell_comb \u0|fr|WideOr6~1 (
// Equation(s):
// \u0|fr|WideOr6~1_combout  = (!\u0|vs_cnt [1] & \u0|fr|WideOr6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|fr|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr6~1 .lut_mask = 16'h0F00;
defparam \u0|fr|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N30
fiftyfivenm_lcell_comb \u0|fr|WideOr6~3 (
// Equation(s):
// \u0|fr|WideOr6~3_combout  = (\u0|fr|Equal22~0_combout ) # ((\u0|fr|WideOr6~2_combout ) # ((\u0|fr|WideOr6~1_combout ) # (!\u0|fr|WideNor0~0_combout )))

	.dataa(\u0|fr|Equal22~0_combout ),
	.datab(\u0|fr|WideOr6~2_combout ),
	.datac(\u0|fr|WideOr6~1_combout ),
	.datad(\u0|fr|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr6~3 .lut_mask = 16'hFEFF;
defparam \u0|fr|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N4
fiftyfivenm_lcell_comb \u0|fr|Equal0~0 (
// Equation(s):
// \u0|fr|Equal0~0_combout  = (\u0|vs_cnt [6]) # ((\u0|vs_cnt [7]) # (\u0|vs_cnt [8]))

	.dataa(\u0|vs_cnt [6]),
	.datab(gnd),
	.datac(\u0|vs_cnt [7]),
	.datad(\u0|vs_cnt [8]),
	.cin(gnd),
	.combout(\u0|fr|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|Equal0~0 .lut_mask = 16'hFFFA;
defparam \u0|fr|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N6
fiftyfivenm_lcell_comb \u0|fr|Equal0~1 (
// Equation(s):
// \u0|fr|Equal0~1_combout  = (\u0|vs_cnt [5] & (!\u0|vs_cnt [9] & !\u0|fr|Equal0~0_combout ))

	.dataa(\u0|vs_cnt [5]),
	.datab(\u0|vs_cnt [9]),
	.datac(\u0|fr|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|fr|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|Equal0~1 .lut_mask = 16'h0202;
defparam \u0|fr|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N18
fiftyfivenm_lcell_comb \u0|fr|WideOr7~1 (
// Equation(s):
// \u0|fr|WideOr7~1_combout  = (\u0|vs_cnt [0] & (!\u0|vs_cnt [2] & (\u0|vs_cnt [1] $ (!\u0|vs_cnt [4])))) # (!\u0|vs_cnt [0] & (\u0|vs_cnt [2] & (\u0|vs_cnt [1] & !\u0|vs_cnt [4])))

	.dataa(\u0|vs_cnt [0]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|vs_cnt [4]),
	.cin(gnd),
	.combout(\u0|fr|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr7~1 .lut_mask = 16'h2042;
defparam \u0|fr|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N0
fiftyfivenm_lcell_comb \u0|fr|Equal0~2 (
// Equation(s):
// \u0|fr|Equal0~2_combout  = (\u0|vs_cnt [6]) # ((\u0|vs_cnt [8]) # (\u0|vs_cnt [9]))

	.dataa(\u0|vs_cnt [6]),
	.datab(\u0|vs_cnt [8]),
	.datac(\u0|vs_cnt [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|fr|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|Equal0~2 .lut_mask = 16'hFEFE;
defparam \u0|fr|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N26
fiftyfivenm_lcell_comb \u0|fr|Equal0~3 (
// Equation(s):
// \u0|fr|Equal0~3_combout  = (!\u0|vs_cnt [3] & (!\u0|fr|Equal0~2_combout  & (!\u0|vs_cnt [7] & \u0|vs_cnt [5])))

	.dataa(\u0|vs_cnt [3]),
	.datab(\u0|fr|Equal0~2_combout ),
	.datac(\u0|vs_cnt [7]),
	.datad(\u0|vs_cnt [5]),
	.cin(gnd),
	.combout(\u0|fr|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|Equal0~3 .lut_mask = 16'h0100;
defparam \u0|fr|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N26
fiftyfivenm_lcell_comb \u0|fr|WideOr5~5 (
// Equation(s):
// \u0|fr|WideOr5~5_combout  = (\u0|vs_cnt [0] & (\u0|vs_cnt [2] & (\u0|vs_cnt [1] & \u0|vs_cnt [4])))

	.dataa(\u0|vs_cnt [0]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|vs_cnt [4]),
	.cin(gnd),
	.combout(\u0|fr|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr5~5 .lut_mask = 16'h8000;
defparam \u0|fr|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N4
fiftyfivenm_lcell_comb \u0|fr|WideOr5~2 (
// Equation(s):
// \u0|fr|WideOr5~2_combout  = ((!\u0|fr|Equal0~3_combout  & ((!\u0|vs_cnt [3]) # (!\u0|fr|Equal0~1_combout )))) # (!\u0|fr|WideOr5~5_combout )

	.dataa(\u0|fr|Equal0~1_combout ),
	.datab(\u0|vs_cnt [3]),
	.datac(\u0|fr|WideOr5~5_combout ),
	.datad(\u0|fr|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr5~2 .lut_mask = 16'h0F7F;
defparam \u0|fr|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N22
fiftyfivenm_lcell_comb \u0|vga_r[0]~21 (
// Equation(s):
// \u0|vga_r[0]~21_combout  = (\u0|vs_cnt [3] & ((!\u0|vs_cnt [1]) # (!\u0|vs_cnt [0])))

	.dataa(\u0|vs_cnt [0]),
	.datab(gnd),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|vs_cnt [3]),
	.cin(gnd),
	.combout(\u0|vga_r[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~21 .lut_mask = 16'h5F00;
defparam \u0|vga_r[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N16
fiftyfivenm_lcell_comb \u0|vga_r[0]~26 (
// Equation(s):
// \u0|vga_r[0]~26_combout  = (\u0|fr|WideOr5~2_combout  & (((!\u0|fr|Equal0~1_combout ) # (!\u0|vga_r[0]~21_combout )) # (!\u0|vs_cnt [4])))

	.dataa(\u0|fr|WideOr5~2_combout ),
	.datab(\u0|vs_cnt [4]),
	.datac(\u0|vga_r[0]~21_combout ),
	.datad(\u0|fr|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~26 .lut_mask = 16'h2AAA;
defparam \u0|vga_r[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N18
fiftyfivenm_lcell_comb \u0|fr|WideOr7~0 (
// Equation(s):
// \u0|fr|WideOr7~0_combout  = (\u0|vga_r[0]~26_combout  & ((!\u0|Equal5~1_combout ) # (!\u0|fr|Equal0~3_combout )))

	.dataa(\u0|fr|Equal0~3_combout ),
	.datab(gnd),
	.datac(\u0|vga_r[0]~26_combout ),
	.datad(\u0|Equal5~1_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr7~0 .lut_mask = 16'h50F0;
defparam \u0|fr|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N16
fiftyfivenm_lcell_comb \u0|fr|WideOr7~2 (
// Equation(s):
// \u0|fr|WideOr7~2_combout  = ((\u0|fr|Equal0~1_combout  & (\u0|fr|WideOr7~1_combout  & \u0|vs_cnt [3]))) # (!\u0|fr|WideOr7~0_combout )

	.dataa(\u0|fr|Equal0~1_combout ),
	.datab(\u0|fr|WideOr7~1_combout ),
	.datac(\u0|vs_cnt [3]),
	.datad(\u0|fr|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr7~2 .lut_mask = 16'h80FF;
defparam \u0|fr|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N12
fiftyfivenm_lcell_comb \u0|fr|WideOr4~1 (
// Equation(s):
// \u0|fr|WideOr4~1_combout  = (\u0|vs_cnt [3] & (\u0|vs_cnt [2] & ((\u0|vs_cnt [0]) # (\u0|vs_cnt [1])))) # (!\u0|vs_cnt [3] & (((\u0|vs_cnt [2]) # (\u0|vs_cnt [1]))))

	.dataa(\u0|vs_cnt [3]),
	.datab(\u0|vs_cnt [0]),
	.datac(\u0|vs_cnt [2]),
	.datad(\u0|vs_cnt [1]),
	.cin(gnd),
	.combout(\u0|fr|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr4~1 .lut_mask = 16'hF5D0;
defparam \u0|fr|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N18
fiftyfivenm_lcell_comb \u0|fr|WideOr4~0 (
// Equation(s):
// \u0|fr|WideOr4~0_combout  = (\u0|vs_cnt [0] & (\u0|vs_cnt [1] $ (((\u0|vs_cnt [3] & !\u0|vs_cnt [2]))))) # (!\u0|vs_cnt [0] & ((\u0|vs_cnt [1] & ((!\u0|vs_cnt [2]))) # (!\u0|vs_cnt [1] & (\u0|vs_cnt [3]))))

	.dataa(\u0|vs_cnt [3]),
	.datab(\u0|vs_cnt [0]),
	.datac(\u0|vs_cnt [2]),
	.datad(\u0|vs_cnt [1]),
	.cin(gnd),
	.combout(\u0|fr|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr4~0 .lut_mask = 16'hC72A;
defparam \u0|fr|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N26
fiftyfivenm_lcell_comb \u0|fr|WideOr4~2 (
// Equation(s):
// \u0|fr|WideOr4~2_combout  = (\u0|fr|WideNor0~0_combout  & (\u0|fr|WideOr4~1_combout  $ (((!\u0|fr|WideOr4~0_combout  & \u0|vs_cnt [4])))))

	.dataa(\u0|fr|WideOr4~1_combout ),
	.datab(\u0|fr|WideOr4~0_combout ),
	.datac(\u0|vs_cnt [4]),
	.datad(\u0|fr|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr4~2 .lut_mask = 16'h9A00;
defparam \u0|fr|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N14
fiftyfivenm_lcell_comb \u0|fr|WideOr5~3 (
// Equation(s):
// \u0|fr|WideOr5~3_combout  = (\u0|vs_cnt [1] & (!\u0|vs_cnt [4] & (\u0|vs_cnt [0] $ (!\u0|vs_cnt [2]))))

	.dataa(\u0|vs_cnt [0]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|vs_cnt [4]),
	.cin(gnd),
	.combout(\u0|fr|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr5~3 .lut_mask = 16'h0090;
defparam \u0|fr|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N12
fiftyfivenm_lcell_comb \u0|fr|WideOr3~0 (
// Equation(s):
// \u0|fr|WideOr3~0_combout  = (\u0|vs_cnt [4] & ((\u0|vs_cnt [3]) # (!\u0|vs_cnt [1])))

	.dataa(gnd),
	.datab(\u0|vs_cnt [3]),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|vs_cnt [4]),
	.cin(gnd),
	.combout(\u0|fr|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr3~0 .lut_mask = 16'hCF00;
defparam \u0|fr|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N6
fiftyfivenm_lcell_comb \u0|fr|WideOr3~1 (
// Equation(s):
// \u0|fr|WideOr3~1_combout  = (\u0|vs_cnt [0] & (((\u0|vs_cnt [1] & \u0|fr|Equal0~1_combout )))) # (!\u0|vs_cnt [0] & (\u0|fr|Equal0~3_combout  & (!\u0|vs_cnt [1])))

	.dataa(\u0|vs_cnt [0]),
	.datab(\u0|fr|Equal0~3_combout ),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|fr|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr3~1 .lut_mask = 16'hA404;
defparam \u0|fr|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N28
fiftyfivenm_lcell_comb \u0|fr|WideOr3~2 (
// Equation(s):
// \u0|fr|WideOr3~2_combout  = ((\u0|vs_cnt [2]) # (!\u0|fr|WideOr3~1_combout )) # (!\u0|fr|WideOr3~0_combout )

	.dataa(\u0|fr|WideOr3~0_combout ),
	.datab(gnd),
	.datac(\u0|vs_cnt [2]),
	.datad(\u0|fr|WideOr3~1_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr3~2 .lut_mask = 16'hF5FF;
defparam \u0|fr|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N20
fiftyfivenm_lcell_comb \u0|fr|WideOr5~4 (
// Equation(s):
// \u0|fr|WideOr5~4_combout  = (((\u0|fr|WideOr5~3_combout  & \u0|fr|Equal0~3_combout )) # (!\u0|fr|WideOr3~2_combout )) # (!\u0|fr|WideOr5~2_combout )

	.dataa(\u0|fr|WideOr5~3_combout ),
	.datab(\u0|fr|WideOr5~2_combout ),
	.datac(\u0|fr|Equal0~3_combout ),
	.datad(\u0|fr|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr5~4 .lut_mask = 16'hB3FF;
defparam \u0|fr|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N2
fiftyfivenm_lcell_comb \u0|Mux0~0 (
// Equation(s):
// \u0|Mux0~0_combout  = (\u0|Add2~0_combout  & (((\u0|fr|WideOr5~4_combout ) # (\u0|Add2~2_combout )))) # (!\u0|Add2~0_combout  & (\u0|fr|WideOr4~2_combout  & ((!\u0|Add2~2_combout ))))

	.dataa(\u0|fr|WideOr4~2_combout ),
	.datab(\u0|fr|WideOr5~4_combout ),
	.datac(\u0|Add2~0_combout ),
	.datad(\u0|Add2~2_combout ),
	.cin(gnd),
	.combout(\u0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Mux0~0 .lut_mask = 16'hF0CA;
defparam \u0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N0
fiftyfivenm_lcell_comb \u0|Mux0~1 (
// Equation(s):
// \u0|Mux0~1_combout  = (\u0|Add2~2_combout  & ((\u0|Mux0~0_combout  & ((\u0|fr|WideOr7~2_combout ))) # (!\u0|Mux0~0_combout  & (!\u0|fr|WideOr6~3_combout )))) # (!\u0|Add2~2_combout  & (((\u0|Mux0~0_combout ))))

	.dataa(\u0|Add2~2_combout ),
	.datab(\u0|fr|WideOr6~3_combout ),
	.datac(\u0|fr|WideOr7~2_combout ),
	.datad(\u0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Mux0~1 .lut_mask = 16'hF522;
defparam \u0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N30
fiftyfivenm_lcell_comb \u0|fr|Equal4~0 (
// Equation(s):
// \u0|fr|Equal4~0_combout  = (!\u0|vs_cnt [0] & (\u0|vs_cnt [2] & (!\u0|vs_cnt [1] & !\u0|vs_cnt [4])))

	.dataa(\u0|vs_cnt [0]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|vs_cnt [4]),
	.cin(gnd),
	.combout(\u0|fr|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|Equal4~0 .lut_mask = 16'h0004;
defparam \u0|fr|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N0
fiftyfivenm_lcell_comb \u0|fr|WideOr3 (
// Equation(s):
// \u0|fr|WideOr3~combout  = (((\u0|fr|Equal4~0_combout  & \u0|fr|Equal0~3_combout )) # (!\u0|fr|WideOr3~2_combout )) # (!\u0|vga_r[0]~26_combout )

	.dataa(\u0|vga_r[0]~26_combout ),
	.datab(\u0|fr|WideOr3~2_combout ),
	.datac(\u0|fr|Equal4~0_combout ),
	.datad(\u0|fr|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr3 .lut_mask = 16'hF777;
defparam \u0|fr|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N28
fiftyfivenm_lcell_comb \u0|fr|WideOr2~16 (
// Equation(s):
// \u0|fr|WideOr2~16_combout  = (\u0|vs_cnt [2] & (((\u0|vs_cnt [4])))) # (!\u0|vs_cnt [2] & (!\u0|vs_cnt [0] & ((\u0|vs_cnt [1]) # (!\u0|vs_cnt [4]))))

	.dataa(\u0|vs_cnt [1]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [4]),
	.datad(\u0|vs_cnt [0]),
	.cin(gnd),
	.combout(\u0|fr|WideOr2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr2~16 .lut_mask = 16'hC0E3;
defparam \u0|fr|WideOr2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N22
fiftyfivenm_lcell_comb \u0|fr|WideOr2~17 (
// Equation(s):
// \u0|fr|WideOr2~17_combout  = (\u0|vs_cnt [3] & (\u0|fr|WideOr2~16_combout  $ (((!\u0|vs_cnt [1] & !\u0|vs_cnt [2]))))) # (!\u0|vs_cnt [3] & (\u0|fr|WideOr2~16_combout  & (\u0|vs_cnt [1] $ (!\u0|vs_cnt [2]))))

	.dataa(\u0|vs_cnt [1]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [3]),
	.datad(\u0|fr|WideOr2~16_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr2~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr2~17 .lut_mask = 16'hE910;
defparam \u0|fr|WideOr2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N22
fiftyfivenm_lcell_comb \u0|fr|WideOr2~3 (
// Equation(s):
// \u0|fr|WideOr2~3_combout  = (\u0|vs_cnt [6]) # ((\u0|vs_cnt [7]) # (\u0|fr|WideOr2~17_combout ))

	.dataa(\u0|vs_cnt [6]),
	.datab(gnd),
	.datac(\u0|vs_cnt [7]),
	.datad(\u0|fr|WideOr2~17_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr2~3 .lut_mask = 16'hFFFA;
defparam \u0|fr|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N24
fiftyfivenm_lcell_comb \u0|fr|WideOr2~15 (
// Equation(s):
// \u0|fr|WideOr2~15_combout  = (\u0|fr|WideOr2~3_combout ) # ((\u0|vs_cnt [8]) # ((\u0|vs_cnt [9]) # (!\u0|vs_cnt [5])))

	.dataa(\u0|fr|WideOr2~3_combout ),
	.datab(\u0|vs_cnt [8]),
	.datac(\u0|vs_cnt [9]),
	.datad(\u0|vs_cnt [5]),
	.cin(gnd),
	.combout(\u0|fr|WideOr2~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr2~15 .lut_mask = 16'hFEFF;
defparam \u0|fr|WideOr2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N10
fiftyfivenm_lcell_comb \u0|fr|WideOr0~0 (
// Equation(s):
// \u0|fr|WideOr0~0_combout  = (\u0|vs_cnt [4] & ((\u0|vs_cnt [1] & ((\u0|vs_cnt [2]))) # (!\u0|vs_cnt [1] & (\u0|vs_cnt [3])))) # (!\u0|vs_cnt [4] & (((\u0|vs_cnt [2]) # (\u0|vs_cnt [1]))))

	.dataa(\u0|vs_cnt [3]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [4]),
	.datad(\u0|vs_cnt [1]),
	.cin(gnd),
	.combout(\u0|fr|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr0~0 .lut_mask = 16'hCFAC;
defparam \u0|fr|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N8
fiftyfivenm_lcell_comb \u0|fr|WideOr0~1 (
// Equation(s):
// \u0|fr|WideOr0~1_combout  = (\u0|vs_cnt [4] & (((\u0|vs_cnt [2]) # (!\u0|vs_cnt [1])))) # (!\u0|vs_cnt [4] & (\u0|vs_cnt [3] & ((\u0|vs_cnt [1]) # (!\u0|vs_cnt [2]))))

	.dataa(\u0|vs_cnt [3]),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [4]),
	.datad(\u0|vs_cnt [1]),
	.cin(gnd),
	.combout(\u0|fr|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr0~1 .lut_mask = 16'hCAF2;
defparam \u0|fr|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N30
fiftyfivenm_lcell_comb \u0|fr|WideOr0~2 (
// Equation(s):
// \u0|fr|WideOr0~2_combout  = (\u0|fr|WideNor0~0_combout  & (\u0|fr|WideOr0~1_combout  $ (((\u0|fr|WideOr0~0_combout ) # (\u0|vs_cnt [0])))))

	.dataa(\u0|fr|WideOr0~0_combout ),
	.datab(\u0|vs_cnt [0]),
	.datac(\u0|fr|WideOr0~1_combout ),
	.datad(\u0|fr|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr0~2 .lut_mask = 16'h1E00;
defparam \u0|fr|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N4
fiftyfivenm_lcell_comb \u0|Mux0~2 (
// Equation(s):
// \u0|Mux0~2_combout  = (\u0|Add2~2_combout  & (((\u0|Add2~0_combout )) # (!\u0|fr|WideOr2~15_combout ))) # (!\u0|Add2~2_combout  & (((\u0|fr|WideOr0~2_combout  & !\u0|Add2~0_combout ))))

	.dataa(\u0|fr|WideOr2~15_combout ),
	.datab(\u0|fr|WideOr0~2_combout ),
	.datac(\u0|Add2~2_combout ),
	.datad(\u0|Add2~0_combout ),
	.cin(gnd),
	.combout(\u0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Mux0~2 .lut_mask = 16'hF05C;
defparam \u0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N10
fiftyfivenm_lcell_comb \u0|fr|WideOr1~1 (
// Equation(s):
// \u0|fr|WideOr1~1_combout  = (\u0|vs_cnt [4] & (!\u0|vs_cnt [3] & (\u0|vs_cnt [0] $ (\u0|vs_cnt [1])))) # (!\u0|vs_cnt [4] & (\u0|vs_cnt [3] $ (((\u0|vs_cnt [0] & !\u0|vs_cnt [1])))))

	.dataa(\u0|vs_cnt [0]),
	.datab(\u0|vs_cnt [3]),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|vs_cnt [4]),
	.cin(gnd),
	.combout(\u0|fr|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr1~1 .lut_mask = 16'h12C6;
defparam \u0|fr|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N8
fiftyfivenm_lcell_comb \u0|fr|WideOr1~2 (
// Equation(s):
// \u0|fr|WideOr1~2_combout  = (\u0|fr|WideOr1~1_combout  & (\u0|vs_cnt [2] $ (((\u0|vs_cnt [4]) # (!\u0|vs_cnt [1])))))

	.dataa(\u0|fr|WideOr1~1_combout ),
	.datab(\u0|vs_cnt [2]),
	.datac(\u0|vs_cnt [1]),
	.datad(\u0|vs_cnt [4]),
	.cin(gnd),
	.combout(\u0|fr|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr1~2 .lut_mask = 16'h2282;
defparam \u0|fr|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N20
fiftyfivenm_lcell_comb \u0|fr|WideOr1~0 (
// Equation(s):
// \u0|fr|WideOr1~0_combout  = ((\u0|fr|WideOr1~2_combout  & \u0|fr|Equal0~1_combout )) # (!\u0|fr|WideOr3~2_combout )

	.dataa(gnd),
	.datab(\u0|fr|WideOr3~2_combout ),
	.datac(\u0|fr|WideOr1~2_combout ),
	.datad(\u0|fr|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u0|fr|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|fr|WideOr1~0 .lut_mask = 16'hF333;
defparam \u0|fr|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N26
fiftyfivenm_lcell_comb \u0|Mux0~3 (
// Equation(s):
// \u0|Mux0~3_combout  = (\u0|Mux0~2_combout  & ((\u0|fr|WideOr3~combout ) # ((!\u0|Add2~0_combout )))) # (!\u0|Mux0~2_combout  & (((\u0|fr|WideOr1~0_combout  & \u0|Add2~0_combout ))))

	.dataa(\u0|fr|WideOr3~combout ),
	.datab(\u0|Mux0~2_combout ),
	.datac(\u0|fr|WideOr1~0_combout ),
	.datad(\u0|Add2~0_combout ),
	.cin(gnd),
	.combout(\u0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Mux0~3 .lut_mask = 16'hB8CC;
defparam \u0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N10
fiftyfivenm_lcell_comb \u0|vga_r[0]~24 (
// Equation(s):
// \u0|vga_r[0]~24_combout  = (!\u0|Add2~6_combout  & ((\u0|Add2~4_combout  & (\u0|Mux0~1_combout )) # (!\u0|Add2~4_combout  & ((\u0|Mux0~3_combout )))))

	.dataa(\u0|Add2~6_combout ),
	.datab(\u0|Mux0~1_combout ),
	.datac(\u0|Mux0~3_combout ),
	.datad(\u0|Add2~4_combout ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~24 .lut_mask = 16'h4450;
defparam \u0|vga_r[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N18
fiftyfivenm_lcell_comb \u0|Add2~12 (
// Equation(s):
// \u0|Add2~12_combout  = (\u0|hs_cnt [6] & ((GND) # (!\u0|Add2~11 ))) # (!\u0|hs_cnt [6] & (\u0|Add2~11  $ (GND)))
// \u0|Add2~13  = CARRY((\u0|hs_cnt [6]) # (!\u0|Add2~11 ))

	.dataa(gnd),
	.datab(\u0|hs_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add2~11 ),
	.combout(\u0|Add2~12_combout ),
	.cout(\u0|Add2~13 ));
// synopsys translate_off
defparam \u0|Add2~12 .lut_mask = 16'h3CCF;
defparam \u0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N20
fiftyfivenm_lcell_comb \u0|Add2~14 (
// Equation(s):
// \u0|Add2~14_combout  = (\u0|hs_cnt [7] & (!\u0|Add2~13 )) # (!\u0|hs_cnt [7] & ((\u0|Add2~13 ) # (GND)))
// \u0|Add2~15  = CARRY((!\u0|Add2~13 ) # (!\u0|hs_cnt [7]))

	.dataa(gnd),
	.datab(\u0|hs_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add2~13 ),
	.combout(\u0|Add2~14_combout ),
	.cout(\u0|Add2~15 ));
// synopsys translate_off
defparam \u0|Add2~14 .lut_mask = 16'h3C3F;
defparam \u0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N22
fiftyfivenm_lcell_comb \u0|Add2~16 (
// Equation(s):
// \u0|Add2~16_combout  = (\u0|hs_cnt [8] & ((GND) # (!\u0|Add2~15 ))) # (!\u0|hs_cnt [8] & (\u0|Add2~15  $ (GND)))
// \u0|Add2~17  = CARRY((\u0|hs_cnt [8]) # (!\u0|Add2~15 ))

	.dataa(gnd),
	.datab(\u0|hs_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|Add2~15 ),
	.combout(\u0|Add2~16_combout ),
	.cout(\u0|Add2~17 ));
// synopsys translate_off
defparam \u0|Add2~16 .lut_mask = 16'h3CCF;
defparam \u0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N24
fiftyfivenm_lcell_comb \u0|Add2~18 (
// Equation(s):
// \u0|Add2~18_combout  = \u0|hs_cnt [9] $ (!\u0|Add2~17 )

	.dataa(\u0|hs_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|Add2~17 ),
	.combout(\u0|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|Add2~18 .lut_mask = 16'hA5A5;
defparam \u0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N28
fiftyfivenm_lcell_comb \u0|vga_r[0]~18 (
// Equation(s):
// \u0|vga_r[0]~18_combout  = (!\u0|Add2~12_combout  & (!\u0|Add2~14_combout  & (!\u0|Add2~16_combout  & !\u0|Add2~18_combout )))

	.dataa(\u0|Add2~12_combout ),
	.datab(\u0|Add2~14_combout ),
	.datac(\u0|Add2~16_combout ),
	.datad(\u0|Add2~18_combout ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~18 .lut_mask = 16'h0001;
defparam \u0|vga_r[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N20
fiftyfivenm_lcell_comb \u0|vga_r[0]~25 (
// Equation(s):
// \u0|vga_r[0]~25_combout  = (\u0|vga_r[0]~17_combout  & (\u0|vga_r[0]~18_combout  & ((\u0|vga_r[0]~23_combout ) # (\u0|vga_r[0]~24_combout ))))

	.dataa(\u0|vga_r[0]~17_combout ),
	.datab(\u0|vga_r[0]~23_combout ),
	.datac(\u0|vga_r[0]~24_combout ),
	.datad(\u0|vga_r[0]~18_combout ),
	.cin(gnd),
	.combout(\u0|vga_r[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|vga_r[0]~25 .lut_mask = 16'hA800;
defparam \u0|vga_r[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \CLK2~input (
	.i(CLK2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK2~input_o ));
// synopsys translate_off
defparam \CLK2~input .bus_hold = "false";
defparam \CLK2~input .listen_to_nsleep_signal = "false";
defparam \CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \BTN[0]~input (
	.i(BTN[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BTN[0]~input_o ));
// synopsys translate_off
defparam \BTN[0]~input .bus_hold = "false";
defparam \BTN[0]~input .listen_to_nsleep_signal = "false";
defparam \BTN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \BTN[1]~input (
	.i(BTN[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BTN[1]~input_o ));
// synopsys translate_off
defparam \BTN[1]~input .bus_hold = "false";
defparam \BTN[1]~input .listen_to_nsleep_signal = "false";
defparam \BTN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
