vsim work.tb_filter
# vsim work.tb_filter 
# Start time: 20:19:51 on Oct 05,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_filter(tb_filter_arch)
# Loading work.filter_8(filter_8_arch)
# Loading work.data_en_buffer(data_en_buffer_arch)
# Loading work.input_buffer(input_buffer_arch)
# Loading work.complex_mult(complex_mult_arch)
run -a
# ** Note: Test completed
#    Time: 1590 ns  Iteration: 1  Instance: /tb_filter
# Break in Process line__169 at /home/will/DSP (ECE 6276)/HW5/lab_5/tb/tb_filter.vhd line 195
# Error opening /home/will/DSP (ECE 6276)/HW5/lab_5/tb/tb_filter.vhd
# Path name '/home/will/DSP (ECE 6276)/HW5/lab_5/tb/tb_filter.vhd' doesn't exist.
# Load canceled
quit -sim
# End time: 20:21:38 on Oct 05,2017, Elapsed time: 0:01:47
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:21:55 on Oct 05,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 20:21:55 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/data_en_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:21:55 on Oct 05,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/data_en_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_en_buffer
# -- Compiling architecture data_en_buffer_arch of data_en_buffer
# End time: 20:21:55 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/filter_8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:21:55 on Oct 05,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/filter_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity filter_8
# -- Compiling architecture filter_8_arch of filter_8
# -- Loading entity data_en_buffer
# ** Error: (vcom-11) Could not find work.input_buffer.
# ** Error (suppressible): /home/will/DSP/HW5/lab_5/src/filter_8.vhd(95): (vcom-1195) Cannot find expanded name "work.input_buffer".
# ** Error: /home/will/DSP/HW5/lab_5/src/filter_8.vhd(95): Unknown expanded name.
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW5/lab_5/src/filter_8.vhd(152): VHDL Compiler exiting
# End time: 20:21:55 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/input_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:21:55 on Oct 05,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/input_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity input_buffer
# -- Compiling architecture input_buffer_arch of input_buffer
# End time: 20:21:55 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/tb/tb_filter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:22:03 on Oct 05,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/tb/tb_filter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW5/lab_5/tb/tb_filter.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_filter
# -- Compiling architecture tb_filter_arch of tb_filter
# End time: 20:22:03 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW5/lab_5/src/filter_8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:22:10 on Oct 05,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/filter_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity filter_8
# -- Compiling architecture filter_8_arch of filter_8
# -- Loading entity data_en_buffer
# -- Loading entity input_buffer
# -- Loading entity complex_mult
# End time: 20:22:10 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_filter
# vsim work.tb_filter 
# Start time: 20:22:12 on Oct 05,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_filter(tb_filter_arch)
# Loading work.filter_8(filter_8_arch)
# Loading work.data_en_buffer(data_en_buffer_arch)
# Loading work.input_buffer(input_buffer_arch)
# Loading work.complex_mult(complex_mult_arch)
run -a
# ** Note: Test completed
#    Time: 1610 ns  Iteration: 1  Instance: /tb_filter
# Break in Process line__169 at /home/will/DSP/HW5/lab_5/tb/tb_filter.vhd line 195
quit -sim
# End time: 20:22:31 on Oct 05,2017, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
vsim work.data_en_buffer
# vsim work.data_en_buffer 
# Start time: 20:22:35 on Oct 05,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_en_buffer(data_en_buffer_arch)
quit -sim
# End time: 20:22:40 on Oct 05,2017, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW5/lab_5/src/data_en_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:22:54 on Oct 05,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/data_en_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_en_buffer
# -- Compiling architecture data_en_buffer_arch of data_en_buffer
# End time: 20:22:54 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW5/lab_5/src/filter_8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:22:57 on Oct 05,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW5/lab_5/src/filter_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity filter_8
# -- Compiling architecture filter_8_arch of filter_8
# -- Loading entity data_en_buffer
# -- Loading entity input_buffer
# -- Loading entity complex_mult
# End time: 20:22:57 on Oct 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_filter
# vsim work.tb_filter 
# Start time: 20:22:59 on Oct 05,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_filter(tb_filter_arch)
# Loading work.filter_8(filter_8_arch)
# Loading work.data_en_buffer(data_en_buffer_arch)
# Loading work.input_buffer(input_buffer_arch)
# Loading work.complex_mult(complex_mult_arch)
