// Seed: 4039104646
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output wire id_2,
    output tri0 id_3,
    output wor id_4,
    output supply0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    output wand id_11,
    input tri id_12
);
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_19 = 32'd94
) (
    output uwire id_0,
    input wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    input wand id_5,
    output tri0 id_6,
    input tri id_7,
    output wor id_8,
    input tri1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input wand id_14,
    input tri1 id_15,
    input wand id_16,
    input tri0 id_17,
    input wire id_18,
    input wor _id_19,
    input wor id_20,
    output supply0 id_21,
    output wor id_22,
    input wor id_23,
    input supply0 id_24,
    output tri1 id_25,
    input supply1 id_26,
    input tri0 id_27
);
  wire id_29, id_30;
  logic id_31;
  ;
  if (1) logic [-1 : id_19] id_32;
  ;
  logic [!  -1 : 1] id_33, id_34, id_35, id_36;
  assign id_34 = id_35;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_22,
      id_4,
      id_25,
      id_10,
      id_9,
      id_15,
      id_13,
      id_9,
      id_27,
      id_22,
      id_23
  );
  assign modCall_1.id_4 = 0;
  wire  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ;
endmodule
