<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item value="C:\Users\minkyu\Documents\GitHub\SOC_Design_VerilogPractice\SOC_Practice_soc" key="scw_hwspec"/>
</section>
