// Seed: 1072114243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = (id_3);
  bit id_5;
  ;
  wire id_6;
  always begin : LABEL_0
    if (-1) @(posedge 1 !== id_3);
    if (-1 & -1 & 1) begin : LABEL_1
      $signed(77);
      ;
    end else id_5 <= -1 | id_6;
  end
  assign id_2 = id_5;
  assign id_2 = id_3;
  wire id_7;
  ;
  wire id_8;
endmodule
module module_1 ();
  wire [1 : 1] id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
