---------------------------------------
Begin Slurm Prolog: Apr-05-2023 22:00:01
Job ID:    1557089
User ID:   asaxena317
Account:   gts-mqureshi4
Job name:  4C_8WLLC
Partition: cpu-small
QOS:       inferno
---------------------------------------
VWQ_ENABLED

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 15000000
Number of CPUs: 4
Off-chip DRAM Size: 32 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 34358685696 num_ppages: 8388351
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /storage/home/hcoda1/4/asaxena317/p-mqureshi4-0/hybrid_cxl_memsys/Pythia//traces/ligra_Components.com-lj.ungraph.gcc_6.3.0_O3.drop_750M.length_250M.champsimtrace.xz
CPU 1 runs /storage/home/hcoda1/4/asaxena317/p-mqureshi4-0/hybrid_cxl_memsys/Pythia//traces/ligra_Components.com-lj.ungraph.gcc_6.3.0_O3.drop_750M.length_250M.champsimtrace.xz
CPU 2 runs /storage/home/hcoda1/4/asaxena317/p-mqureshi4-0/hybrid_cxl_memsys/Pythia//traces/ligra_Components.com-lj.ungraph.gcc_6.3.0_O3.drop_750M.length_250M.champsimtrace.xz
CPU 3 runs /storage/home/hcoda1/4/asaxena317/p-mqureshi4-0/hybrid_cxl_memsys/Pythia//traces/ligra_Components.com-lj.ungraph.gcc_6.3.0_O3.drop_750M.length_250M.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
cpu3_L2C IP-based stride prefetcher
cpu2_L2C IP-based stride prefetcher
cpu1_L2C IP-based stride prefetcher
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 2 instructions: 10000000 cycles: 2781963 heartbeat IPC: 3.59458 cumulative IPC: 3.59458 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 1 instructions: 10000000 cycles: 2781964 heartbeat IPC: 3.59458 cumulative IPC: 3.59458 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 3 instructions: 10000000 cycles: 2781965 heartbeat IPC: 3.59458 cumulative IPC: 3.59458 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 10000000 cycles: 2781969 heartbeat IPC: 3.59458 cumulative IPC: 3.59458 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 2 instructions: 20000002 cycles: 5565390 heartbeat IPC: 3.59269 cumulative IPC: 3.59364 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 1 instructions: 20000000 cycles: 5565391 heartbeat IPC: 3.59269 cumulative IPC: 3.59364 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 3 instructions: 20000002 cycles: 5565393 heartbeat IPC: 3.59269 cumulative IPC: 3.59364 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5565396 heartbeat IPC: 3.59269 cumulative IPC: 3.59364 (Simulation time: 0 hr 1 min 58 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6957984 (Simulation time: 0 hr 2 min 27 sec) 
Warmup complete CPU 1 instructions: 25000024 cycles: 6957984 (Simulation time: 0 hr 2 min 27 sec) 
Warmup complete CPU 2 instructions: 25000034 cycles: 6957984 (Simulation time: 0 hr 2 min 27 sec) 
Warmup complete CPU 3 instructions: 25000024 cycles: 6957984 (Simulation time: 0 hr 2 min 27 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 12552845 heartbeat IPC: 1.43114 cumulative IPC: 0.893677 (Simulation time: 0 hr 4 min 22 sec) 
Heartbeat CPU 2 instructions: 30000000 cycles: 12584912 heartbeat IPC: 1.4246 cumulative IPC: 0.888578 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 3 instructions: 30000000 cycles: 12597550 heartbeat IPC: 1.42204 cumulative IPC: 0.886589 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 1 instructions: 30000000 cycles: 12630679 heartbeat IPC: 1.41537 cumulative IPC: 0.881411 (Simulation time: 0 hr 4 min 24 sec) 
Heartbeat CPU 1 instructions: 40000002 cycles: 23981869 heartbeat IPC: 0.880965 cumulative IPC: 0.881114 (Simulation time: 0 hr 8 min 16 sec) 
Finished CPU 1 instructions: 15000003 cycles: 17023890 cumulative IPC: 0.881115 (Simulation time: 0 hr 8 min 16 sec) 
Heartbeat CPU 2 instructions: 40000002 cycles: 23997938 heartbeat IPC: 0.876192 cumulative IPC: 0.880282 (Simulation time: 0 hr 8 min 17 sec) 
Finished CPU 2 instructions: 15000003 cycles: 17039961 cumulative IPC: 0.880284 (Simulation time: 0 hr 8 min 17 sec) 
Heartbeat CPU 3 instructions: 40000002 cycles: 24028007 heartbeat IPC: 0.874856 cumulative IPC: 0.878732 (Simulation time: 0 hr 8 min 17 sec) 
Finished CPU 3 instructions: 15000003 cycles: 17070028 cumulative IPC: 0.878733 (Simulation time: 0 hr 8 min 17 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 24065872 heartbeat IPC: 0.868581 cumulative IPC: 0.876788 (Simulation time: 0 hr 8 min 18 sec) 
Finished CPU 0 instructions: 15000003 cycles: 17107889 cumulative IPC: 0.876789 (Simulation time: 0 hr 8 min 18 sec) 

ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 0.876789 instructions: 15000003 cycles: 17107889
cpu0_DTLB TOTAL     ACCESS:    2177801  HIT:    2177253  MISS:        548
cpu0_DTLB LOAD      ACCESS:    1894722  HIT:    1894252  MISS:        470
cpu0_DTLB RFO       ACCESS:     283079  HIT:     283001  MISS:         78
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:    2414080  HIT:    2414080  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2414080  HIT:    2414080  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        548  HIT:          0  MISS:        548
cpu0_STLB LOAD      ACCESS:        470  HIT:          0  MISS:        470
cpu0_STLB RFO       ACCESS:         78  HIT:          0  MISS:         78
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     633152  HIT:     598075  MISS:      35077
cpu0_L1D LOAD      ACCESS:     326570  HIT:     291493  MISS:      35077
cpu0_L1D RFO       ACCESS:     306034  HIT:     306034  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:     167872  HIT:     131201  MISS:      36671
cpu0_L2C LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:      97718  HIT:      96124  MISS:       1594
cpu0_L2C WRITEBACK ACCESS:      35077  HIT:      35077  MISS:          0
LLC TOTAL     ACCESS:      71753  HIT:      11156  MISS:      60597
LLC LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:       1594  HIT:          0  MISS:       1594
LLC WRITEBACK ACCESS:      35082  HIT:      11156  MISS:      23926

CPU 1 cumulative IPC: 0.881444 instructions: 15079646 cycles: 17107889
cpu1_DTLB TOTAL     ACCESS:    2031796  HIT:    2031245  MISS:        551
cpu1_DTLB LOAD      ACCESS:    1769171  HIT:    1768698  MISS:        473
cpu1_DTLB RFO       ACCESS:     262625  HIT:     262547  MISS:         78
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:    2358900  HIT:    2358900  MISS:          0
cpu1_ITLB LOAD      ACCESS:    2358900  HIT:    2358900  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        551  HIT:          0  MISS:        551
cpu1_STLB LOAD      ACCESS:        473  HIT:          0  MISS:        473
cpu1_STLB RFO       ACCESS:         78  HIT:          0  MISS:         78
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     626640  HIT:     591377  MISS:      35263
cpu1_L1D LOAD      ACCESS:     318430  HIT:     283167  MISS:      35263
cpu1_L1D RFO       ACCESS:     307659  HIT:     307659  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:     167435  HIT:     130591  MISS:      36844
cpu1_L2C LOAD      ACCESS:      35263  HIT:          0  MISS:      35263
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:      96909  HIT:      95328  MISS:       1581
cpu1_L2C WRITEBACK ACCESS:      35263  HIT:      35263  MISS:          0
LLC TOTAL     ACCESS:      72072  HIT:      10894  MISS:      61178
LLC LOAD      ACCESS:      35263  HIT:          0  MISS:      35263
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:       1581  HIT:          0  MISS:       1581
LLC WRITEBACK ACCESS:      35228  HIT:      10894  MISS:      24334

CPU 2 cumulative IPC: 0.880332 instructions: 15060621 cycles: 17107889
cpu2_DTLB TOTAL     ACCESS:    2104702  HIT:    2104152  MISS:        550
cpu2_DTLB LOAD      ACCESS:    1835588  HIT:    1835116  MISS:        472
cpu2_DTLB RFO       ACCESS:     269114  HIT:     269036  MISS:         78
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:    2354216  HIT:    2354216  MISS:          0
cpu2_ITLB LOAD      ACCESS:    2354216  HIT:    2354216  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        550  HIT:          0  MISS:        550
cpu2_STLB LOAD      ACCESS:        472  HIT:          0  MISS:        472
cpu2_STLB RFO       ACCESS:         78  HIT:          0  MISS:         78
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:     631174  HIT:     595955  MISS:      35219
cpu2_L1D LOAD      ACCESS:     323358  HIT:     288139  MISS:      35219
cpu2_L1D RFO       ACCESS:     307266  HIT:     307266  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:     168092  HIT:     131281  MISS:      36811
cpu2_L2C LOAD      ACCESS:      35219  HIT:          0  MISS:      35219
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:      97654  HIT:      96062  MISS:       1592
cpu2_L2C WRITEBACK ACCESS:      35219  HIT:      35219  MISS:          0
LLC TOTAL     ACCESS:      72007  HIT:      12772  MISS:      59235
LLC LOAD      ACCESS:      35219  HIT:          0  MISS:      35219
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:       1592  HIT:          0  MISS:       1592
LLC WRITEBACK ACCESS:      35196  HIT:      12772  MISS:      22424

CPU 3 cumulative IPC: 0.878723 instructions: 15033095 cycles: 17107889
cpu3_DTLB TOTAL     ACCESS:    2182638  HIT:    2182089  MISS:        549
cpu3_DTLB LOAD      ACCESS:    1898783  HIT:    1898312  MISS:        471
cpu3_DTLB RFO       ACCESS:     283855  HIT:     283777  MISS:         78
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:    2349187  HIT:    2349187  MISS:          0
cpu3_ITLB LOAD      ACCESS:    2349187  HIT:    2349187  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        549  HIT:          0  MISS:        549
cpu3_STLB LOAD      ACCESS:        471  HIT:          0  MISS:        471
cpu3_STLB RFO       ACCESS:         78  HIT:          0  MISS:         78
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:     633606  HIT:     598452  MISS:      35154
cpu3_L1D LOAD      ACCESS:     326337  HIT:     291183  MISS:      35154
cpu3_L1D RFO       ACCESS:     306720  HIT:     306720  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:     167460  HIT:     130722  MISS:      36738
cpu3_L2C LOAD      ACCESS:      35154  HIT:          0  MISS:      35154
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:      97152  HIT:      95568  MISS:       1584
cpu3_L2C WRITEBACK ACCESS:      35154  HIT:      35154  MISS:          0
LLC TOTAL     ACCESS:      71858  HIT:      10881  MISS:      60977
LLC LOAD      ACCESS:      35154  HIT:          0  MISS:      35154
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:       1584  HIT:          0  MISS:       1584
LLC WRITEBACK ACCESS:      35120  HIT:      10881  MISS:      24239

Region of Interest Statistics

CPU 0 cumulative IPC: 0.876789 instructions: 15000003 cycles: 17107889
cpu0_DTLB TOTAL     ACCESS:    2177801  HIT:    2177253  MISS:        548
cpu0_DTLB LOAD      ACCESS:    1894722  HIT:    1894252  MISS:        470
cpu0_DTLB RFO       ACCESS:     283079  HIT:     283001  MISS:         78
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 216.777 cycles
cpu0_ITLB TOTAL     ACCESS:    2414080  HIT:    2414080  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2414080  HIT:    2414080  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:        548  HIT:          0  MISS:        548
cpu0_STLB LOAD      ACCESS:        470  HIT:          0  MISS:        470
cpu0_STLB RFO       ACCESS:         78  HIT:          0  MISS:         78
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.204 cycles
cpu0_L1D TOTAL     ACCESS:     633152  HIT:     598075  MISS:      35077
cpu0_L1D LOAD      ACCESS:     326570  HIT:     291493  MISS:      35077
cpu0_L1D RFO       ACCESS:     306034  HIT:     306034  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        548  HIT:        548  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 399.526 cycles
cpu0_L2C TOTAL     ACCESS:     167872  HIT:     131201  MISS:      36671
cpu0_L2C LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:      97718  HIT:      96124  MISS:       1594
cpu0_L2C WRITEBACK ACCESS:      35077  HIT:      35077  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:      98843  ISSUED:      98843  USEFUL:       1594  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 391.124 cycles
LLC TOTAL     ACCESS:      71753  HIT:      11156  MISS:      60597
LLC LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:       1594  HIT:          0  MISS:       1594
LLC WRITEBACK ACCESS:      35082  HIT:      11156  MISS:      23926
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 892.811 cycles

CPU 1 cumulative IPC: 0.881115 instructions: 15000003 cycles: 17023890
cpu1_DTLB TOTAL     ACCESS:    2021048  HIT:    2020500  MISS:        548
cpu1_DTLB LOAD      ACCESS:    1759829  HIT:    1759359  MISS:        470
cpu1_DTLB RFO       ACCESS:     261219  HIT:     261141  MISS:         78
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 218.047 cycles
cpu1_ITLB TOTAL     ACCESS:    2346408  HIT:    2346408  MISS:          0
cpu1_ITLB LOAD      ACCESS:    2346408  HIT:    2346408  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:        548  HIT:          0  MISS:        548
cpu1_STLB LOAD      ACCESS:        470  HIT:          0  MISS:        470
cpu1_STLB RFO       ACCESS:         78  HIT:          0  MISS:         78
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209.111 cycles
cpu1_L1D TOTAL     ACCESS:     623273  HIT:     588196  MISS:      35077
cpu1_L1D LOAD      ACCESS:     316691  HIT:     281614  MISS:      35077
cpu1_L1D RFO       ACCESS:     306034  HIT:     306034  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:        548  HIT:        548  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 398.177 cycles
cpu1_L2C TOTAL     ACCESS:     166648  HIT:     129999  MISS:      36649
cpu1_L2C LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:      96494  HIT:      94922  MISS:       1572
cpu1_L2C WRITEBACK ACCESS:      35077  HIT:      35077  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:      98022  ISSUED:      98022  USEFUL:       1581  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 389.475 cycles
LLC TOTAL     ACCESS:      71688  HIT:      10873  MISS:      60815
LLC LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:       1572  HIT:          0  MISS:       1572
LLC WRITEBACK ACCESS:      35039  HIT:      10873  MISS:      24166
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 889.611 cycles

CPU 2 cumulative IPC: 0.880284 instructions: 15000003 cycles: 17039961
cpu2_DTLB TOTAL     ACCESS:    2096191  HIT:    2095643  MISS:        548
cpu2_DTLB LOAD      ACCESS:    1828158  HIT:    1827688  MISS:        470
cpu2_DTLB RFO       ACCESS:     268033  HIT:     267955  MISS:         78
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 217.962 cycles
cpu2_ITLB TOTAL     ACCESS:    2344789  HIT:    2344789  MISS:          0
cpu2_ITLB LOAD      ACCESS:    2344789  HIT:    2344789  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:        548  HIT:          0  MISS:        548
cpu2_STLB LOAD      ACCESS:        470  HIT:          0  MISS:        470
cpu2_STLB RFO       ACCESS:         78  HIT:          0  MISS:         78
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 208.978 cycles
cpu2_L1D TOTAL     ACCESS:     628684  HIT:     593607  MISS:      35077
cpu2_L1D LOAD      ACCESS:     322102  HIT:     287025  MISS:      35077
cpu2_L1D RFO       ACCESS:     306034  HIT:     306034  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:        548  HIT:        548  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 398.506 cycles
cpu2_L2C TOTAL     ACCESS:     167398  HIT:     130735  MISS:      36663
cpu2_L2C LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:      97244  HIT:      95658  MISS:       1586
cpu2_L2C WRITEBACK ACCESS:      35077  HIT:      35077  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:      98761  ISSUED:      98761  USEFUL:       1592  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 389.326 cycles
LLC TOTAL     ACCESS:      71711  HIT:      12697  MISS:      59014
LLC LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:       1586  HIT:          0  MISS:       1586
LLC WRITEBACK ACCESS:      35048  HIT:      12697  MISS:      22351
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 916.76 cycles

CPU 3 cumulative IPC: 0.878733 instructions: 15000003 cycles: 17070028
cpu3_DTLB TOTAL     ACCESS:    2177837  HIT:    2177289  MISS:        548
cpu3_DTLB LOAD      ACCESS:    1894603  HIT:    1894133  MISS:        470
cpu3_DTLB RFO       ACCESS:     283234  HIT:     283156  MISS:         78
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 217.254 cycles
cpu3_ITLB TOTAL     ACCESS:    2344003  HIT:    2344003  MISS:          0
cpu3_ITLB LOAD      ACCESS:    2344003  HIT:    2344003  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:        548  HIT:          0  MISS:        548
cpu3_STLB LOAD      ACCESS:        470  HIT:          0  MISS:        470
cpu3_STLB RFO       ACCESS:         78  HIT:          0  MISS:         78
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 208.237 cycles
cpu3_L1D TOTAL     ACCESS:     632227  HIT:     597150  MISS:      35077
cpu3_L1D LOAD      ACCESS:     325645  HIT:     290568  MISS:      35077
cpu3_L1D RFO       ACCESS:     306034  HIT:     306034  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:        548  HIT:        548  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 399.509 cycles
cpu3_L2C TOTAL     ACCESS:     167080  HIT:     130422  MISS:      36658
cpu3_L2C LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:      96926  HIT:      95345  MISS:       1581
cpu3_L2C WRITEBACK ACCESS:      35077  HIT:      35077  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:      98265  ISSUED:      98265  USEFUL:       1584  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 390.056 cycles
LLC TOTAL     ACCESS:      71711  HIT:      10835  MISS:      60876
LLC LOAD      ACCESS:      35077  HIT:          0  MISS:      35077
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:       1581  HIT:          0  MISS:       1581
LLC WRITEBACK ACCESS:      35053  HIT:      10835  MISS:      24218
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 888.719 cycles

ROWHAMMER_DEFENSE_STATS
LLC_RH_RESETS 0
LLC_RH_UNIQ_ROWS_TOUCHED 5656
LLC_RH_TOT_SETS_IN_STATE_1 0
LLC_RH_AVG_SETS_IN_STATE_1 0
LLC_RH_CUR_SETS_IN_STATE_1 0
LLC_RH_TOT_UNIQ_ROWS 5656
LLC_RH_AVG_UNIQ_ROWS 5656
LLC_RH_CUR_UNIQ_ROWS 5656
LLC_RH_TOT_NUM_ACT 112532
LLC_RH_AVG_NUM_ACT 112532
LLC_RH_CUR_NUM_ACT 112532

LLC_RH_TOT_ROW_ACT_HIST_1 5656
LLC_RH_TOT_ROW_ACT_HIST_11 3194
LLC_RH_TOT_ROW_ACT_HIST_21 2653
LLC_RH_TOT_ROW_ACT_HIST_31 1474
LLC_RH_TOT_ROW_ACT_HIST_41 919
LLC_RH_TOT_ROW_ACT_HIST_51 533
LLC_RH_TOT_ROW_ACT_HIST_61 208
LLC_RH_TOT_ROW_ACT_HIST_71 85
LLC_RH_TOT_ROW_ACT_HIST_81 47
LLC_RH_TOT_ROW_ACT_HIST_91 7
LLC_RH_TOT_ROW_ACT_HIST_101 0
LLC_RH_TOT_ROW_ACT_HIST_111 0
LLC_RH_TOT_ROW_ACT_HIST_121 0
LLC_RH_TOT_ROW_ACT_HIST_131 0
LLC_RH_TOT_ROW_ACT_HIST_141 0
LLC_RH_TOT_ROW_ACT_HIST_151 0
LLC_RH_TOT_ROW_ACT_HIST_161 0
LLC_RH_TOT_ROW_ACT_HIST_171 0
LLC_RH_TOT_ROW_ACT_HIST_181 0
LLC_RH_TOT_ROW_ACT_HIST_191 0
LLC_RH_TOT_ROW_ACT_HIST_201 0
LLC_RH_TOT_ROW_ACT_HIST_211 0
LLC_RH_TOT_ROW_ACT_HIST_221 0
LLC_RH_TOT_ROW_ACT_HIST_231 0
LLC_RH_TOT_ROW_ACT_HIST_241 0
LLC_RH_TOT_ROW_ACT_HIST_251 0
LLC_RH_TOT_ROW_ACT_HIST_261 0
LLC_RH_TOT_ROW_ACT_HIST_271 0
LLC_RH_TOT_ROW_ACT_HIST_281 0
LLC_RH_TOT_ROW_ACT_HIST_291 0
LLC_RH_TOT_ROW_ACT_HIST_301 0
LLC_RH_TOT_ROW_ACT_HIST_311 0
LLC_RH_TOT_ROW_ACT_HIST_321 0
LLC_RH_TOT_ROW_ACT_HIST_331 0
LLC_RH_TOT_ROW_ACT_HIST_341 0
LLC_RH_TOT_ROW_ACT_HIST_351 0
LLC_RH_TOT_ROW_ACT_HIST_361 0
LLC_RH_TOT_ROW_ACT_HIST_371 0
LLC_RH_TOT_ROW_ACT_HIST_381 0
LLC_RH_TOT_ROW_ACT_HIST_391 0
LLC_RH_TOT_ROW_ACT_HIST_401 0
LLC_RH_TOT_ROW_ACT_HIST_411 0
LLC_RH_TOT_ROW_ACT_HIST_421 0
LLC_RH_TOT_ROW_ACT_HIST_431 0
LLC_RH_TOT_ROW_ACT_HIST_441 0
LLC_RH_TOT_ROW_ACT_HIST_451 0
LLC_RH_TOT_ROW_ACT_HIST_461 0
LLC_RH_TOT_ROW_ACT_HIST_471 0
LLC_RH_TOT_ROW_ACT_HIST_481 0
LLC_RH_TOT_ROW_ACT_HIST_491 0
LLC_RH_TOT_ROW_ACT_HIST_501 0
LLC_RH_TOT_ROW_ACT_HIST_511 0
LLC_RH_TOT_ROW_ACT_HIST_521 0
LLC_RH_TOT_ROW_ACT_HIST_531 0
LLC_RH_TOT_ROW_ACT_HIST_541 0
LLC_RH_TOT_ROW_ACT_HIST_551 0
LLC_RH_TOT_ROW_ACT_HIST_561 0
LLC_RH_TOT_ROW_ACT_HIST_571 0
LLC_RH_TOT_ROW_ACT_HIST_581 0
LLC_RH_TOT_ROW_ACT_HIST_591 0
LLC_RH_TOT_ROW_ACT_HIST_601 0
LLC_RH_TOT_ROW_ACT_HIST_611 0
LLC_RH_TOT_ROW_ACT_HIST_621 0
LLC_RH_TOT_ROW_ACT_HIST_631 0
LLC_RH_TOT_ROW_ACT_HIST_641 0
LLC_RH_TOT_ROW_ACT_HIST_651 0
LLC_RH_TOT_ROW_ACT_HIST_661 0
LLC_RH_TOT_ROW_ACT_HIST_671 0
LLC_RH_TOT_ROW_ACT_HIST_681 0
LLC_RH_TOT_ROW_ACT_HIST_691 0
LLC_RH_TOT_ROW_ACT_HIST_701 0
LLC_RH_TOT_ROW_ACT_HIST_711 0
LLC_RH_TOT_ROW_ACT_HIST_721 0
LLC_RH_TOT_ROW_ACT_HIST_731 0
LLC_RH_TOT_ROW_ACT_HIST_741 0
LLC_RH_TOT_ROW_ACT_HIST_751 0
LLC_RH_TOT_ROW_ACT_HIST_761 0
LLC_RH_TOT_ROW_ACT_HIST_771 0
LLC_RH_TOT_ROW_ACT_HIST_781 0
LLC_RH_TOT_ROW_ACT_HIST_791 0
LLC_RH_TOT_ROW_ACT_HIST_801 0
LLC_RH_TOT_ROW_ACT_HIST_811 0
LLC_RH_TOT_ROW_ACT_HIST_821 0
LLC_RH_TOT_ROW_ACT_HIST_831 0
LLC_RH_TOT_ROW_ACT_HIST_841 0
LLC_RH_TOT_ROW_ACT_HIST_851 0
LLC_RH_TOT_ROW_ACT_HIST_861 0
LLC_RH_TOT_ROW_ACT_HIST_871 0
LLC_RH_TOT_ROW_ACT_HIST_881 0
LLC_RH_TOT_ROW_ACT_HIST_891 0
LLC_RH_TOT_ROW_ACT_HIST_901 0
LLC_RH_TOT_ROW_ACT_HIST_911 0
LLC_RH_TOT_ROW_ACT_HIST_921 0
LLC_RH_TOT_ROW_ACT_HIST_931 0
LLC_RH_TOT_ROW_ACT_HIST_941 0
LLC_RH_TOT_ROW_ACT_HIST_951 0
LLC_RH_TOT_ROW_ACT_HIST_961 0
LLC_RH_TOT_ROW_ACT_HIST_971 0
LLC_RH_TOT_ROW_ACT_HIST_981 0
LLC_RH_TOT_ROW_ACT_HIST_991 0


LLC_RH_CUR_ROW_ACT_HIST_1 5656
LLC_RH_CUR_ROW_ACT_HIST_11 3194
LLC_RH_CUR_ROW_ACT_HIST_21 2653
LLC_RH_CUR_ROW_ACT_HIST_31 1474
LLC_RH_CUR_ROW_ACT_HIST_41 919
LLC_RH_CUR_ROW_ACT_HIST_51 533
LLC_RH_CUR_ROW_ACT_HIST_61 208
LLC_RH_CUR_ROW_ACT_HIST_71 85
LLC_RH_CUR_ROW_ACT_HIST_81 47
LLC_RH_CUR_ROW_ACT_HIST_91 7
LLC_RH_CUR_ROW_ACT_HIST_101 0
LLC_RH_CUR_ROW_ACT_HIST_111 0
LLC_RH_CUR_ROW_ACT_HIST_121 0
LLC_RH_CUR_ROW_ACT_HIST_131 0
LLC_RH_CUR_ROW_ACT_HIST_141 0
LLC_RH_CUR_ROW_ACT_HIST_151 0
LLC_RH_CUR_ROW_ACT_HIST_161 0
LLC_RH_CUR_ROW_ACT_HIST_171 0
LLC_RH_CUR_ROW_ACT_HIST_181 0
LLC_RH_CUR_ROW_ACT_HIST_191 0
LLC_RH_CUR_ROW_ACT_HIST_201 0
LLC_RH_CUR_ROW_ACT_HIST_211 0
LLC_RH_CUR_ROW_ACT_HIST_221 0
LLC_RH_CUR_ROW_ACT_HIST_231 0
LLC_RH_CUR_ROW_ACT_HIST_241 0
LLC_RH_CUR_ROW_ACT_HIST_251 0
LLC_RH_CUR_ROW_ACT_HIST_261 0
LLC_RH_CUR_ROW_ACT_HIST_271 0
LLC_RH_CUR_ROW_ACT_HIST_281 0
LLC_RH_CUR_ROW_ACT_HIST_291 0
LLC_RH_CUR_ROW_ACT_HIST_301 0
LLC_RH_CUR_ROW_ACT_HIST_311 0
LLC_RH_CUR_ROW_ACT_HIST_321 0
LLC_RH_CUR_ROW_ACT_HIST_331 0
LLC_RH_CUR_ROW_ACT_HIST_341 0
LLC_RH_CUR_ROW_ACT_HIST_351 0
LLC_RH_CUR_ROW_ACT_HIST_361 0
LLC_RH_CUR_ROW_ACT_HIST_371 0
LLC_RH_CUR_ROW_ACT_HIST_381 0
LLC_RH_CUR_ROW_ACT_HIST_391 0
LLC_RH_CUR_ROW_ACT_HIST_401 0
LLC_RH_CUR_ROW_ACT_HIST_411 0
LLC_RH_CUR_ROW_ACT_HIST_421 0
LLC_RH_CUR_ROW_ACT_HIST_431 0
LLC_RH_CUR_ROW_ACT_HIST_441 0
LLC_RH_CUR_ROW_ACT_HIST_451 0
LLC_RH_CUR_ROW_ACT_HIST_461 0
LLC_RH_CUR_ROW_ACT_HIST_471 0
LLC_RH_CUR_ROW_ACT_HIST_481 0
LLC_RH_CUR_ROW_ACT_HIST_491 0
LLC_RH_CUR_ROW_ACT_HIST_501 0
LLC_RH_CUR_ROW_ACT_HIST_511 0
LLC_RH_CUR_ROW_ACT_HIST_521 0
LLC_RH_CUR_ROW_ACT_HIST_531 0
LLC_RH_CUR_ROW_ACT_HIST_541 0
LLC_RH_CUR_ROW_ACT_HIST_551 0
LLC_RH_CUR_ROW_ACT_HIST_561 0
LLC_RH_CUR_ROW_ACT_HIST_571 0
LLC_RH_CUR_ROW_ACT_HIST_581 0
LLC_RH_CUR_ROW_ACT_HIST_591 0
LLC_RH_CUR_ROW_ACT_HIST_601 0
LLC_RH_CUR_ROW_ACT_HIST_611 0
LLC_RH_CUR_ROW_ACT_HIST_621 0
LLC_RH_CUR_ROW_ACT_HIST_631 0
LLC_RH_CUR_ROW_ACT_HIST_641 0
LLC_RH_CUR_ROW_ACT_HIST_651 0
LLC_RH_CUR_ROW_ACT_HIST_661 0
LLC_RH_CUR_ROW_ACT_HIST_671 0
LLC_RH_CUR_ROW_ACT_HIST_681 0
LLC_RH_CUR_ROW_ACT_HIST_691 0
LLC_RH_CUR_ROW_ACT_HIST_701 0
LLC_RH_CUR_ROW_ACT_HIST_711 0
LLC_RH_CUR_ROW_ACT_HIST_721 0
LLC_RH_CUR_ROW_ACT_HIST_731 0
LLC_RH_CUR_ROW_ACT_HIST_741 0
LLC_RH_CUR_ROW_ACT_HIST_751 0
LLC_RH_CUR_ROW_ACT_HIST_761 0
LLC_RH_CUR_ROW_ACT_HIST_771 0
LLC_RH_CUR_ROW_ACT_HIST_781 0
LLC_RH_CUR_ROW_ACT_HIST_791 0
LLC_RH_CUR_ROW_ACT_HIST_801 0
LLC_RH_CUR_ROW_ACT_HIST_811 0
LLC_RH_CUR_ROW_ACT_HIST_821 0
LLC_RH_CUR_ROW_ACT_HIST_831 0
LLC_RH_CUR_ROW_ACT_HIST_841 0
LLC_RH_CUR_ROW_ACT_HIST_851 0
LLC_RH_CUR_ROW_ACT_HIST_861 0
LLC_RH_CUR_ROW_ACT_HIST_871 0
LLC_RH_CUR_ROW_ACT_HIST_881 0
LLC_RH_CUR_ROW_ACT_HIST_891 0
LLC_RH_CUR_ROW_ACT_HIST_901 0
LLC_RH_CUR_ROW_ACT_HIST_911 0
LLC_RH_CUR_ROW_ACT_HIST_921 0
LLC_RH_CUR_ROW_ACT_HIST_931 0
LLC_RH_CUR_ROW_ACT_HIST_941 0
LLC_RH_CUR_ROW_ACT_HIST_951 0
LLC_RH_CUR_ROW_ACT_HIST_961 0
LLC_RH_CUR_ROW_ACT_HIST_971 0
LLC_RH_CUR_ROW_ACT_HIST_981 0
LLC_RH_CUR_ROW_ACT_HIST_991 0

LLC_EARLY_WRITEBACKS 187639
VMEM_PROC_PPAGES 5858
VMEM_PT_PPAGES 20

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      92106  ROW_BUFFER_MISS:      54958
 DBUS AVG_CONGESTED_CYCLE:    3.87522
 WQ ROW_BUFFER_HIT:      84468  ROW_BUFFER_MISS:      57574  FULL:          0

RH_UNIQ_ROWS_CHECK 5695
DRAM_RQ_MERGED 0
DRAM_RQ_FORWARDED 0
DRAM_WQ_DUPLICATES 0

CPU 0 Branch Prediction Accuracy: 93.3535% MPKI: 21.2512 Average ROB Occupancy at Mispredict: 167.752
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.2512
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 93.3544% MPKI: 21.2483 Average ROB Occupancy at Mispredict: 166.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.2484
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 93.3544% MPKI: 21.2483 Average ROB Occupancy at Mispredict: 166.827
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.2483
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 93.3537% MPKI: 21.2505 Average ROB Occupancy at Mispredict: 168.071
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.2506
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

