
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.76

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.38    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: data_in[5] (input port clocked by core_clock)
Endpoint: counter_reg[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ data_in[5] (in)
                                         data_in[5] (net)
                  0.00    0.00    0.20 ^ _63_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.03    0.23 v _63_/Y (sky130_fd_sc_hd__nand2_1)
                                         _24_ (net)
                  0.03    0.00    0.23 v _68_/A (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.04    0.05    0.28 ^ _68_/Y (sky130_fd_sc_hd__nand3_1)
                                         _05_ (net)
                  0.04    0.00    0.28 ^ counter_reg[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.12    0.36    0.36 ^ counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         count[0] (net)
                  0.12    0.00    0.36 ^ _82_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.09    0.19    0.55 ^ _82_/COUT (sky130_fd_sc_hd__ha_1)
                                         _40_ (net)
                  0.09    0.00    0.55 ^ _70_/B (sky130_fd_sc_hd__nand3_1)
     2    0.00    0.06    0.08    0.63 v _70_/Y (sky130_fd_sc_hd__nand3_1)
                                         _30_ (net)
                  0.06    0.00    0.63 v _74_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.46    1.09 v _74_/X (sky130_fd_sc_hd__or4_1)
                                         _34_ (net)
                  0.08    0.00    1.09 v _75_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.06    0.09    1.17 ^ _75_/Y (sky130_fd_sc_hd__nand3_1)
                                         _06_ (net)
                  0.06    0.00    1.17 ^ counter_reg[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.17   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  3.76   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.12    0.36    0.36 ^ counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         count[0] (net)
                  0.12    0.00    0.36 ^ _82_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.09    0.19    0.55 ^ _82_/COUT (sky130_fd_sc_hd__ha_1)
                                         _40_ (net)
                  0.09    0.00    0.55 ^ _70_/B (sky130_fd_sc_hd__nand3_1)
     2    0.00    0.06    0.08    0.63 v _70_/Y (sky130_fd_sc_hd__nand3_1)
                                         _30_ (net)
                  0.06    0.00    0.63 v _74_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.46    1.09 v _74_/X (sky130_fd_sc_hd__or4_1)
                                         _34_ (net)
                  0.08    0.00    1.09 v _75_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.06    0.09    1.17 ^ _75_/Y (sky130_fd_sc_hd__nand3_1)
                                         _06_ (net)
                  0.06    0.00    1.17 ^ counter_reg[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.17   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  3.76   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.33e-05   5.77e-06   9.70e-11   7.90e-05  81.3%
Combinational          1.02e-05   8.04e-06   9.77e-11   1.82e-05  18.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.34e-05   1.38e-05   1.95e-10   9.72e-05 100.0%
                          85.8%      14.2%       0.0%
