[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu00 cpu01 cpu02 cpu03 cpu04 cpu05 cpu06 cpu07 cpu08 cpu09 cpu10 cpu11 cpu12 cpu13 cpu14 cpu15 cpu_clk_domain cpu_voltage_domain dvfs_handler hmc_dev hmc_host membus redirect_paths0 redirect_paths1 redirect_paths2 voltage_domain
boot_osflags=a
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
kernel_extras=
kernel_extras_addrs=
kvm_vm=Null
load_addr_mask=18446744073709551615
load_offset=0
m5ops_base=4294901760
mem_mode=timing
mem_ranges=0:16777216 16777216:33554432 33554432:50331648 50331648:67108864 67108864:83886080 83886080:100663296 100663296:117440512 117440512:134217728 134217728:150994944 150994944:167772160 167772160:184549376 184549376:201326592 201326592:218103808 218103808:234881024 234881024:251658240 251658240:268435456 268435456:285212672 285212672:301989888 301989888:318767104 318767104:335544320 335544320:352321536 352321536:369098752 369098752:385875968 385875968:402653184 402653184:419430400 419430400:436207616 436207616:452984832 452984832:469762048 469762048:486539264 486539264:503316480 503316480:520093696 520093696:536870912 536870912:553648128 553648128:570425344 570425344:587202560 587202560:603979776 603979776:620756992 620756992:637534208 637534208:654311424 654311424:671088640 671088640:687865856 687865856:704643072 704643072:721420288 721420288:738197504 738197504:754974720 754974720:771751936 771751936:788529152 788529152:805306368 805306368:822083584 822083584:838860800 838860800:855638016 855638016:872415232 872415232:889192448 889192448:905969664 905969664:922746880 922746880:939524096 939524096:956301312 956301312:973078528 973078528:989855744 989855744:1006632960 1006632960:1023410176 1023410176:1040187392 1040187392:1056964608 1056964608:1073741824 1073741824:1090519040 1090519040:1107296256 1107296256:1124073472 1124073472:1140850688 1140850688:1157627904 1157627904:1174405120 1174405120:1191182336 1191182336:1207959552 1207959552:1224736768 1224736768:1241513984 1241513984:1258291200 1258291200:1275068416 1275068416:1291845632 1291845632:1308622848 1308622848:1325400064 1325400064:1342177280 1342177280:1358954496 1358954496:1375731712 1375731712:1392508928 1392508928:1409286144 1409286144:1426063360 1426063360:1442840576 1442840576:1459617792 1459617792:1476395008 1476395008:1493172224 1493172224:1509949440 1509949440:1526726656 1526726656:1543503872 1543503872:1560281088 1560281088:1577058304 1577058304:1593835520 1593835520:1610612736 1610612736:1627389952 1627389952:1644167168 1644167168:1660944384 1660944384:1677721600 1677721600:1694498816 1694498816:1711276032 1711276032:1728053248 1728053248:1744830464 1744830464:1761607680 1761607680:1778384896 1778384896:1795162112 1795162112:1811939328 1811939328:1828716544 1828716544:1845493760 1845493760:1862270976 1862270976:1879048192 1879048192:1895825408 1895825408:1912602624 1912602624:1929379840 1929379840:1946157056 1946157056:1962934272 1962934272:1979711488 1979711488:1996488704 1996488704:2013265920 2013265920:2030043136 2030043136:2046820352 2046820352:2063597568 2063597568:2080374784 2080374784:2097152000 2097152000:2113929216 2113929216:2130706432 2130706432:2147483648 2147483648:2164260864 2164260864:2181038080 2181038080:2197815296 2197815296:2214592512 2214592512:2231369728 2231369728:2248146944 2248146944:2264924160 2264924160:2281701376 2281701376:2298478592 2298478592:2315255808 2315255808:2332033024 2332033024:2348810240 2348810240:2365587456 2365587456:2382364672 2382364672:2399141888 2399141888:2415919104 2415919104:2432696320 2432696320:2449473536 2449473536:2466250752 2466250752:2483027968 2483027968:2499805184 2499805184:2516582400 2516582400:2533359616 2533359616:2550136832 2550136832:2566914048 2566914048:2583691264 2583691264:2600468480 2600468480:2617245696 2617245696:2634022912 2634022912:2650800128 2650800128:2667577344 2667577344:2684354560 2684354560:2701131776 2701131776:2717908992 2717908992:2734686208 2734686208:2751463424 2751463424:2768240640 2768240640:2785017856 2785017856:2801795072 2801795072:2818572288 2818572288:2835349504 2835349504:2852126720 2852126720:2868903936 2868903936:2885681152 2885681152:2902458368 2902458368:2919235584 2919235584:2936012800 2936012800:2952790016 2952790016:2969567232 2969567232:2986344448 2986344448:3003121664 3003121664:3019898880 3019898880:3036676096 3036676096:3053453312 3053453312:3070230528 3070230528:3087007744 3087007744:3103784960 3103784960:3120562176 3120562176:3137339392 3137339392:3154116608 3154116608:3170893824 3170893824:3187671040 3187671040:3204448256 3204448256:3221225472 3221225472:3238002688 3238002688:3254779904 3254779904:3271557120 3271557120:3288334336 3288334336:3305111552 3305111552:3321888768 3321888768:3338665984 3338665984:3355443200 3355443200:3372220416 3372220416:3388997632 3388997632:3405774848 3405774848:3422552064 3422552064:3439329280 3439329280:3456106496 3456106496:3472883712 3472883712:3489660928 3489660928:3506438144 3506438144:3523215360 3523215360:3539992576 3539992576:3556769792 3556769792:3573547008 3573547008:3590324224 3590324224:3607101440 3607101440:3623878656 3623878656:3640655872 3640655872:3657433088 3657433088:3674210304 3674210304:3690987520 3690987520:3707764736 3707764736:3724541952 3724541952:3741319168 3741319168:3758096384 3758096384:3774873600 3774873600:3791650816 3791650816:3808428032 3808428032:3825205248 3825205248:3841982464 3841982464:3858759680 3858759680:3875536896 3875536896:3892314112 3892314112:3909091328 3909091328:3925868544 3925868544:3942645760 3942645760:3959422976 3959422976:3976200192 3976200192:3992977408 3992977408:4009754624 4009754624:4026531840 4026531840:4043309056 4043309056:4060086272 4060086272:4076863488 4076863488:4093640704 4093640704:4110417920 4110417920:4127195136 4127195136:4143972352 4143972352:4160749568 4160749568:4177526784 4177526784:4194304000 4194304000:4211081216 4211081216:4227858432 4227858432:4244635648 4244635648:4261412864 4261412864:4278190080 4278190080:4294967296
memories=system.hmc_dev.mem_ctrls000 system.hmc_dev.mem_ctrls001 system.hmc_dev.mem_ctrls002 system.hmc_dev.mem_ctrls003 system.hmc_dev.mem_ctrls004 system.hmc_dev.mem_ctrls005 system.hmc_dev.mem_ctrls006 system.hmc_dev.mem_ctrls007 system.hmc_dev.mem_ctrls008 system.hmc_dev.mem_ctrls009 system.hmc_dev.mem_ctrls010 system.hmc_dev.mem_ctrls011 system.hmc_dev.mem_ctrls012 system.hmc_dev.mem_ctrls013 system.hmc_dev.mem_ctrls014 system.hmc_dev.mem_ctrls015 system.hmc_dev.mem_ctrls016 system.hmc_dev.mem_ctrls017 system.hmc_dev.mem_ctrls018 system.hmc_dev.mem_ctrls019 system.hmc_dev.mem_ctrls020 system.hmc_dev.mem_ctrls021 system.hmc_dev.mem_ctrls022 system.hmc_dev.mem_ctrls023 system.hmc_dev.mem_ctrls024 system.hmc_dev.mem_ctrls025 system.hmc_dev.mem_ctrls026 system.hmc_dev.mem_ctrls027 system.hmc_dev.mem_ctrls028 system.hmc_dev.mem_ctrls029 system.hmc_dev.mem_ctrls030 system.hmc_dev.mem_ctrls031 system.hmc_dev.mem_ctrls032 system.hmc_dev.mem_ctrls033 system.hmc_dev.mem_ctrls034 system.hmc_dev.mem_ctrls035 system.hmc_dev.mem_ctrls036 system.hmc_dev.mem_ctrls037 system.hmc_dev.mem_ctrls038 system.hmc_dev.mem_ctrls039 system.hmc_dev.mem_ctrls040 system.hmc_dev.mem_ctrls041 system.hmc_dev.mem_ctrls042 system.hmc_dev.mem_ctrls043 system.hmc_dev.mem_ctrls044 system.hmc_dev.mem_ctrls045 system.hmc_dev.mem_ctrls046 system.hmc_dev.mem_ctrls047 system.hmc_dev.mem_ctrls048 system.hmc_dev.mem_ctrls049 system.hmc_dev.mem_ctrls050 system.hmc_dev.mem_ctrls051 system.hmc_dev.mem_ctrls052 system.hmc_dev.mem_ctrls053 system.hmc_dev.mem_ctrls054 system.hmc_dev.mem_ctrls055 system.hmc_dev.mem_ctrls056 system.hmc_dev.mem_ctrls057 system.hmc_dev.mem_ctrls058 system.hmc_dev.mem_ctrls059 system.hmc_dev.mem_ctrls060 system.hmc_dev.mem_ctrls061 system.hmc_dev.mem_ctrls062 system.hmc_dev.mem_ctrls063 system.hmc_dev.mem_ctrls064 system.hmc_dev.mem_ctrls065 system.hmc_dev.mem_ctrls066 system.hmc_dev.mem_ctrls067 system.hmc_dev.mem_ctrls068 system.hmc_dev.mem_ctrls069 system.hmc_dev.mem_ctrls070 system.hmc_dev.mem_ctrls071 system.hmc_dev.mem_ctrls072 system.hmc_dev.mem_ctrls073 system.hmc_dev.mem_ctrls074 system.hmc_dev.mem_ctrls075 system.hmc_dev.mem_ctrls076 system.hmc_dev.mem_ctrls077 system.hmc_dev.mem_ctrls078 system.hmc_dev.mem_ctrls079 system.hmc_dev.mem_ctrls080 system.hmc_dev.mem_ctrls081 system.hmc_dev.mem_ctrls082 system.hmc_dev.mem_ctrls083 system.hmc_dev.mem_ctrls084 system.hmc_dev.mem_ctrls085 system.hmc_dev.mem_ctrls086 system.hmc_dev.mem_ctrls087 system.hmc_dev.mem_ctrls088 system.hmc_dev.mem_ctrls089 system.hmc_dev.mem_ctrls090 system.hmc_dev.mem_ctrls091 system.hmc_dev.mem_ctrls092 system.hmc_dev.mem_ctrls093 system.hmc_dev.mem_ctrls094 system.hmc_dev.mem_ctrls095 system.hmc_dev.mem_ctrls096 system.hmc_dev.mem_ctrls097 system.hmc_dev.mem_ctrls098 system.hmc_dev.mem_ctrls099 system.hmc_dev.mem_ctrls100 system.hmc_dev.mem_ctrls101 system.hmc_dev.mem_ctrls102 system.hmc_dev.mem_ctrls103 system.hmc_dev.mem_ctrls104 system.hmc_dev.mem_ctrls105 system.hmc_dev.mem_ctrls106 system.hmc_dev.mem_ctrls107 system.hmc_dev.mem_ctrls108 system.hmc_dev.mem_ctrls109 system.hmc_dev.mem_ctrls110 system.hmc_dev.mem_ctrls111 system.hmc_dev.mem_ctrls112 system.hmc_dev.mem_ctrls113 system.hmc_dev.mem_ctrls114 system.hmc_dev.mem_ctrls115 system.hmc_dev.mem_ctrls116 system.hmc_dev.mem_ctrls117 system.hmc_dev.mem_ctrls118 system.hmc_dev.mem_ctrls119 system.hmc_dev.mem_ctrls120 system.hmc_dev.mem_ctrls121 system.hmc_dev.mem_ctrls122 system.hmc_dev.mem_ctrls123 system.hmc_dev.mem_ctrls124 system.hmc_dev.mem_ctrls125 system.hmc_dev.mem_ctrls126 system.hmc_dev.mem_ctrls127 system.hmc_dev.mem_ctrls128 system.hmc_dev.mem_ctrls129 system.hmc_dev.mem_ctrls130 system.hmc_dev.mem_ctrls131 system.hmc_dev.mem_ctrls132 system.hmc_dev.mem_ctrls133 system.hmc_dev.mem_ctrls134 system.hmc_dev.mem_ctrls135 system.hmc_dev.mem_ctrls136 system.hmc_dev.mem_ctrls137 system.hmc_dev.mem_ctrls138 system.hmc_dev.mem_ctrls139 system.hmc_dev.mem_ctrls140 system.hmc_dev.mem_ctrls141 system.hmc_dev.mem_ctrls142 system.hmc_dev.mem_ctrls143 system.hmc_dev.mem_ctrls144 system.hmc_dev.mem_ctrls145 system.hmc_dev.mem_ctrls146 system.hmc_dev.mem_ctrls147 system.hmc_dev.mem_ctrls148 system.hmc_dev.mem_ctrls149 system.hmc_dev.mem_ctrls150 system.hmc_dev.mem_ctrls151 system.hmc_dev.mem_ctrls152 system.hmc_dev.mem_ctrls153 system.hmc_dev.mem_ctrls154 system.hmc_dev.mem_ctrls155 system.hmc_dev.mem_ctrls156 system.hmc_dev.mem_ctrls157 system.hmc_dev.mem_ctrls158 system.hmc_dev.mem_ctrls159 system.hmc_dev.mem_ctrls160 system.hmc_dev.mem_ctrls161 system.hmc_dev.mem_ctrls162 system.hmc_dev.mem_ctrls163 system.hmc_dev.mem_ctrls164 system.hmc_dev.mem_ctrls165 system.hmc_dev.mem_ctrls166 system.hmc_dev.mem_ctrls167 system.hmc_dev.mem_ctrls168 system.hmc_dev.mem_ctrls169 system.hmc_dev.mem_ctrls170 system.hmc_dev.mem_ctrls171 system.hmc_dev.mem_ctrls172 system.hmc_dev.mem_ctrls173 system.hmc_dev.mem_ctrls174 system.hmc_dev.mem_ctrls175 system.hmc_dev.mem_ctrls176 system.hmc_dev.mem_ctrls177 system.hmc_dev.mem_ctrls178 system.hmc_dev.mem_ctrls179 system.hmc_dev.mem_ctrls180 system.hmc_dev.mem_ctrls181 system.hmc_dev.mem_ctrls182 system.hmc_dev.mem_ctrls183 system.hmc_dev.mem_ctrls184 system.hmc_dev.mem_ctrls185 system.hmc_dev.mem_ctrls186 system.hmc_dev.mem_ctrls187 system.hmc_dev.mem_ctrls188 system.hmc_dev.mem_ctrls189 system.hmc_dev.mem_ctrls190 system.hmc_dev.mem_ctrls191 system.hmc_dev.mem_ctrls192 system.hmc_dev.mem_ctrls193 system.hmc_dev.mem_ctrls194 system.hmc_dev.mem_ctrls195 system.hmc_dev.mem_ctrls196 system.hmc_dev.mem_ctrls197 system.hmc_dev.mem_ctrls198 system.hmc_dev.mem_ctrls199 system.hmc_dev.mem_ctrls200 system.hmc_dev.mem_ctrls201 system.hmc_dev.mem_ctrls202 system.hmc_dev.mem_ctrls203 system.hmc_dev.mem_ctrls204 system.hmc_dev.mem_ctrls205 system.hmc_dev.mem_ctrls206 system.hmc_dev.mem_ctrls207 system.hmc_dev.mem_ctrls208 system.hmc_dev.mem_ctrls209 system.hmc_dev.mem_ctrls210 system.hmc_dev.mem_ctrls211 system.hmc_dev.mem_ctrls212 system.hmc_dev.mem_ctrls213 system.hmc_dev.mem_ctrls214 system.hmc_dev.mem_ctrls215 system.hmc_dev.mem_ctrls216 system.hmc_dev.mem_ctrls217 system.hmc_dev.mem_ctrls218 system.hmc_dev.mem_ctrls219 system.hmc_dev.mem_ctrls220 system.hmc_dev.mem_ctrls221 system.hmc_dev.mem_ctrls222 system.hmc_dev.mem_ctrls223 system.hmc_dev.mem_ctrls224 system.hmc_dev.mem_ctrls225 system.hmc_dev.mem_ctrls226 system.hmc_dev.mem_ctrls227 system.hmc_dev.mem_ctrls228 system.hmc_dev.mem_ctrls229 system.hmc_dev.mem_ctrls230 system.hmc_dev.mem_ctrls231 system.hmc_dev.mem_ctrls232 system.hmc_dev.mem_ctrls233 system.hmc_dev.mem_ctrls234 system.hmc_dev.mem_ctrls235 system.hmc_dev.mem_ctrls236 system.hmc_dev.mem_ctrls237 system.hmc_dev.mem_ctrls238 system.hmc_dev.mem_ctrls239 system.hmc_dev.mem_ctrls240 system.hmc_dev.mem_ctrls241 system.hmc_dev.mem_ctrls242 system.hmc_dev.mem_ctrls243 system.hmc_dev.mem_ctrls244 system.hmc_dev.mem_ctrls245 system.hmc_dev.mem_ctrls246 system.hmc_dev.mem_ctrls247 system.hmc_dev.mem_ctrls248 system.hmc_dev.mem_ctrls249 system.hmc_dev.mem_ctrls250 system.hmc_dev.mem_ctrls251 system.hmc_dev.mem_ctrls252 system.hmc_dev.mem_ctrls253 system.hmc_dev.mem_ctrls254 system.hmc_dev.mem_ctrls255
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu00]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu00.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu00.interrupts
isa=system.cpu00.isa
itb=system.cpu00.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu00.tracer
wait_for_remote_gdb=false
workload=system.cpu00.workload
dcache_port=system.membus.slave[2]
icache_port=system.membus.slave[1]

[system.cpu00.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu00.dtb.walker

[system.cpu00.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[4]

[system.cpu00.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu00.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[5]
int_slave=system.membus.master[5]
pio=system.membus.master[4]

[system.cpu00.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu00.isa]
type=X86ISA
eventq_index=0

[system.cpu00.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu00.itb.walker

[system.cpu00.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[3]

[system.cpu00.tracer]
type=ExeTracer
eventq_index=0

[system.cpu00.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu01]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=1
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu01.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu01.interrupts
isa=system.cpu01.isa
itb=system.cpu01.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu01.tracer
wait_for_remote_gdb=false
workload=system.cpu01.workload
dcache_port=system.membus.slave[7]
icache_port=system.membus.slave[6]

[system.cpu01.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu01.dtb.walker

[system.cpu01.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[9]

[system.cpu01.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu01.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[10]
int_slave=system.membus.master[7]
pio=system.membus.master[6]

[system.cpu01.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu01.isa]
type=X86ISA
eventq_index=0

[system.cpu01.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu01.itb.walker

[system.cpu01.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[8]

[system.cpu01.tracer]
type=ExeTracer
eventq_index=0

[system.cpu01.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=101
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu02]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=2
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu02.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu02.interrupts
isa=system.cpu02.isa
itb=system.cpu02.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu02.tracer
wait_for_remote_gdb=false
workload=system.cpu02.workload
dcache_port=system.membus.slave[12]
icache_port=system.membus.slave[11]

[system.cpu02.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu02.dtb.walker

[system.cpu02.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[14]

[system.cpu02.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu02.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[15]
int_slave=system.membus.master[9]
pio=system.membus.master[8]

[system.cpu02.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu02.isa]
type=X86ISA
eventq_index=0

[system.cpu02.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu02.itb.walker

[system.cpu02.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[13]

[system.cpu02.tracer]
type=ExeTracer
eventq_index=0

[system.cpu02.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=102
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu03]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=3
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu03.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu03.interrupts
isa=system.cpu03.isa
itb=system.cpu03.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu03.tracer
wait_for_remote_gdb=false
workload=system.cpu03.workload
dcache_port=system.membus.slave[17]
icache_port=system.membus.slave[16]

[system.cpu03.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu03.dtb.walker

[system.cpu03.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[19]

[system.cpu03.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu03.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[20]
int_slave=system.membus.master[11]
pio=system.membus.master[10]

[system.cpu03.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu03.isa]
type=X86ISA
eventq_index=0

[system.cpu03.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu03.itb.walker

[system.cpu03.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[18]

[system.cpu03.tracer]
type=ExeTracer
eventq_index=0

[system.cpu03.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=103
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu04]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=4
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu04.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu04.interrupts
isa=system.cpu04.isa
itb=system.cpu04.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu04.tracer
wait_for_remote_gdb=false
workload=system.cpu04.workload
dcache_port=system.membus.slave[22]
icache_port=system.membus.slave[21]

[system.cpu04.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu04.dtb.walker

[system.cpu04.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[24]

[system.cpu04.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu04.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[25]
int_slave=system.membus.master[13]
pio=system.membus.master[12]

[system.cpu04.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu04.isa]
type=X86ISA
eventq_index=0

[system.cpu04.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu04.itb.walker

[system.cpu04.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[23]

[system.cpu04.tracer]
type=ExeTracer
eventq_index=0

[system.cpu04.workload]
type=Process
cmd=./gapbs/pr_4 -n 1 -f ./edgelist_data/internet.mtx
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./gapbs/pr_4
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=104
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu05]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=5
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu05.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu05.interrupts
isa=system.cpu05.isa
itb=system.cpu05.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu05.tracer
wait_for_remote_gdb=false
workload=system.cpu05.workload
dcache_port=system.membus.slave[27]
icache_port=system.membus.slave[26]

[system.cpu05.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu05.dtb.walker

[system.cpu05.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[29]

[system.cpu05.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu05.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[30]
int_slave=system.membus.master[15]
pio=system.membus.master[14]

[system.cpu05.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu05.isa]
type=X86ISA
eventq_index=0

[system.cpu05.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu05.itb.walker

[system.cpu05.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[28]

[system.cpu05.tracer]
type=ExeTracer
eventq_index=0

[system.cpu05.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=105
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu06]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=6
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu06.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu06.interrupts
isa=system.cpu06.isa
itb=system.cpu06.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu06.tracer
wait_for_remote_gdb=false
workload=system.cpu06.workload
dcache_port=system.membus.slave[32]
icache_port=system.membus.slave[31]

[system.cpu06.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu06.dtb.walker

[system.cpu06.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[34]

[system.cpu06.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu06.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[35]
int_slave=system.membus.master[17]
pio=system.membus.master[16]

[system.cpu06.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu06.isa]
type=X86ISA
eventq_index=0

[system.cpu06.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu06.itb.walker

[system.cpu06.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[33]

[system.cpu06.tracer]
type=ExeTracer
eventq_index=0

[system.cpu06.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=106
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu07]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=7
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu07.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu07.interrupts
isa=system.cpu07.isa
itb=system.cpu07.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu07.tracer
wait_for_remote_gdb=false
workload=system.cpu07.workload
dcache_port=system.membus.slave[37]
icache_port=system.membus.slave[36]

[system.cpu07.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu07.dtb.walker

[system.cpu07.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[39]

[system.cpu07.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu07.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[40]
int_slave=system.membus.master[19]
pio=system.membus.master[18]

[system.cpu07.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu07.isa]
type=X86ISA
eventq_index=0

[system.cpu07.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu07.itb.walker

[system.cpu07.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[38]

[system.cpu07.tracer]
type=ExeTracer
eventq_index=0

[system.cpu07.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=107
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu08]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=8
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu08.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu08.interrupts
isa=system.cpu08.isa
itb=system.cpu08.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu08.tracer
wait_for_remote_gdb=false
workload=system.cpu08.workload
dcache_port=system.membus.slave[42]
icache_port=system.membus.slave[41]

[system.cpu08.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu08.dtb.walker

[system.cpu08.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[44]

[system.cpu08.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu08.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[45]
int_slave=system.membus.master[21]
pio=system.membus.master[20]

[system.cpu08.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu08.isa]
type=X86ISA
eventq_index=0

[system.cpu08.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu08.itb.walker

[system.cpu08.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[43]

[system.cpu08.tracer]
type=ExeTracer
eventq_index=0

[system.cpu08.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=108
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu09]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=9
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu09.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu09.interrupts
isa=system.cpu09.isa
itb=system.cpu09.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu09.tracer
wait_for_remote_gdb=false
workload=system.cpu09.workload
dcache_port=system.membus.slave[47]
icache_port=system.membus.slave[46]

[system.cpu09.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu09.dtb.walker

[system.cpu09.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[49]

[system.cpu09.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu09.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[50]
int_slave=system.membus.master[23]
pio=system.membus.master[22]

[system.cpu09.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu09.isa]
type=X86ISA
eventq_index=0

[system.cpu09.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu09.itb.walker

[system.cpu09.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[48]

[system.cpu09.tracer]
type=ExeTracer
eventq_index=0

[system.cpu09.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=109
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu10]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=10
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu10.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu10.interrupts
isa=system.cpu10.isa
itb=system.cpu10.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu10.tracer
wait_for_remote_gdb=false
workload=system.cpu10.workload
dcache_port=system.membus.slave[52]
icache_port=system.membus.slave[51]

[system.cpu10.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu10.dtb.walker

[system.cpu10.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[54]

[system.cpu10.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu10.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[55]
int_slave=system.membus.master[25]
pio=system.membus.master[24]

[system.cpu10.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu10.isa]
type=X86ISA
eventq_index=0

[system.cpu10.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu10.itb.walker

[system.cpu10.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[53]

[system.cpu10.tracer]
type=ExeTracer
eventq_index=0

[system.cpu10.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=110
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu11]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=11
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu11.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu11.interrupts
isa=system.cpu11.isa
itb=system.cpu11.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu11.tracer
wait_for_remote_gdb=false
workload=system.cpu11.workload
dcache_port=system.membus.slave[57]
icache_port=system.membus.slave[56]

[system.cpu11.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu11.dtb.walker

[system.cpu11.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[59]

[system.cpu11.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu11.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[60]
int_slave=system.membus.master[27]
pio=system.membus.master[26]

[system.cpu11.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu11.isa]
type=X86ISA
eventq_index=0

[system.cpu11.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu11.itb.walker

[system.cpu11.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[58]

[system.cpu11.tracer]
type=ExeTracer
eventq_index=0

[system.cpu11.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=111
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu12]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=12
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu12.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu12.interrupts
isa=system.cpu12.isa
itb=system.cpu12.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu12.tracer
wait_for_remote_gdb=false
workload=system.cpu12.workload
dcache_port=system.membus.slave[62]
icache_port=system.membus.slave[61]

[system.cpu12.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu12.dtb.walker

[system.cpu12.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[64]

[system.cpu12.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu12.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[65]
int_slave=system.membus.master[29]
pio=system.membus.master[28]

[system.cpu12.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu12.isa]
type=X86ISA
eventq_index=0

[system.cpu12.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu12.itb.walker

[system.cpu12.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[63]

[system.cpu12.tracer]
type=ExeTracer
eventq_index=0

[system.cpu12.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=112
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu13]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=13
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu13.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu13.interrupts
isa=system.cpu13.isa
itb=system.cpu13.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu13.tracer
wait_for_remote_gdb=false
workload=system.cpu13.workload
dcache_port=system.membus.slave[67]
icache_port=system.membus.slave[66]

[system.cpu13.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu13.dtb.walker

[system.cpu13.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[69]

[system.cpu13.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu13.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[70]
int_slave=system.membus.master[31]
pio=system.membus.master[30]

[system.cpu13.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu13.isa]
type=X86ISA
eventq_index=0

[system.cpu13.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu13.itb.walker

[system.cpu13.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[68]

[system.cpu13.tracer]
type=ExeTracer
eventq_index=0

[system.cpu13.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=113
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu14]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=14
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu14.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu14.interrupts
isa=system.cpu14.isa
itb=system.cpu14.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu14.tracer
wait_for_remote_gdb=false
workload=system.cpu14.workload
dcache_port=system.membus.slave[72]
icache_port=system.membus.slave[71]

[system.cpu14.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu14.dtb.walker

[system.cpu14.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[74]

[system.cpu14.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu14.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[75]
int_slave=system.membus.master[33]
pio=system.membus.master[32]

[system.cpu14.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu14.isa]
type=X86ISA
eventq_index=0

[system.cpu14.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu14.itb.walker

[system.cpu14.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[73]

[system.cpu14.tracer]
type=ExeTracer
eventq_index=0

[system.cpu14.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=114
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu15]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=15
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu15.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu15.interrupts
isa=system.cpu15.isa
itb=system.cpu15.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu15.tracer
wait_for_remote_gdb=false
workload=system.cpu15.workload
dcache_port=system.membus.slave[77]
icache_port=system.membus.slave[76]

[system.cpu15.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu15.dtb.walker

[system.cpu15.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[79]

[system.cpu15.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu15.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[80]
int_slave=system.membus.master[35]
pio=system.membus.master[34]

[system.cpu15.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu15.isa]
type=X86ISA
eventq_index=0

[system.cpu15.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu15.itb.walker

[system.cpu15.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.membus.slave[78]

[system.cpu15.tracer]
type=ExeTracer
eventq_index=0

[system.cpu15.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=115
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.hmc_dev]
type=SubSystem
children=buffers000 buffers001 buffers002 buffers003 buffers004 buffers005 buffers006 buffers007 buffers008 buffers009 buffers010 buffers011 buffers012 buffers013 buffers014 buffers015 buffers016 buffers017 buffers018 buffers019 buffers020 buffers021 buffers022 buffers023 buffers024 buffers025 buffers026 buffers027 buffers028 buffers029 buffers030 buffers031 buffers032 buffers033 buffers034 buffers035 buffers036 buffers037 buffers038 buffers039 buffers040 buffers041 buffers042 buffers043 buffers044 buffers045 buffers046 buffers047 buffers048 buffers049 buffers050 buffers051 buffers052 buffers053 buffers054 buffers055 buffers056 buffers057 buffers058 buffers059 buffers060 buffers061 buffers062 buffers063 buffers064 buffers065 buffers066 buffers067 buffers068 buffers069 buffers070 buffers071 buffers072 buffers073 buffers074 buffers075 buffers076 buffers077 buffers078 buffers079 buffers080 buffers081 buffers082 buffers083 buffers084 buffers085 buffers086 buffers087 buffers088 buffers089 buffers090 buffers091 buffers092 buffers093 buffers094 buffers095 buffers096 buffers097 buffers098 buffers099 buffers100 buffers101 buffers102 buffers103 buffers104 buffers105 buffers106 buffers107 buffers108 buffers109 buffers110 buffers111 buffers112 buffers113 buffers114 buffers115 buffers116 buffers117 buffers118 buffers119 buffers120 buffers121 buffers122 buffers123 buffers124 buffers125 buffers126 buffers127 buffers128 buffers129 buffers130 buffers131 buffers132 buffers133 buffers134 buffers135 buffers136 buffers137 buffers138 buffers139 buffers140 buffers141 buffers142 buffers143 buffers144 buffers145 buffers146 buffers147 buffers148 buffers149 buffers150 buffers151 buffers152 buffers153 buffers154 buffers155 buffers156 buffers157 buffers158 buffers159 buffers160 buffers161 buffers162 buffers163 buffers164 buffers165 buffers166 buffers167 buffers168 buffers169 buffers170 buffers171 buffers172 buffers173 buffers174 buffers175 buffers176 buffers177 buffers178 buffers179 buffers180 buffers181 buffers182 buffers183 buffers184 buffers185 buffers186 buffers187 buffers188 buffers189 buffers190 buffers191 buffers192 buffers193 buffers194 buffers195 buffers196 buffers197 buffers198 buffers199 buffers200 buffers201 buffers202 buffers203 buffers204 buffers205 buffers206 buffers207 buffers208 buffers209 buffers210 buffers211 buffers212 buffers213 buffers214 buffers215 buffers216 buffers217 buffers218 buffers219 buffers220 buffers221 buffers222 buffers223 buffers224 buffers225 buffers226 buffers227 buffers228 buffers229 buffers230 buffers231 buffers232 buffers233 buffers234 buffers235 buffers236 buffers237 buffers238 buffers239 mem_ctrls000 mem_ctrls001 mem_ctrls002 mem_ctrls003 mem_ctrls004 mem_ctrls005 mem_ctrls006 mem_ctrls007 mem_ctrls008 mem_ctrls009 mem_ctrls010 mem_ctrls011 mem_ctrls012 mem_ctrls013 mem_ctrls014 mem_ctrls015 mem_ctrls016 mem_ctrls017 mem_ctrls018 mem_ctrls019 mem_ctrls020 mem_ctrls021 mem_ctrls022 mem_ctrls023 mem_ctrls024 mem_ctrls025 mem_ctrls026 mem_ctrls027 mem_ctrls028 mem_ctrls029 mem_ctrls030 mem_ctrls031 mem_ctrls032 mem_ctrls033 mem_ctrls034 mem_ctrls035 mem_ctrls036 mem_ctrls037 mem_ctrls038 mem_ctrls039 mem_ctrls040 mem_ctrls041 mem_ctrls042 mem_ctrls043 mem_ctrls044 mem_ctrls045 mem_ctrls046 mem_ctrls047 mem_ctrls048 mem_ctrls049 mem_ctrls050 mem_ctrls051 mem_ctrls052 mem_ctrls053 mem_ctrls054 mem_ctrls055 mem_ctrls056 mem_ctrls057 mem_ctrls058 mem_ctrls059 mem_ctrls060 mem_ctrls061 mem_ctrls062 mem_ctrls063 mem_ctrls064 mem_ctrls065 mem_ctrls066 mem_ctrls067 mem_ctrls068 mem_ctrls069 mem_ctrls070 mem_ctrls071 mem_ctrls072 mem_ctrls073 mem_ctrls074 mem_ctrls075 mem_ctrls076 mem_ctrls077 mem_ctrls078 mem_ctrls079 mem_ctrls080 mem_ctrls081 mem_ctrls082 mem_ctrls083 mem_ctrls084 mem_ctrls085 mem_ctrls086 mem_ctrls087 mem_ctrls088 mem_ctrls089 mem_ctrls090 mem_ctrls091 mem_ctrls092 mem_ctrls093 mem_ctrls094 mem_ctrls095 mem_ctrls096 mem_ctrls097 mem_ctrls098 mem_ctrls099 mem_ctrls100 mem_ctrls101 mem_ctrls102 mem_ctrls103 mem_ctrls104 mem_ctrls105 mem_ctrls106 mem_ctrls107 mem_ctrls108 mem_ctrls109 mem_ctrls110 mem_ctrls111 mem_ctrls112 mem_ctrls113 mem_ctrls114 mem_ctrls115 mem_ctrls116 mem_ctrls117 mem_ctrls118 mem_ctrls119 mem_ctrls120 mem_ctrls121 mem_ctrls122 mem_ctrls123 mem_ctrls124 mem_ctrls125 mem_ctrls126 mem_ctrls127 mem_ctrls128 mem_ctrls129 mem_ctrls130 mem_ctrls131 mem_ctrls132 mem_ctrls133 mem_ctrls134 mem_ctrls135 mem_ctrls136 mem_ctrls137 mem_ctrls138 mem_ctrls139 mem_ctrls140 mem_ctrls141 mem_ctrls142 mem_ctrls143 mem_ctrls144 mem_ctrls145 mem_ctrls146 mem_ctrls147 mem_ctrls148 mem_ctrls149 mem_ctrls150 mem_ctrls151 mem_ctrls152 mem_ctrls153 mem_ctrls154 mem_ctrls155 mem_ctrls156 mem_ctrls157 mem_ctrls158 mem_ctrls159 mem_ctrls160 mem_ctrls161 mem_ctrls162 mem_ctrls163 mem_ctrls164 mem_ctrls165 mem_ctrls166 mem_ctrls167 mem_ctrls168 mem_ctrls169 mem_ctrls170 mem_ctrls171 mem_ctrls172 mem_ctrls173 mem_ctrls174 mem_ctrls175 mem_ctrls176 mem_ctrls177 mem_ctrls178 mem_ctrls179 mem_ctrls180 mem_ctrls181 mem_ctrls182 mem_ctrls183 mem_ctrls184 mem_ctrls185 mem_ctrls186 mem_ctrls187 mem_ctrls188 mem_ctrls189 mem_ctrls190 mem_ctrls191 mem_ctrls192 mem_ctrls193 mem_ctrls194 mem_ctrls195 mem_ctrls196 mem_ctrls197 mem_ctrls198 mem_ctrls199 mem_ctrls200 mem_ctrls201 mem_ctrls202 mem_ctrls203 mem_ctrls204 mem_ctrls205 mem_ctrls206 mem_ctrls207 mem_ctrls208 mem_ctrls209 mem_ctrls210 mem_ctrls211 mem_ctrls212 mem_ctrls213 mem_ctrls214 mem_ctrls215 mem_ctrls216 mem_ctrls217 mem_ctrls218 mem_ctrls219 mem_ctrls220 mem_ctrls221 mem_ctrls222 mem_ctrls223 mem_ctrls224 mem_ctrls225 mem_ctrls226 mem_ctrls227 mem_ctrls228 mem_ctrls229 mem_ctrls230 mem_ctrls231 mem_ctrls232 mem_ctrls233 mem_ctrls234 mem_ctrls235 mem_ctrls236 mem_ctrls237 mem_ctrls238 mem_ctrls239 mem_ctrls240 mem_ctrls241 mem_ctrls242 mem_ctrls243 mem_ctrls244 mem_ctrls245 mem_ctrls246 mem_ctrls247 mem_ctrls248 mem_ctrls249 mem_ctrls250 mem_ctrls251 mem_ctrls252 mem_ctrls253 mem_ctrls254 mem_ctrls255 xbar00 xbar01 xbar02 xbar03 xbar04 xbar05 xbar06 xbar07 xbar08 xbar09 xbar10 xbar11 xbar12 xbar13 xbar14 xbar15
eventq_index=0
thermal_domain=Null

[system.hmc_dev.buffers000]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[0]
slave=system.hmc_dev.xbar00.master[0]

[system.hmc_dev.buffers001]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[0]
slave=system.hmc_dev.xbar00.master[1]

[system.hmc_dev.buffers002]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[0]
slave=system.hmc_dev.xbar00.master[2]

[system.hmc_dev.buffers003]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[1]
slave=system.hmc_dev.xbar00.master[3]

[system.hmc_dev.buffers004]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[0]
slave=system.hmc_dev.xbar00.master[4]

[system.hmc_dev.buffers005]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[0]
slave=system.hmc_dev.xbar00.master[5]

[system.hmc_dev.buffers006]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[0]
slave=system.hmc_dev.xbar00.master[6]

[system.hmc_dev.buffers007]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[1]
slave=system.hmc_dev.xbar00.master[7]

[system.hmc_dev.buffers008]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[0]
slave=system.hmc_dev.xbar00.master[8]

[system.hmc_dev.buffers009]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[0]
slave=system.hmc_dev.xbar00.master[9]

[system.hmc_dev.buffers010]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[0]
slave=system.hmc_dev.xbar00.master[10]

[system.hmc_dev.buffers011]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[1]
slave=system.hmc_dev.xbar00.master[11]

[system.hmc_dev.buffers012]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[0]
slave=system.hmc_dev.xbar00.master[12]

[system.hmc_dev.buffers013]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[0]
slave=system.hmc_dev.xbar00.master[13]

[system.hmc_dev.buffers014]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[0]
slave=system.hmc_dev.xbar00.master[14]

[system.hmc_dev.buffers015]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[1]
slave=system.hmc_dev.xbar01.master[0]

[system.hmc_dev.buffers016]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[1]
slave=system.hmc_dev.xbar01.master[1]

[system.hmc_dev.buffers017]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[1]
slave=system.hmc_dev.xbar01.master[2]

[system.hmc_dev.buffers018]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[2]
slave=system.hmc_dev.xbar01.master[3]

[system.hmc_dev.buffers019]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[1]
slave=system.hmc_dev.xbar01.master[4]

[system.hmc_dev.buffers020]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[1]
slave=system.hmc_dev.xbar01.master[5]

[system.hmc_dev.buffers021]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[1]
slave=system.hmc_dev.xbar01.master[6]

[system.hmc_dev.buffers022]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[2]
slave=system.hmc_dev.xbar01.master[7]

[system.hmc_dev.buffers023]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[1]
slave=system.hmc_dev.xbar01.master[8]

[system.hmc_dev.buffers024]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[1]
slave=system.hmc_dev.xbar01.master[9]

[system.hmc_dev.buffers025]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[1]
slave=system.hmc_dev.xbar01.master[10]

[system.hmc_dev.buffers026]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[2]
slave=system.hmc_dev.xbar01.master[11]

[system.hmc_dev.buffers027]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[1]
slave=system.hmc_dev.xbar01.master[12]

[system.hmc_dev.buffers028]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[1]
slave=system.hmc_dev.xbar01.master[13]

[system.hmc_dev.buffers029]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[1]
slave=system.hmc_dev.xbar01.master[14]

[system.hmc_dev.buffers030]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[2]
slave=system.hmc_dev.xbar02.master[0]

[system.hmc_dev.buffers031]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[1]
slave=system.hmc_dev.xbar02.master[1]

[system.hmc_dev.buffers032]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[2]
slave=system.hmc_dev.xbar02.master[2]

[system.hmc_dev.buffers033]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[3]
slave=system.hmc_dev.xbar02.master[3]

[system.hmc_dev.buffers034]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[2]
slave=system.hmc_dev.xbar02.master[4]

[system.hmc_dev.buffers035]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[2]
slave=system.hmc_dev.xbar02.master[5]

[system.hmc_dev.buffers036]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[2]
slave=system.hmc_dev.xbar02.master[6]

[system.hmc_dev.buffers037]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[3]
slave=system.hmc_dev.xbar02.master[7]

[system.hmc_dev.buffers038]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[2]
slave=system.hmc_dev.xbar02.master[8]

[system.hmc_dev.buffers039]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[2]
slave=system.hmc_dev.xbar02.master[9]

[system.hmc_dev.buffers040]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[2]
slave=system.hmc_dev.xbar02.master[10]

[system.hmc_dev.buffers041]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[3]
slave=system.hmc_dev.xbar02.master[11]

[system.hmc_dev.buffers042]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[2]
slave=system.hmc_dev.xbar02.master[12]

[system.hmc_dev.buffers043]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[2]
slave=system.hmc_dev.xbar02.master[13]

[system.hmc_dev.buffers044]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[2]
slave=system.hmc_dev.xbar02.master[14]

[system.hmc_dev.buffers045]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[3]
slave=system.hmc_dev.xbar03.master[0]

[system.hmc_dev.buffers046]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[2]
slave=system.hmc_dev.xbar03.master[1]

[system.hmc_dev.buffers047]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[2]
slave=system.hmc_dev.xbar03.master[2]

[system.hmc_dev.buffers048]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[4]
slave=system.hmc_dev.xbar03.master[3]

[system.hmc_dev.buffers049]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[3]
slave=system.hmc_dev.xbar03.master[4]

[system.hmc_dev.buffers050]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[3]
slave=system.hmc_dev.xbar03.master[5]

[system.hmc_dev.buffers051]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[3]
slave=system.hmc_dev.xbar03.master[6]

[system.hmc_dev.buffers052]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[4]
slave=system.hmc_dev.xbar03.master[7]

[system.hmc_dev.buffers053]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[3]
slave=system.hmc_dev.xbar03.master[8]

[system.hmc_dev.buffers054]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[3]
slave=system.hmc_dev.xbar03.master[9]

[system.hmc_dev.buffers055]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[3]
slave=system.hmc_dev.xbar03.master[10]

[system.hmc_dev.buffers056]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[4]
slave=system.hmc_dev.xbar03.master[11]

[system.hmc_dev.buffers057]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[3]
slave=system.hmc_dev.xbar03.master[12]

[system.hmc_dev.buffers058]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[3]
slave=system.hmc_dev.xbar03.master[13]

[system.hmc_dev.buffers059]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[3]
slave=system.hmc_dev.xbar03.master[14]

[system.hmc_dev.buffers060]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[4]
slave=system.hmc_dev.xbar04.master[0]

[system.hmc_dev.buffers061]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[3]
slave=system.hmc_dev.xbar04.master[1]

[system.hmc_dev.buffers062]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[3]
slave=system.hmc_dev.xbar04.master[2]

[system.hmc_dev.buffers063]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[3]
slave=system.hmc_dev.xbar04.master[3]

[system.hmc_dev.buffers064]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[4]
slave=system.hmc_dev.xbar04.master[4]

[system.hmc_dev.buffers065]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[4]
slave=system.hmc_dev.xbar04.master[5]

[system.hmc_dev.buffers066]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[4]
slave=system.hmc_dev.xbar04.master[6]

[system.hmc_dev.buffers067]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[5]
slave=system.hmc_dev.xbar04.master[7]

[system.hmc_dev.buffers068]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[4]
slave=system.hmc_dev.xbar04.master[8]

[system.hmc_dev.buffers069]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[4]
slave=system.hmc_dev.xbar04.master[9]

[system.hmc_dev.buffers070]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[4]
slave=system.hmc_dev.xbar04.master[10]

[system.hmc_dev.buffers071]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[5]
slave=system.hmc_dev.xbar04.master[11]

[system.hmc_dev.buffers072]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[4]
slave=system.hmc_dev.xbar04.master[12]

[system.hmc_dev.buffers073]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[4]
slave=system.hmc_dev.xbar04.master[13]

[system.hmc_dev.buffers074]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[4]
slave=system.hmc_dev.xbar04.master[14]

[system.hmc_dev.buffers075]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[5]
slave=system.hmc_dev.xbar05.master[0]

[system.hmc_dev.buffers076]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[4]
slave=system.hmc_dev.xbar05.master[1]

[system.hmc_dev.buffers077]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[4]
slave=system.hmc_dev.xbar05.master[2]

[system.hmc_dev.buffers078]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[4]
slave=system.hmc_dev.xbar05.master[3]

[system.hmc_dev.buffers079]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[5]
slave=system.hmc_dev.xbar05.master[4]

[system.hmc_dev.buffers080]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[5]
slave=system.hmc_dev.xbar05.master[5]

[system.hmc_dev.buffers081]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[5]
slave=system.hmc_dev.xbar05.master[6]

[system.hmc_dev.buffers082]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[6]
slave=system.hmc_dev.xbar05.master[7]

[system.hmc_dev.buffers083]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[5]
slave=system.hmc_dev.xbar05.master[8]

[system.hmc_dev.buffers084]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[5]
slave=system.hmc_dev.xbar05.master[9]

[system.hmc_dev.buffers085]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[5]
slave=system.hmc_dev.xbar05.master[10]

[system.hmc_dev.buffers086]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[6]
slave=system.hmc_dev.xbar05.master[11]

[system.hmc_dev.buffers087]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[5]
slave=system.hmc_dev.xbar05.master[12]

[system.hmc_dev.buffers088]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[5]
slave=system.hmc_dev.xbar05.master[13]

[system.hmc_dev.buffers089]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[5]
slave=system.hmc_dev.xbar05.master[14]

[system.hmc_dev.buffers090]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[6]
slave=system.hmc_dev.xbar06.master[0]

[system.hmc_dev.buffers091]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[5]
slave=system.hmc_dev.xbar06.master[1]

[system.hmc_dev.buffers092]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[5]
slave=system.hmc_dev.xbar06.master[2]

[system.hmc_dev.buffers093]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[5]
slave=system.hmc_dev.xbar06.master[3]

[system.hmc_dev.buffers094]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[6]
slave=system.hmc_dev.xbar06.master[4]

[system.hmc_dev.buffers095]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[5]
slave=system.hmc_dev.xbar06.master[5]

[system.hmc_dev.buffers096]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[6]
slave=system.hmc_dev.xbar06.master[6]

[system.hmc_dev.buffers097]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[7]
slave=system.hmc_dev.xbar06.master[7]

[system.hmc_dev.buffers098]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[6]
slave=system.hmc_dev.xbar06.master[8]

[system.hmc_dev.buffers099]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[6]
slave=system.hmc_dev.xbar06.master[9]

[system.hmc_dev.buffers100]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[6]
slave=system.hmc_dev.xbar06.master[10]

[system.hmc_dev.buffers101]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[7]
slave=system.hmc_dev.xbar06.master[11]

[system.hmc_dev.buffers102]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[6]
slave=system.hmc_dev.xbar06.master[12]

[system.hmc_dev.buffers103]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[6]
slave=system.hmc_dev.xbar06.master[13]

[system.hmc_dev.buffers104]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[6]
slave=system.hmc_dev.xbar06.master[14]

[system.hmc_dev.buffers105]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[7]
slave=system.hmc_dev.xbar07.master[0]

[system.hmc_dev.buffers106]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[6]
slave=system.hmc_dev.xbar07.master[1]

[system.hmc_dev.buffers107]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[6]
slave=system.hmc_dev.xbar07.master[2]

[system.hmc_dev.buffers108]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[6]
slave=system.hmc_dev.xbar07.master[3]

[system.hmc_dev.buffers109]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[7]
slave=system.hmc_dev.xbar07.master[4]

[system.hmc_dev.buffers110]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[6]
slave=system.hmc_dev.xbar07.master[5]

[system.hmc_dev.buffers111]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[6]
slave=system.hmc_dev.xbar07.master[6]

[system.hmc_dev.buffers112]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[8]
slave=system.hmc_dev.xbar07.master[7]

[system.hmc_dev.buffers113]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[7]
slave=system.hmc_dev.xbar07.master[8]

[system.hmc_dev.buffers114]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[7]
slave=system.hmc_dev.xbar07.master[9]

[system.hmc_dev.buffers115]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[7]
slave=system.hmc_dev.xbar07.master[10]

[system.hmc_dev.buffers116]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[8]
slave=system.hmc_dev.xbar07.master[11]

[system.hmc_dev.buffers117]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[7]
slave=system.hmc_dev.xbar07.master[12]

[system.hmc_dev.buffers118]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[7]
slave=system.hmc_dev.xbar07.master[13]

[system.hmc_dev.buffers119]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[7]
slave=system.hmc_dev.xbar07.master[14]

[system.hmc_dev.buffers120]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[8]
slave=system.hmc_dev.xbar08.master[0]

[system.hmc_dev.buffers121]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[7]
slave=system.hmc_dev.xbar08.master[1]

[system.hmc_dev.buffers122]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[7]
slave=system.hmc_dev.xbar08.master[2]

[system.hmc_dev.buffers123]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[7]
slave=system.hmc_dev.xbar08.master[3]

[system.hmc_dev.buffers124]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[8]
slave=system.hmc_dev.xbar08.master[4]

[system.hmc_dev.buffers125]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[7]
slave=system.hmc_dev.xbar08.master[5]

[system.hmc_dev.buffers126]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[7]
slave=system.hmc_dev.xbar08.master[6]

[system.hmc_dev.buffers127]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[7]
slave=system.hmc_dev.xbar08.master[7]

[system.hmc_dev.buffers128]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[8]
slave=system.hmc_dev.xbar08.master[8]

[system.hmc_dev.buffers129]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[8]
slave=system.hmc_dev.xbar08.master[9]

[system.hmc_dev.buffers130]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[8]
slave=system.hmc_dev.xbar08.master[10]

[system.hmc_dev.buffers131]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[9]
slave=system.hmc_dev.xbar08.master[11]

[system.hmc_dev.buffers132]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[8]
slave=system.hmc_dev.xbar08.master[12]

[system.hmc_dev.buffers133]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[8]
slave=system.hmc_dev.xbar08.master[13]

[system.hmc_dev.buffers134]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[8]
slave=system.hmc_dev.xbar08.master[14]

[system.hmc_dev.buffers135]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[9]
slave=system.hmc_dev.xbar09.master[0]

[system.hmc_dev.buffers136]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[8]
slave=system.hmc_dev.xbar09.master[1]

[system.hmc_dev.buffers137]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[8]
slave=system.hmc_dev.xbar09.master[2]

[system.hmc_dev.buffers138]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[8]
slave=system.hmc_dev.xbar09.master[3]

[system.hmc_dev.buffers139]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[9]
slave=system.hmc_dev.xbar09.master[4]

[system.hmc_dev.buffers140]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[8]
slave=system.hmc_dev.xbar09.master[5]

[system.hmc_dev.buffers141]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[8]
slave=system.hmc_dev.xbar09.master[6]

[system.hmc_dev.buffers142]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[8]
slave=system.hmc_dev.xbar09.master[7]

[system.hmc_dev.buffers143]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[9]
slave=system.hmc_dev.xbar09.master[8]

[system.hmc_dev.buffers144]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[9]
slave=system.hmc_dev.xbar09.master[9]

[system.hmc_dev.buffers145]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[9]
slave=system.hmc_dev.xbar09.master[10]

[system.hmc_dev.buffers146]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[10]
slave=system.hmc_dev.xbar09.master[11]

[system.hmc_dev.buffers147]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[9]
slave=system.hmc_dev.xbar09.master[12]

[system.hmc_dev.buffers148]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[9]
slave=system.hmc_dev.xbar09.master[13]

[system.hmc_dev.buffers149]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[9]
slave=system.hmc_dev.xbar09.master[14]

[system.hmc_dev.buffers150]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[10]
slave=system.hmc_dev.xbar10.master[0]

[system.hmc_dev.buffers151]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[9]
slave=system.hmc_dev.xbar10.master[1]

[system.hmc_dev.buffers152]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[9]
slave=system.hmc_dev.xbar10.master[2]

[system.hmc_dev.buffers153]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[9]
slave=system.hmc_dev.xbar10.master[3]

[system.hmc_dev.buffers154]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[10]
slave=system.hmc_dev.xbar10.master[4]

[system.hmc_dev.buffers155]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[9]
slave=system.hmc_dev.xbar10.master[5]

[system.hmc_dev.buffers156]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[9]
slave=system.hmc_dev.xbar10.master[6]

[system.hmc_dev.buffers157]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[9]
slave=system.hmc_dev.xbar10.master[7]

[system.hmc_dev.buffers158]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[10]
slave=system.hmc_dev.xbar10.master[8]

[system.hmc_dev.buffers159]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[9]
slave=system.hmc_dev.xbar10.master[9]

[system.hmc_dev.buffers160]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[10]
slave=system.hmc_dev.xbar10.master[10]

[system.hmc_dev.buffers161]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[11]
slave=system.hmc_dev.xbar10.master[11]

[system.hmc_dev.buffers162]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[10]
slave=system.hmc_dev.xbar10.master[12]

[system.hmc_dev.buffers163]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[10]
slave=system.hmc_dev.xbar10.master[13]

[system.hmc_dev.buffers164]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[10]
slave=system.hmc_dev.xbar10.master[14]

[system.hmc_dev.buffers165]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[11]
slave=system.hmc_dev.xbar11.master[0]

[system.hmc_dev.buffers166]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[10]
slave=system.hmc_dev.xbar11.master[1]

[system.hmc_dev.buffers167]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[10]
slave=system.hmc_dev.xbar11.master[2]

[system.hmc_dev.buffers168]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[10]
slave=system.hmc_dev.xbar11.master[3]

[system.hmc_dev.buffers169]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[11]
slave=system.hmc_dev.xbar11.master[4]

[system.hmc_dev.buffers170]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[10]
slave=system.hmc_dev.xbar11.master[5]

[system.hmc_dev.buffers171]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[10]
slave=system.hmc_dev.xbar11.master[6]

[system.hmc_dev.buffers172]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[10]
slave=system.hmc_dev.xbar11.master[7]

[system.hmc_dev.buffers173]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[11]
slave=system.hmc_dev.xbar11.master[8]

[system.hmc_dev.buffers174]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[10]
slave=system.hmc_dev.xbar11.master[9]

[system.hmc_dev.buffers175]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[10]
slave=system.hmc_dev.xbar11.master[10]

[system.hmc_dev.buffers176]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[12]
slave=system.hmc_dev.xbar11.master[11]

[system.hmc_dev.buffers177]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[11]
slave=system.hmc_dev.xbar11.master[12]

[system.hmc_dev.buffers178]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[11]
slave=system.hmc_dev.xbar11.master[13]

[system.hmc_dev.buffers179]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[11]
slave=system.hmc_dev.xbar11.master[14]

[system.hmc_dev.buffers180]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[12]
slave=system.hmc_dev.xbar12.master[0]

[system.hmc_dev.buffers181]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[11]
slave=system.hmc_dev.xbar12.master[1]

[system.hmc_dev.buffers182]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[11]
slave=system.hmc_dev.xbar12.master[2]

[system.hmc_dev.buffers183]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[11]
slave=system.hmc_dev.xbar12.master[3]

[system.hmc_dev.buffers184]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[12]
slave=system.hmc_dev.xbar12.master[4]

[system.hmc_dev.buffers185]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[11]
slave=system.hmc_dev.xbar12.master[5]

[system.hmc_dev.buffers186]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[11]
slave=system.hmc_dev.xbar12.master[6]

[system.hmc_dev.buffers187]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[11]
slave=system.hmc_dev.xbar12.master[7]

[system.hmc_dev.buffers188]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[12]
slave=system.hmc_dev.xbar12.master[8]

[system.hmc_dev.buffers189]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[11]
slave=system.hmc_dev.xbar12.master[9]

[system.hmc_dev.buffers190]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[11]
slave=system.hmc_dev.xbar12.master[10]

[system.hmc_dev.buffers191]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[11]
slave=system.hmc_dev.xbar12.master[11]

[system.hmc_dev.buffers192]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[12]
slave=system.hmc_dev.xbar12.master[12]

[system.hmc_dev.buffers193]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[12]
slave=system.hmc_dev.xbar12.master[13]

[system.hmc_dev.buffers194]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[12]
slave=system.hmc_dev.xbar12.master[14]

[system.hmc_dev.buffers195]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[13]
slave=system.hmc_dev.xbar13.master[0]

[system.hmc_dev.buffers196]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[12]
slave=system.hmc_dev.xbar13.master[1]

[system.hmc_dev.buffers197]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[12]
slave=system.hmc_dev.xbar13.master[2]

[system.hmc_dev.buffers198]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[12]
slave=system.hmc_dev.xbar13.master[3]

[system.hmc_dev.buffers199]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[13]
slave=system.hmc_dev.xbar13.master[4]

[system.hmc_dev.buffers200]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[12]
slave=system.hmc_dev.xbar13.master[5]

[system.hmc_dev.buffers201]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[12]
slave=system.hmc_dev.xbar13.master[6]

[system.hmc_dev.buffers202]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[12]
slave=system.hmc_dev.xbar13.master[7]

[system.hmc_dev.buffers203]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[13]
slave=system.hmc_dev.xbar13.master[8]

[system.hmc_dev.buffers204]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[12]
slave=system.hmc_dev.xbar13.master[9]

[system.hmc_dev.buffers205]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[12]
slave=system.hmc_dev.xbar13.master[10]

[system.hmc_dev.buffers206]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[12]
slave=system.hmc_dev.xbar13.master[11]

[system.hmc_dev.buffers207]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[13]
slave=system.hmc_dev.xbar13.master[12]

[system.hmc_dev.buffers208]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[13]
slave=system.hmc_dev.xbar13.master[13]

[system.hmc_dev.buffers209]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[13]
slave=system.hmc_dev.xbar13.master[14]

[system.hmc_dev.buffers210]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[14]
slave=system.hmc_dev.xbar14.master[0]

[system.hmc_dev.buffers211]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[13]
slave=system.hmc_dev.xbar14.master[1]

[system.hmc_dev.buffers212]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[13]
slave=system.hmc_dev.xbar14.master[2]

[system.hmc_dev.buffers213]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[13]
slave=system.hmc_dev.xbar14.master[3]

[system.hmc_dev.buffers214]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[14]
slave=system.hmc_dev.xbar14.master[4]

[system.hmc_dev.buffers215]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[13]
slave=system.hmc_dev.xbar14.master[5]

[system.hmc_dev.buffers216]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[13]
slave=system.hmc_dev.xbar14.master[6]

[system.hmc_dev.buffers217]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[13]
slave=system.hmc_dev.xbar14.master[7]

[system.hmc_dev.buffers218]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[14]
slave=system.hmc_dev.xbar14.master[8]

[system.hmc_dev.buffers219]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[13]
slave=system.hmc_dev.xbar14.master[9]

[system.hmc_dev.buffers220]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[13]
slave=system.hmc_dev.xbar14.master[10]

[system.hmc_dev.buffers221]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[13]
slave=system.hmc_dev.xbar14.master[11]

[system.hmc_dev.buffers222]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[14]
slave=system.hmc_dev.xbar14.master[12]

[system.hmc_dev.buffers223]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[13]
slave=system.hmc_dev.xbar14.master[13]

[system.hmc_dev.buffers224]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=251658240:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[14]
slave=system.hmc_dev.xbar14.master[14]

[system.hmc_dev.buffers225]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:16777216
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[15]
slave=system.hmc_dev.xbar15.master[0]

[system.hmc_dev.buffers226]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=16777216:33554432
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[14]
slave=system.hmc_dev.xbar15.master[1]

[system.hmc_dev.buffers227]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=33554432:50331648
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[14]
slave=system.hmc_dev.xbar15.master[2]

[system.hmc_dev.buffers228]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=50331648:67108864
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[14]
slave=system.hmc_dev.xbar15.master[3]

[system.hmc_dev.buffers229]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=67108864:83886080
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[15]
slave=system.hmc_dev.xbar15.master[4]

[system.hmc_dev.buffers230]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=83886080:100663296
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[14]
slave=system.hmc_dev.xbar15.master[5]

[system.hmc_dev.buffers231]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=100663296:117440512
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[14]
slave=system.hmc_dev.xbar15.master[6]

[system.hmc_dev.buffers232]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=117440512:134217728
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[14]
slave=system.hmc_dev.xbar15.master[7]

[system.hmc_dev.buffers233]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=134217728:150994944
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[15]
slave=system.hmc_dev.xbar15.master[8]

[system.hmc_dev.buffers234]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=150994944:167772160
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[14]
slave=system.hmc_dev.xbar15.master[9]

[system.hmc_dev.buffers235]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=167772160:184549376
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[14]
slave=system.hmc_dev.xbar15.master[10]

[system.hmc_dev.buffers236]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=184549376:201326592
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[14]
slave=system.hmc_dev.xbar15.master[11]

[system.hmc_dev.buffers237]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:218103808
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[15]
slave=system.hmc_dev.xbar15.master[12]

[system.hmc_dev.buffers238]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=218103808:234881024
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[14]
slave=system.hmc_dev.xbar15.master[13]

[system.hmc_dev.buffers239]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=234881024:251658240
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[14]
slave=system.hmc_dev.xbar15.master[14]

[system.hmc_dev.mem_ctrls000]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=0:16777216
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[15]

[system.hmc_dev.mem_ctrls001]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=16777216:33554432
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[15]

[system.hmc_dev.mem_ctrls002]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=33554432:50331648
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[15]

[system.hmc_dev.mem_ctrls003]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=50331648:67108864
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[15]

[system.hmc_dev.mem_ctrls004]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=67108864:83886080
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[15]

[system.hmc_dev.mem_ctrls005]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=83886080:100663296
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[15]

[system.hmc_dev.mem_ctrls006]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=100663296:117440512
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[15]

[system.hmc_dev.mem_ctrls007]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=117440512:134217728
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[15]

[system.hmc_dev.mem_ctrls008]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=134217728:150994944
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[15]

[system.hmc_dev.mem_ctrls009]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=150994944:167772160
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[15]

[system.hmc_dev.mem_ctrls010]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=167772160:184549376
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[15]

[system.hmc_dev.mem_ctrls011]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=184549376:201326592
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[15]

[system.hmc_dev.mem_ctrls012]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=201326592:218103808
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[15]

[system.hmc_dev.mem_ctrls013]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=218103808:234881024
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[15]

[system.hmc_dev.mem_ctrls014]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=234881024:251658240
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[15]

[system.hmc_dev.mem_ctrls015]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=251658240:268435456
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[15]

[system.hmc_dev.mem_ctrls016]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=268435456:285212672
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[16]

[system.hmc_dev.mem_ctrls017]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=285212672:301989888
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[16]

[system.hmc_dev.mem_ctrls018]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=301989888:318767104
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[16]

[system.hmc_dev.mem_ctrls019]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=318767104:335544320
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[16]

[system.hmc_dev.mem_ctrls020]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=335544320:352321536
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[16]

[system.hmc_dev.mem_ctrls021]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=352321536:369098752
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[16]

[system.hmc_dev.mem_ctrls022]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=369098752:385875968
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[16]

[system.hmc_dev.mem_ctrls023]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=385875968:402653184
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[16]

[system.hmc_dev.mem_ctrls024]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=402653184:419430400
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[16]

[system.hmc_dev.mem_ctrls025]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=419430400:436207616
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[16]

[system.hmc_dev.mem_ctrls026]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=436207616:452984832
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[16]

[system.hmc_dev.mem_ctrls027]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=452984832:469762048
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[16]

[system.hmc_dev.mem_ctrls028]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=469762048:486539264
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[16]

[system.hmc_dev.mem_ctrls029]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=486539264:503316480
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[16]

[system.hmc_dev.mem_ctrls030]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=503316480:520093696
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[16]

[system.hmc_dev.mem_ctrls031]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=520093696:536870912
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[16]

[system.hmc_dev.mem_ctrls032]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=536870912:553648128
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[17]

[system.hmc_dev.mem_ctrls033]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=553648128:570425344
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[17]

[system.hmc_dev.mem_ctrls034]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=570425344:587202560
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[17]

[system.hmc_dev.mem_ctrls035]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=587202560:603979776
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[17]

[system.hmc_dev.mem_ctrls036]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=603979776:620756992
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[17]

[system.hmc_dev.mem_ctrls037]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=620756992:637534208
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[17]

[system.hmc_dev.mem_ctrls038]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=637534208:654311424
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[17]

[system.hmc_dev.mem_ctrls039]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=654311424:671088640
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[17]

[system.hmc_dev.mem_ctrls040]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=671088640:687865856
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[17]

[system.hmc_dev.mem_ctrls041]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=687865856:704643072
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[17]

[system.hmc_dev.mem_ctrls042]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=704643072:721420288
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[17]

[system.hmc_dev.mem_ctrls043]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=721420288:738197504
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[17]

[system.hmc_dev.mem_ctrls044]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=738197504:754974720
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[17]

[system.hmc_dev.mem_ctrls045]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=754974720:771751936
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[17]

[system.hmc_dev.mem_ctrls046]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=771751936:788529152
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[17]

[system.hmc_dev.mem_ctrls047]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=788529152:805306368
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[17]

[system.hmc_dev.mem_ctrls048]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=805306368:822083584
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[18]

[system.hmc_dev.mem_ctrls049]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=822083584:838860800
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[18]

[system.hmc_dev.mem_ctrls050]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=838860800:855638016
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[18]

[system.hmc_dev.mem_ctrls051]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=855638016:872415232
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[18]

[system.hmc_dev.mem_ctrls052]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=872415232:889192448
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[18]

[system.hmc_dev.mem_ctrls053]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=889192448:905969664
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[18]

[system.hmc_dev.mem_ctrls054]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=905969664:922746880
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[18]

[system.hmc_dev.mem_ctrls055]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=922746880:939524096
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[18]

[system.hmc_dev.mem_ctrls056]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=939524096:956301312
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[18]

[system.hmc_dev.mem_ctrls057]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=956301312:973078528
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[18]

[system.hmc_dev.mem_ctrls058]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=973078528:989855744
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[18]

[system.hmc_dev.mem_ctrls059]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=989855744:1006632960
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[18]

[system.hmc_dev.mem_ctrls060]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1006632960:1023410176
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[18]

[system.hmc_dev.mem_ctrls061]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1023410176:1040187392
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[18]

[system.hmc_dev.mem_ctrls062]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1040187392:1056964608
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[18]

[system.hmc_dev.mem_ctrls063]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1056964608:1073741824
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[18]

[system.hmc_dev.mem_ctrls064]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1073741824:1090519040
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[19]

[system.hmc_dev.mem_ctrls065]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1090519040:1107296256
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[19]

[system.hmc_dev.mem_ctrls066]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1107296256:1124073472
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[19]

[system.hmc_dev.mem_ctrls067]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1124073472:1140850688
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[19]

[system.hmc_dev.mem_ctrls068]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1140850688:1157627904
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[19]

[system.hmc_dev.mem_ctrls069]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1157627904:1174405120
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[19]

[system.hmc_dev.mem_ctrls070]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1174405120:1191182336
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[19]

[system.hmc_dev.mem_ctrls071]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1191182336:1207959552
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[19]

[system.hmc_dev.mem_ctrls072]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1207959552:1224736768
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[19]

[system.hmc_dev.mem_ctrls073]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1224736768:1241513984
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[19]

[system.hmc_dev.mem_ctrls074]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1241513984:1258291200
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[19]

[system.hmc_dev.mem_ctrls075]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1258291200:1275068416
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[19]

[system.hmc_dev.mem_ctrls076]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1275068416:1291845632
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[19]

[system.hmc_dev.mem_ctrls077]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1291845632:1308622848
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[19]

[system.hmc_dev.mem_ctrls078]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1308622848:1325400064
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[19]

[system.hmc_dev.mem_ctrls079]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1325400064:1342177280
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[19]

[system.hmc_dev.mem_ctrls080]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1342177280:1358954496
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[20]

[system.hmc_dev.mem_ctrls081]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1358954496:1375731712
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[20]

[system.hmc_dev.mem_ctrls082]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1375731712:1392508928
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[20]

[system.hmc_dev.mem_ctrls083]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1392508928:1409286144
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[20]

[system.hmc_dev.mem_ctrls084]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1409286144:1426063360
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[20]

[system.hmc_dev.mem_ctrls085]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1426063360:1442840576
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[20]

[system.hmc_dev.mem_ctrls086]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1442840576:1459617792
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[20]

[system.hmc_dev.mem_ctrls087]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1459617792:1476395008
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[20]

[system.hmc_dev.mem_ctrls088]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1476395008:1493172224
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[20]

[system.hmc_dev.mem_ctrls089]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1493172224:1509949440
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[20]

[system.hmc_dev.mem_ctrls090]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1509949440:1526726656
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[20]

[system.hmc_dev.mem_ctrls091]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1526726656:1543503872
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[20]

[system.hmc_dev.mem_ctrls092]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1543503872:1560281088
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[20]

[system.hmc_dev.mem_ctrls093]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1560281088:1577058304
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[20]

[system.hmc_dev.mem_ctrls094]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1577058304:1593835520
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[20]

[system.hmc_dev.mem_ctrls095]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1593835520:1610612736
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[20]

[system.hmc_dev.mem_ctrls096]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1610612736:1627389952
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[21]

[system.hmc_dev.mem_ctrls097]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1627389952:1644167168
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[21]

[system.hmc_dev.mem_ctrls098]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1644167168:1660944384
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[21]

[system.hmc_dev.mem_ctrls099]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1660944384:1677721600
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[21]

[system.hmc_dev.mem_ctrls100]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1677721600:1694498816
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[21]

[system.hmc_dev.mem_ctrls101]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1694498816:1711276032
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[21]

[system.hmc_dev.mem_ctrls102]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1711276032:1728053248
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[21]

[system.hmc_dev.mem_ctrls103]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1728053248:1744830464
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[21]

[system.hmc_dev.mem_ctrls104]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1744830464:1761607680
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[21]

[system.hmc_dev.mem_ctrls105]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1761607680:1778384896
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[21]

[system.hmc_dev.mem_ctrls106]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1778384896:1795162112
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[21]

[system.hmc_dev.mem_ctrls107]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1795162112:1811939328
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[21]

[system.hmc_dev.mem_ctrls108]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1811939328:1828716544
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[21]

[system.hmc_dev.mem_ctrls109]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1828716544:1845493760
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[21]

[system.hmc_dev.mem_ctrls110]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1845493760:1862270976
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[21]

[system.hmc_dev.mem_ctrls111]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1862270976:1879048192
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[21]

[system.hmc_dev.mem_ctrls112]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1879048192:1895825408
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[22]

[system.hmc_dev.mem_ctrls113]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1895825408:1912602624
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[22]

[system.hmc_dev.mem_ctrls114]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1912602624:1929379840
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[22]

[system.hmc_dev.mem_ctrls115]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1929379840:1946157056
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[22]

[system.hmc_dev.mem_ctrls116]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1946157056:1962934272
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[22]

[system.hmc_dev.mem_ctrls117]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1962934272:1979711488
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[22]

[system.hmc_dev.mem_ctrls118]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1979711488:1996488704
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[22]

[system.hmc_dev.mem_ctrls119]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1996488704:2013265920
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[22]

[system.hmc_dev.mem_ctrls120]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2013265920:2030043136
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[22]

[system.hmc_dev.mem_ctrls121]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2030043136:2046820352
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[22]

[system.hmc_dev.mem_ctrls122]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2046820352:2063597568
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[22]

[system.hmc_dev.mem_ctrls123]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2063597568:2080374784
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[22]

[system.hmc_dev.mem_ctrls124]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2080374784:2097152000
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[22]

[system.hmc_dev.mem_ctrls125]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2097152000:2113929216
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[22]

[system.hmc_dev.mem_ctrls126]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2113929216:2130706432
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[22]

[system.hmc_dev.mem_ctrls127]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2130706432:2147483648
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[22]

[system.hmc_dev.mem_ctrls128]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2147483648:2164260864
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[23]

[system.hmc_dev.mem_ctrls129]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2164260864:2181038080
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[23]

[system.hmc_dev.mem_ctrls130]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2181038080:2197815296
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[23]

[system.hmc_dev.mem_ctrls131]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2197815296:2214592512
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[23]

[system.hmc_dev.mem_ctrls132]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2214592512:2231369728
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[23]

[system.hmc_dev.mem_ctrls133]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2231369728:2248146944
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[23]

[system.hmc_dev.mem_ctrls134]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2248146944:2264924160
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[23]

[system.hmc_dev.mem_ctrls135]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2264924160:2281701376
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[23]

[system.hmc_dev.mem_ctrls136]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2281701376:2298478592
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[23]

[system.hmc_dev.mem_ctrls137]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2298478592:2315255808
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[23]

[system.hmc_dev.mem_ctrls138]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2315255808:2332033024
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[23]

[system.hmc_dev.mem_ctrls139]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2332033024:2348810240
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[23]

[system.hmc_dev.mem_ctrls140]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2348810240:2365587456
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[23]

[system.hmc_dev.mem_ctrls141]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2365587456:2382364672
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[23]

[system.hmc_dev.mem_ctrls142]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2382364672:2399141888
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[23]

[system.hmc_dev.mem_ctrls143]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2399141888:2415919104
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[23]

[system.hmc_dev.mem_ctrls144]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2415919104:2432696320
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[24]

[system.hmc_dev.mem_ctrls145]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2432696320:2449473536
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[24]

[system.hmc_dev.mem_ctrls146]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2449473536:2466250752
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[24]

[system.hmc_dev.mem_ctrls147]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2466250752:2483027968
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[24]

[system.hmc_dev.mem_ctrls148]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2483027968:2499805184
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[24]

[system.hmc_dev.mem_ctrls149]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2499805184:2516582400
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[24]

[system.hmc_dev.mem_ctrls150]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2516582400:2533359616
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[24]

[system.hmc_dev.mem_ctrls151]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2533359616:2550136832
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[24]

[system.hmc_dev.mem_ctrls152]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2550136832:2566914048
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[24]

[system.hmc_dev.mem_ctrls153]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2566914048:2583691264
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[24]

[system.hmc_dev.mem_ctrls154]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2583691264:2600468480
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[24]

[system.hmc_dev.mem_ctrls155]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2600468480:2617245696
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[24]

[system.hmc_dev.mem_ctrls156]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2617245696:2634022912
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[24]

[system.hmc_dev.mem_ctrls157]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2634022912:2650800128
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[24]

[system.hmc_dev.mem_ctrls158]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2650800128:2667577344
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[24]

[system.hmc_dev.mem_ctrls159]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2667577344:2684354560
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[24]

[system.hmc_dev.mem_ctrls160]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2684354560:2701131776
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[25]

[system.hmc_dev.mem_ctrls161]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2701131776:2717908992
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[25]

[system.hmc_dev.mem_ctrls162]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2717908992:2734686208
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[25]

[system.hmc_dev.mem_ctrls163]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2734686208:2751463424
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[25]

[system.hmc_dev.mem_ctrls164]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2751463424:2768240640
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[25]

[system.hmc_dev.mem_ctrls165]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2768240640:2785017856
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[25]

[system.hmc_dev.mem_ctrls166]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2785017856:2801795072
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[25]

[system.hmc_dev.mem_ctrls167]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2801795072:2818572288
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[25]

[system.hmc_dev.mem_ctrls168]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2818572288:2835349504
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[25]

[system.hmc_dev.mem_ctrls169]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2835349504:2852126720
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[25]

[system.hmc_dev.mem_ctrls170]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2852126720:2868903936
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[25]

[system.hmc_dev.mem_ctrls171]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2868903936:2885681152
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[25]

[system.hmc_dev.mem_ctrls172]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2885681152:2902458368
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[25]

[system.hmc_dev.mem_ctrls173]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2902458368:2919235584
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[25]

[system.hmc_dev.mem_ctrls174]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2919235584:2936012800
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[25]

[system.hmc_dev.mem_ctrls175]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2936012800:2952790016
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[25]

[system.hmc_dev.mem_ctrls176]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2952790016:2969567232
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[26]

[system.hmc_dev.mem_ctrls177]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2969567232:2986344448
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[26]

[system.hmc_dev.mem_ctrls178]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2986344448:3003121664
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[26]

[system.hmc_dev.mem_ctrls179]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3003121664:3019898880
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[26]

[system.hmc_dev.mem_ctrls180]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3019898880:3036676096
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[26]

[system.hmc_dev.mem_ctrls181]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3036676096:3053453312
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[26]

[system.hmc_dev.mem_ctrls182]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3053453312:3070230528
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[26]

[system.hmc_dev.mem_ctrls183]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3070230528:3087007744
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[26]

[system.hmc_dev.mem_ctrls184]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3087007744:3103784960
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[26]

[system.hmc_dev.mem_ctrls185]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3103784960:3120562176
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[26]

[system.hmc_dev.mem_ctrls186]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3120562176:3137339392
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[26]

[system.hmc_dev.mem_ctrls187]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3137339392:3154116608
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[26]

[system.hmc_dev.mem_ctrls188]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3154116608:3170893824
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[26]

[system.hmc_dev.mem_ctrls189]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3170893824:3187671040
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[26]

[system.hmc_dev.mem_ctrls190]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3187671040:3204448256
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[26]

[system.hmc_dev.mem_ctrls191]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3204448256:3221225472
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[26]

[system.hmc_dev.mem_ctrls192]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3221225472:3238002688
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[27]

[system.hmc_dev.mem_ctrls193]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3238002688:3254779904
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[27]

[system.hmc_dev.mem_ctrls194]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3254779904:3271557120
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[27]

[system.hmc_dev.mem_ctrls195]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3271557120:3288334336
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[27]

[system.hmc_dev.mem_ctrls196]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3288334336:3305111552
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[27]

[system.hmc_dev.mem_ctrls197]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3305111552:3321888768
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[27]

[system.hmc_dev.mem_ctrls198]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3321888768:3338665984
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[27]

[system.hmc_dev.mem_ctrls199]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3338665984:3355443200
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[27]

[system.hmc_dev.mem_ctrls200]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3355443200:3372220416
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[27]

[system.hmc_dev.mem_ctrls201]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3372220416:3388997632
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[27]

[system.hmc_dev.mem_ctrls202]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3388997632:3405774848
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[27]

[system.hmc_dev.mem_ctrls203]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3405774848:3422552064
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[27]

[system.hmc_dev.mem_ctrls204]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3422552064:3439329280
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[27]

[system.hmc_dev.mem_ctrls205]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3439329280:3456106496
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[27]

[system.hmc_dev.mem_ctrls206]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3456106496:3472883712
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[27]

[system.hmc_dev.mem_ctrls207]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3472883712:3489660928
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[27]

[system.hmc_dev.mem_ctrls208]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3489660928:3506438144
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[28]

[system.hmc_dev.mem_ctrls209]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3506438144:3523215360
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[28]

[system.hmc_dev.mem_ctrls210]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3523215360:3539992576
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[28]

[system.hmc_dev.mem_ctrls211]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3539992576:3556769792
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[28]

[system.hmc_dev.mem_ctrls212]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3556769792:3573547008
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[28]

[system.hmc_dev.mem_ctrls213]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3573547008:3590324224
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[28]

[system.hmc_dev.mem_ctrls214]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3590324224:3607101440
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[28]

[system.hmc_dev.mem_ctrls215]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3607101440:3623878656
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[28]

[system.hmc_dev.mem_ctrls216]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3623878656:3640655872
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[28]

[system.hmc_dev.mem_ctrls217]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3640655872:3657433088
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[28]

[system.hmc_dev.mem_ctrls218]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3657433088:3674210304
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[28]

[system.hmc_dev.mem_ctrls219]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3674210304:3690987520
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[28]

[system.hmc_dev.mem_ctrls220]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3690987520:3707764736
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[28]

[system.hmc_dev.mem_ctrls221]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3707764736:3724541952
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[28]

[system.hmc_dev.mem_ctrls222]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3724541952:3741319168
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[28]

[system.hmc_dev.mem_ctrls223]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3741319168:3758096384
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[28]

[system.hmc_dev.mem_ctrls224]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3758096384:3774873600
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[29]

[system.hmc_dev.mem_ctrls225]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3774873600:3791650816
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[29]

[system.hmc_dev.mem_ctrls226]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3791650816:3808428032
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[29]

[system.hmc_dev.mem_ctrls227]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3808428032:3825205248
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[29]

[system.hmc_dev.mem_ctrls228]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3825205248:3841982464
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[29]

[system.hmc_dev.mem_ctrls229]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3841982464:3858759680
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[29]

[system.hmc_dev.mem_ctrls230]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3858759680:3875536896
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[29]

[system.hmc_dev.mem_ctrls231]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3875536896:3892314112
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[29]

[system.hmc_dev.mem_ctrls232]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3892314112:3909091328
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[29]

[system.hmc_dev.mem_ctrls233]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3909091328:3925868544
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[29]

[system.hmc_dev.mem_ctrls234]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3925868544:3942645760
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[29]

[system.hmc_dev.mem_ctrls235]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3942645760:3959422976
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[29]

[system.hmc_dev.mem_ctrls236]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3959422976:3976200192
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[29]

[system.hmc_dev.mem_ctrls237]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3976200192:3992977408
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[29]

[system.hmc_dev.mem_ctrls238]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3992977408:4009754624
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[29]

[system.hmc_dev.mem_ctrls239]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4009754624:4026531840
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[29]

[system.hmc_dev.mem_ctrls240]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4026531840:4043309056
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[30]

[system.hmc_dev.mem_ctrls241]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4043309056:4060086272
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[30]

[system.hmc_dev.mem_ctrls242]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4060086272:4076863488
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[30]

[system.hmc_dev.mem_ctrls243]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4076863488:4093640704
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[30]

[system.hmc_dev.mem_ctrls244]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4093640704:4110417920
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[30]

[system.hmc_dev.mem_ctrls245]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4110417920:4127195136
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[30]

[system.hmc_dev.mem_ctrls246]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4127195136:4143972352
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[30]

[system.hmc_dev.mem_ctrls247]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4143972352:4160749568
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[30]

[system.hmc_dev.mem_ctrls248]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4160749568:4177526784
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[30]

[system.hmc_dev.mem_ctrls249]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4177526784:4194304000
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[30]

[system.hmc_dev.mem_ctrls250]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4194304000:4211081216
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[30]

[system.hmc_dev.mem_ctrls251]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4211081216:4227858432
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[30]

[system.hmc_dev.mem_ctrls252]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4227858432:4244635648
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[30]

[system.hmc_dev.mem_ctrls253]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4244635648:4261412864
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[30]

[system.hmc_dev.mem_ctrls254]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4261412864:4278190080
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[30]

[system.hmc_dev.mem_ctrls255]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=16777216
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4278190080:4294967296
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[30]

[system.hmc_dev.xbar00]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar00.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers000.slave system.hmc_dev.buffers001.slave system.hmc_dev.buffers002.slave system.hmc_dev.buffers003.slave system.hmc_dev.buffers004.slave system.hmc_dev.buffers005.slave system.hmc_dev.buffers006.slave system.hmc_dev.buffers007.slave system.hmc_dev.buffers008.slave system.hmc_dev.buffers009.slave system.hmc_dev.buffers010.slave system.hmc_dev.buffers011.slave system.hmc_dev.buffers012.slave system.hmc_dev.buffers013.slave system.hmc_dev.buffers014.slave system.hmc_dev.mem_ctrls000.port system.hmc_dev.mem_ctrls016.port system.hmc_dev.mem_ctrls032.port system.hmc_dev.mem_ctrls048.port system.hmc_dev.mem_ctrls064.port system.hmc_dev.mem_ctrls080.port system.hmc_dev.mem_ctrls096.port system.hmc_dev.mem_ctrls112.port system.hmc_dev.mem_ctrls128.port system.hmc_dev.mem_ctrls144.port system.hmc_dev.mem_ctrls160.port system.hmc_dev.mem_ctrls176.port system.hmc_dev.mem_ctrls192.port system.hmc_dev.mem_ctrls208.port system.hmc_dev.mem_ctrls224.port system.hmc_dev.mem_ctrls240.port
slave=system.hmc_host.seriallink0.master system.hmc_dev.buffers015.master system.hmc_dev.buffers030.master system.hmc_dev.buffers045.master system.hmc_dev.buffers060.master system.hmc_dev.buffers075.master system.hmc_dev.buffers090.master system.hmc_dev.buffers105.master system.hmc_dev.buffers120.master system.hmc_dev.buffers135.master system.hmc_dev.buffers150.master system.hmc_dev.buffers165.master system.hmc_dev.buffers180.master system.hmc_dev.buffers195.master system.hmc_dev.buffers210.master system.hmc_dev.buffers225.master

[system.hmc_dev.xbar00.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar00.clk_domain.voltage_domain

[system.hmc_dev.xbar00.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar01]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers015.slave system.hmc_dev.buffers016.slave system.hmc_dev.buffers017.slave system.hmc_dev.buffers018.slave system.hmc_dev.buffers019.slave system.hmc_dev.buffers020.slave system.hmc_dev.buffers021.slave system.hmc_dev.buffers022.slave system.hmc_dev.buffers023.slave system.hmc_dev.buffers024.slave system.hmc_dev.buffers025.slave system.hmc_dev.buffers026.slave system.hmc_dev.buffers027.slave system.hmc_dev.buffers028.slave system.hmc_dev.buffers029.slave system.hmc_dev.mem_ctrls001.port system.hmc_dev.mem_ctrls017.port system.hmc_dev.mem_ctrls033.port system.hmc_dev.mem_ctrls049.port system.hmc_dev.mem_ctrls065.port system.hmc_dev.mem_ctrls081.port system.hmc_dev.mem_ctrls097.port system.hmc_dev.mem_ctrls113.port system.hmc_dev.mem_ctrls129.port system.hmc_dev.mem_ctrls145.port system.hmc_dev.mem_ctrls161.port system.hmc_dev.mem_ctrls177.port system.hmc_dev.mem_ctrls193.port system.hmc_dev.mem_ctrls209.port system.hmc_dev.mem_ctrls225.port system.hmc_dev.mem_ctrls241.port
slave=system.hmc_dev.buffers000.master system.hmc_dev.buffers031.master system.hmc_dev.buffers046.master system.hmc_dev.buffers061.master system.hmc_dev.buffers076.master system.hmc_dev.buffers091.master system.hmc_dev.buffers106.master system.hmc_dev.buffers121.master system.hmc_dev.buffers136.master system.hmc_dev.buffers151.master system.hmc_dev.buffers166.master system.hmc_dev.buffers181.master system.hmc_dev.buffers196.master system.hmc_dev.buffers211.master system.hmc_dev.buffers226.master

[system.hmc_dev.xbar01.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar01.clk_domain.voltage_domain

[system.hmc_dev.xbar01.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar02]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar02.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers030.slave system.hmc_dev.buffers031.slave system.hmc_dev.buffers032.slave system.hmc_dev.buffers033.slave system.hmc_dev.buffers034.slave system.hmc_dev.buffers035.slave system.hmc_dev.buffers036.slave system.hmc_dev.buffers037.slave system.hmc_dev.buffers038.slave system.hmc_dev.buffers039.slave system.hmc_dev.buffers040.slave system.hmc_dev.buffers041.slave system.hmc_dev.buffers042.slave system.hmc_dev.buffers043.slave system.hmc_dev.buffers044.slave system.hmc_dev.mem_ctrls002.port system.hmc_dev.mem_ctrls018.port system.hmc_dev.mem_ctrls034.port system.hmc_dev.mem_ctrls050.port system.hmc_dev.mem_ctrls066.port system.hmc_dev.mem_ctrls082.port system.hmc_dev.mem_ctrls098.port system.hmc_dev.mem_ctrls114.port system.hmc_dev.mem_ctrls130.port system.hmc_dev.mem_ctrls146.port system.hmc_dev.mem_ctrls162.port system.hmc_dev.mem_ctrls178.port system.hmc_dev.mem_ctrls194.port system.hmc_dev.mem_ctrls210.port system.hmc_dev.mem_ctrls226.port system.hmc_dev.mem_ctrls242.port
slave=system.hmc_dev.buffers001.master system.hmc_dev.buffers016.master system.hmc_dev.buffers047.master system.hmc_dev.buffers062.master system.hmc_dev.buffers077.master system.hmc_dev.buffers092.master system.hmc_dev.buffers107.master system.hmc_dev.buffers122.master system.hmc_dev.buffers137.master system.hmc_dev.buffers152.master system.hmc_dev.buffers167.master system.hmc_dev.buffers182.master system.hmc_dev.buffers197.master system.hmc_dev.buffers212.master system.hmc_dev.buffers227.master

[system.hmc_dev.xbar02.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar02.clk_domain.voltage_domain

[system.hmc_dev.xbar02.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar03]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar03.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers045.slave system.hmc_dev.buffers046.slave system.hmc_dev.buffers047.slave system.hmc_dev.buffers048.slave system.hmc_dev.buffers049.slave system.hmc_dev.buffers050.slave system.hmc_dev.buffers051.slave system.hmc_dev.buffers052.slave system.hmc_dev.buffers053.slave system.hmc_dev.buffers054.slave system.hmc_dev.buffers055.slave system.hmc_dev.buffers056.slave system.hmc_dev.buffers057.slave system.hmc_dev.buffers058.slave system.hmc_dev.buffers059.slave system.hmc_dev.mem_ctrls003.port system.hmc_dev.mem_ctrls019.port system.hmc_dev.mem_ctrls035.port system.hmc_dev.mem_ctrls051.port system.hmc_dev.mem_ctrls067.port system.hmc_dev.mem_ctrls083.port system.hmc_dev.mem_ctrls099.port system.hmc_dev.mem_ctrls115.port system.hmc_dev.mem_ctrls131.port system.hmc_dev.mem_ctrls147.port system.hmc_dev.mem_ctrls163.port system.hmc_dev.mem_ctrls179.port system.hmc_dev.mem_ctrls195.port system.hmc_dev.mem_ctrls211.port system.hmc_dev.mem_ctrls227.port system.hmc_dev.mem_ctrls243.port
slave=system.hmc_dev.buffers002.master system.hmc_dev.buffers017.master system.hmc_dev.buffers032.master system.hmc_dev.buffers063.master system.hmc_dev.buffers078.master system.hmc_dev.buffers093.master system.hmc_dev.buffers108.master system.hmc_dev.buffers123.master system.hmc_dev.buffers138.master system.hmc_dev.buffers153.master system.hmc_dev.buffers168.master system.hmc_dev.buffers183.master system.hmc_dev.buffers198.master system.hmc_dev.buffers213.master system.hmc_dev.buffers228.master

[system.hmc_dev.xbar03.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar03.clk_domain.voltage_domain

[system.hmc_dev.xbar03.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar04]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar04.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers060.slave system.hmc_dev.buffers061.slave system.hmc_dev.buffers062.slave system.hmc_dev.buffers063.slave system.hmc_dev.buffers064.slave system.hmc_dev.buffers065.slave system.hmc_dev.buffers066.slave system.hmc_dev.buffers067.slave system.hmc_dev.buffers068.slave system.hmc_dev.buffers069.slave system.hmc_dev.buffers070.slave system.hmc_dev.buffers071.slave system.hmc_dev.buffers072.slave system.hmc_dev.buffers073.slave system.hmc_dev.buffers074.slave system.hmc_dev.mem_ctrls004.port system.hmc_dev.mem_ctrls020.port system.hmc_dev.mem_ctrls036.port system.hmc_dev.mem_ctrls052.port system.hmc_dev.mem_ctrls068.port system.hmc_dev.mem_ctrls084.port system.hmc_dev.mem_ctrls100.port system.hmc_dev.mem_ctrls116.port system.hmc_dev.mem_ctrls132.port system.hmc_dev.mem_ctrls148.port system.hmc_dev.mem_ctrls164.port system.hmc_dev.mem_ctrls180.port system.hmc_dev.mem_ctrls196.port system.hmc_dev.mem_ctrls212.port system.hmc_dev.mem_ctrls228.port system.hmc_dev.mem_ctrls244.port
slave=system.hmc_host.seriallink1.master system.hmc_dev.buffers003.master system.hmc_dev.buffers018.master system.hmc_dev.buffers033.master system.hmc_dev.buffers048.master system.hmc_dev.buffers079.master system.hmc_dev.buffers094.master system.hmc_dev.buffers109.master system.hmc_dev.buffers124.master system.hmc_dev.buffers139.master system.hmc_dev.buffers154.master system.hmc_dev.buffers169.master system.hmc_dev.buffers184.master system.hmc_dev.buffers199.master system.hmc_dev.buffers214.master system.hmc_dev.buffers229.master

[system.hmc_dev.xbar04.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar04.clk_domain.voltage_domain

[system.hmc_dev.xbar04.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar05]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar05.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers075.slave system.hmc_dev.buffers076.slave system.hmc_dev.buffers077.slave system.hmc_dev.buffers078.slave system.hmc_dev.buffers079.slave system.hmc_dev.buffers080.slave system.hmc_dev.buffers081.slave system.hmc_dev.buffers082.slave system.hmc_dev.buffers083.slave system.hmc_dev.buffers084.slave system.hmc_dev.buffers085.slave system.hmc_dev.buffers086.slave system.hmc_dev.buffers087.slave system.hmc_dev.buffers088.slave system.hmc_dev.buffers089.slave system.hmc_dev.mem_ctrls005.port system.hmc_dev.mem_ctrls021.port system.hmc_dev.mem_ctrls037.port system.hmc_dev.mem_ctrls053.port system.hmc_dev.mem_ctrls069.port system.hmc_dev.mem_ctrls085.port system.hmc_dev.mem_ctrls101.port system.hmc_dev.mem_ctrls117.port system.hmc_dev.mem_ctrls133.port system.hmc_dev.mem_ctrls149.port system.hmc_dev.mem_ctrls165.port system.hmc_dev.mem_ctrls181.port system.hmc_dev.mem_ctrls197.port system.hmc_dev.mem_ctrls213.port system.hmc_dev.mem_ctrls229.port system.hmc_dev.mem_ctrls245.port
slave=system.hmc_dev.buffers004.master system.hmc_dev.buffers019.master system.hmc_dev.buffers034.master system.hmc_dev.buffers049.master system.hmc_dev.buffers064.master system.hmc_dev.buffers095.master system.hmc_dev.buffers110.master system.hmc_dev.buffers125.master system.hmc_dev.buffers140.master system.hmc_dev.buffers155.master system.hmc_dev.buffers170.master system.hmc_dev.buffers185.master system.hmc_dev.buffers200.master system.hmc_dev.buffers215.master system.hmc_dev.buffers230.master

[system.hmc_dev.xbar05.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar05.clk_domain.voltage_domain

[system.hmc_dev.xbar05.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar06]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar06.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers090.slave system.hmc_dev.buffers091.slave system.hmc_dev.buffers092.slave system.hmc_dev.buffers093.slave system.hmc_dev.buffers094.slave system.hmc_dev.buffers095.slave system.hmc_dev.buffers096.slave system.hmc_dev.buffers097.slave system.hmc_dev.buffers098.slave system.hmc_dev.buffers099.slave system.hmc_dev.buffers100.slave system.hmc_dev.buffers101.slave system.hmc_dev.buffers102.slave system.hmc_dev.buffers103.slave system.hmc_dev.buffers104.slave system.hmc_dev.mem_ctrls006.port system.hmc_dev.mem_ctrls022.port system.hmc_dev.mem_ctrls038.port system.hmc_dev.mem_ctrls054.port system.hmc_dev.mem_ctrls070.port system.hmc_dev.mem_ctrls086.port system.hmc_dev.mem_ctrls102.port system.hmc_dev.mem_ctrls118.port system.hmc_dev.mem_ctrls134.port system.hmc_dev.mem_ctrls150.port system.hmc_dev.mem_ctrls166.port system.hmc_dev.mem_ctrls182.port system.hmc_dev.mem_ctrls198.port system.hmc_dev.mem_ctrls214.port system.hmc_dev.mem_ctrls230.port system.hmc_dev.mem_ctrls246.port
slave=system.hmc_dev.buffers005.master system.hmc_dev.buffers020.master system.hmc_dev.buffers035.master system.hmc_dev.buffers050.master system.hmc_dev.buffers065.master system.hmc_dev.buffers080.master system.hmc_dev.buffers111.master system.hmc_dev.buffers126.master system.hmc_dev.buffers141.master system.hmc_dev.buffers156.master system.hmc_dev.buffers171.master system.hmc_dev.buffers186.master system.hmc_dev.buffers201.master system.hmc_dev.buffers216.master system.hmc_dev.buffers231.master

[system.hmc_dev.xbar06.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar06.clk_domain.voltage_domain

[system.hmc_dev.xbar06.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar07]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar07.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers105.slave system.hmc_dev.buffers106.slave system.hmc_dev.buffers107.slave system.hmc_dev.buffers108.slave system.hmc_dev.buffers109.slave system.hmc_dev.buffers110.slave system.hmc_dev.buffers111.slave system.hmc_dev.buffers112.slave system.hmc_dev.buffers113.slave system.hmc_dev.buffers114.slave system.hmc_dev.buffers115.slave system.hmc_dev.buffers116.slave system.hmc_dev.buffers117.slave system.hmc_dev.buffers118.slave system.hmc_dev.buffers119.slave system.hmc_dev.mem_ctrls007.port system.hmc_dev.mem_ctrls023.port system.hmc_dev.mem_ctrls039.port system.hmc_dev.mem_ctrls055.port system.hmc_dev.mem_ctrls071.port system.hmc_dev.mem_ctrls087.port system.hmc_dev.mem_ctrls103.port system.hmc_dev.mem_ctrls119.port system.hmc_dev.mem_ctrls135.port system.hmc_dev.mem_ctrls151.port system.hmc_dev.mem_ctrls167.port system.hmc_dev.mem_ctrls183.port system.hmc_dev.mem_ctrls199.port system.hmc_dev.mem_ctrls215.port system.hmc_dev.mem_ctrls231.port system.hmc_dev.mem_ctrls247.port
slave=system.hmc_dev.buffers006.master system.hmc_dev.buffers021.master system.hmc_dev.buffers036.master system.hmc_dev.buffers051.master system.hmc_dev.buffers066.master system.hmc_dev.buffers081.master system.hmc_dev.buffers096.master system.hmc_dev.buffers127.master system.hmc_dev.buffers142.master system.hmc_dev.buffers157.master system.hmc_dev.buffers172.master system.hmc_dev.buffers187.master system.hmc_dev.buffers202.master system.hmc_dev.buffers217.master system.hmc_dev.buffers232.master

[system.hmc_dev.xbar07.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar07.clk_domain.voltage_domain

[system.hmc_dev.xbar07.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar08]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar08.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers120.slave system.hmc_dev.buffers121.slave system.hmc_dev.buffers122.slave system.hmc_dev.buffers123.slave system.hmc_dev.buffers124.slave system.hmc_dev.buffers125.slave system.hmc_dev.buffers126.slave system.hmc_dev.buffers127.slave system.hmc_dev.buffers128.slave system.hmc_dev.buffers129.slave system.hmc_dev.buffers130.slave system.hmc_dev.buffers131.slave system.hmc_dev.buffers132.slave system.hmc_dev.buffers133.slave system.hmc_dev.buffers134.slave system.hmc_dev.mem_ctrls008.port system.hmc_dev.mem_ctrls024.port system.hmc_dev.mem_ctrls040.port system.hmc_dev.mem_ctrls056.port system.hmc_dev.mem_ctrls072.port system.hmc_dev.mem_ctrls088.port system.hmc_dev.mem_ctrls104.port system.hmc_dev.mem_ctrls120.port system.hmc_dev.mem_ctrls136.port system.hmc_dev.mem_ctrls152.port system.hmc_dev.mem_ctrls168.port system.hmc_dev.mem_ctrls184.port system.hmc_dev.mem_ctrls200.port system.hmc_dev.mem_ctrls216.port system.hmc_dev.mem_ctrls232.port system.hmc_dev.mem_ctrls248.port
slave=system.hmc_host.seriallink2.master system.hmc_dev.buffers007.master system.hmc_dev.buffers022.master system.hmc_dev.buffers037.master system.hmc_dev.buffers052.master system.hmc_dev.buffers067.master system.hmc_dev.buffers082.master system.hmc_dev.buffers097.master system.hmc_dev.buffers112.master system.hmc_dev.buffers143.master system.hmc_dev.buffers158.master system.hmc_dev.buffers173.master system.hmc_dev.buffers188.master system.hmc_dev.buffers203.master system.hmc_dev.buffers218.master system.hmc_dev.buffers233.master

[system.hmc_dev.xbar08.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar08.clk_domain.voltage_domain

[system.hmc_dev.xbar08.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar09]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar09.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers135.slave system.hmc_dev.buffers136.slave system.hmc_dev.buffers137.slave system.hmc_dev.buffers138.slave system.hmc_dev.buffers139.slave system.hmc_dev.buffers140.slave system.hmc_dev.buffers141.slave system.hmc_dev.buffers142.slave system.hmc_dev.buffers143.slave system.hmc_dev.buffers144.slave system.hmc_dev.buffers145.slave system.hmc_dev.buffers146.slave system.hmc_dev.buffers147.slave system.hmc_dev.buffers148.slave system.hmc_dev.buffers149.slave system.hmc_dev.mem_ctrls009.port system.hmc_dev.mem_ctrls025.port system.hmc_dev.mem_ctrls041.port system.hmc_dev.mem_ctrls057.port system.hmc_dev.mem_ctrls073.port system.hmc_dev.mem_ctrls089.port system.hmc_dev.mem_ctrls105.port system.hmc_dev.mem_ctrls121.port system.hmc_dev.mem_ctrls137.port system.hmc_dev.mem_ctrls153.port system.hmc_dev.mem_ctrls169.port system.hmc_dev.mem_ctrls185.port system.hmc_dev.mem_ctrls201.port system.hmc_dev.mem_ctrls217.port system.hmc_dev.mem_ctrls233.port system.hmc_dev.mem_ctrls249.port
slave=system.hmc_dev.buffers008.master system.hmc_dev.buffers023.master system.hmc_dev.buffers038.master system.hmc_dev.buffers053.master system.hmc_dev.buffers068.master system.hmc_dev.buffers083.master system.hmc_dev.buffers098.master system.hmc_dev.buffers113.master system.hmc_dev.buffers128.master system.hmc_dev.buffers159.master system.hmc_dev.buffers174.master system.hmc_dev.buffers189.master system.hmc_dev.buffers204.master system.hmc_dev.buffers219.master system.hmc_dev.buffers234.master

[system.hmc_dev.xbar09.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar09.clk_domain.voltage_domain

[system.hmc_dev.xbar09.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar10]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar10.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers150.slave system.hmc_dev.buffers151.slave system.hmc_dev.buffers152.slave system.hmc_dev.buffers153.slave system.hmc_dev.buffers154.slave system.hmc_dev.buffers155.slave system.hmc_dev.buffers156.slave system.hmc_dev.buffers157.slave system.hmc_dev.buffers158.slave system.hmc_dev.buffers159.slave system.hmc_dev.buffers160.slave system.hmc_dev.buffers161.slave system.hmc_dev.buffers162.slave system.hmc_dev.buffers163.slave system.hmc_dev.buffers164.slave system.hmc_dev.mem_ctrls010.port system.hmc_dev.mem_ctrls026.port system.hmc_dev.mem_ctrls042.port system.hmc_dev.mem_ctrls058.port system.hmc_dev.mem_ctrls074.port system.hmc_dev.mem_ctrls090.port system.hmc_dev.mem_ctrls106.port system.hmc_dev.mem_ctrls122.port system.hmc_dev.mem_ctrls138.port system.hmc_dev.mem_ctrls154.port system.hmc_dev.mem_ctrls170.port system.hmc_dev.mem_ctrls186.port system.hmc_dev.mem_ctrls202.port system.hmc_dev.mem_ctrls218.port system.hmc_dev.mem_ctrls234.port system.hmc_dev.mem_ctrls250.port
slave=system.hmc_dev.buffers009.master system.hmc_dev.buffers024.master system.hmc_dev.buffers039.master system.hmc_dev.buffers054.master system.hmc_dev.buffers069.master system.hmc_dev.buffers084.master system.hmc_dev.buffers099.master system.hmc_dev.buffers114.master system.hmc_dev.buffers129.master system.hmc_dev.buffers144.master system.hmc_dev.buffers175.master system.hmc_dev.buffers190.master system.hmc_dev.buffers205.master system.hmc_dev.buffers220.master system.hmc_dev.buffers235.master

[system.hmc_dev.xbar10.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar10.clk_domain.voltage_domain

[system.hmc_dev.xbar10.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar11]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar11.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers165.slave system.hmc_dev.buffers166.slave system.hmc_dev.buffers167.slave system.hmc_dev.buffers168.slave system.hmc_dev.buffers169.slave system.hmc_dev.buffers170.slave system.hmc_dev.buffers171.slave system.hmc_dev.buffers172.slave system.hmc_dev.buffers173.slave system.hmc_dev.buffers174.slave system.hmc_dev.buffers175.slave system.hmc_dev.buffers176.slave system.hmc_dev.buffers177.slave system.hmc_dev.buffers178.slave system.hmc_dev.buffers179.slave system.hmc_dev.mem_ctrls011.port system.hmc_dev.mem_ctrls027.port system.hmc_dev.mem_ctrls043.port system.hmc_dev.mem_ctrls059.port system.hmc_dev.mem_ctrls075.port system.hmc_dev.mem_ctrls091.port system.hmc_dev.mem_ctrls107.port system.hmc_dev.mem_ctrls123.port system.hmc_dev.mem_ctrls139.port system.hmc_dev.mem_ctrls155.port system.hmc_dev.mem_ctrls171.port system.hmc_dev.mem_ctrls187.port system.hmc_dev.mem_ctrls203.port system.hmc_dev.mem_ctrls219.port system.hmc_dev.mem_ctrls235.port system.hmc_dev.mem_ctrls251.port
slave=system.hmc_dev.buffers010.master system.hmc_dev.buffers025.master system.hmc_dev.buffers040.master system.hmc_dev.buffers055.master system.hmc_dev.buffers070.master system.hmc_dev.buffers085.master system.hmc_dev.buffers100.master system.hmc_dev.buffers115.master system.hmc_dev.buffers130.master system.hmc_dev.buffers145.master system.hmc_dev.buffers160.master system.hmc_dev.buffers191.master system.hmc_dev.buffers206.master system.hmc_dev.buffers221.master system.hmc_dev.buffers236.master

[system.hmc_dev.xbar11.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar11.clk_domain.voltage_domain

[system.hmc_dev.xbar11.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar12]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar12.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers180.slave system.hmc_dev.buffers181.slave system.hmc_dev.buffers182.slave system.hmc_dev.buffers183.slave system.hmc_dev.buffers184.slave system.hmc_dev.buffers185.slave system.hmc_dev.buffers186.slave system.hmc_dev.buffers187.slave system.hmc_dev.buffers188.slave system.hmc_dev.buffers189.slave system.hmc_dev.buffers190.slave system.hmc_dev.buffers191.slave system.hmc_dev.buffers192.slave system.hmc_dev.buffers193.slave system.hmc_dev.buffers194.slave system.hmc_dev.mem_ctrls012.port system.hmc_dev.mem_ctrls028.port system.hmc_dev.mem_ctrls044.port system.hmc_dev.mem_ctrls060.port system.hmc_dev.mem_ctrls076.port system.hmc_dev.mem_ctrls092.port system.hmc_dev.mem_ctrls108.port system.hmc_dev.mem_ctrls124.port system.hmc_dev.mem_ctrls140.port system.hmc_dev.mem_ctrls156.port system.hmc_dev.mem_ctrls172.port system.hmc_dev.mem_ctrls188.port system.hmc_dev.mem_ctrls204.port system.hmc_dev.mem_ctrls220.port system.hmc_dev.mem_ctrls236.port system.hmc_dev.mem_ctrls252.port
slave=system.hmc_host.seriallink3.master system.hmc_dev.buffers011.master system.hmc_dev.buffers026.master system.hmc_dev.buffers041.master system.hmc_dev.buffers056.master system.hmc_dev.buffers071.master system.hmc_dev.buffers086.master system.hmc_dev.buffers101.master system.hmc_dev.buffers116.master system.hmc_dev.buffers131.master system.hmc_dev.buffers146.master system.hmc_dev.buffers161.master system.hmc_dev.buffers176.master system.hmc_dev.buffers207.master system.hmc_dev.buffers222.master system.hmc_dev.buffers237.master

[system.hmc_dev.xbar12.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar12.clk_domain.voltage_domain

[system.hmc_dev.xbar12.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar13]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar13.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers195.slave system.hmc_dev.buffers196.slave system.hmc_dev.buffers197.slave system.hmc_dev.buffers198.slave system.hmc_dev.buffers199.slave system.hmc_dev.buffers200.slave system.hmc_dev.buffers201.slave system.hmc_dev.buffers202.slave system.hmc_dev.buffers203.slave system.hmc_dev.buffers204.slave system.hmc_dev.buffers205.slave system.hmc_dev.buffers206.slave system.hmc_dev.buffers207.slave system.hmc_dev.buffers208.slave system.hmc_dev.buffers209.slave system.hmc_dev.mem_ctrls013.port system.hmc_dev.mem_ctrls029.port system.hmc_dev.mem_ctrls045.port system.hmc_dev.mem_ctrls061.port system.hmc_dev.mem_ctrls077.port system.hmc_dev.mem_ctrls093.port system.hmc_dev.mem_ctrls109.port system.hmc_dev.mem_ctrls125.port system.hmc_dev.mem_ctrls141.port system.hmc_dev.mem_ctrls157.port system.hmc_dev.mem_ctrls173.port system.hmc_dev.mem_ctrls189.port system.hmc_dev.mem_ctrls205.port system.hmc_dev.mem_ctrls221.port system.hmc_dev.mem_ctrls237.port system.hmc_dev.mem_ctrls253.port
slave=system.hmc_dev.buffers012.master system.hmc_dev.buffers027.master system.hmc_dev.buffers042.master system.hmc_dev.buffers057.master system.hmc_dev.buffers072.master system.hmc_dev.buffers087.master system.hmc_dev.buffers102.master system.hmc_dev.buffers117.master system.hmc_dev.buffers132.master system.hmc_dev.buffers147.master system.hmc_dev.buffers162.master system.hmc_dev.buffers177.master system.hmc_dev.buffers192.master system.hmc_dev.buffers223.master system.hmc_dev.buffers238.master

[system.hmc_dev.xbar13.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar13.clk_domain.voltage_domain

[system.hmc_dev.xbar13.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar14]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar14.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers210.slave system.hmc_dev.buffers211.slave system.hmc_dev.buffers212.slave system.hmc_dev.buffers213.slave system.hmc_dev.buffers214.slave system.hmc_dev.buffers215.slave system.hmc_dev.buffers216.slave system.hmc_dev.buffers217.slave system.hmc_dev.buffers218.slave system.hmc_dev.buffers219.slave system.hmc_dev.buffers220.slave system.hmc_dev.buffers221.slave system.hmc_dev.buffers222.slave system.hmc_dev.buffers223.slave system.hmc_dev.buffers224.slave system.hmc_dev.mem_ctrls014.port system.hmc_dev.mem_ctrls030.port system.hmc_dev.mem_ctrls046.port system.hmc_dev.mem_ctrls062.port system.hmc_dev.mem_ctrls078.port system.hmc_dev.mem_ctrls094.port system.hmc_dev.mem_ctrls110.port system.hmc_dev.mem_ctrls126.port system.hmc_dev.mem_ctrls142.port system.hmc_dev.mem_ctrls158.port system.hmc_dev.mem_ctrls174.port system.hmc_dev.mem_ctrls190.port system.hmc_dev.mem_ctrls206.port system.hmc_dev.mem_ctrls222.port system.hmc_dev.mem_ctrls238.port system.hmc_dev.mem_ctrls254.port
slave=system.hmc_dev.buffers013.master system.hmc_dev.buffers028.master system.hmc_dev.buffers043.master system.hmc_dev.buffers058.master system.hmc_dev.buffers073.master system.hmc_dev.buffers088.master system.hmc_dev.buffers103.master system.hmc_dev.buffers118.master system.hmc_dev.buffers133.master system.hmc_dev.buffers148.master system.hmc_dev.buffers163.master system.hmc_dev.buffers178.master system.hmc_dev.buffers193.master system.hmc_dev.buffers208.master system.hmc_dev.buffers239.master

[system.hmc_dev.xbar14.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar14.clk_domain.voltage_domain

[system.hmc_dev.xbar14.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar15]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar15.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers225.slave system.hmc_dev.buffers226.slave system.hmc_dev.buffers227.slave system.hmc_dev.buffers228.slave system.hmc_dev.buffers229.slave system.hmc_dev.buffers230.slave system.hmc_dev.buffers231.slave system.hmc_dev.buffers232.slave system.hmc_dev.buffers233.slave system.hmc_dev.buffers234.slave system.hmc_dev.buffers235.slave system.hmc_dev.buffers236.slave system.hmc_dev.buffers237.slave system.hmc_dev.buffers238.slave system.hmc_dev.buffers239.slave system.hmc_dev.mem_ctrls015.port system.hmc_dev.mem_ctrls031.port system.hmc_dev.mem_ctrls047.port system.hmc_dev.mem_ctrls063.port system.hmc_dev.mem_ctrls079.port system.hmc_dev.mem_ctrls095.port system.hmc_dev.mem_ctrls111.port system.hmc_dev.mem_ctrls127.port system.hmc_dev.mem_ctrls143.port system.hmc_dev.mem_ctrls159.port system.hmc_dev.mem_ctrls175.port system.hmc_dev.mem_ctrls191.port system.hmc_dev.mem_ctrls207.port system.hmc_dev.mem_ctrls223.port system.hmc_dev.mem_ctrls239.port system.hmc_dev.mem_ctrls255.port
slave=system.hmc_dev.buffers014.master system.hmc_dev.buffers029.master system.hmc_dev.buffers044.master system.hmc_dev.buffers059.master system.hmc_dev.buffers074.master system.hmc_dev.buffers089.master system.hmc_dev.buffers104.master system.hmc_dev.buffers119.master system.hmc_dev.buffers134.master system.hmc_dev.buffers149.master system.hmc_dev.buffers164.master system.hmc_dev.buffers179.master system.hmc_dev.buffers194.master system.hmc_dev.buffers209.master system.hmc_dev.buffers224.master

[system.hmc_dev.xbar15.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar15.clk_domain.voltage_domain

[system.hmc_dev.xbar15.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_host]
type=SubSystem
children=seriallink0 seriallink1 seriallink2 seriallink3
eventq_index=0
thermal_domain=Null

[system.hmc_host.seriallink0]
type=SerialLink
children=clk_domain
clk_domain=system.hmc_host.seriallink0.clk_domain
default_p_state=UNDEFINED
delay=11000
eventq_index=0
link_speed=10
num_lanes=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[0]
slave=system.membus.master[0]

[system.hmc_host.seriallink0.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1600
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_host.seriallink0.clk_domain.voltage_domain

[system.hmc_host.seriallink0.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_host.seriallink1]
type=SerialLink
children=clk_domain
clk_domain=system.hmc_host.seriallink1.clk_domain
default_p_state=UNDEFINED
delay=11000
eventq_index=0
link_speed=10
num_lanes=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[0]
slave=system.membus.master[1]

[system.hmc_host.seriallink1.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1600
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_host.seriallink1.clk_domain.voltage_domain

[system.hmc_host.seriallink1.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_host.seriallink2]
type=SerialLink
children=clk_domain
clk_domain=system.hmc_host.seriallink2.clk_domain
default_p_state=UNDEFINED
delay=11000
eventq_index=0
link_speed=10
num_lanes=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[0]
slave=system.membus.master[2]

[system.hmc_host.seriallink2.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1600
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_host.seriallink2.clk_domain.voltage_domain

[system.hmc_host.seriallink2.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_host.seriallink3]
type=SerialLink
children=clk_domain
clk_domain=system.hmc_host.seriallink3.clk_domain
default_p_state=UNDEFINED
delay=11000
eventq_index=0
link_speed=10
num_lanes=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[0]
slave=system.membus.master[3]

[system.hmc_host.seriallink3.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1600
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_host.seriallink3.clk_domain.voltage_domain

[system.hmc_host.seriallink3.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.membus]
type=NoncoherentXBar
children=badaddr_responder clk_domain
clk_domain=system.membus.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=8
default=system.membus.badaddr_responder.pio
master=system.hmc_host.seriallink0.slave system.hmc_host.seriallink1.slave system.hmc_host.seriallink2.slave system.hmc_host.seriallink3.slave system.cpu00.interrupts.pio system.cpu00.interrupts.int_slave system.cpu01.interrupts.pio system.cpu01.interrupts.int_slave system.cpu02.interrupts.pio system.cpu02.interrupts.int_slave system.cpu03.interrupts.pio system.cpu03.interrupts.int_slave system.cpu04.interrupts.pio system.cpu04.interrupts.int_slave system.cpu05.interrupts.pio system.cpu05.interrupts.int_slave system.cpu06.interrupts.pio system.cpu06.interrupts.int_slave system.cpu07.interrupts.pio system.cpu07.interrupts.int_slave system.cpu08.interrupts.pio system.cpu08.interrupts.int_slave system.cpu09.interrupts.pio system.cpu09.interrupts.int_slave system.cpu10.interrupts.pio system.cpu10.interrupts.int_slave system.cpu11.interrupts.pio system.cpu11.interrupts.int_slave system.cpu12.interrupts.pio system.cpu12.interrupts.int_slave system.cpu13.interrupts.pio system.cpu13.interrupts.int_slave system.cpu14.interrupts.pio system.cpu14.interrupts.int_slave system.cpu15.interrupts.pio system.cpu15.interrupts.int_slave
slave=system.system_port system.cpu00.icache_port system.cpu00.dcache_port system.cpu00.itb.walker.port system.cpu00.dtb.walker.port system.cpu00.interrupts.int_master system.cpu01.icache_port system.cpu01.dcache_port system.cpu01.itb.walker.port system.cpu01.dtb.walker.port system.cpu01.interrupts.int_master system.cpu02.icache_port system.cpu02.dcache_port system.cpu02.itb.walker.port system.cpu02.dtb.walker.port system.cpu02.interrupts.int_master system.cpu03.icache_port system.cpu03.dcache_port system.cpu03.itb.walker.port system.cpu03.dtb.walker.port system.cpu03.interrupts.int_master system.cpu04.icache_port system.cpu04.dcache_port system.cpu04.itb.walker.port system.cpu04.dtb.walker.port system.cpu04.interrupts.int_master system.cpu05.icache_port system.cpu05.dcache_port system.cpu05.itb.walker.port system.cpu05.dtb.walker.port system.cpu05.interrupts.int_master system.cpu06.icache_port system.cpu06.dcache_port system.cpu06.itb.walker.port system.cpu06.dtb.walker.port system.cpu06.interrupts.int_master system.cpu07.icache_port system.cpu07.dcache_port system.cpu07.itb.walker.port system.cpu07.dtb.walker.port system.cpu07.interrupts.int_master system.cpu08.icache_port system.cpu08.dcache_port system.cpu08.itb.walker.port system.cpu08.dtb.walker.port system.cpu08.interrupts.int_master system.cpu09.icache_port system.cpu09.dcache_port system.cpu09.itb.walker.port system.cpu09.dtb.walker.port system.cpu09.interrupts.int_master system.cpu10.icache_port system.cpu10.dcache_port system.cpu10.itb.walker.port system.cpu10.dtb.walker.port system.cpu10.interrupts.int_master system.cpu11.icache_port system.cpu11.dcache_port system.cpu11.itb.walker.port system.cpu11.dtb.walker.port system.cpu11.interrupts.int_master system.cpu12.icache_port system.cpu12.dcache_port system.cpu12.itb.walker.port system.cpu12.dtb.walker.port system.cpu12.interrupts.int_master system.cpu13.icache_port system.cpu13.dcache_port system.cpu13.itb.walker.port system.cpu13.dtb.walker.port system.cpu13.interrupts.int_master system.cpu14.icache_port system.cpu14.dcache_port system.cpu14.itb.walker.port system.cpu14.dtb.walker.port system.cpu14.interrupts.int_master system.cpu15.icache_port system.cpu15.dcache_port system.cpu15.itb.walker.port system.cpu15.dtb.walker.port system.cpu15.interrupts.int_master

[system.membus.badaddr_responder]
type=IsaFake
clk_domain=system.membus.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.membus.default

[system.membus.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=10
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.membus.clk_domain.voltage_domain

[system.membus.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=./results/gem5/X86/baseline-hmc/pr/internet/4/fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=./results/gem5/X86/baseline-hmc/pr/internet/4/fs/sys

[system.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=./results/gem5/X86/baseline-hmc/pr/internet/4/fs/tmp

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

