2018-06-26 10:42:11,894 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:11,906 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:11,915 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-26 10:42:11,922 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:11,924 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:11,924 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:11,925 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:11,925 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:11,925 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:11,926 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:11,926 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:11,926 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
