

================================================================
== Vitis HLS Report for 'D_drain_IO_L3_out_serialize_x0'
================================================================
* Date:           Fri Sep 16 23:49:11 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12289|    12289|  40.959 us|  40.959 us|  12289|  12289|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L3_out_serialize_x0_loop_1   |    12288|    12288|        12|          -|          -|  1024|        no|
        | + D_drain_IO_L3_out_serialize_x0_loop_2  |        8|        8|         2|          -|          -|     4|        no|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       51|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      128|      129|     -|
|Multiplexer          |        -|      -|        -|      107|     -|
|Register             |        -|      -|      294|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      422|      287|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |       Memory       |                      Module                     | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |mem_data_split_V_U  |D_drain_IO_L3_out_serialize_x0_mem_data_split_V  |        0|  128|  129|    0|     4|  128|     1|          512|
    +--------------------+-------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total               |                                                 |        0|  128|  129|    0|     4|  128|     1|          512|
    +--------------------+-------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_155_p2     |         +|   0|  0|  10|           3|           1|
    |i_V_2_fu_143_p2         |         +|   0|  0|  18|          11|           1|
    |icmp_ln878_2_fu_165_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln878_fu_149_p2    |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  51|          29|          19|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  37|          7|    1|          7|
    |ap_done                                             |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L3_out_serialize_x04_blk_n  |   9|          2|    1|          2|
    |i_V_reg_120                                         |   9|          2|   11|         22|
    |mem_data_split_V_address0                           |  20|          4|    2|          8|
    |mem_data_split_V_address1                           |  14|          3|    2|          6|
    |p_V_reg_132                                         |   9|          2|    3|          6|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 107|         22|   21|         53|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |add_ln691_reg_215   |    3|   0|    3|          0|
    |ap_CS_fsm           |    6|   0|    6|          0|
    |ap_done_reg         |    1|   0|    1|          0|
    |i_V_2_reg_207       |   11|   0|   11|          0|
    |i_V_reg_120         |   11|   0|   11|          0|
    |p_V_reg_132         |    3|   0|    3|          0|
    |v2_V_914_reg_233    |  128|   0|  128|          0|
    |v2_V_reg_228        |  128|   0|  128|          0|
    |zext_ln878_reg_220  |    3|   0|   64|         61|
    +--------------------+-----+----+-----+-----------+
    |Total               |  294|   0|  355|         61|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                       RTL Ports                      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                                |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_rst                                                |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_start                                              |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_done                                               |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_continue                                           |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_idle                                               |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_ready                                              |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|D_address0                                            |  out|   10|   ap_memory|                                             D|         array|
|D_ce0                                                 |  out|    1|   ap_memory|                                             D|         array|
|D_we0                                                 |  out|    1|   ap_memory|                                             D|         array|
|D_d0                                                  |  out|  512|   ap_memory|                                             D|         array|
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.73ns)   --->   "%mem_data_split_V = alloca i64 1" [./dut.cpp:12035]   --->   Operation 8 'alloca' 'mem_data_split_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_1 = getelementptr i128 %mem_data_split_V, i64 0, i64 3"   --->   Operation 9 'getelementptr' 'mem_data_split_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_2 = getelementptr i128 %mem_data_split_V, i64 0, i64 2"   --->   Operation 10 'getelementptr' 'mem_data_split_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_3 = getelementptr i128 %mem_data_split_V, i64 0, i64 1"   --->   Operation 11 'getelementptr' 'mem_data_split_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_4 = getelementptr i128 %mem_data_split_V, i64 0, i64 0"   --->   Operation 12 'getelementptr' 'mem_data_split_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln12031 = br void" [./dut.cpp:12031]   --->   Operation 13 'br' 'br_ln12031' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_2, void"   --->   Operation 14 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.73ns)   --->   "%i_V_2 = add i11 %i_V, i11 1"   --->   Operation 15 'add' 'i_V_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 16 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln12031 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:12031]   --->   Operation 18 'br' 'br_ln12031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln12035 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1148" [./dut.cpp:12035]   --->   Operation 19 'specloopname' 'specloopname_ln12035' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln12036 = br void" [./dut.cpp:12036]   --->   Operation 20 'br' 'br_ln12036' <Predicate = (!icmp_ln878)> <Delay = 0.38>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln12043 = ret" [./dut.cpp:12043]   --->   Operation 21 'ret' 'ret_ln12043' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_V = phi i3 %add_ln691, void %.split, i3 0, void %.split7"   --->   Operation 22 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %p_V, i3 1"   --->   Operation 23 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %p_V"   --->   Operation 24 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.49ns)   --->   "%icmp_ln878_2 = icmp_eq  i3 %p_V, i3 4"   --->   Operation 25 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln12036 = br i1 %icmp_ln878_2, void %.split, void" [./dut.cpp:12036]   --->   Operation 27 'br' 'br_ln12036' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.73ns)   --->   "%v2_V = load i2 %mem_data_split_V_addr_4"   --->   Operation 28 'load' 'v2_V' <Predicate = (icmp_ln878_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_3 : Operation 29 [2/2] (0.73ns)   --->   "%v2_V_914 = load i2 %mem_data_split_V_addr_3"   --->   Operation 29 'load' 'v2_V_914' <Predicate = (icmp_ln878_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "%tmp_104 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_104' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr = getelementptr i128 %mem_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:12038]   --->   Operation 32 'getelementptr' 'mem_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.73ns)   --->   "%store_ln12038 = store i128 %tmp_104, i2 %mem_data_split_V_addr" [./dut.cpp:12038]   --->   Operation 33 'store' 'store_ln12038' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.73>
ST_5 : Operation 35 [1/2] (0.73ns)   --->   "%v2_V = load i2 %mem_data_split_V_addr_4"   --->   Operation 35 'load' 'v2_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 36 [1/2] (0.73ns)   --->   "%v2_V_914 = load i2 %mem_data_split_V_addr_3"   --->   Operation 36 'load' 'v2_V_914' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 37 [2/2] (0.73ns)   --->   "%v2_V_915 = load i2 %mem_data_split_V_addr_2"   --->   Operation 37 'load' 'v2_V_915' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 38 [2/2] (0.73ns)   --->   "%v1_V = load i2 %mem_data_split_V_addr_1"   --->   Operation 38 'load' 'v1_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 6 <SV = 4> <Delay = 1.93>
ST_6 : Operation 39 [1/2] (0.73ns)   --->   "%v2_V_915 = load i2 %mem_data_split_V_addr_2"   --->   Operation 39 'load' 'v2_V_915' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 40 [1/2] (0.73ns)   --->   "%v1_V = load i2 %mem_data_split_V_addr_1"   --->   Operation 40 'load' 'v1_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128, i128 %v1_V, i128 %v2_V_915, i128 %v2_V_914, i128 %v2_V"   --->   Operation 41 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 42 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i512 %D, i64 0, i64 %zext_ln534" [./dut.cpp:12041]   --->   Operation 43 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.20ns)   --->   "%store_ln12041 = store i512 %p_Result_s, i10 %D_addr" [./dut.cpp:12041]   --->   Operation 44 'store' 'store_ln12041' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L3_out_serialize_x04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000000]
mem_data_split_V        (alloca           ) [ 0011111]
mem_data_split_V_addr_1 (getelementptr    ) [ 0011111]
mem_data_split_V_addr_2 (getelementptr    ) [ 0011111]
mem_data_split_V_addr_3 (getelementptr    ) [ 0011111]
mem_data_split_V_addr_4 (getelementptr    ) [ 0011111]
br_ln12031              (br               ) [ 0111111]
i_V                     (phi              ) [ 0011111]
i_V_2                   (add              ) [ 0111111]
icmp_ln878              (icmp             ) [ 0011111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000]
br_ln12031              (br               ) [ 0000000]
specloopname_ln12035    (specloopname     ) [ 0000000]
br_ln12036              (br               ) [ 0011111]
ret_ln12043             (ret              ) [ 0000000]
p_V                     (phi              ) [ 0001000]
add_ln691               (add              ) [ 0011111]
zext_ln878              (zext             ) [ 0000100]
icmp_ln878_2            (icmp             ) [ 0011111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000]
br_ln12036              (br               ) [ 0000000]
specloopname_ln0        (specloopname     ) [ 0000000]
tmp_104                 (read             ) [ 0000000]
mem_data_split_V_addr   (getelementptr    ) [ 0000000]
store_ln12038           (store            ) [ 0000000]
br_ln0                  (br               ) [ 0011111]
v2_V                    (load             ) [ 0000001]
v2_V_914                (load             ) [ 0000001]
v2_V_915                (load             ) [ 0000000]
v1_V                    (load             ) [ 0000000]
p_Result_s              (bitconcatenate   ) [ 0000000]
zext_ln534              (zext             ) [ 0000000]
D_addr                  (getelementptr    ) [ 0000000]
store_ln12041           (store            ) [ 0000000]
br_ln0                  (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L3_out_serialize_x04">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L3_out_serialize_x04"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="D">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_722"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1307"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1148"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="mem_data_split_V_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_data_split_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_104_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="128" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_104/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mem_data_split_V_addr_1_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="128" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="3" slack="0"/>
<pin id="62" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mem_data_split_V_addr_2_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="128" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mem_data_split_V_addr_3_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mem_data_split_V_addr_4_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="128" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2"/>
<pin id="95" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="128" slack="0"/>
<pin id="98" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="v2_V/3 v2_V_914/3 store_ln12038/4 v2_V_915/5 v1_V/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="mem_data_split_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="1"/>
<pin id="103" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="D_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="512" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln12041_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12041/6 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_V_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="1"/>
<pin id="122" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_V_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="11" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="p_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="1"/>
<pin id="134" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_V (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_V_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_V/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_V_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln878_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="11" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln691_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln878_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln878_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_2/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_Result_s_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="512" slack="0"/>
<pin id="173" dir="0" index="1" bw="128" slack="0"/>
<pin id="174" dir="0" index="2" bw="128" slack="0"/>
<pin id="175" dir="0" index="3" bw="128" slack="1"/>
<pin id="176" dir="0" index="4" bw="128" slack="1"/>
<pin id="177" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln534_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="3"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="mem_data_split_V_addr_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="3"/>
<pin id="189" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="mem_data_split_V_addr_2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="3"/>
<pin id="194" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="mem_data_split_V_addr_3_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="2"/>
<pin id="199" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="mem_data_split_V_addr_4_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="2"/>
<pin id="204" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_V_2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="add_ln691_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="220" class="1005" name="zext_ln878_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln878 "/>
</bind>
</comp>

<comp id="228" class="1005" name="v2_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="128" slack="1"/>
<pin id="230" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="233" class="1005" name="v2_V_914_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="128" slack="1"/>
<pin id="235" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_914 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="44" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="48" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="48" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="48" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="48" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="52" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="124" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="124" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="136" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="136" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="136" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="90" pin="7"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="90" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="171" pin="5"/><net_sink comp="114" pin=1"/></net>

<net id="185"><net_src comp="120" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="190"><net_src comp="58" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="195"><net_src comp="66" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="200"><net_src comp="74" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="205"><net_src comp="82" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="210"><net_src comp="143" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="218"><net_src comp="155" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="223"><net_src comp="161" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="231"><net_src comp="90" pin="7"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="236"><net_src comp="90" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="171" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D | {6 }
 - Input state : 
	Port: D_drain_IO_L3_out_serialize_x0 : fifo_D_drain_D_drain_IO_L3_out_serialize_x04 | {4 }
	Port: D_drain_IO_L3_out_serialize_x0 : D | {}
  - Chain level:
	State 1
		mem_data_split_V_addr_1 : 1
		mem_data_split_V_addr_2 : 1
		mem_data_split_V_addr_3 : 1
		mem_data_split_V_addr_4 : 1
	State 2
		i_V_2 : 1
		icmp_ln878 : 1
		br_ln12031 : 2
	State 3
		add_ln691 : 1
		zext_ln878 : 1
		icmp_ln878_2 : 1
		br_ln12036 : 2
	State 4
		store_ln12038 : 1
	State 5
	State 6
		p_Result_s : 1
		D_addr : 1
		store_ln12041 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |     i_V_2_fu_143    |    0    |    18   |
|          |   add_ln691_fu_155  |    0    |    10   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln878_fu_149  |    0    |    11   |
|          | icmp_ln878_2_fu_165 |    0    |    8    |
|----------|---------------------|---------|---------|
|   read   |  tmp_104_read_fu_52 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln878_fu_161  |    0    |    0    |
|          |  zext_ln534_fu_182  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  p_Result_s_fu_171  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    47   |
|----------|---------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|mem_data_split_V|    0   |   128  |   129  |
+----------------+--------+--------+--------+
|      Total     |    0   |   128  |   129  |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln691_reg_215       |    3   |
|         i_V_2_reg_207         |   11   |
|          i_V_reg_120          |   11   |
|mem_data_split_V_addr_1_reg_187|    2   |
|mem_data_split_V_addr_2_reg_192|    2   |
|mem_data_split_V_addr_3_reg_197|    2   |
|mem_data_split_V_addr_4_reg_202|    2   |
|          p_V_reg_132          |    3   |
|        v2_V_914_reg_233       |   128  |
|          v2_V_reg_228         |   128  |
|       zext_ln878_reg_220      |   64   |
+-------------------------------+--------+
|             Total             |   356  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
|    i_V_reg_120   |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   || 1.19386 ||    32   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   47   |
|   Memory  |    0   |    -   |   128  |   129  |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   484  |   208  |
+-----------+--------+--------+--------+--------+
