<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_41418F2E-5AF0-45C3-A7FD-A9036188EE04"><title>UFS Reference Clock 1-load (Device Down) Topology</title><body><section id="SECTION_44AC8B49-3480-40FE-BBC6-2C3B289931C1"><fig id="FIG_ufs_reference_clock_device_down_topology_diagram_1"><title>UFS Reference Clock Device Down Topology Diagram</title><image href="FIG_ufs reference clock device down topology diagram_1.jpg" scalefit="yes" id="IMG_ufs_reference_clock_device_down_topology_diagram_1_jpg" /></fig><table id="TABLE_44AC8B49-3480-40FE-BBC6-2C3B289931C1_1"><title>UFS Reference Clock 1-load (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Resistors (for step down from 1.8 V to 1.2 V) </p></entry><entry><p>R1 = 22 Ohm</p><p>R2 = 100 Ohm</p><p>To be placed within 25.4mm from device/connector</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Minimum length</p></entry><entry><p>38.1 mm</p></entry></row></tbody></tgroup></table><table id="TABLE_44AC8B49-3480-40FE-BBC6-2C3B289931C1_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>3</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_BAF0B542-4BF3-4198-B555-788074C2D0AB"><title>Segment Lengths</title><table id="TABLE_BAF0B542-4BF3-4198-B555-788074C2D0AB_1"><title>UFS Reference Clock 1-load (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p>165.1</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL</p></entry><entry><p>25.4</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 203.2</p></section></body></topic>