13:45:55 **** Incremental Build of configuration Debug for project Zynq_TPG_VDMA_HDMI_Example_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 62720 D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/Zynq_TPG_VDMA_HDMI_System.xpfm standalone_domain D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example_system/Debug/system.bif
sdcard_gen --xpfm D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/Zynq_TPG_VDMA_HDMI_System.xpfm --sys_config Zynq_TPG_VDMA_HDMI_System --bif D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example_system/Debug/system.bif --bitstream D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit --elf D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/Debug/Zynq_TPG_VDMA_HDMI_Example.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit
Running D:/Xilinx/Vitis/2019.2/bin/bootgen  -image D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

13:46:11 Build Finished (took 16s.328ms)

