{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616603490203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616603490238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:31:29 2021 " "Processing started: Wed Mar 24 19:31:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616603490238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603490238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WOLF-LITE -c WOLF-LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603490238 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603491598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616603491706 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clock_buffer.qsys " "Elaborating Platform Designer system entity \"clock_buffer.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603503519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:48 Progress: Loading FPGA/clock_buffer.qsys " "2021.03.24.20:31:48 Progress: Loading FPGA/clock_buffer.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603508348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:49 Progress: Reading input file " "2021.03.24.20:31:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603509071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:49 Progress: Adding altclkctrl_0 \[altclkctrl 18.1\] " "2021.03.24.20:31:49 Progress: Adding altclkctrl_0 \[altclkctrl 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603509154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:50 Progress: Parameterizing module altclkctrl_0 " "2021.03.24.20:31:50 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603510359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:50 Progress: Building connections " "2021.03.24.20:31:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603510362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:50 Progress: Parameterizing connections " "2021.03.24.20:31:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603510362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:50 Progress: Validating " "2021.03.24.20:31:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603510401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:51 Progress: Done reading input file " "2021.03.24.20:31:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603511325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:51 : clock_buffer.altclkctrl_0: Targeting device family: Cyclone IV E. " "2021.03.24.20:31:51 : clock_buffer.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603511733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:51 : clock_buffer.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2021.03.24.20:31:51 : clock_buffer.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603511733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clock_buffer: Generating clock_buffer \"clock_buffer\" for QUARTUS_SYNTH " "Clock_buffer: Generating clock_buffer \"clock_buffer\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603512488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clock_buffer_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clock_buffer_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603513243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clock_buffer\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clock_buffer\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603513563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clock_buffer: Done \"clock_buffer\" with 2 modules, 2 files " "Clock_buffer: Done \"clock_buffer\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603513564 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clock_buffer.qsys " "Finished elaborating Platform Designer system entity \"clock_buffer.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603514389 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "rx_cic.qsys " "Elaborating Platform Designer system entity \"rx_cic.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603514435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:59 Progress: Loading FPGA/rx_cic.qsys " "2021.03.24.20:31:59 Progress: Loading FPGA/rx_cic.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603519241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:59 Progress: Reading input file " "2021.03.24.20:31:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603519891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:31:59 Progress: Adding cic_ii_0 \[altera_cic_ii 18.1\] " "2021.03.24.20:31:59 Progress: Adding cic_ii_0 \[altera_cic_ii 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603519980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:00 Progress: Parameterizing module cic_ii_0 " "2021.03.24.20:32:00 Progress: Parameterizing module cic_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603520269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:00 Progress: Building connections " "2021.03.24.20:32:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603520297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:00 Progress: Parameterizing connections " "2021.03.24.20:32:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603520297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:00 Progress: Validating " "2021.03.24.20:32:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603520328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:01 Progress: Done reading input file " "2021.03.24.20:32:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603521336 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Rx_cic.cic_ii_0: Clock Enable Port is deprecated and may be removed in a future release " "Rx_cic.cic_ii_0: Clock Enable Port is deprecated and may be removed in a future release" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603521761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rx_cic: Generating rx_cic \"rx_cic\" for QUARTUS_SYNTH " "Rx_cic: Generating rx_cic \"rx_cic\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603522444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_ii_0: \"rx_cic\" instantiated altera_cic_ii \"cic_ii_0\" " "Cic_ii_0: \"rx_cic\" instantiated altera_cic_ii \"cic_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603523544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rx_cic: Done \"rx_cic\" with 2 modules, 30 files " "Rx_cic: Done \"rx_cic\" with 2 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603523562 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "rx_cic.qsys " "Finished elaborating Platform Designer system entity \"rx_cic.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603524354 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "tx_cic.qsys " "Elaborating Platform Designer system entity \"tx_cic.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603524393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:09 Progress: Loading FPGA/tx_cic.qsys " "2021.03.24.20:32:09 Progress: Loading FPGA/tx_cic.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603529467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:10 Progress: Reading input file " "2021.03.24.20:32:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603530144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:10 Progress: Adding cic_ii_0 \[altera_cic_ii 18.1\] " "2021.03.24.20:32:10 Progress: Adding cic_ii_0 \[altera_cic_ii 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603530226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:10 Progress: Parameterizing module cic_ii_0 " "2021.03.24.20:32:10 Progress: Parameterizing module cic_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603530452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:10 Progress: Building connections " "2021.03.24.20:32:10 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603530462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:10 Progress: Parameterizing connections " "2021.03.24.20:32:10 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603530462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:10 Progress: Validating " "2021.03.24.20:32:10 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603530493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:11 Progress: Done reading input file " "2021.03.24.20:32:11 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603531463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tx_cic: Generating tx_cic \"tx_cic\" for QUARTUS_SYNTH " "Tx_cic: Generating tx_cic \"tx_cic\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603532609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_ii_0: \"tx_cic\" instantiated altera_cic_ii \"cic_ii_0\" " "Cic_ii_0: \"tx_cic\" instantiated altera_cic_ii \"cic_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603533511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tx_cic: Done \"tx_cic\" with 2 modules, 30 files " "Tx_cic: Done \"tx_cic\" with 2 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603533528 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "tx_cic.qsys " "Finished elaborating Platform Designer system entity \"tx_cic.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603534313 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "tx_nco.qsys " "Elaborating Platform Designer system entity \"tx_nco.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603534354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:19 Progress: Loading FPGA/tx_nco.qsys " "2021.03.24.20:32:19 Progress: Loading FPGA/tx_nco.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603539400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:20 Progress: Reading input file " "2021.03.24.20:32:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603540107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:20 Progress: Adding nco_ii_0 \[altera_nco_ii 18.1\] " "2021.03.24.20:32:20 Progress: Adding nco_ii_0 \[altera_nco_ii 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603540199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:20 Progress: Parameterizing module nco_ii_0 " "2021.03.24.20:32:20 Progress: Parameterizing module nco_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603540461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:20 Progress: Building connections " "2021.03.24.20:32:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603540485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:20 Progress: Parameterizing connections " "2021.03.24.20:32:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603540486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:20 Progress: Validating " "2021.03.24.20:32:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603540518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:21 Progress: Done reading input file " "2021.03.24.20:32:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603541484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tx_nco: Generating tx_nco \"tx_nco\" for QUARTUS_SYNTH " "Tx_nco: Generating tx_nco \"tx_nco\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603542619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco_ii_0: \"tx_nco\" instantiated altera_nco_ii \"nco_ii_0\" " "Nco_ii_0: \"tx_nco\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603543683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tx_nco: Done \"tx_nco\" with 2 modules, 18 files " "Tx_nco: Done \"tx_nco\" with 2 modules, 18 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603543696 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "tx_nco.qsys " "Finished elaborating Platform Designer system entity \"tx_nco.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603547349 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nco.qsys " "Elaborating Platform Designer system entity \"nco.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603547381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:32 Progress: Loading FPGA/nco.qsys " "2021.03.24.20:32:32 Progress: Loading FPGA/nco.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603552197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:32 Progress: Reading input file " "2021.03.24.20:32:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603552863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:32 Progress: Adding nco_ii_0 \[altera_nco_ii 18.1\] " "2021.03.24.20:32:32 Progress: Adding nco_ii_0 \[altera_nco_ii 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603552943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:33 Progress: Parameterizing module nco_ii_0 " "2021.03.24.20:32:33 Progress: Parameterizing module nco_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603553173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:33 Progress: Building connections " "2021.03.24.20:32:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603553185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:33 Progress: Parameterizing connections " "2021.03.24.20:32:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603553185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:33 Progress: Validating " "2021.03.24.20:32:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603553221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:34 Progress: Done reading input file " "2021.03.24.20:32:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603554169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco: Generating nco \"nco\" for QUARTUS_SYNTH " "Nco: Generating nco \"nco\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603555329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco_ii_0: \"nco\" instantiated altera_nco_ii \"nco_ii_0\" " "Nco_ii_0: \"nco\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603556293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco: Done \"nco\" with 2 modules, 18 files " "Nco: Done \"nco\" with 2 modules, 18 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603556306 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nco.qsys " "Finished elaborating Platform Designer system entity \"nco.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603557083 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DEBUG.qsys " "Elaborating Platform Designer system entity \"DEBUG.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603557137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:42 Progress: Loading FPGA/DEBUG.qsys " "2021.03.24.20:32:42 Progress: Loading FPGA/DEBUG.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603562011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:42 Progress: Reading input file " "2021.03.24.20:32:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603562723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:42 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.03.24.20:32:42 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603562835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:43 Progress: Parameterizing module in_system_sources_probes_0 " "2021.03.24.20:32:43 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603563031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:43 Progress: Building connections " "2021.03.24.20:32:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603563035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:43 Progress: Parameterizing connections " "2021.03.24.20:32:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603563035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:43 Progress: Validating " "2021.03.24.20:32:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603563064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:44 Progress: Done reading input file " "2021.03.24.20:32:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603564032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Generating DEBUG \"DEBUG\" for QUARTUS_SYNTH " "DEBUG: Generating DEBUG \"DEBUG\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603565088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"DEBUG\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"DEBUG\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603565817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Done \"DEBUG\" with 2 modules, 2 files " "DEBUG: Done \"DEBUG\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603565817 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DEBUG.qsys " "Finished elaborating Platform Designer system entity \"DEBUG.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603566630 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DEBUG2.qsys " "Elaborating Platform Designer system entity \"DEBUG2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603566672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:51 Progress: Loading FPGA/DEBUG2.qsys " "2021.03.24.20:32:51 Progress: Loading FPGA/DEBUG2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603571671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:52 Progress: Reading input file " "2021.03.24.20:32:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603572472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:52 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.03.24.20:32:52 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603572560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:52 Progress: Parameterizing module in_system_sources_probes_0 " "2021.03.24.20:32:52 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603572772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:52 Progress: Building connections " "2021.03.24.20:32:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603572775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:52 Progress: Parameterizing connections " "2021.03.24.20:32:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603572775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:52 Progress: Validating " "2021.03.24.20:32:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603572809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.24.20:32:53 Progress: Done reading input file " "2021.03.24.20:32:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603573911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG2: Generating DEBUG2 \"DEBUG2\" for QUARTUS_SYNTH " "DEBUG2: Generating DEBUG2 \"DEBUG2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603575075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"DEBUG2\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"DEBUG2\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603575838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG2: Done \"DEBUG2\" with 2 modules, 2 files " "DEBUG2: Done \"DEBUG2\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603575839 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DEBUG2.qsys " "Finished elaborating Platform Designer system entity \"DEBUG2.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603576619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wolf-lite.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wolf-lite.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WOLF-LITE " "Found entity 1: WOLF-LITE" {  } { { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_corrector.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_corrector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_corrector " "Found entity 1: DAC_corrector" {  } { { "DAC_corrector.v" "" { Text "C:/FPGA/DAC_corrector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "spi_interface.v" "" { Text "C:/FPGA/spi_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "stm32_interface.v(93) " "Verilog HDL warning at stm32_interface.v(93): extended using \"x\" or \"z\"" {  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1616603578176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stm32_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 stm32_interface " "Found entity 1: stm32_interface" {  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file data_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_shifter " "Found entity 1: data_shifter" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcxo_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vcxo_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vcxo_controller " "Found entity 1: vcxo_controller" {  } { { "vcxo_controller.v" "" { Text "C:/FPGA/vcxo_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Found entity 1: mixer" {  } { { "mixer.v" "" { Text "C:/FPGA/mixer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.v" "" { Text "C:/FPGA/mux16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file main_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_PLL " "Found entity 1: MAIN_PLL" {  } { { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.v 1 1 " "Found 1 design units, including 1 entities, in source file mux14.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux14 " "Found entity 1: mux14" {  } { { "mux14.v" "" { Text "C:/FPGA/mux14.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.v" "" { Text "C:/FPGA/mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_mixer " "Found entity 1: tx_mixer" {  } { { "tx_mixer.v" "" { Text "C:/FPGA/tx_mixer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_summator.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_summator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_summator " "Found entity 1: tx_summator" {  } { { "tx_summator.v" "" { Text "C:/FPGA/tx_summator.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Latch " "Found entity 1: ADC_Latch" {  } { { "ADC_Latch.v" "" { Text "C:/FPGA/ADC_Latch.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_null.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_null.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_null " "Found entity 1: dac_null" {  } { { "dac_null.v" "" { Text "C:/FPGA/dac_null.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ciccomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ciccomp " "Found entity 1: rx_ciccomp" {  } { { "rx_ciccomp.v" "" { Text "C:/FPGA/rx_ciccomp.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603578426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603578426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rx_ciccomp/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (rx_ciccomp) " "Found design unit 1: dspba_library_package (rx_ciccomp)" {  } { { "rx_ciccomp/dspba_library_package.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603579862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file rx_ciccomp/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579878 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579878 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579878 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579878 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579878 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603579878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (rx_ciccomp) " "Found design unit 1: auk_dspip_math_pkg_hpfir (rx_ciccomp)" {  } { { "rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579896 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603579896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (rx_ciccomp) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (rx_ciccomp)" {  } { { "rx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603579914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579931 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603579931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579949 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603579949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579967 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603579967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579982 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603579982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603579982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ciccomp/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "rx_ciccomp/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/rx_ciccomp/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_ciccomp_0002_rtl_core-normal " "Found design unit 1: rx_ciccomp_0002_rtl_core-normal" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580029 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_ciccomp_0002_rtl_core " "Found entity 1: rx_ciccomp_0002_rtl_core" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/rx_ciccomp_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/rx_ciccomp_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_ciccomp_0002_ast-struct " "Found design unit 1: rx_ciccomp_0002_ast-struct" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580046 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_ciccomp_0002_ast " "Found entity 1: rx_ciccomp_0002_ast" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/rx_ciccomp_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/rx_ciccomp_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_ciccomp_0002-syn " "Found design unit 1: rx_ciccomp_0002-syn" {  } { { "rx_ciccomp/rx_ciccomp_0002.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580062 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_ciccomp_0002 " "Found entity 1: rx_ciccomp_0002" {  } { { "rx_ciccomp/rx_ciccomp_0002.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_ciccomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_ciccomp " "Found entity 1: tx_ciccomp" {  } { { "tx_ciccomp.v" "" { Text "C:/FPGA/tx_ciccomp.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tx_ciccomp/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (tx_ciccomp) " "Found design unit 1: dspba_library_package (tx_ciccomp)" {  } { { "tx_ciccomp/dspba_library_package.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file tx_ciccomp/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580100 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580100 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580100 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580100 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580100 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (tx_ciccomp) " "Found design unit 1: auk_dspip_math_pkg_hpfir (tx_ciccomp)" {  } { { "tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (tx_ciccomp) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (tx_ciccomp)" {  } { { "tx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580146 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580162 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580179 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580188 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_ciccomp/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tx_ciccomp/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/tx_ciccomp/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_ciccomp_0002_rtl_core-normal " "Found design unit 1: tx_ciccomp_0002_rtl_core-normal" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580236 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_ciccomp_0002_rtl_core " "Found entity 1: tx_ciccomp_0002_rtl_core" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/tx_ciccomp_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/tx_ciccomp_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_ciccomp_0002_ast-struct " "Found design unit 1: tx_ciccomp_0002_ast-struct" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580252 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_ciccomp_0002_ast " "Found entity 1: tx_ciccomp_0002_ast" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/tx_ciccomp_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/tx_ciccomp_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_ciccomp_0002-syn " "Found design unit 1: tx_ciccomp_0002-syn" {  } { { "tx_ciccomp/tx_ciccomp_0002.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580268 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_ciccomp_0002 " "Found entity 1: tx_ciccomp_0002" {  } { { "tx_ciccomp/tx_ciccomp_0002.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diffclock_buff.v 2 2 " "Found 2 design units, including 2 entities, in source file diffclock_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 diffclock_buff_iobuf_in_k0j " "Found entity 1: diffclock_buff_iobuf_in_k0j" {  } { { "diffclock_buff.v" "" { Text "C:/FPGA/diffclock_buff.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580386 ""} { "Info" "ISGN_ENTITY_NAME" "2 diffclock_buff " "Found entity 2: diffclock_buff" {  } { { "diffclock_buff.v" "" { Text "C:/FPGA/diffclock_buff.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcdc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file dcdc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcdc_pll " "Found entity 1: dcdc_pll" {  } { { "dcdc_pll.v" "" { Text "C:/FPGA/dcdc_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_pll " "Found entity 1: tx_pll" {  } { { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clock_buffer/clock_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clock_buffer/clock_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buffer " "Found entity 1: clock_buffer" {  } { { "db/ip/clock_buffer/clock_buffer.v" "" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buffer_altclkctrl_0_sub " "Found entity 1: clock_buffer_altclkctrl_0_sub" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580541 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_buffer_altclkctrl_0 " "Found entity 2: clock_buffer_altclkctrl_0" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/rx_cic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/rx_cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cic " "Found entity 1: rx_cic" {  } { { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603580562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603580562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603581437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603581437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_miso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603581599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603581599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603581757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603581757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "db/ip/rx_cic/submodules/alt_cic_int_simo.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603581918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603581918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "db/ip/rx_cic/submodules/alt_cic_int_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603582060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/rx_cic/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (rx_cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (rx_cic)" {  } { { "db/ip/rx_cic/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603582178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582327 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603582327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582450 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603582450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582576 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603582576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582701 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603582701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582827 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603582827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/rx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (rx_cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (rx_cic)" {  } { { "db/ip/rx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603582941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "db/ip/rx_cic/submodules/auk_dspip_delay.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582955 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "db/ip/rx_cic/submodules/auk_dspip_delay.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603582955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603582955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583092 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583223 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583229 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583354 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/rx_cic/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (rx_cic) " "Found design unit 1: auk_dspip_lib_pkg (rx_cic)" {  } { { "db/ip/rx_cic/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (rx_cic) " "Found design unit 1: auk_dspip_math_pkg (rx_cic)" {  } { { "db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583401 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583415 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (rx_cic) " "Found design unit 1: auk_dspip_text_pkg (rx_cic)" {  } { { "db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583527 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "db/ip/rx_cic/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "db/ip/rx_cic/submodules/counter_module.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "db/ip/rx_cic/submodules/hyper_pipeline_interface.v" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cic_cic_ii_0 " "Found entity 1: rx_cic_cic_ii_0" {  } { { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603583935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603583935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603584105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603584105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "db/ip/tx_cic/submodules/alt_cic_dec_miso.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603584281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603584281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "db/ip/tx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603584450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603584450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_simo.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603584622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603584622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603584778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603584778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (tx_cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (tx_cic)" {  } { { "db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603584900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603584900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585038 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585165 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585287 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585423 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585540 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (tx_cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (tx_cic)" {  } { { "db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "db/ip/tx_cic/submodules/auk_dspip_delay.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585674 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "db/ip/tx_cic/submodules/auk_dspip_delay.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585802 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "db/ip/tx_cic/submodules/auk_dspip_downsample.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585936 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585942 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603585942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603585942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586075 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (tx_cic) " "Found design unit 1: auk_dspip_lib_pkg (tx_cic)" {  } { { "db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (tx_cic) " "Found design unit 1: auk_dspip_math_pkg (tx_cic)" {  } { { "db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586103 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586129 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586146 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (tx_cic) " "Found design unit 1: auk_dspip_text_pkg (tx_cic)" {  } { { "db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586152 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586268 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "db/ip/tx_cic/submodules/counter_module.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "db/ip/tx_cic/submodules/hyper_pipeline_interface.v" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_cic_cic_ii_0 " "Found entity 1: tx_cic_cic_ii_0" {  } { { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/tx_cic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/tx_cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_cic " "Found entity 1: tx_cic" {  } { { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603586709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603586709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "db/ip/tx_nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603587963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603587963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "db/ip/tx_nco/submodules/asj_gam_dp.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603588114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603588114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603588245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603588245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603588396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603588396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "db/ip/tx_nco/submodules/asj_nco_derot.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603588543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603588543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "db/ip/tx_nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603588727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603588727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603588855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603588855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "db/ip/tx_nco/submodules/asj_nco_mady_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "db/ip/tx_nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_nco_nco_ii_0 " "Found entity 1: tx_nco_nco_ii_0" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/tx_nco.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/tx_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_nco " "Found entity 1: tx_nco" {  } { { "db/ip/tx_nco/tx_nco.v" "" { Text "C:/FPGA/db/ip/tx_nco/tx_nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "db/ip/nco/nco.v" "" { Text "C:/FPGA/db/ip/nco/nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "db/ip/nco/submodules/asj_gam_dp.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "db/ip/nco/submodules/asj_nco_derot.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603589916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603589916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603590048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603590048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603590189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603590189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "db/ip/nco/submodules/asj_nco_mady_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603590322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603590322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "db/ip/nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603590464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603590464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_nco_ii_0 " "Found entity 1: nco_nco_ii_0" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603590489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603590489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug/debug.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug/debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG " "Found entity 1: DEBUG" {  } { { "db/ip/debug/debug.v" "" { Text "C:/FPGA/db/ip/debug/debug.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603590514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603590514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/debug/submodules/altsource_probe_top.v" "" { Text "C:/FPGA/db/ip/debug/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603590532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603590532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug2/debug2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug2/debug2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG2 " "Found entity 1: DEBUG2" {  } { { "db/ip/debug2/debug2.v" "" { Text "C:/FPGA/db/ip/debug2/debug2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603590556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603590556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug2/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug2/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/debug2/submodules/altsource_probe_top.v" "" { Text "C:/FPGA/db/ip/debug2/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603590576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603590576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WOLF-LITE " "Elaborating entity \"WOLF-LITE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616603594175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stm32_interface stm32_interface:STM32_INTERFACE " "Elaborating entity \"stm32_interface\" for hierarchy \"stm32_interface:STM32_INTERFACE\"" {  } { { "WOLF-LITE.bdf" "STM32_INTERFACE" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 144 3088 3376 704 "STM32_INTERFACE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603594279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_summator tx_summator:TX_SUMMATOR " "Elaborating entity \"tx_summator\" for hierarchy \"tx_summator:TX_SUMMATOR\"" {  } { { "WOLF-LITE.bdf" "TX_SUMMATOR" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 5544 5704 280 "TX_SUMMATOR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603594649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "tx_summator.v" "LPM_ADD_SUB_component" { Text "C:/FPGA/tx_summator.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603595025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "tx_summator.v" "" { Text "C:/FPGA/tx_summator.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603595074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595075 ""}  } { { "tx_summator.v" "" { Text "C:/FPGA/tx_summator.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603595075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1vk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1vk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1vk " "Found entity 1: add_sub_1vk" {  } { { "db/add_sub_1vk.tdf" "" { Text "C:/FPGA/db/add_sub_1vk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603595234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603595234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1vk tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_1vk:auto_generated " "Elaborating entity \"add_sub_1vk\" for hierarchy \"tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_1vk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603595247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_pll tx_pll:TX_PLL " "Elaborating entity \"tx_pll\" for hierarchy \"tx_pll:TX_PLL\"" {  } { { "WOLF-LITE.bdf" "TX_PLL" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603595361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll tx_pll:TX_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"tx_pll:TX_PLL\|altpll:altpll_component\"" {  } { { "tx_pll.v" "altpll_component" { Text "C:/FPGA/tx_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603595728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll:TX_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"tx_pll:TX_PLL\|altpll:altpll_component\"" {  } { { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603595765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll:TX_PLL\|altpll:altpll_component " "Instantiated megafunction \"tx_pll:TX_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 15547 " "Parameter \"inclk0_input_frequency\" = \"15547\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tx_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tx_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603595766 ""}  } { { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603595766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tx_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tx_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_pll_altpll " "Found entity 1: tx_pll_altpll" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603595944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603595944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_pll_altpll tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated " "Elaborating entity \"tx_pll_altpll\" for hierarchy \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603595963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buffer clock_buffer:SYSCLK_BUFFER " "Elaborating entity \"clock_buffer\" for hierarchy \"clock_buffer:SYSCLK_BUFFER\"" {  } { { "WOLF-LITE.bdf" "SYSCLK_BUFFER" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 624 2416 2688 728 "SYSCLK_BUFFER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603596081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buffer_altclkctrl_0 clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clock_buffer_altclkctrl_0\" for hierarchy \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\"" {  } { { "db/ip/clock_buffer/clock_buffer.v" "altclkctrl_0" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603596121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buffer_altclkctrl_0_sub clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component " "Elaborating entity \"clock_buffer_altclkctrl_0_sub\" for hierarchy \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\"" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "clock_buffer_altclkctrl_0_sub_component" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603596157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_mixer tx_mixer:TX_MIXER_I " "Elaborating entity \"tx_mixer\" for hierarchy \"tx_mixer:TX_MIXER_I\"" {  } { { "WOLF-LITE.bdf" "TX_MIXER_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 56 5272 5440 184 "TX_MIXER_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603596211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\"" {  } { { "tx_mixer.v" "lpm_mult_component" { Text "C:/FPGA/tx_mixer.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603596582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\"" {  } { { "tx_mixer.v" "" { Text "C:/FPGA/tx_mixer.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603596613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603596613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603596613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603596613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603596613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603596613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603596613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603596613 ""}  } { { "tx_mixer.v" "" { Text "C:/FPGA/tx_mixer.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603596613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_abt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_abt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_abt " "Found entity 1: mult_abt" {  } { { "db/mult_abt.tdf" "" { Text "C:/FPGA/db/mult_abt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603596769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603596769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_abt tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated " "Elaborating entity \"mult_abt\" for hierarchy \"tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603596786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cic tx_cic:TX_CIC_I " "Elaborating entity \"tx_cic\" for hierarchy \"tx_cic:TX_CIC_I\"" {  } { { "WOLF-LITE.bdf" "TX_CIC_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -40 4928 5184 192 "TX_CIC_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603596891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cic_cic_ii_0 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0 " "Elaborating entity \"tx_cic_cic_ii_0\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\"" {  } { { "db/ip/tx_cic/tx_cic.v" "cic_ii_0" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603596945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "core" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603597053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "input_sink" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603597222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603598137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborated megafunction instantiation \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603598160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Instantiated megafunction \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 4 " "Parameter \"almost_empty_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603598160 ""}  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603598160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gf71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gf71 " "Found entity 1: scfifo_gf71" {  } { { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603598326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603598326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gf71 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated " "Elaborating entity \"scfifo_gf71\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603598346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1lv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1lv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1lv " "Found entity 1: a_dpfifo_1lv" {  } { { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603598433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603598433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1lv tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo " "Elaborating entity \"a_dpfifo_1lv\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\"" {  } { { "db/scfifo_gf71.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603598461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7h1 " "Found entity 1: altsyncram_l7h1" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603598606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603598606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7h1 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram " "Elaborating entity \"altsyncram_l7h1\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\"" {  } { { "db/a_dpfifo_1lv.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603598646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/FPGA/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603598797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603598797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1lv.tdf" "almost_full_comparer" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603598840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_1lv.tdf" "two_comparison" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603598910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r9b " "Found entity 1: cntr_r9b" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/FPGA/db/cntr_r9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603599040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603599040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r9b tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_r9b:rd_ptr_msb " "Elaborating entity \"cntr_r9b\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_r9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1lv.tdf" "rd_ptr_msb" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603599079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8a7 " "Found entity 1: cntr_8a7" {  } { { "db/cntr_8a7.tdf" "" { Text "C:/FPGA/db/cntr_8a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603599211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603599211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8a7 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_8a7:usedw_counter " "Elaborating entity \"cntr_8a7\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_8a7:usedw_counter\"" {  } { { "db/a_dpfifo_1lv.tdf" "usedw_counter" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603599250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9b " "Found entity 1: cntr_s9b" {  } { { "db/cntr_s9b.tdf" "" { Text "C:/FPGA/db/cntr_s9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603599376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603599376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s9b tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_s9b:wr_ptr " "Elaborating entity \"cntr_s9b\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_s9b:wr_ptr\"" {  } { { "db/a_dpfifo_1lv.tdf" "wr_ptr" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603599415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "output_source_0" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603599584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603600116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborated megafunction instantiation \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603600139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Instantiated megafunction \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 13 " "Parameter \"almost_full_value\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 21 " "Parameter \"lpm_numwords\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603600139 ""}  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603600139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci71 " "Found entity 1: scfifo_ci71" {  } { { "db/scfifo_ci71.tdf" "" { Text "C:/FPGA/db/scfifo_ci71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603600298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603600298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci71 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated " "Elaborating entity \"scfifo_ci71\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603600318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9qv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9qv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9qv " "Found entity 1: a_dpfifo_9qv" {  } { { "db/a_dpfifo_9qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603600404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603600404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9qv tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo " "Elaborating entity \"a_dpfifo_9qv\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\"" {  } { { "db/scfifo_ci71.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_ci71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603600436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hah1 " "Found entity 1: altsyncram_hah1" {  } { { "db/altsyncram_hah1.tdf" "" { Text "C:/FPGA/db/altsyncram_hah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603600567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603600567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hah1 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram " "Elaborating entity \"altsyncram_hah1\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\"" {  } { { "db/a_dpfifo_9qv.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603600607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "C:/FPGA/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603600741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603600741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9qv.tdf" "almost_full_comparer" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603600781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cmpr_is8:two_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cmpr_is8:two_comparison\"" {  } { { "db/a_dpfifo_9qv.tdf" "two_comparison" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603600852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t9b " "Found entity 1: cntr_t9b" {  } { { "db/cntr_t9b.tdf" "" { Text "C:/FPGA/db/cntr_t9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603600981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603600981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t9b tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_t9b:rd_ptr_msb " "Elaborating entity \"cntr_t9b\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_t9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9qv.tdf" "rd_ptr_msb" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603601021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aa7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aa7 " "Found entity 1: cntr_aa7" {  } { { "db/cntr_aa7.tdf" "" { Text "C:/FPGA/db/cntr_aa7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603601152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603601152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aa7 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_aa7:usedw_counter " "Elaborating entity \"cntr_aa7\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_aa7:usedw_counter\"" {  } { { "db/a_dpfifo_9qv.tdf" "usedw_counter" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603601192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u9b " "Found entity 1: cntr_u9b" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603601325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603601325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u9b tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_u9b:wr_ptr " "Elaborating entity \"cntr_u9b\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_u9b:wr_ptr\"" {  } { { "db/a_dpfifo_9qv.tdf" "wr_ptr" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603601366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "avalon_controller" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603601532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603601696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_int_siso tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one " "Elaborating entity \"alt_cic_int_siso\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "int_one" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603601900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:latency_cnt_inst\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603602132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_fs_inst\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603602318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_ch_inst\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603602434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "COMB_LOOP\[0\].auk_dsp_diff" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603602552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603602676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_upsample tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_upsample:first_upsample " "Elaborating entity \"auk_dspip_upsample\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_upsample:first_upsample\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "first_upsample" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603603383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_integrator:integrator_loop\[0\].auK_integrator " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_integrator:integrator_loop\[0\].auK_integrator\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "integrator_loop\[0\].auK_integrator" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603603537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_shifter data_shifter:TX_CICCOMP_GAINER " "Elaborating entity \"data_shifter\" for hierarchy \"data_shifter:TX_CICCOMP_GAINER\"" {  } { { "WOLF-LITE.bdf" "TX_CICCOMP_GAINER" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 224 4464 4768 368 "TX_CICCOMP_GAINER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_shifter.v(18) " "Verilog HDL assignment warning at data_shifter.v(18): truncated value with size 32 to match size of target (1)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616603604318 "|WOLF-LITE|data_shifter:TX_CICCOMP_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_shifter.v(19) " "Verilog HDL assignment warning at data_shifter.v(19): truncated value with size 32 to match size of target (1)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616603604318 "|WOLF-LITE|data_shifter:TX_CICCOMP_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_shifter.v(20) " "Verilog HDL assignment warning at data_shifter.v(20): truncated value with size 32 to match size of target (16)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616603604319 "|WOLF-LITE|data_shifter:TX_CICCOMP_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_shifter.v(21) " "Verilog HDL assignment warning at data_shifter.v(21): truncated value with size 32 to match size of target (16)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616603604319 "|WOLF-LITE|data_shifter:TX_CICCOMP_GAINER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ciccomp tx_ciccomp:TX_CICCOMP_I " "Elaborating entity \"tx_ciccomp\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\"" {  } { { "WOLF-LITE.bdf" "TX_CICCOMP_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 24 3968 4352 240 "TX_CICCOMP_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ciccomp_0002 tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst " "Elaborating entity \"tx_ciccomp_0002\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\"" {  } { { "tx_ciccomp.v" "tx_ciccomp_inst" { Text "C:/FPGA/tx_ciccomp.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig tx_ciccomp_0002.vhd(54) " "Verilog HDL or VHDL warning at tx_ciccomp_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "tx_ciccomp/tx_ciccomp_0002.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1616603604382 "|WOLF-LITE|tx_ciccomp:TX_CICCOMP_I|tx_ciccomp_0002:tx_ciccomp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ciccomp_0002_ast tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst " "Elaborating entity \"tx_ciccomp_0002_ast\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\"" {  } { { "tx_ciccomp/tx_ciccomp_0002.vhd" "tx_ciccomp_0002_ast_inst" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604419 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core tx_ciccomp_0002_ast.vhd(208) " "VHDL Signal Declaration warning at tx_ciccomp_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1616603604422 "|WOLF-LITE|tx_ciccomp:TX_CICCOMP_I|tx_ciccomp_0002:tx_ciccomp_inst|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "sink" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "source" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "intf_ctrl" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ciccomp_0002_rtl_core tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"tx_ciccomp_0002_rtl_core\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "d_xIn_0_13" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603604843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603605393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 313 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603605424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605425 ""}  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 313 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603605425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0mn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0mn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0mn3 " "Found entity 1: altsyncram_0mn3" {  } { { "db/altsyncram_0mn3.tdf" "" { Text "C:/FPGA/db/altsyncram_0mn3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603605618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603605618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0mn3 tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_0mn3:auto_generated " "Elaborating entity \"altsyncram_0mn3\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_0mn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603605635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component " "Elaborating entity \"lpm_mult\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_component" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603605828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component " "Elaborated megafunction instantiation \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 446 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603605854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component " "Instantiated megafunction \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603605854 ""}  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 446 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603605854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncu " "Found entity 1: mult_ncu" {  } { { "db/mult_ncu.tdf" "" { Text "C:/FPGA/db/mult_ncu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603606001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603606001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncu tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\|mult_ncu:auto_generated " "Elaborating entity \"mult_ncu\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\|mult_ncu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603606017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_mtree_mult1_0_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_mtree_mult1_0_q_16\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "d_u0_m0_wo0_mtree_mult1_0_q_16" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603606149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_accum_p1_of_2_q_17 " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_accum_p1_of_2_q_17\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "d_u0_m0_wo0_accum_p1_of_2_q_17" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603606190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603606236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_nco tx_nco:TX_NCO " "Elaborating entity \"tx_nco\" for hierarchy \"tx_nco:TX_NCO\"" {  } { { "WOLF-LITE.bdf" "TX_NCO" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 632 3792 4048 832 "TX_NCO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603606856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_nco_nco_ii_0 tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0 " "Elaborating entity \"tx_nco_nco_ii_0\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\"" {  } { { "db/ip/tx_nco/tx_nco.v" "nco_ii_0" { Text "C:/FPGA/db/ip/tx_nco/tx_nco.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603606924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux000" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603607049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/tx_nco/submodules/asj_altqmcpipe.v" "acc" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603607229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/tx_nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603607255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603607255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603607255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603607255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603607255 ""}  } { { "db/ip/tx_nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603607255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u4i " "Found entity 1: add_sub_u4i" {  } { { "db/add_sub_u4i.tdf" "" { Text "C:/FPGA/db/add_sub_u4i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603607407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603607407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u4i tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_u4i:auto_generated " "Elaborating entity \"add_sub_u4i\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_u4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603607429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008 " "Elaborating entity \"asj_gam_dp\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux008" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603607612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux0220" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603607809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603607993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603608026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tx_nco_nco_ii_0_sin_c.hex " "Parameter \"init_file\" = \"tx_nco_nco_ii_0_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603608026 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603608026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4k82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4k82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4k82 " "Found entity 1: altsyncram_4k82" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603608213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603608213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4k82 tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated " "Elaborating entity \"altsyncram_4k82\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603608234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux0122" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603608940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603609113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603609151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tx_nco_nco_ii_0_sin_f.hex " "Parameter \"init_file\" = \"tx_nco_nco_ii_0_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603609151 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603609151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8a1 " "Found entity 1: altsyncram_u8a1" {  } { { "db/altsyncram_u8a1.tdf" "" { Text "C:/FPGA/db/altsyncram_u8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603609335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603609335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8a1 tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated " "Elaborating entity \"altsyncram_u8a1\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603609356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux0123" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603610075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603610187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603610217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tx_nco_nco_ii_0_cos_f.hex " "Parameter \"init_file\" = \"tx_nco_nco_ii_0_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603610217 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603610217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8a1 " "Found entity 1: altsyncram_p8a1" {  } { { "db/altsyncram_p8a1.tdf" "" { Text "C:/FPGA/db/altsyncram_p8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603610419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603610419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8a1 tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_p8a1:auto_generated " "Elaborating entity \"altsyncram_p8a1\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_p8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603610444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_madx_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1 " "Elaborating entity \"asj_nco_madx_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "m1" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603611243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mady_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0 " "Elaborating entity \"asj_nco_mady_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "m0" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603611452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136 " "Elaborating entity \"asj_nco_derot\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux0136" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603611668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0 " "Elaborating entity \"asj_nco_mob_w\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "blk0" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603611867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mob_w.v" "lpm_add_sub_component" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603612029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603612056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603612056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603612056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603612056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603612056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603612056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603612056 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603612056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jpk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jpk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jpk " "Found entity 1: add_sub_jpk" {  } { { "db/add_sub_jpk.tdf" "" { Text "C:/FPGA/db/add_sub_jpk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603612218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603612218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jpk tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_jpk:auto_generated " "Elaborating entity \"add_sub_jpk\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_jpk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603612241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux710isdr" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603612657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603613263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603613292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603613292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603613292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603613292 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603613292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_asi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_asi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_asi " "Found entity 1: cntr_asi" {  } { { "db/cntr_asi.tdf" "" { Text "C:/FPGA/db/cntr_asi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603613492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603613492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_asi tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated " "Elaborating entity \"cntr_asi\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603613517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface spi_interface:FLASH " "Elaborating entity \"spi_interface\" for hierarchy \"spi_interface:FLASH\"" {  } { { "WOLF-LITE.bdf" "FLASH" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 912 3936 4152 1056 "FLASH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603617805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_shifter data_shifter:RX_CICFIR_GAINER " "Elaborating entity \"data_shifter\" for hierarchy \"data_shifter:RX_CICFIR_GAINER\"" {  } { { "WOLF-LITE.bdf" "RX_CICFIR_GAINER" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 160 2248 2552 304 "RX_CICFIR_GAINER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603617840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_shifter.v(18) " "Verilog HDL assignment warning at data_shifter.v(18): truncated value with size 32 to match size of target (1)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616603617840 "|WOLF-LITE|data_shifter:RX_CICFIR_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_shifter.v(19) " "Verilog HDL assignment warning at data_shifter.v(19): truncated value with size 32 to match size of target (1)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616603617841 "|WOLF-LITE|data_shifter:RX_CICFIR_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_shifter.v(20) " "Verilog HDL assignment warning at data_shifter.v(20): truncated value with size 32 to match size of target (16)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616603617841 "|WOLF-LITE|data_shifter:RX_CICFIR_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_shifter.v(21) " "Verilog HDL assignment warning at data_shifter.v(21): truncated value with size 32 to match size of target (16)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616603617842 "|WOLF-LITE|data_shifter:RX_CICFIR_GAINER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ciccomp rx_ciccomp:RX_CICCOMP_I " "Elaborating entity \"rx_ciccomp\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\"" {  } { { "WOLF-LITE.bdf" "RX_CICCOMP_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 8 1768 2152 224 "RX_CICCOMP_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603617880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ciccomp_0002 rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst " "Elaborating entity \"rx_ciccomp_0002\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\"" {  } { { "rx_ciccomp.v" "rx_ciccomp_inst" { Text "C:/FPGA/rx_ciccomp.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603617912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig rx_ciccomp_0002.vhd(54) " "Verilog HDL or VHDL warning at rx_ciccomp_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "rx_ciccomp/rx_ciccomp_0002.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1616603617913 "|WOLF-LITE|rx_ciccomp:RX_CICCOMP_I|rx_ciccomp_0002:rx_ciccomp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ciccomp_0002_ast rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst " "Elaborating entity \"rx_ciccomp_0002_ast\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\"" {  } { { "rx_ciccomp/rx_ciccomp_0002.vhd" "rx_ciccomp_0002_ast_inst" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603617953 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core rx_ciccomp_0002_ast.vhd(208) " "VHDL Signal Declaration warning at rx_ciccomp_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1616603617958 "|WOLF-LITE|rx_ciccomp:RX_CICCOMP_I|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "sink" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "source" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "intf_ctrl" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ciccomp_0002_rtl_core rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"rx_ciccomp_0002_rtl_core\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_15" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "d_xIn_0_13" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618518 ""}  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603618518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sln3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sln3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sln3 " "Found entity 1: altsyncram_sln3" {  } { { "db/altsyncram_sln3.tdf" "" { Text "C:/FPGA/db/altsyncram_sln3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603618716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603618716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sln3 rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_sln3:auto_generated " "Elaborating entity \"altsyncram_sln3\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_sln3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Elaborating entity \"lpm_mult\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im4_component" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Elaborated megafunction instantiation \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603618949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Instantiated megafunction \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603618949 ""}  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603618949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lcu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lcu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lcu " "Found entity 1: mult_lcu" {  } { { "db/mult_lcu.tdf" "" { Text "C:/FPGA/db/mult_lcu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603619105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603619105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lcu rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\|mult_lcu:auto_generated " "Elaborating entity \"mult_lcu\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\|mult_lcu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603619126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Elaborating entity \"lpm_mult\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im0_component" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603619250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Elaborated megafunction instantiation \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 480 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603619276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Instantiated megafunction \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603619276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603619276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603619276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603619276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603619276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603619276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603619276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603619276 ""}  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 480 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603619276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rcu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rcu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rcu " "Found entity 1: mult_rcu" {  } { { "db/mult_rcu.tdf" "" { Text "C:/FPGA/db/mult_rcu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603619429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603619429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rcu rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_rcu:auto_generated " "Elaborating entity \"mult_rcu\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_rcu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603619447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603619553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cic rx_cic:RX_CIC_I " "Elaborating entity \"rx_cic\" for hierarchy \"rx_cic:RX_CIC_I\"" {  } { { "WOLF-LITE.bdf" "RX_CIC_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603619600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cic_cic_ii_0 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0 " "Elaborating entity \"rx_cic_cic_ii_0\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\"" {  } { { "db/ip/rx_cic/rx_cic.v" "cic_ii_0" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603619648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "core" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603619745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "input_sink" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603619919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603620406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborated megafunction instantiation \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603620431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Instantiated megafunction \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 4 " "Parameter \"almost_empty_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603620431 ""}  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603620431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ef71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ef71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ef71 " "Found entity 1: scfifo_ef71" {  } { { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603620599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603620599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ef71 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated " "Elaborating entity \"scfifo_ef71\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603620619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vkv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vkv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vkv " "Found entity 1: a_dpfifo_vkv" {  } { { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603620713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603620713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vkv rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo " "Elaborating entity \"a_dpfifo_vkv\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\"" {  } { { "db/scfifo_ef71.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603620741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7h1 " "Found entity 1: altsyncram_h7h1" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603620889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603620889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7h1 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram " "Elaborating entity \"altsyncram_h7h1\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\"" {  } { { "db/a_dpfifo_vkv.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603620933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "output_source_0" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603621379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603621886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborated megafunction instantiation \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603621911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Instantiated megafunction \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 13 " "Parameter \"almost_full_value\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 21 " "Parameter \"lpm_numwords\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603621911 ""}  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603621911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ai71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ai71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ai71 " "Found entity 1: scfifo_ai71" {  } { { "db/scfifo_ai71.tdf" "" { Text "C:/FPGA/db/scfifo_ai71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603622079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603622079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ai71 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated " "Elaborating entity \"scfifo_ai71\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603622099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7qv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7qv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7qv " "Found entity 1: a_dpfifo_7qv" {  } { { "db/a_dpfifo_7qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_7qv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603622196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603622196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7qv rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo " "Elaborating entity \"a_dpfifo_7qv\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\"" {  } { { "db/scfifo_ai71.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_ai71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603622224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dah1 " "Found entity 1: altsyncram_dah1" {  } { { "db/altsyncram_dah1.tdf" "" { Text "C:/FPGA/db/altsyncram_dah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603622375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603622375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dah1 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram " "Elaborating entity \"altsyncram_dah1\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\"" {  } { { "db/a_dpfifo_7qv.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_7qv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603622417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "avalon_controller" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603622879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603623043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_siso rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one " "Elaborating entity \"alt_cic_dec_siso\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "dec_one" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603623241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "integrator\[0\].integration" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603623480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603623583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "vrc_en_0.first_dsample" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603624239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603624407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603624586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "fifo_regulator" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603624711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603625297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Elaborated megafunction instantiation \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603625323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Instantiated megafunction \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 3 " "Parameter \"lpm_numwords\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 86 " "Parameter \"lpm_width\" = \"86\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603625323 ""}  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603625323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qm51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qm51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qm51 " "Found entity 1: scfifo_qm51" {  } { { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603625485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603625485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qm51 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated " "Elaborating entity \"scfifo_qm51\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603625506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5ku " "Found entity 1: a_dpfifo_5ku" {  } { { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603625607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603625607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5ku rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo " "Elaborating entity \"a_dpfifo_5ku\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\"" {  } { { "db/scfifo_qm51.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603625637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7h1 " "Found entity 1: altsyncram_m7h1" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603625802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603625802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7h1 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram " "Elaborating entity \"altsyncram_m7h1\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\"" {  } { { "db/a_dpfifo_5ku.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603625844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fs8 " "Found entity 1: cmpr_fs8" {  } { { "db/cmpr_fs8.tdf" "" { Text "C:/FPGA/db/cmpr_fs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603626028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603626028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fs8 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cmpr_fs8:almost_full_comparer " "Elaborating entity \"cmpr_fs8\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cmpr_fs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5ku.tdf" "almost_full_comparer" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603626070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fs8 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cmpr_fs8:two_comparison " "Elaborating entity \"cmpr_fs8\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cmpr_fs8:two_comparison\"" {  } { { "db/a_dpfifo_5ku.tdf" "two_comparison" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603626154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q9b " "Found entity 1: cntr_q9b" {  } { { "db/cntr_q9b.tdf" "" { Text "C:/FPGA/db/cntr_q9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603626284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603626284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q9b rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_q9b:rd_ptr_msb " "Elaborating entity \"cntr_q9b\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_q9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5ku.tdf" "rd_ptr_msb" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603626324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7a7 " "Found entity 1: cntr_7a7" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/FPGA/db/cntr_7a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603626459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603626459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7a7 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter " "Elaborating entity \"cntr_7a7\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter\"" {  } { { "db/a_dpfifo_5ku.tdf" "usedw_counter" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603626502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603626727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst " "Elaborating entity \"counter_module\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603626839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[0\].auk_dsp_diff" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603627034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco nco:RX_NCO " "Elaborating entity \"nco\" for hierarchy \"nco:RX_NCO\"" {  } { { "WOLF-LITE.bdf" "RX_NCO" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 152 480 736 352 "RX_NCO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603627748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_nco_ii_0 nco:RX_NCO\|nco_nco_ii_0:nco_ii_0 " "Elaborating entity \"nco_nco_ii_0\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\"" {  } { { "db/ip/nco/nco.v" "nco_ii_0" { Text "C:/FPGA/db/ip/nco/nco.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603627826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux000" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603627982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "acc" { Text "C:/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603628147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603628169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628169 ""}  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603628169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008 " "Elaborating entity \"asj_gam_dp\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux008" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603628424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux0220" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603628653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603628838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603628870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_sin_c.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603628870 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603628870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h982.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h982.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h982 " "Found entity 1: altsyncram_h982" {  } { { "db/altsyncram_h982.tdf" "" { Text "C:/FPGA/db/altsyncram_h982.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603629070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603629070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h982 nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_h982:auto_generated " "Elaborating entity \"altsyncram_h982\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_h982:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603629098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux0122" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603629758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603629952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603629984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_sin_f.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603629984 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603629984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fu91 " "Found entity 1: altsyncram_fu91" {  } { { "db/altsyncram_fu91.tdf" "" { Text "C:/FPGA/db/altsyncram_fu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603630178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603630178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fu91 nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_fu91:auto_generated " "Elaborating entity \"altsyncram_fu91\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_fu91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603630204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux0123" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603630852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603630979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603631009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_cos_f.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603631009 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603631009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au91 " "Found entity 1: altsyncram_au91" {  } { { "db/altsyncram_au91.tdf" "" { Text "C:/FPGA/db/altsyncram_au91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603631216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603631216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_au91 nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_au91:auto_generated " "Elaborating entity \"altsyncram_au91\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_au91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603631244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_madx_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1 " "Elaborating entity \"asj_nco_madx_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "m1" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603631886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mady_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0 " "Elaborating entity \"asj_nco_mady_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "m0" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603632130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136 " "Elaborating entity \"asj_nco_derot\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux0136" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603632358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0 " "Elaborating entity \"asj_nco_mob_w\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "blk0" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603632585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "db/ip/nco/submodules/asj_nco_mob_w.v" "lpm_add_sub_component" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603632756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "db/ip/nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603632781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603632781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603632781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603632781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603632781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603632781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603632781 ""}  } { { "db/ip/nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603632781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpk " "Found entity 1: add_sub_fpk" {  } { { "db/add_sub_fpk.tdf" "" { Text "C:/FPGA/db/add_sub_fpk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603632951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603632951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpk nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_fpk:auto_generated " "Elaborating entity \"add_sub_fpk\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_fpk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603632978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux710isdr" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603633419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603633593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603633616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603633616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603633616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603633616 ""}  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603633616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer mixer:RX_MIXER_I " "Elaborating entity \"mixer\" for hierarchy \"mixer:RX_MIXER_I\"" {  } { { "WOLF-LITE.bdf" "RX_MIXER_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -24 528 696 104 "RX_MIXER_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603633961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\"" {  } { { "mixer.v" "lpm_mult_component" { Text "C:/FPGA/mixer.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603634022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\"" {  } { { "mixer.v" "" { Text "C:/FPGA/mixer.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603634050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634051 ""}  } { { "mixer.v" "" { Text "C:/FPGA/mixer.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603634051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jnp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jnp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jnp " "Found entity 1: mult_jnp" {  } { { "db/mult_jnp.tdf" "" { Text "C:/FPGA/db/mult_jnp.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603634207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603634207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jnp mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated " "Elaborating entity \"mult_jnp\" for hierarchy \"mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603634223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Latch ADC_Latch:ADC_Latch " "Elaborating entity \"ADC_Latch\" for hierarchy \"ADC_Latch:ADC_Latch\"" {  } { { "WOLF-LITE.bdf" "ADC_Latch" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -88 160 320 24 "ADC_Latch" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603634326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADC_Latch.v" "LPM_ADD_SUB_component" { Text "C:/FPGA/ADC_Latch.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603634388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADC_Latch.v" "" { Text "C:/FPGA/ADC_Latch.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603634415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603634415 ""}  } { { "ADC_Latch.v" "" { Text "C:/FPGA/ADC_Latch.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603634415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b2k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b2k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b2k " "Found entity 1: add_sub_b2k" {  } { { "db/add_sub_b2k.tdf" "" { Text "C:/FPGA/db/add_sub_b2k.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603634581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603634581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b2k ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_b2k:auto_generated " "Elaborating entity \"add_sub_b2k\" for hierarchy \"ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_b2k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603634598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_PLL MAIN_PLL:MAIN_PLL " "Elaborating entity \"MAIN_PLL\" for hierarchy \"MAIN_PLL:MAIN_PLL\"" {  } { { "WOLF-LITE.bdf" "MAIN_PLL" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603639819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MAIN_PLL:MAIN_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\"" {  } { { "MAIN_PLL.v" "altpll_component" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603639918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\"" {  } { { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603639953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component " "Instantiated megafunction \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 335 " "Parameter \"clk0_divide_by\" = \"335\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 64 " "Parameter \"clk0_multiply_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1340 " "Parameter \"clk1_divide_by\" = \"1340\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 15547 " "Parameter \"inclk0_input_frequency\" = \"15547\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAIN_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAIN_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603639953 ""}  } { { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603639953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/main_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/main_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_PLL_altpll " "Found entity 1: MAIN_PLL_altpll" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603640141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603640141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_PLL_altpll MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated " "Elaborating entity \"MAIN_PLL_altpll\" for hierarchy \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603640158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux14 mux14:DAC_MUX " "Elaborating entity \"mux14\" for hierarchy \"mux14:DAC_MUX\"" {  } { { "WOLF-LITE.bdf" "DAC_MUX" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 6040 6184 248 "DAC_MUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603640255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux14:DAC_MUX\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\"" {  } { { "mux14.v" "LPM_MUX_component" { Text "C:/FPGA/mux14.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603640547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux14:DAC_MUX\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\"" {  } { { "mux14.v" "" { Text "C:/FPGA/mux14.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603640582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux14:DAC_MUX\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603640582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603640582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603640582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603640582 ""}  } { { "mux14.v" "" { Text "C:/FPGA/mux14.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603640582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/FPGA/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603640741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603640741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603640760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_null dac_null:DAC_IDLE " "Elaborating entity \"dac_null\" for hierarchy \"dac_null:DAC_IDLE\"" {  } { { "WOLF-LITE.bdf" "DAC_IDLE" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 296 5896 6008 344 "DAC_IDLE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603640868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "dac_null.v" "LPM_CONSTANT_component" { Text "C:/FPGA/dac_null.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603641020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "dac_null.v" "" { Text "C:/FPGA/dac_null.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603641040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 8192 " "Parameter \"lpm_cvalue\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641040 ""}  } { { "dac_null.v" "" { Text "C:/FPGA/dac_null.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603641040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_corrector DAC_corrector:DAC_CORRECTOR " "Elaborating entity \"DAC_corrector\" for hierarchy \"DAC_corrector:DAC_CORRECTOR\"" {  } { { "WOLF-LITE.bdf" "DAC_CORRECTOR" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 176 5760 6008 288 "DAC_CORRECTOR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603641068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG DEBUG:DBG_ADC " "Elaborating entity \"DEBUG\" for hierarchy \"DEBUG:DBG_ADC\"" {  } { { "WOLF-LITE.bdf" "DBG_ADC" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -176 520 696 -72 "DBG_ADC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603641105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/debug/debug.v" "in_system_sources_probes_0" { Text "C:/FPGA/db/ip/debug/debug.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603641189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/debug/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/FPGA/db/ip/debug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603641397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/debug/submodules/altsource_probe_top.v" "" { Text "C:/FPGA/db/ip/debug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603641421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id ADC " "Parameter \"instance_id\" = \"ADC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 12 " "Parameter \"probe_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 0 " "Parameter \"source_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616603641421 ""}  } { { "db/ip/debug/submodules/altsource_probe_top.v" "" { Text "C:/FPGA/db/ip/debug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616603641421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603641668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603642033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603642266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603642341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616603642641 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 11 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643713 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643713 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643714 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643718 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 11 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643718 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 11 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643761 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643761 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643762 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643766 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 11 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643766 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 313 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643809 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 12 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 298 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643809 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 270 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643809 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 313 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643854 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 12 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 298 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643854 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 270 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1616603643854 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616603644480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.24.20:34:09 Progress: Loading sld0b974a4e/alt_sld_fab_wrapper_hw.tcl " "2021.03.24.20:34:09 Progress: Loading sld0b974a4e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603649979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603658381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603658567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603663645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603664406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603665210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603666054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603666071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603666072 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616603666827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b974a4e/alt_sld_fab.v" "" { Text "C:/FPGA/db/ip/sld0b974a4e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603667371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603667371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603667566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603667566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603667639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603667639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603667804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603667804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603668043 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603668043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603668043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616603668210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603668210 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "Top " "Partition \"Top\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Design Software" 0 -1 1616603670618 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Design Software" 0 -1 1616603670618 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1616603670618 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1616603670618 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\|q_b\[32\] " "Synthesized away node \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_dah1.tdf" "" { Text "C:/FPGA/db/altsyncram_dah1.tdf" 1063 2 0 } } { "db/a_dpfifo_7qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_7qv.tdf" 44 2 0 } } { "db/scfifo_ai71.tdf" "" { Text "C:/FPGA/db/scfifo_ai71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 358 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|rx_cic:RX_CIC_Q|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ai71:auto_generated|a_dpfifo_7qv:dpfifo|altsyncram_dah1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[23\] " "Synthesized away node \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 775 2 0 } } { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } } { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|rx_cic:RX_CIC_Q|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_vkv:dpfifo|altsyncram_h7h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[24\] " "Synthesized away node \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 807 2 0 } } { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } } { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|rx_cic:RX_CIC_Q|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_vkv:dpfifo|altsyncram_h7h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\|q_b\[32\] " "Synthesized away node \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_dah1.tdf" "" { Text "C:/FPGA/db/altsyncram_dah1.tdf" 1063 2 0 } } { "db/a_dpfifo_7qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_7qv.tdf" 44 2 0 } } { "db/scfifo_ai71.tdf" "" { Text "C:/FPGA/db/scfifo_ai71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 358 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ai71:auto_generated|a_dpfifo_7qv:dpfifo|altsyncram_dah1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[23\] " "Synthesized away node \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 775 2 0 } } { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } } { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_vkv:dpfifo|altsyncram_h7h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[24\] " "Synthesized away node \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 807 2 0 } } { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } } { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_vkv:dpfifo|altsyncram_h7h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\|q_b\[16\] " "Synthesized away node \"tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_hah1.tdf" "" { Text "C:/FPGA/db/altsyncram_hah1.tdf" 551 2 0 } } { "db/a_dpfifo_9qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 44 2 0 } } { "db/scfifo_ci71.tdf" "" { Text "C:/FPGA/db/scfifo_ci71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 358 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 248 4928 5184 480 "TX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[16\] " "Synthesized away node \"tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 551 2 0 } } { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } } { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 248 4928 5184 480 "TX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[17\] " "Synthesized away node \"tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 583 2 0 } } { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } } { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 248 4928 5184 480 "TX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\|q_b\[16\] " "Synthesized away node \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_hah1.tdf" "" { Text "C:/FPGA/db/altsyncram_hah1.tdf" 551 2 0 } } { "db/a_dpfifo_9qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 44 2 0 } } { "db/scfifo_ci71.tdf" "" { Text "C:/FPGA/db/scfifo_ci71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 358 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -40 4928 5184 192 "TX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[16\] " "Synthesized away node \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 551 2 0 } } { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } } { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -40 4928 5184 192 "TX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[17\] " "Synthesized away node \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 583 2 0 } } { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } } { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -40 4928 5184 192 "TX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603671366 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616603671366 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 1 0 "Analysis & Synthesis" 0 -1 1616603671366 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616603672552 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "8 2 " "Using 8 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1616603672827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 1 1616603674284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1616603674292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 1 1616603674295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:34:33 2021 " "Processing started: Wed Mar 24 19:34:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 1 1616603674295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 1 1616603674295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_hub:auto_hub WOLF-LITE -c WOLF-LITE " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_hub:auto_hub WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 1 1616603674295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1616603674303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:34:33 2021 " "Processing started: Wed Mar 24 19:34:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1616603674303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603674303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top WOLF-LITE -c WOLF-LITE " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603674303 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 1 1616603676993 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 1 1616603677004 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 1 1616603677018 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 1 1616603677018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1616603677218 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 1 1616603678137 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 1 1616603678458 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1616603678458 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1616603678458 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.547      clk_sys " "  15.547      clk_sys" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1616603678458 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  clock_stm32 " "  40.000  clock_stm32" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1616603678458 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.378 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  81.378 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1616603678458 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20832.980 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "20832.980 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1616603678458 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.218 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.218 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1616603678458 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 1 1616603678458 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 1 1616603678477 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 1 1616603678586 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 1 1616603678587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 1 1616603678661 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 1 1616603678661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 1 1616603678661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 1 1616603678661 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DEBUG2 16 " "Ignored 16 assignments for entity \"DEBUG2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1616603678688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 1 1616603678772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:34:38 2021 " "Processing ended: Wed Mar 24 19:34:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 1 1616603678772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 1 1616603678772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 1 1616603678772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 1 1616603678772 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "Mult1" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1616603688405 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "Mult0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1616603688405 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mady_cen.v" "Mult1" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1616603688405 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mady_cen.v" "Mult0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mady_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1616603688405 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1\"" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "Mult1" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1616603688405 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0\"" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "Mult0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1616603688405 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1\"" {  } { { "db/ip/nco/submodules/asj_nco_mady_cen.v" "Mult1" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1616603688405 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0\"" {  } { { "db/ip/nco/submodules/asj_nco_mady_cen.v" "Mult0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1616603688405 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1616603688405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1616603688735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603688735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603688735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603688735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603688735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603688735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603688735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603688735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603688735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603688735 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1616603688735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/FPGA/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1616603688885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603688885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\"" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1616603689362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603689362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603689362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603689362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603689362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603689362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603689362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603689362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603689362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603689362 ""}  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1616603689362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/FPGA/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1616603689511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603689511 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TO_LCELLS_TOP_MSG" "2 " "Converted the following 2 logical RAM block slices to logic cells" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP_TO_LCELLS" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ALTSYNCRAM " "Converted the following logical RAM block \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ALTSYNCRAM\" slices to logic cells" { { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a54 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a54\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1767 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a55 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a55\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1799 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a56 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a56\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1831 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a57 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a57\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1863 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a58 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a58\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1895 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a59 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a59\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1927 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a60 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a60\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1959 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a61 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a61\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1991 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a62 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a62\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2023 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a63 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a63\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2055 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a64 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a64\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2087 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a65 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a65\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2119 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a66 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a66\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2151 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a67 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a67\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2183 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a68 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a68\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2215 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a69 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a69\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2247 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a70 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a70\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2279 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a71 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a71\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2311 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a72 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a72\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2343 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a73 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a73\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2375 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a74 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a74\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2407 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a75 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a75\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2439 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a76 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a76\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2471 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a77 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a77\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2503 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a78 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a78\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2535 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a79 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a79\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2567 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a80 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a80\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2599 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a81 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a81\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2631 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a82 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a82\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2663 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a83 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a83\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2695 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a84 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a84\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2727 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a85 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a85\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2759 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a53 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a53\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1735 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a52 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a52\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1703 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a51 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a51\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1671 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a50 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a50\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1639 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a49 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a49\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1607 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a48 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a48\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1575 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a47 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a47\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1543 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a46 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a46\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1511 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a45 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a45\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1479 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a44 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a44\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1447 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a43 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a43\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1415 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a42 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a42\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1383 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a41 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a41\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1351 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a40 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a40\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1319 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a39 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a39\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1287 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a38 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a38\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1255 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a37 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a37\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1223 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a36 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a36\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1191 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a35 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1159 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a34 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1127 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a33 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1095 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a32 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1063 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a31 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1031 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a30 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 999 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a29 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 967 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a28 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 935 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a27 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 903 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a26 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 871 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a25 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 839 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a24 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 807 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a23 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 775 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a22 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 743 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a21 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 711 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a20 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 679 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a19 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 647 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a18 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 615 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a17 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 583 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a16 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 551 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a15 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 519 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a14 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 487 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a13 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 455 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a12 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 423 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a11 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 391 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a10 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 359 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a9 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 327 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a8 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 295 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a7 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 263 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a6 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 231 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a5 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 199 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a4 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 167 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a3 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 135 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a2 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 103 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a1 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 71 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a0 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 39 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""}  } {  } 0 270022 "Converted the following logical RAM block \"%1!s!\" slices to logic cells" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP_TO_LCELLS" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ALTSYNCRAM " "Converted the following logical RAM block \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ALTSYNCRAM\" slices to logic cells" { { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a54 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a54\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1767 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a55 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a55\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1799 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a56 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a56\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1831 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a57 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a57\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1863 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a58 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a58\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1895 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a59 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a59\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1927 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a60 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a60\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1959 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a61 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a61\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1991 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a62 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a62\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2023 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a63 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a63\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2055 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a64 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a64\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2087 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a65 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a65\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2119 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a66 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a66\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2151 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a67 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a67\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2183 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a68 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a68\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2215 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a69 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a69\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2247 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a70 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a70\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2279 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a71 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a71\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2311 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a72 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a72\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2343 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a73 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a73\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2375 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a74 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a74\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2407 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a75 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a75\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2439 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a76 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a76\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2471 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a77 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a77\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2503 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a78 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a78\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2535 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a79 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a79\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2567 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a80 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a80\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2599 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a81 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a81\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2631 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a82 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a82\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2663 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a83 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a83\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2695 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a84 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a84\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2727 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a85 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a85\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 2759 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a53 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a53\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1735 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a52 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a52\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1703 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a51 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a51\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1671 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a50 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a50\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1639 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a49 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a49\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1607 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a48 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a48\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1575 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a47 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a47\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1543 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a46 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a46\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1511 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a45 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a45\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1479 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a44 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a44\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1447 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a43 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a43\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1415 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a42 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a42\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1383 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a41 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a41\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1351 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a40 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a40\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1319 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a39 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a39\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1287 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a38 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a38\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1255 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a37 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a37\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1223 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a36 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a36\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1191 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a35 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1159 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a34 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1127 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a33 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1095 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a32 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1063 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a31 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 1031 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a30 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 999 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a29 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 967 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a28 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 935 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a27 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 903 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a26 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 871 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a25 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 839 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a24 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 807 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a23 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 775 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a22 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 743 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a21 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 711 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a20 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 679 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a19 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 647 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a18 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 615 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a17 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 583 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a16 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 551 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a15 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 519 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a14 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 487 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a13 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 455 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a12 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 423 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a11 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 391 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a10 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 359 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a9 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 327 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a8 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 295 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a7 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 263 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a6 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 231 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a5 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 199 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a4 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 167 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a3 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 135 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a2 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 103 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a1 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 71 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a0 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 39 2 0 } } { "db/a_dpfifo_5ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_5ku.tdf" 42 2 0 } } { "db/scfifo_qm51.tdf" "" { Text "C:/FPGA/db/scfifo_qm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1616603690215 ""}  } {  } 0 270022 "Converted the following logical RAM block \"%1!s!\" slices to logic cells" 0 0 "Design Software" 0 0 1616603690215 ""}  } {  } 0 270023 "Converted the following %1!d! logical RAM block slices to logic cells" 0 0 "Analysis & Synthesis" 0 0 1616603690215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1616603690762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|altsyncram:ram_block1a0 " "Instantiated megafunction \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|altsyncram_m7h1:FIFOram\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 86 " "Parameter \"WIDTH_A\" = \"86\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 86 " "Parameter \"WIDTH_B\" = \"86\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 4 " "Parameter \"MAXIMUM_DEPTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES ON " "Parameter \"IMPLEMENT_IN_LES\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1616603690762 ""}  } { { "db/altsyncram_m7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_m7h1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1616603690762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nci3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nci3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nci3 " "Found entity 1: altsyncram_nci3" {  } { { "db/altsyncram_nci3.tdf" "" { Text "C:/FPGA/db/altsyncram_nci3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1616603690946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603690946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/FPGA/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1616603691151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603691151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sob " "Found entity 1: mux_sob" {  } { { "db/mux_sob.tdf" "" { Text "C:/FPGA/db/mux_sob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1616603691350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603691350 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1616603693048 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 102 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 102 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 0 1616603693129 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 388 -1 0 } } { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 299 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1616603693417 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1616603693417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1616603698616 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1616603706978 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603707469 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 0 1616603708836 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1616603708837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1616603708837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.547      clk_sys " "  15.547      clk_sys" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1616603708837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  clock_stm32 " "  40.000  clock_stm32" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1616603708837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.378 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  81.378 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1616603708837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20832.980 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "20832.980 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1616603708837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.218 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.218 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1616603708837 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603708837 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 0 1616603709653 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 0 1616603709892 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 0 1616603709909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10749 " "Implemented 10749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1616603710010 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1616603710010 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1616603710010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10274 " "Implemented 10274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1616603710010 ""} { "Info" "ICUT_CUT_TM_RAMS" "354 " "Implemented 354 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1616603710010 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1616603710010 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1616603710010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1616603710010 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DEBUG2 16 " "Ignored 16 assignments for entity \"DEBUG2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1616603710583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1616603710824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:35:10 2021 " "Processing ended: Wed Mar 24 19:35:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1616603710824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1616603710824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1616603710824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1616603710824 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1616603711639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DEBUG2 16 " "Ignored 16 assignments for entity \"DEBUG2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616603711729 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/output_files/WOLF-LITE.map.smsg " "Generated suppressed messages file C:/FPGA/output_files/WOLF-LITE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603714530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616603719733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:35:19 2021 " "Processing ended: Wed Mar 24 19:35:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616603719733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:50 " "Elapsed time: 00:03:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616603719733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:03 " "Total CPU time (on all processors): 00:06:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616603719733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616603719733 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616603722776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616603722794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:35:21 2021 " "Processing started: Wed Mar 24 19:35:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616603722794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1616603722794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1616603722795 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_POST_FIT_MISSING" "Top " "Previously generated Fitter netlist for partition \"Top\" does not exist -- using previously generated Synthesis netlist instead" {  } {  } 0 35009 "Previously generated Fitter netlist for partition \"%1!s!\" does not exist -- using previously generated Synthesis netlist instead" 0 0 "Design Software" 0 -1 1616603723127 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603723127 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603725511 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "2 " "Resolved and merged 2 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1616603727545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616603727765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1616603727765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10872 " "Implemented 10872 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616603729277 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616603729277 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616603729277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10413 " "Implemented 10413 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616603729277 ""} { "Info" "ICUT_CUT_TM_RAMS" "354 " "Implemented 354 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616603729277 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616603729277 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1616603729277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1616603729277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616603730106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:35:30 2021 " "Processing ended: Wed Mar 24 19:35:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616603730106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616603730106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616603730106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1616603730106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616603733117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616603733141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:35:31 2021 " "Processing started: Wed Mar 24 19:35:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616603733141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616603733141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616603733141 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616603734240 ""}
{ "Info" "0" "" "Project  = WOLF-LITE" {  } {  } 0 0 "Project  = WOLF-LITE" 0 0 "Fitter" 0 0 1616603734241 ""}
{ "Info" "0" "" "Revision = WOLF-LITE" {  } {  } 0 0 "Revision = WOLF-LITE" 0 0 "Fitter" 0 0 1616603734242 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1616603734615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616603734629 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "WOLF-LITE EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"WOLF-LITE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616603734766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616603734842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616603734843 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 64 335 0 0 " "Implementing clock multiplication of 64, clock division of 335, and phase shift of 0 degrees (0 ps) for MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616603735018 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1340 0 0 " "Implementing clock multiplication of 1, clock division of 1340, and phase shift of 0 degrees (0 ps) for MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616603735018 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1616603735018 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616603735022 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1616603735022 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0 " "Atom \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1616603735027 "|WOLF-LITE|tx_nco:TX_NCO|tx_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_4k82:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 1 0 "Fitter" 0 -1 1616603735027 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616603736377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616603736377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616603736377 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616603736377 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616603736434 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616603736434 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616603736434 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616603736434 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1616603736443 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1616603736841 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1616603736841 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1616603736841 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 and the PLL MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 64 " "The value of the parameter \"M\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 64" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 9843 " "The value of the parameter \"Min Lock Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 9843" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603737287 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3172 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1616603737287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk_sys~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Promoted node clk_sys~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G9 " "Automatically promoted clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G9" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737915 ""}  } { { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 688 2216 2392 704 "clk_sys" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 28473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737915 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Automatically promoted node MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737915 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737915 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_shifter:RX_CICFIR_GAINER\|data_valid_out_Q  " "Automatically promoted node data_shifter:RX_CICFIR_GAINER\|data_valid_out_Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737915 ""}  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 1986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737915 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 28064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stm32_interface:STM32_INTERFACE\|reset_n  " "Automatically promoted node stm32_interface:STM32_INTERFACE\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2 " "Destination node mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2" {  } { { "db/mult_jnp.tdf" "" { Text "C:/FPGA/db/mult_jnp.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mixer:RX_MIXER_Q\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2 " "Destination node mixer:RX_MIXER_Q\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2" {  } { { "db/mult_jnp.tdf" "" { Text "C:/FPGA/db/mult_jnp.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[1\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/FPGA/db/cntr_r9b.tdf" 43 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[0\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/FPGA/db/cntr_r9b.tdf" 43 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[1\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[1\]" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/FPGA/db/cntr_7a7.tdf" 44 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[0\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[0\]" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/FPGA/db/cntr_7a7.tdf" 44 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_q9b:rd_ptr_msb\|counter_reg_bit\[0\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_q9b:rd_ptr_msb\|counter_reg_bit\[0\]" {  } { { "db/cntr_q9b.tdf" "" { Text "C:/FPGA/db/cntr_q9b.tdf" 38 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[4\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 58 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 5501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[3\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 58 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 5502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[2\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 58 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 5503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1616603737915 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616603737915 ""}  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stm32_interface:STM32_INTERFACE\|tx  " "Automatically promoted node stm32_interface:STM32_INTERFACE\|tx " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated\|mac_out2 " "Destination node tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated\|mac_out2" {  } { { "db/mult_abt.tdf" "" { Text "C:/FPGA/db/mult_abt.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a1 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 76 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a2 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 113 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a3 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 150 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a4 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 187 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a5 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 224 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a6 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 261 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a7 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 298 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a8 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 335 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1616603737917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616603737917 ""}  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 28425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616603737918 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 28174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603737918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0 " "Destination node DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 803 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 12264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603737918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616603737918 ""}  } { { "sld_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 28426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603737918 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 0 " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 " "Input port INCLK\[0\] of node \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" is driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 45 -1 0 } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 112 0 0 } } { "db/ip/clock_buffer/clock_buffer.v" "" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 14 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 624 2416 2688 728 "SYSCLK_BUFFER" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1616603738169 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1616603738169 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1616603738173 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 clk\[0\] AUDIO_I2S_CLOCK~output " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUDIO_I2S_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 1000 3408 3584 1016 "AUDIO_I2S_CLOCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1616603738174 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 clk\[1\] AUDIO_48K_CLOCK~output " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUDIO_48K_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 1016 3408 3584 1032 "AUDIO_48K_CLOCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1616603738174 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 0 " "PLL \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 " "Input port INCLK\[0\] of node \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" is driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 45 -1 0 } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 112 0 0 } } { "db/ip/clock_buffer/clock_buffer.v" "" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 14 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 624 2416 2688 728 "SYSCLK_BUFFER" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1616603738180 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1616603738180 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 clk\[0\] DAC_CLK~output " "PLL \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 80 6288 6464 96 "DAC_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1616603738181 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1616603738601 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1616603738601 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1616603738601 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616603738628 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1616603748615 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_MISO 2.5 V 13 " "Pin FLASH_MISO uses I/O standard 2.5 V at 13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FLASH_MISO } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_MISO" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 1000 3744 3920 1016 "FLASH_MISO" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748656 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 1 0 "Fitter" 0 -1 1616603748656 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[7\] 3.3-V LVTTL 46 " "Pin STM32_DATA_BUS\[7\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[7\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[6\] 3.3-V LVTTL 43 " "Pin STM32_DATA_BUS\[6\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[6\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[5\] 3.3-V LVTTL 42 " "Pin STM32_DATA_BUS\[5\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[5\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[4\] 3.3-V LVTTL 39 " "Pin STM32_DATA_BUS\[4\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[4\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[3\] 3.3-V LVTTL 38 " "Pin STM32_DATA_BUS\[3\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[3\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[2\] 3.3-V LVTTL 51 " "Pin STM32_DATA_BUS\[2\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[2\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[1\] 3.3-V LVTTL 50 " "Pin STM32_DATA_BUS\[1\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[1\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[0\] 3.3-V LVTTL 49 " "Pin STM32_DATA_BUS\[0\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[0\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_CLK 3.3-V LVTTL 33 " "Pin STM32_CLK uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_CLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_CLK" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 2840 3016 184 "STM32_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_SYNC 3.3-V LVTTL 32 " "Pin STM32_SYNC uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_SYNC } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_SYNC" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 216 2840 3016 232 "STM32_SYNC" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_sys 3.3-V LVTTL 89 " "Pin clk_sys uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk_sys } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_sys" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 688 2216 2392 704 "clk_sys" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[0\] 3.3-V LVTTL 68 " "Pin ADC_INPUT\[0\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[0\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[1\] 3.3-V LVTTL 67 " "Pin ADC_INPUT\[1\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[1\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_OTR 3.3-V LVTTL 44 " "Pin ADC_OTR uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_OTR } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OTR" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 232 2840 3016 248 "ADC_OTR" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[2\] 3.3-V LVTTL 66 " "Pin ADC_INPUT\[2\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[2\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[3\] 3.3-V LVTTL 65 " "Pin ADC_INPUT\[3\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[3\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[7\] 3.3-V LVTTL 58 " "Pin ADC_INPUT\[7\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[7\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[6\] 3.3-V LVTTL 59 " "Pin ADC_INPUT\[6\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[6\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[5\] 3.3-V LVTTL 60 " "Pin ADC_INPUT\[5\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[5\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[4\] 3.3-V LVTTL 64 " "Pin ADC_INPUT\[4\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[4\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[11\] 3.3-V LVTTL 52 " "Pin ADC_INPUT\[11\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[11\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[10\] 3.3-V LVTTL 53 " "Pin ADC_INPUT\[10\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[10\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[9\] 3.3-V LVTTL 54 " "Pin ADC_INPUT\[9\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[9\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[8\] 3.3-V LVTTL 55 " "Pin ADC_INPUT\[8\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[8\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603748657 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1616603748657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/output_files/WOLF-LITE.fit.smsg " "Generated suppressed messages file C:/FPGA/output_files/WOLF-LITE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616603749044 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1616603749321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 7 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616603749354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:35:49 2021 " "Processing ended: Wed Mar 24 19:35:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616603749354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616603749354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616603749354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616603749354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616603751996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616603752013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:35:50 2021 " "Processing started: Wed Mar 24 19:35:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616603752013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616603752013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616603752013 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616603752277 ""}
{ "Info" "0" "" "Project  = WOLF-LITE" {  } {  } 0 0 "Project  = WOLF-LITE" 0 0 "Fitter" 0 0 1616603752278 ""}
{ "Info" "0" "" "Revision = WOLF-LITE" {  } {  } 0 0 "Revision = WOLF-LITE" 0 0 "Fitter" 0 0 1616603752278 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1616603752706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616603752719 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "WOLF-LITE EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"WOLF-LITE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616603752853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616603752931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616603752931 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 64 335 0 0 " "Implementing clock multiplication of 64, clock division of 335, and phase shift of 0 degrees (0 ps) for MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616603752993 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1340 0 0 " "Implementing clock multiplication of 1, clock division of 1340, and phase shift of 0 degrees (0 ps) for MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616603752993 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1616603752993 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616603753000 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1616603753000 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0 " "Atom \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1616603753004 "|WOLF-LITE|tx_nco:TX_NCO|tx_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_4k82:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 1 0 "Fitter" 0 -1 1616603753004 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1616603753310 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616603754145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616603754145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616603754145 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616603754145 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616603754179 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616603754179 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616603754179 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616603754179 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1616603754184 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1616603754458 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1616603754852 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1616603754852 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1616603754852 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 and the PLL MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 64 " "The value of the parameter \"M\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 64" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 9843 " "The value of the parameter \"Min Lock Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 9843" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 and PLL tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1616603755297 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3172 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1616603755297 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616603756915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616603756915 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616603756915 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1616603756915 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC.sdc " "Reading SDC File: 'SDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616603757047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 5 rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid port or pin or register or keeper or net or combinational node or node " "Ignored filter at SDC.sdc(5): rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616603757049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC.sdc 5 Argument <targets> is not an object ID " "Ignored create_clock at SDC.sdc(5): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\} " "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\}" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757050 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 clock_sys clock " "Ignored filter at SDC.sdc(7): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616603757050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 iq_valid clock " "Ignored filter at SDC.sdc(7): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616603757050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1616603757051 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 335 -multiply_by 64 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 335 -multiply_by 64 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616603757058 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1340 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1340 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616603757058 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616603757058 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1616603757058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 13 clock_crystal clock " "Ignored filter at SDC.sdc(13): clock_crystal could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616603757058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 13 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757058 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 14 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(14): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757059 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 18 clock_adc clock " "Ignored filter at SDC.sdc(18): clock_adc could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616603757059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(18): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757060 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 19 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(19): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757060 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 20 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(20): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757060 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(21): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757061 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 27 iq_valid clock " "Ignored filter at SDC.sdc(27): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616603757062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 27 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757063 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 28 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757063 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 29 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757063 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 30 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757064 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 31 clock_sys clock " "Ignored filter at SDC.sdc(31): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616603757064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 31 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757064 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 32 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603757065 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616603757065 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[14\] rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[14\] is being clocked by rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616603757123 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1616603757123 "|WOLF-LITE|rx_ciccomp:RX_CICOMP_Q|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616603757272 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1616603757278 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616603757279 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616603757279 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616603757279 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.547      clk_sys " "  15.547      clk_sys" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616603757279 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  clock_stm32 " "  40.000  clock_stm32" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616603757279 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.378 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  81.378 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616603757279 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20832.980 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "20832.980 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616603757279 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.218 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.218 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616603757279 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616603757279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk_sys~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Promoted node clk_sys~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G9 " "Automatically promoted clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G9" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603758816 ""}  } { { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 688 2216 2392 704 "clk_sys" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 28473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603758816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603758816 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603758816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Automatically promoted node MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603758816 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603758816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603758816 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603758816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_shifter:RX_CICFIR_GAINER\|data_valid_out_Q  " "Automatically promoted node data_shifter:RX_CICFIR_GAINER\|data_valid_out_Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603758816 ""}  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 1986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603758816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603758817 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 28064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603758817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stm32_interface:STM32_INTERFACE\|reset_n  " "Automatically promoted node stm32_interface:STM32_INTERFACE\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2 " "Destination node mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2" {  } { { "db/mult_jnp.tdf" "" { Text "C:/FPGA/db/mult_jnp.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mixer:RX_MIXER_Q\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2 " "Destination node mixer:RX_MIXER_Q\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\|mac_out2" {  } { { "db/mult_jnp.tdf" "" { Text "C:/FPGA/db/mult_jnp.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[1\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/FPGA/db/cntr_r9b.tdf" 43 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[0\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_r9b:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/FPGA/db/cntr_r9b.tdf" 43 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[1\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[1\]" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/FPGA/db/cntr_7a7.tdf" 44 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[0\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_7a7:usedw_counter\|counter_reg_bit\[0\]" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/FPGA/db/cntr_7a7.tdf" 44 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_q9b:rd_ptr_msb\|counter_reg_bit\[0\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_qm51:auto_generated\|a_dpfifo_5ku:dpfifo\|cntr_q9b:rd_ptr_msb\|counter_reg_bit\[0\]" {  } { { "db/cntr_q9b.tdf" "" { Text "C:/FPGA/db/cntr_q9b.tdf" 38 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 4906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[4\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 58 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 5501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[3\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 58 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 5502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[2\] " "Destination node rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|cntr_u9b:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 58 17 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 5503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1616603758817 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616603758817 ""}  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603758817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stm32_interface:STM32_INTERFACE\|tx  " "Automatically promoted node stm32_interface:STM32_INTERFACE\|tx " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated\|mac_out2 " "Destination node tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated\|mac_out2" {  } { { "db/mult_abt.tdf" "" { Text "C:/FPGA/db/mult_abt.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a1 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 76 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a2 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 113 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a3 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 150 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a4 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 187 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a5 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 224 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a6 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 261 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a7 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 298 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a8 " "Destination node tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 335 2 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616603758818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1616603758818 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616603758818 ""}  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 3831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616603758818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616603760801 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616603760843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616603760846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616603760892 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616603760961 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616603761029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616603762034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1616603762070 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616603762070 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 0 " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 " "Input port INCLK\[0\] of node \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" is driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 45 -1 0 } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 112 0 0 } } { "db/ip/clock_buffer/clock_buffer.v" "" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 14 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 624 2416 2688 728 "SYSCLK_BUFFER" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1616603762337 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1616603762337 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1616603762341 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 clk\[0\] AUDIO_I2S_CLOCK~output " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUDIO_I2S_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 1000 3408 3584 1016 "AUDIO_I2S_CLOCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1616603762341 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1 clk\[1\] AUDIO_48K_CLOCK~output " "PLL \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUDIO_48K_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 1016 3408 3584 1032 "AUDIO_48K_CLOCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1616603762341 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 0 " "PLL \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1 " "Input port INCLK\[0\] of node \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" is driven by clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\|clkctrl1" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 45 -1 0 } } { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 112 0 0 } } { "db/ip/clock_buffer/clock_buffer.v" "" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 14 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 624 2416 2688 728 "SYSCLK_BUFFER" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1616603762348 ""}  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1616603762348 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1 clk\[0\] DAC_CLK~output " "PLL \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 80 6288 6464 96 "DAC_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1616603762349 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1616603762710 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1616603766283 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616603766505 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1616603766551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616603768561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616603772293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616603772433 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616603826007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:54 " "Fitter placement operations ending: elapsed time is 00:00:54" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616603826007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616603828809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616603838231 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616603838231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616603850692 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.10 " "Total time spent on timing analysis during the Fitter is 18.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616603851207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616603851352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616603852650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616603852658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616603854526 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616603858247 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1616603858957 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1616603858957 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "2.5V 1 " "Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1616603858957 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1616603859129 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_MISO 2.5 V 13 " "Pin FLASH_MISO uses I/O standard 2.5 V at 13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FLASH_MISO } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_MISO" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 1000 3744 3920 1016 "FLASH_MISO" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 1 0 "Fitter" 0 -1 1616603859221 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[7\] 3.3-V LVTTL 46 " "Pin STM32_DATA_BUS\[7\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[7\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[6\] 3.3-V LVTTL 43 " "Pin STM32_DATA_BUS\[6\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[6\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[5\] 3.3-V LVTTL 42 " "Pin STM32_DATA_BUS\[5\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[5\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[4\] 3.3-V LVTTL 39 " "Pin STM32_DATA_BUS\[4\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[4\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[3\] 3.3-V LVTTL 38 " "Pin STM32_DATA_BUS\[3\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[3\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[2\] 3.3-V LVTTL 51 " "Pin STM32_DATA_BUS\[2\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[2\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[1\] 3.3-V LVTTL 50 " "Pin STM32_DATA_BUS\[1\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[1\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_DATA_BUS\[0\] 3.3-V LVTTL 49 " "Pin STM32_DATA_BUS\[0\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_DATA_BUS[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_DATA_BUS\[0\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 3456 3632 184 "STM32_DATA_BUS" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_CLK 3.3-V LVTTL 33 " "Pin STM32_CLK uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_CLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_CLK" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 2840 3016 184 "STM32_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STM32_SYNC 3.3-V LVTTL 32 " "Pin STM32_SYNC uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { STM32_SYNC } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STM32_SYNC" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 216 2840 3016 232 "STM32_SYNC" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_sys 3.3-V LVTTL 89 " "Pin clk_sys uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk_sys } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_sys" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 688 2216 2392 704 "clk_sys" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[0\] 3.3-V LVTTL 68 " "Pin ADC_INPUT\[0\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[0\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[1\] 3.3-V LVTTL 67 " "Pin ADC_INPUT\[1\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[1\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_OTR 3.3-V LVTTL 44 " "Pin ADC_OTR uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_OTR } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OTR" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 232 2840 3016 248 "ADC_OTR" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[2\] 3.3-V LVTTL 66 " "Pin ADC_INPUT\[2\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[2\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[3\] 3.3-V LVTTL 65 " "Pin ADC_INPUT\[3\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[3\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[7\] 3.3-V LVTTL 58 " "Pin ADC_INPUT\[7\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[7\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[6\] 3.3-V LVTTL 59 " "Pin ADC_INPUT\[6\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[6\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[5\] 3.3-V LVTTL 60 " "Pin ADC_INPUT\[5\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[5\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[4\] 3.3-V LVTTL 64 " "Pin ADC_INPUT\[4\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[4\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[11\] 3.3-V LVTTL 52 " "Pin ADC_INPUT\[11\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[11\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[10\] 3.3-V LVTTL 53 " "Pin ADC_INPUT\[10\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[10\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[9\] 3.3-V LVTTL 54 " "Pin ADC_INPUT\[9\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[9\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_INPUT\[8\] 3.3-V LVTTL 55 " "Pin ADC_INPUT\[8\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_INPUT[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_INPUT\[8\]" } } } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -56 -56 120 -40 "ADC_INPUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616603859221 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1616603859221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/output_files/WOLF-LITE.fit.smsg " "Generated suppressed messages file C:/FPGA/output_files/WOLF-LITE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616603860299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6156 " "Peak virtual memory: 6156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616603865252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:37:45 2021 " "Processing ended: Wed Mar 24 19:37:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616603865252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616603865252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:22 " "Total CPU time (on all processors): 00:05:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616603865252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616603865252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616603867802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616603867823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:37:46 2021 " "Processing started: Wed Mar 24 19:37:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616603867823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616603867823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616603867824 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1616603873645 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616603873690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616603874605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:37:54 2021 " "Processing ended: Wed Mar 24 19:37:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616603874605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616603874605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616603874605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616603874605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616603876749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616603876774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:37:55 2021 " "Processing started: Wed Mar 24 19:37:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616603876774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1616603876774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE " "Command: quartus_pow --read_settings_files=off --write_settings_files=off WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1616603876774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1616603877655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1616603877655 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616603879111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616603879111 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616603879111 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1616603879111 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC.sdc " "Reading SDC File: 'SDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1616603879238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 5 rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid port or pin or register or keeper or net or combinational node or node " "Ignored filter at SDC.sdc(5): rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC.sdc 5 Argument <targets> is not an object ID " "Ignored create_clock at SDC.sdc(5): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\} " "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\}" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879243 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 clock_sys clock " "Ignored filter at SDC.sdc(7): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 iq_valid clock " "Ignored filter at SDC.sdc(7): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1616603879244 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 335 -multiply_by 64 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 335 -multiply_by 64 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616603879247 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1340 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1340 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616603879247 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616603879247 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1616603879247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 13 clock_crystal clock " "Ignored filter at SDC.sdc(13): clock_crystal could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 13 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879247 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 14 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(14): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879248 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 18 clock_adc clock " "Ignored filter at SDC.sdc(18): clock_adc could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(18): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879249 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 19 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(19): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879249 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 20 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(20): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879249 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(21): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879250 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 27 iq_valid clock " "Ignored filter at SDC.sdc(27): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 27 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879251 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 28 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879251 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 29 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879251 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 30 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879252 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 31 clock_sys clock " "Ignored filter at SDC.sdc(31): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 31 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879252 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 32 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603879253 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1616603879253 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[2\] rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[2\] is being clocked by rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616603879306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Power Analyzer" 0 -1 1616603879306 "|WOLF-LITE|rx_ciccomp:RX_CICOMP_Q|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1616603879435 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1616603879731 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1616603880187 ""}
{ "Info" "IPUTIL_EXTERNAL_PUTIL_SAF_WRITTEN" "output_files/signal_activity.saf " "Created Signal Activity File output_files/signal_activity.saf" {  } {  } 0 221012 "Created Signal Activity File %1!s!" 0 0 "Power Analyzer" 0 -1 1616603880535 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1616603880721 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1616603880930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1616603882807 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "9.826 millions of transitions / sec " "Average toggle rate for this design is 9.826 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1616603888898 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "301.03 mW " "Total thermal power estimate for the design is 301.03 mW" {  } { { "c:/intelfpga/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1616603889942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/output_files/WOLF-LITE.pow.smsg " "Generated suppressed messages file C:/FPGA/output_files/WOLF-LITE.pow.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Power Analyzer" 0 -1 1616603890082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616603890935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:38:10 2021 " "Processing ended: Wed Mar 24 19:38:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616603890935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616603890935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616603890935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1616603890935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1616603894387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616603894407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:38:12 2021 " "Processing started: Wed Mar 24 19:38:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616603894407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616603894407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta WOLF-LITE -c WOLF-LITE " "Command: quartus_sta WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616603894407 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616603894696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616603897243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603897312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603897313 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616603898363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616603898363 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616603898363 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1616603898363 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC.sdc " "Reading SDC File: 'SDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616603898482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 5 rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid port or pin or register or keeper or net or combinational node or node " "Ignored filter at SDC.sdc(5): rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC.sdc 5 Argument <targets> is not an object ID " "Ignored create_clock at SDC.sdc(5): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\} " "create_clock -name \"iq_valid\" -period 48KHz \{rx_ciccomp:RX1_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\}" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898486 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 clock_sys clock " "Ignored filter at SDC.sdc(7): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 7 iq_valid clock " "Ignored filter at SDC.sdc(7): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898487 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1616603898487 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 335 -multiply_by 64 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 335 -multiply_by 64 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616603898490 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1340 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1340 -duty_cycle 50.00 -name \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616603898490 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{TX_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616603898490 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616603898490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 13 clock_crystal clock " "Ignored filter at SDC.sdc(13): clock_crystal could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 13 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -max 36ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898491 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay SDC.sdc 14 Argument -clock is not an object ID " "Ignored set_output_delay at SDC.sdc(14): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\] " "set_output_delay -clock clock_crystal -min 0ps \[get_ports \{DAC_OUTPUT\[*\]\}\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898492 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 18 clock_adc clock " "Ignored filter at SDC.sdc(18): clock_adc could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(18): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898492 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 19 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(19): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_INPUT\[*\]\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898493 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 20 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(20): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -max 36ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898493 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay SDC.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at SDC.sdc(21): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\] " "set_input_delay -clock clock_adc -min 0ps \[get_ports ADC_OTR\]" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898493 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 27 iq_valid clock " "Ignored filter at SDC.sdc(27): iq_valid could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 27 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898494 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 28 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{iq_valid\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898495 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 29 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898495 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 30 Argument <from> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{iq_valid\}\] -to \[get_clocks \{clock_stm32\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898495 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC.sdc 31 clock_sys clock " "Ignored filter at SDC.sdc(31): clock_sys could not be matched with a clock" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 31 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -setup -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898496 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SDC.sdc 32 Argument <to> is an empty collection " "Ignored set_multicycle_path at SDC.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2 " "set_multicycle_path -from \[get_clocks \{clock_stm32\}\] -to \[get_clocks \{clock_sys\}\] -hold -end 2" {  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616603898497 ""}  } { { "C:/FPGA/SDC.sdc" "" { Text "C:/FPGA/SDC.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616603898497 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[2\] rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[2\] is being clocked by rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616603898561 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1616603898561 "|WOLF-LITE|rx_ciccomp:RX_CICOMP_Q|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616603898652 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" 0 0 "Timing Analyzer" 0 0 1616603898658 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616603898762 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616603899272 ""}  } {  } 1 332148 "Timing requirements not met" 1 0 "Timing Analyzer" 0 -1 1616603899272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.426 " "Worst-case setup slack is -4.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.426            -419.911 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.426            -419.911 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.734               0.000 clk_sys  " "    1.734               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.279               0.000 clock_stm32  " "   30.279               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.707               0.000 altera_reserved_tck  " "   44.707               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603899285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_sys  " "    0.322               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.406               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clock_stm32  " "    0.485               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603899369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.480 " "Worst-case recovery slack is 3.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.480               0.000 clk_sys  " "    3.480               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.581               0.000 altera_reserved_tck  " "   93.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603899397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.135 " "Worst-case removal slack is 1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 altera_reserved_tck  " "    1.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.201               0.000 clk_sys  " "   11.201               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603899421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.218 " "Worst-case minimum pulse width slack is 1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.218               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.227               0.000 clk_sys  " "    7.227               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.693               0.000 clock_stm32  " "   19.693               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.521               0.000 altera_reserved_tck  " "   49.521               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603899437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603899437 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603899994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603899994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603899994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603899994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.386 ns " "Worst Case Available Settling Time: 13.386 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603899994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603899994 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616603899994 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616603900008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616603900071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616603902164 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[2\] rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[2\] is being clocked by rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616603902821 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1616603902821 "|WOLF-LITE|rx_ciccomp:RX_CICOMP_Q|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616603902859 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616603903073 ""}  } {  } 1 332148 "Timing requirements not met" 1 0 "Timing Analyzer" 0 -1 1616603903073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.444 " "Worst-case setup slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444            -182.304 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.444            -182.304 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.039               0.000 clk_sys  " "    2.039               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.926               0.000 clock_stm32  " "   30.926               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.217               0.000 altera_reserved_tck  " "   45.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603903084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_sys  " "    0.312               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.390               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clock_stm32  " "    0.430               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603903163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.798 " "Worst-case recovery slack is 3.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.798               0.000 clk_sys  " "    3.798               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.981               0.000 altera_reserved_tck  " "   93.981               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603903185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.035 " "Worst-case removal slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 altera_reserved_tck  " "    1.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.850               0.000 clk_sys  " "   10.850               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603903206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.218 " "Worst-case minimum pulse width slack is 1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.218               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.257               0.000 clk_sys  " "    7.257               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.583               0.000 clock_stm32  " "   19.583               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.397               0.000 altera_reserved_tck  " "   49.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603903225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603903225 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603903782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603903782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603903782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603903782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.754 ns " "Worst Case Available Settling Time: 13.754 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603903782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603903782 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616603903782 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616603903800 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[2\] rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register stm32_interface:STM32_INTERFACE\|BUFFER_RX_head\[2\] is being clocked by rx_ciccomp:RX_CICOMP_Q\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616603904303 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1616603904303 "|WOLF-LITE|rx_ciccomp:RX_CICOMP_Q|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616603904335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.433 " "Worst-case setup slack is 1.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.433               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.415               0.000 clk_sys  " "    4.415               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.976               0.000 clock_stm32  " "   34.976               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.929               0.000 altera_reserved_tck  " "   47.929               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603904425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 clk_sys  " "    0.098               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.140               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clock_stm32  " "    0.201               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603904511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.276 " "Worst-case recovery slack is 5.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.276               0.000 clk_sys  " "    5.276               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.081               0.000 altera_reserved_tck  " "   97.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603904538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.802               0.000 clk_sys  " "    9.802               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603904564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.841 " "Worst-case minimum pulse width slack is 2.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.841               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.841               0.000 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.972               0.000 clk_sys  " "    6.972               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.169               0.000 clock_stm32  " "   19.169               0.000 clock_stm32 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 altera_reserved_tck  " "   49.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616603904586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616603904586 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603905191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603905191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603905191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603905191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.346 ns " "Worst Case Available Settling Time: 16.346 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603905191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616603905191 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616603905191 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616603905765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616603905767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/output_files/WOLF-LITE.sta.smsg " "Generated suppressed messages file C:/FPGA/output_files/WOLF-LITE.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Timing Analyzer" 0 -1 1616603905908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616603906189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:38:26 2021 " "Processing ended: Wed Mar 24 19:38:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616603906189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616603906189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616603906189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616603906189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1616603908269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616603908288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 19:38:27 2021 " "Processing started: Wed Mar 24 19:38:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616603908288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1616603908288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t auto_convert.tcl compile WOLF-LITE WOLF-LITE " "Command: quartus_sh -t auto_convert.tcl compile WOLF-LITE WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1616603908288 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile WOLF-LITE WOLF-LITE " "Quartus(args): compile WOLF-LITE WOLF-LITE" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1616603908288 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "auto_convert.tcl " "Evaluation of Tcl script auto_convert.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1616603910106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616603910106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 19:38:30 2021 " "Processing ended: Wed Mar 24 19:38:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616603910106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616603910106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616603910106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1616603910106 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1616603911365 ""}
