#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan 25 07:53:33 2020
# Process ID: 5132
# Current directory: D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6380 D:\BaiduNetdiskDownload\crz01\SoC_HDMI\SoC_HDMI\PS_Embedded_Design.xpr
# Log file: D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/vivado.log
# Journal file: D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 744.008 ; gain = 81.215
update_compile_order -fileset sources_1
open_bd_design {D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd}
Adding cell -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding cell -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_hdmi_dma
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - proc_arm
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_arm/FCLK_CLK0(clk) and /axi_hdmi_clkgen/drp_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_arm/FCLK_CLK1(clk) and /axi_hdmi_clkgen/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_spdif_tx_core/spdif_data_clk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ps_subsys> from BD file <D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 870.977 ; gain = 80.086
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.058 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.054 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property location {5 1860 540} [get_bd_cells proc_arm]
set_property location {5 1860 530} [get_bd_cells proc_arm]
set_property location {5 1860 520} [get_bd_cells proc_arm]
set_property location {5 1860 510} [get_bd_cells proc_arm]
set_property location {5 1860 500} [get_bd_cells proc_arm]
set_property location {5 1860 490} [get_bd_cells proc_arm]
set_property location {5 1860 480} [get_bd_cells proc_arm]
set_property location {5 1860 470} [get_bd_cells proc_arm]
set_property location {5 1860 460} [get_bd_cells proc_arm]
set_property location {5 1860 450} [get_bd_cells proc_arm]
set_property location {5 1860 440} [get_bd_cells proc_arm]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DMA0_ACK] [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets axi_spdif_tx_0_DMA_REQ] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets xlconcat_0_dout] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells proc_arm]
set_property location {5 1870 120} [get_bd_cells axi_hdmi_core]
undo
INFO: [Common 17-17] undo 'set_property location {5 1870 120} [get_bd_cells axi_hdmi_core]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_DMA0_ACK] [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets axi_spdif_tx_0_DMA_REQ] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets xlconcat_0_dout] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells proc_arm]'
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_hdmi_clkgen/clk(undef) and /proc_arm/FCLK_CLK1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_hdmi_clkgen/drp_clk(undef) and /proc_arm/FCLK_CLK0(clk)
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 440} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 450} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 460} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 470} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 480} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 490} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 500} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 510} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 520} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 530} [get_bd_cells proc_arm]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1860 540} [get_bd_cells proc_arm]'
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:37:40 2020...
