Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6f3b5376ba214183a7e441c28c969c48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_source_behav xil_defaultlib.lab5_source xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/EX_STAGE_V2.v:76]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [C:/Users/nbut9/VivadoFiles/Competition_BertButEt/Competition_BertButEt.srcs/sources_1/new/WB_STAGE_V2.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.SevenSegment
Compiling module xil_defaultlib.Two4DigitDisplay
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.IF_ID_REG_V3
Compiling module xil_defaultlib.IF_STAGE_V2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtend16
Compiling module xil_defaultlib.SignExtend26
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ID_EX_REG_V3
Compiling module xil_defaultlib.ID_STAGE_V2
Compiling module xil_defaultlib.IF_ID_COMBO_V2
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Adder32Bit
Compiling module xil_defaultlib.ShiftLeft16
Compiling module xil_defaultlib.Mux32Bit4To1
Compiling module xil_defaultlib.ALU32Bit_V2
Compiling module xil_defaultlib.HiLoALU
Compiling module xil_defaultlib.EX_MEM_REG_V2
Compiling module xil_defaultlib.EX_STAGE_V2
Compiling module xil_defaultlib.ANDgate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_REG_V2
Compiling module xil_defaultlib.MEM_STAGE_V2
Compiling module xil_defaultlib.EX_MEM_COMBO_V2
Compiling module xil_defaultlib.IF_ID_EX_MEM_COMBO_V2
Compiling module xil_defaultlib.ORgate
Compiling module xil_defaultlib.Mux32Bit8To1
Compiling module xil_defaultlib.SignExtend8
Compiling module xil_defaultlib.WB_STAGE_V2
Compiling module xil_defaultlib.lab5_source
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab5_source_behav
