Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 14 16:05:31 2023


Inputs and Outputs :
+--------------------------------------------------------------------------------------------+
| Type       | File Name                                                                    
+--------------------------------------------------------------------------------------------+
| Input      | D:/MY_FILE/FPGA/rtl/Camera_top.v                                             
|            | D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v                                     
|            | D:/MY_FILE/FPGA/rtl/HDMI_top.v                                               
|            | D:/MY_FILE/FPGA/rtl/video_stitching.v                                        
|            | D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v                          
|            | D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v                                  
|            | D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v                                 
|            | D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v                         
|            | D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v                      
|            | D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v                                       
|            | D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v                                   
|            | D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v                                    
|            | D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v                                    
|            | D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v                                  
|            | D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v                             
|            | D:/MY_FILE/FPGA/rtl/Video_processing_top.v                                   
|            | D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v               
|            | D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v            
|            | D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v                         
|            | D:/MY_FILE/FPGA/rtl/Ethernet_top.v                                           
|            | D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v                                       
|            | D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v                             
|            | D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v                                    
|            | D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v                                
|            | D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v                                
|            | D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v                              
|            | D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v                    
|            | D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v                    
|            | D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v                                 
|            | D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v                                  
|            | D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v                       
|            | D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v                             
|            | D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v                                  
|            | D:/MY_FILE/FPGA/rtl/bilinear_top.v                                           
|            | D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v                              
|            | D:/MY_FILE/FPGA/rtl/Key_Module.v                                             
|            | D:/MY_FILE/FPGA/rtl/zmx_rotate.v                                             
|            | D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v                                    
|            | D:/MY_FILE/FPGA/rtl/yuv_rgb.v                                                
|            | D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.idf               
|            | D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.idf       
|            | D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.idf     
|            | D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.idf       
|            | D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.idf                 
| Output     | D:/MY_FILE/FPGA/pango_project/compile/video_stitching_comp.adf               
|            | D:/MY_FILE/FPGA/pango_project/compile/video_stitching.cmr                    
|            | D:/MY_FILE/FPGA/pango_project/compile/cmr.db                                 
+--------------------------------------------------------------------------------------------+


Flow Command: compile -include_path {D:/MY_FILE/FPGA/pango_project} -top_module video_stitching
Peak memory: 208 MB
Total CPU  time to compile completion : 0h:0m:8s
Process Total CPU  time to compile completion : 0h:0m:8s
Total real time to compile completion : 0h:0m:13s
