Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May  5 10:49:18 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.206    -7955.935                   7108                38421       -2.619       -2.619                      1                38359       -0.674      -14.163                      23                 17548  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc_frame_clk                                                                               {0.000 4.000}        8.000           125.000         
adc_lvds_clk                                                                                {0.000 0.500}        1.000           1000.000        
  ADC_DATA_CLK_2                                                                            {0.000 2.000}        4.000           250.000         
clk_fpga_0                                                                                  {0.000 2.813}        5.625           177.778         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
nolabel_line119/clk_wiz_0/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_0_0                                                             {0.000 1.250}        2.500           400.000         
  clk_out2_design_1_clk_wiz_0_0                                                             {0.625 1.875}        2.500           400.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 2.813}        5.625           177.778         
nolabel_line119/clk_wiz_1/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_1_0                                                             {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_1_0                                                             {0.000 2.813}        5.625           177.778         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk                                                                                                                                                                                                                                 -0.667      -13.337                      20                    20  
  ADC_DATA_CLK_2                                                                                 -1.279      -64.666                    126                  861        0.111        0.000                      0                  861        1.020        0.000                       0                   331  
clk_fpga_0                                                                                       -2.974    -6397.793                   6187                35336        0.044        0.000                      0                35336        0.313        0.000                       0                 16343  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.328        0.000                      0                  928        0.098        0.000                      0                  928       15.250        0.000                       0                   483  
nolabel_line119/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                        1.313        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                  -3.256     -312.810                    356                  608        0.084        0.000                      0                  608       -0.674       -0.826                       3                   355  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                               0.345        0.000                       0                     5  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                               3.470        0.000                       0                     3  
nolabel_line119/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                        1.312        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                                               0.264        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                                               3.470        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_frame_clk                                                                               adc_lvds_clk                                                                                      1.230        0.000                      0                    1       -2.619       -2.619                      1                    1  
ADC_DATA_CLK_2                                                                              adc_lvds_clk                                                                                     -2.089      -15.874                      9                    9        0.230        0.000                      0                    9  
clk_fpga_0                                                                                  ADC_DATA_CLK_2                                                                                   -4.206     -811.860                    282                  295        0.064        0.000                      0                  282  
adc_frame_clk                                                                               clk_fpga_0                                                                                       -2.082      -26.795                     15                   15        0.389        0.000                      0                   15  
ADC_DATA_CLK_2                                                                              clk_fpga_0                                                                                       -3.819     -141.889                     66                   79        0.052        0.000                      0                   66  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.661        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               clk_fpga_0                                                                                       -2.929     -155.208                     96                  106        0.104        0.000                      0                   96  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.306        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_design_1_clk_wiz_0_0                                                                    -2.620      -99.647                     48                   58        0.049        0.000                      0                   48  
clk_out1_design_1_clk_wiz_0_0                                                               clk_out2_design_1_clk_wiz_0_0                                                                    -3.593      -14.866                      7                    7        1.694        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        2.255        0.000                      0                  251        0.346        0.000                      0                  251  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.207        0.000                      0                  100        0.336        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           20  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -13.337ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y80  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y80  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y86  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y86  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y84  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y84  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y74  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y74  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA_CLK_2
  To Clock:  ADC_DATA_CLK_2

Setup :          126  Failing Endpoints,  Worst Slack       -1.279ns,  Total Violation      -64.666ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 1.557ns (29.840%)  route 3.661ns (70.160%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 7.052 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.807     3.316    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.969 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/Q8
                         net (fo=6, routed)           1.988     5.958    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_bus[8]
    SLICE_X110Y71        LUT4 (Prop_lut4_I0_O)        0.124     6.082 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_2b_lo_carry_i_8/O
                         net (fo=1, routed)           0.000     6.082    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b_n_25
    SLICE_X110Y71        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.614 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_2b_lo_carry/CO[3]
                         net (fo=12, routed)          1.107     7.721    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]_1[0]
    SLICE_X111Y71        LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_2__0/O
                         net (fo=1, routed)           0.565     8.410    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_2__0_n_0
    SLICE_X113Y71        LUT6 (Prop_lut6_I1_O)        0.124     8.534 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.534    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_1_n_0
    SLICE_X113Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.750     7.052    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X113Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/C
                         clock pessimism              0.208     7.259    
                         clock uncertainty           -0.035     7.224    
    SLICE_X113Y71        FDRE (Setup_fdre_C_D)        0.031     7.255    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.557ns (30.052%)  route 3.624ns (69.947%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 7.052 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.807     3.316    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.969 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/Q8
                         net (fo=6, routed)           1.988     5.958    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_bus[8]
    SLICE_X110Y71        LUT4 (Prop_lut4_I0_O)        0.124     6.082 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_2b_lo_carry_i_8/O
                         net (fo=1, routed)           0.000     6.082    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b_n_25
    SLICE_X110Y71        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.614 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_2b_lo_carry/CO[3]
                         net (fo=12, routed)          0.847     7.460    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]_1[0]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.124     7.584 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_5__0_comp/O
                         net (fo=1, routed)           0.789     8.373    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_5__0_n_0_repN
    SLICE_X113Y71        LUT6 (Prop_lut6_I3_O)        0.124     8.497 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000     8.497    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_i_1__0_n_0
    SLICE_X113Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.750     7.052    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X113Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/C
                         clock pessimism              0.208     7.259    
                         clock uncertainty           -0.035     7.224    
    SLICE_X113Y71        FDRE (Setup_fdre_C_D)        0.029     7.253    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                 -1.244    

Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.522ns (31.343%)  route 3.334ns (68.657%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 8.814 - 4.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945     3.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.782     5.337    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y51         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y51         FDRE (Prop_fdre_C_Q)         0.456     5.793 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/Q
                         net (fo=3, routed)           1.599     7.392    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/RD_PNTR_WR[6]
    SLICE_X89Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.516 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     7.516    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[3]
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.917 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.917    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.145 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.446     8.591    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X87Y46         LUT5 (Prop_lut5_I0_O)        0.313     8.904 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.290    10.193    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X87Y45         FDSE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.858     7.160    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.251 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.563     8.814    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X87Y45         FDSE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.305     9.119    
                         clock uncertainty           -0.035     9.083    
    SLICE_X87Y45         FDSE (Setup_fdse_C_D)       -0.067     9.016    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.173ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.522ns (31.459%)  route 3.316ns (68.541%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 8.814 - 4.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945     3.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.782     5.337    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y51         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y51         FDRE (Prop_fdre_C_Q)         0.456     5.793 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/Q
                         net (fo=3, routed)           1.599     7.392    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/RD_PNTR_WR[6]
    SLICE_X89Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.516 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     7.516    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[3]
    SLICE_X89Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.917 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.917    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.145 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.446     8.591    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X87Y46         LUT5 (Prop_lut5_I0_O)        0.313     8.904 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.272    10.175    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X87Y45         FDSE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.858     7.160    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.251 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.563     8.814    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X87Y45         FDSE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.305     9.119    
                         clock uncertainty           -0.035     9.083    
    SLICE_X87Y45         FDSE (Setup_fdse_C_D)       -0.081     9.002    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                 -1.173    

Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.777ns (12.690%)  route 5.346ns (87.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 8.848 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.815     3.324    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.977 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=5, routed)           1.124     5.102    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X107Y55        LUT1 (Prop_lut1_I0_O)        0.124     5.226 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/adc_bus[2]_INST_0/O
                         net (fo=2, routed)           4.222     9.447    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    RAMB36_X3Y9          RAMB36E1                                     r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.858     7.160    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.251 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.597     8.848    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y9          RAMB36E1                                     r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     9.055    
                         clock uncertainty           -0.035     9.020    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     8.283    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.557ns (30.884%)  route 3.484ns (69.116%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 7.052 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.807     3.316    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.969 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/Q8
                         net (fo=6, routed)           1.988     5.958    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_bus[8]
    SLICE_X110Y71        LUT4 (Prop_lut4_I0_O)        0.124     6.082 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_2b_lo_carry_i_8/O
                         net (fo=1, routed)           0.000     6.082    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b_n_25
    SLICE_X110Y71        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.614 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_2b_lo_carry/CO[3]
                         net (fo=12, routed)          0.736     7.349    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]_1[0]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.124     7.473 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_5__0_comp_3/O
                         net (fo=1, routed)           0.760     8.234    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_5__0_n_0_repN_3
    SLICE_X111Y71        LUT6 (Prop_lut6_I3_O)        0.124     8.358 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_b_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000     8.358    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_b_i_1__0_n_0
    SLICE_X111Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.750     7.052    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X111Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_b_reg/C
                         clock pessimism              0.208     7.259    
                         clock uncertainty           -0.035     7.224    
    SLICE_X111Y71        FDRE (Setup_fdre_C_D)        0.031     7.255    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_b_reg
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.423ns (28.342%)  route 3.598ns (71.658%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.810     3.319    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y64         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.972 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/Q4
                         net (fo=6, routed)           2.047     6.020    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_bus[4]
    SLICE_X109Y74        LUT4 (Prop_lut4_I0_O)        0.124     6.144 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_1a_lo_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.144    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b_n_5
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.542 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_1a_lo_carry/CO[3]
                         net (fo=5, routed)           1.288     7.829    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/CO[0]
    SLICE_X109Y75        LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_2__1/O
                         net (fo=1, routed)           0.263     8.216    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_2__1_n_0
    SLICE_X109Y75        LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.340    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_1__0_n_0
    SLICE_X109Y75        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.745     7.047    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X109Y75        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/C
                         clock pessimism              0.208     7.254    
                         clock uncertainty           -0.035     7.219    
    SLICE_X109Y75        FDRE (Setup_fdre_C_D)        0.031     7.250    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.423ns (28.308%)  route 3.604ns (71.692%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 7.054 - 4.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.810     3.319    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.972 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/Q3
                         net (fo=6, routed)           1.877     5.850    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_bus[5]
    SLICE_X111Y81        LUT4 (Prop_lut4_I2_O)        0.124     5.974 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_2a_lo_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.974    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b_n_5
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.372 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_2a_lo_carry/CO[3]
                         net (fo=7, routed)           1.095     7.467    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/CO[0]
    SLICE_X110Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_3__2/O
                         net (fo=3, routed)           0.631     8.222    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_3__2_n_0
    SLICE_X110Y81        LUT6 (Prop_lut6_I2_O)        0.124     8.346 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.346    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[0]_i_1__0_n_0
    SLICE_X110Y81        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.752     7.054    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/C
                         clock pessimism              0.208     7.261    
                         clock uncertainty           -0.035     7.226    
    SLICE_X110Y81        FDRE (Setup_fdre_C_D)        0.031     7.257    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                 -1.089    

Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.423ns (28.335%)  route 3.599ns (71.665%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 7.054 - 4.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.810     3.319    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.972 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/Q3
                         net (fo=6, routed)           1.877     5.850    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_bus[5]
    SLICE_X111Y81        LUT4 (Prop_lut4_I2_O)        0.124     5.974 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_2a_lo_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.974    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b_n_5
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.372 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_2a_lo_carry/CO[3]
                         net (fo=7, routed)           1.095     7.467    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/CO[0]
    SLICE_X110Y81        LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_3__2/O
                         net (fo=3, routed)           0.627     8.217    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_3__2_n_0
    SLICE_X110Y81        LUT6 (Prop_lut6_I2_O)        0.124     8.341 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.341    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_1__0_n_0
    SLICE_X110Y81        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.752     7.054    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/C
                         clock pessimism              0.208     7.261    
                         clock uncertainty           -0.035     7.226    
    SLICE_X110Y81        FDRE (Setup_fdre_C_D)        0.032     7.258    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -1.045ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.557ns (31.235%)  route 3.428ns (68.765%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 7.061 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.815     3.324    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.977 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=5, routed)           1.683     5.661    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_bus[0]
    SLICE_X111Y61        LUT4 (Prop_lut4_I1_O)        0.124     5.785 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_1a_hi_carry_i_8/O
                         net (fo=1, routed)           0.000     5.785    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b_n_17
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_1a_hi_carry/CO[3]
                         net (fo=5, routed)           0.929     7.246    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_reg[1]_2[0]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     7.370 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5/O
                         net (fo=5, routed)           0.815     8.185    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I2_O)        0.124     8.309 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_i_1_comp/O
                         net (fo=1, routed)           0.000     8.309    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_i_1_n_0
    SLICE_X109Y61        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.759     7.061    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X109Y61        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/C
                         clock pessimism              0.208     7.268    
                         clock uncertainty           -0.035     7.233    
    SLICE_X109Y61        FDRE (Setup_fdre_C_D)        0.031     7.264    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                 -1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.141ns (22.648%)  route 0.482ns (77.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.590     1.782    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X89Y45         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y45         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=19, routed)          0.482     2.404    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X4Y10         RAMB36E1                                     r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.918     2.453    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y10         RAMB36E1                                     r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.342     2.111    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.294    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.141ns (22.637%)  route 0.482ns (77.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.590     1.782    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y46         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=18, routed)          0.482     2.405    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X4Y10         RAMB36E1                                     r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.918     2.453    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y10         RAMB36E1                                     r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.342     2.111    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.294    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.128ns (22.154%)  route 0.450ns (77.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.590     1.782    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y45         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y45         FDRE (Prop_fdre_C_Q)         0.128     1.910 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=19, routed)          0.450     2.359    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X4Y10         RAMB36E1                                     r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.918     2.453    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y10         RAMB36E1                                     r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.342     2.111    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     2.241    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.583     1.775    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.916 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.972    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X89Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.853     2.387    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.612     1.775    
    SLICE_X89Y53         FDRE (Hold_fdre_C_D)         0.075     1.850    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.583     1.775    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X87Y54         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDRE (Prop_fdre_C_Q)         0.141     1.916 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.972    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X87Y54         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.853     2.387    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X87Y54         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.612     1.775    
    SLICE_X87Y54         FDRE (Hold_fdre_C_D)         0.075     1.850    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.607     1.799    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y52         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.996    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X91Y52         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.877     2.411    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y52         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.612     1.799    
    SLICE_X91Y52         FDRE (Hold_fdre_C_D)         0.075     1.874    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.607     1.799    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.996    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X95Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.877     2.411    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.612     1.799    
    SLICE_X95Y53         FDRE (Hold_fdre_C_D)         0.075     1.874    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.607     1.799    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y51         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y51         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.996    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X91Y51         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.877     2.411    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y51         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.612     1.799    
    SLICE_X91Y51         FDRE (Hold_fdre_C_D)         0.075     1.874    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.607     1.799    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.996    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X95Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.877     2.411    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.612     1.799    
    SLICE_X95Y53         FDRE (Hold_fdre_C_D)         0.071     1.870    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.166    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.607     1.799    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y51         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y51         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.996    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X91Y51         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.332     1.505    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         0.877     2.411    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y51         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.612     1.799    
    SLICE_X91Y51         FDRE (Hold_fdre_C_D)         0.071     1.870    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DATA_CLK_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y8    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y6    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y11   nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y10   nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y9    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y7    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y9    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y8    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y7    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y4    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X100Y53  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X100Y53  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y53  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y53  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X100Y53  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X88Y52   nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X88Y52   nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X88Y53   nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X86Y54   nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X86Y54   nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X100Y53  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X100Y53  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X107Y79  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y79  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y77  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y77  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y77  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y77  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_state_complete_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y77  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y53  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_A_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         6187  Failing Endpoints,  Worst Slack       -2.974ns,  Total Violation    -6397.793ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.974ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 1.600ns (19.606%)  route 6.561ns (80.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 8.429 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=60, routed)          6.227    10.708    nolabel_line119/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wdata[14]
    SLICE_X98Y43         LUT2 (Prop_lut2_I0_O)        0.150    10.858 r  nolabel_line119/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][29]_i_1/O
                         net (fo=1, routed)           0.333    11.192    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][31]_1[10]
    SLICE_X98Y44         FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.625     8.429    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X98Y44         FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][29]/C
                         clock pessimism              0.115     8.544    
                         clock uncertainty           -0.092     8.453    
    SLICE_X98Y44         FDRE (Setup_fdre_C_D)       -0.235     8.218    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][29]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                 -2.974    

Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 1.450ns (17.584%)  route 6.796ns (82.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 8.505 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=60, routed)          6.796    11.277    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[28]
    SLICE_X107Y47        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.701     8.505    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X107Y47        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][28]/C
                         clock pessimism              0.115     8.620    
                         clock uncertainty           -0.092     8.529    
    SLICE_X107Y47        FDRE (Setup_fdre_C_D)       -0.061     8.468    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][28]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                 -2.809    

Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.450ns (17.586%)  route 6.795ns (82.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 8.504 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=60, routed)          6.795    11.276    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[28]
    SLICE_X106Y43        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.700     8.504    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X106Y43        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][28]/C
                         clock pessimism              0.115     8.619    
                         clock uncertainty           -0.092     8.528    
    SLICE_X106Y43        FDRE (Setup_fdre_C_D)       -0.061     8.467    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][28]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                 -2.809    

Slack (VIOLATED) :        -2.805ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 1.450ns (17.850%)  route 6.673ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 8.429 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=65, routed)          6.673    11.154    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[9]
    SLICE_X105Y40        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.624     8.429    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X105Y40        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][9]/C
                         clock pessimism              0.115     8.543    
                         clock uncertainty           -0.092     8.452    
    SLICE_X105Y40        FDRE (Setup_fdre_C_D)       -0.103     8.349    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][9]
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                 -2.805    

Slack (VIOLATED) :        -2.801ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 1.574ns (18.918%)  route 6.746ns (81.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 8.497 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=66, routed)          6.746    11.227    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[14]
    SLICE_X106Y33        LUT3 (Prop_lut3_I2_O)        0.124    11.351 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[0][14]_i_1/O
                         net (fo=1, routed)           0.000    11.351    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[0][14]_i_1_n_0
    SLICE_X106Y33        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.693     8.497    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X106Y33        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][14]/C
                         clock pessimism              0.115     8.612    
                         clock uncertainty           -0.092     8.521    
    SLICE_X106Y33        FDRE (Setup_fdre_C_D)        0.029     8.550    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][14]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                 -2.801    

Slack (VIOLATED) :        -2.801ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 1.574ns (18.912%)  route 6.749ns (81.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 8.498 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=66, routed)          6.749    11.229    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[1]
    SLICE_X107Y34        LUT3 (Prop_lut3_I2_O)        0.124    11.353 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[0][1]_i_1/O
                         net (fo=1, routed)           0.000    11.353    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[0][1]_i_1_n_0
    SLICE_X107Y34        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.694     8.498    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X107Y34        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][1]/C
                         clock pessimism              0.115     8.613    
                         clock uncertainty           -0.092     8.522    
    SLICE_X107Y34        FDRE (Setup_fdre_C_D)        0.031     8.553    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                 -2.801    

Slack (VIOLATED) :        -2.781ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 1.450ns (17.691%)  route 6.746ns (82.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 8.503 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=60, routed)          6.746    11.227    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[28]
    SLICE_X106Y42        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.699     8.503    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X106Y42        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][28]/C
                         clock pessimism              0.115     8.618    
                         clock uncertainty           -0.092     8.527    
    SLICE_X106Y42        FDRE (Setup_fdre_C_D)       -0.081     8.446    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][28]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 -2.781    

Slack (VIOLATED) :        -2.756ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 1.450ns (17.711%)  route 6.737ns (82.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 8.500 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=64, routed)          6.737    11.218    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[6]
    SLICE_X109Y36        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.695     8.500    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X109Y36        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][6]/C
                         clock pessimism              0.115     8.614    
                         clock uncertainty           -0.092     8.523    
    SLICE_X109Y36        FDRE (Setup_fdre_C_D)       -0.061     8.462    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][6]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                 -2.756    

Slack (VIOLATED) :        -2.748ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 1.450ns (17.653%)  route 6.764ns (82.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 8.488 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=60, routed)          6.764    11.245    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[28]
    SLICE_X108Y51        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.684     8.488    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X108Y51        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][28]/C
                         clock pessimism              0.129     8.617    
                         clock uncertainty           -0.092     8.525    
    SLICE_X108Y51        FDRE (Setup_fdre_C_D)       -0.028     8.497    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][28]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                 -2.748    

Slack (VIOLATED) :        -2.742ns  (required time - arrival time)
  Source:                 nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 1.450ns (17.692%)  route 6.746ns (82.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 8.504 - 5.625 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.737     3.031    nolabel_line119/zynq_ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  nolabel_line119/zynq_ps/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=60, routed)          6.746    11.227    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[28]
    SLICE_X106Y44        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.700     8.504    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X106Y44        FDRE                                         r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][28]/C
                         clock pessimism              0.115     8.619    
                         clock uncertainty           -0.092     8.528    
    SLICE_X106Y44        FDRE (Setup_fdre_C_D)       -0.043     8.485    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][28]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 -2.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.335ns (72.350%)  route 0.128ns (27.650%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.555     0.891    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X49Y54         FDRE                                         r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/Q
                         net (fo=3, routed)           0.128     1.147    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.098     1.245 r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.245    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_3
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.354 r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=32, routed)          0.000     1.354    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/CO[0]
    SLICE_X50Y54         FDRE                                         r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.820     1.186    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y54         FDRE                                         r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.159     1.310    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.506%)  route 0.185ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.539     0.875    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X50Y75         FDRE                                         r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.148     1.023 r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/Q
                         net (fo=1, routed)           0.185     1.207    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/Q[10]
    SLICE_X49Y75         FDRE                                         r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.808     1.174    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X49Y75         FDRE                                         r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[15]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.017     1.156    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.385%)  route 0.223ns (57.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.554     0.890    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/s_dclk_o
    SLICE_X50Y35         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.223     1.276    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/s_do_o[5]
    SLICE_X49Y32         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.821     1.187    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/s_dclk_o
    SLICE_X49Y32         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.072     1.224    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.334%)  route 0.247ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.539     0.875    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X51Y75         FDRE                                         r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[20]/Q
                         net (fo=2, routed)           0.247     1.263    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0[15]
    SLICE_X48Y73         FDRE                                         r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.809     1.175    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X48Y73         FDRE                                         r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.070     1.210    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.581%)  route 0.184ns (55.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.542     0.878    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X50Y78         FDRE                                         r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/Q
                         net (fo=1, routed)           0.184     1.210    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/Q[17]
    SLICE_X49Y78         FDRE                                         r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.812     1.178    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X49Y78         FDRE                                         r  nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[22]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.013     1.156    nolabel_line119/mipi_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][258]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.560     0.896    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X32Y36         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][258]/Q
                         net (fo=1, routed)           0.106     1.166    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[2]
    RAMB36_X2Y7          RAMB36E1                                     r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.870     1.236    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/out
    RAMB36_X2Y7          RAMB36E1                                     r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.956    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.111    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.557     0.893    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X35Y57         FDRE                                         r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.110     1.144    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X34Y57         SRL16E                                       r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.824     1.190    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y57         SRL16E                                       r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.089    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][123]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.569     0.905    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y25         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][123]/Q
                         net (fo=1, routed)           0.107     1.175    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[2]
    RAMB36_X3Y5          RAMB36E1                                     r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.880     1.246    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/out
    RAMB36_X3Y5          RAMB36E1                                     r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.964    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.119    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.601%)  route 0.212ns (62.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.548     0.884    nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X52Y85         FDRE                                         r  nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/Q
                         net (fo=2, routed)           0.212     1.224    nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[46]
    SLICE_X49Y85         FDRE                                         r  nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.819     1.185    nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X49Y85         FDRE                                         r  nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[20]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.016     1.166    nolabel_line119/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.028%)  route 0.208ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.551     0.887    nolabel_line119/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y59         FDRE                                         r  nolabel_line119/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  nolabel_line119/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/Q
                         net (fo=1, routed)           0.208     1.259    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[27]
    SLICE_X48Y57         FDRE                                         r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.823     1.189    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y57         FDRE                                         r  nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.047     1.201    nolabel_line119/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         5.625       0.626      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X3Y4      nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X3Y4      nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X1Y4      nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X1Y4      nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y11     nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y11     nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y10     nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y10     nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X4Y3      nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X66Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 1.953ns (29.546%)  route 4.657ns (70.454%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 36.655 - 33.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDRE (Prop_fdre_C_Q)         0.419     4.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.769     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X71Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.795     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X70Y13         LUT6 (Prop_lut6_I3_O)        0.327     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.199     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y14         LUT5 (Prop_lut5_I1_O)        0.153     9.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.894    10.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X76Y15         LUT3 (Prop_lut3_I1_O)        0.327    10.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X76Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552    36.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.435    37.090    
                         clock uncertainty           -0.035    37.054    
    SLICE_X76Y15         FDRE (Setup_fdre_C_D)        0.032    37.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                 26.328    

Slack (MET) :             26.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.953ns (29.551%)  route 4.656ns (70.449%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 36.655 - 33.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDRE (Prop_fdre_C_Q)         0.419     4.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.769     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X71Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.795     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X70Y13         LUT6 (Prop_lut6_I3_O)        0.327     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.199     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y14         LUT5 (Prop_lut5_I1_O)        0.153     9.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.893    10.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X76Y15         LUT3 (Prop_lut3_I1_O)        0.327    10.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X76Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552    36.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.435    37.090    
                         clock uncertainty           -0.035    37.054    
    SLICE_X76Y15         FDRE (Setup_fdre_C_D)        0.031    37.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.085    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                 26.328    

Slack (MET) :             26.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 1.953ns (29.752%)  route 4.611ns (70.248%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 36.656 - 33.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDRE (Prop_fdre_C_Q)         0.419     4.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.769     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X71Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.795     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X70Y13         LUT6 (Prop_lut6_I3_O)        0.327     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.199     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y14         LUT5 (Prop_lut5_I1_O)        0.153     9.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.848    10.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X77Y14         LUT3 (Prop_lut3_I1_O)        0.327    10.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X77Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553    36.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.435    37.091    
                         clock uncertainty           -0.035    37.055    
    SLICE_X77Y14         FDRE (Setup_fdre_C_D)        0.029    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.084    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 26.371    

Slack (MET) :             26.598ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.953ns (30.808%)  route 4.386ns (69.192%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 36.656 - 33.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDRE (Prop_fdre_C_Q)         0.419     4.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.769     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X71Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.795     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X70Y13         LUT6 (Prop_lut6_I3_O)        0.327     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.199     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y14         LUT5 (Prop_lut5_I1_O)        0.153     9.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.623    10.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X77Y14         LUT3 (Prop_lut3_I1_O)        0.327    10.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X77Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553    36.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.435    37.091    
                         clock uncertainty           -0.035    37.055    
    SLICE_X77Y14         FDRE (Setup_fdre_C_D)        0.031    37.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 26.598    

Slack (MET) :             26.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.953ns (31.404%)  route 4.266ns (68.596%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 36.655 - 33.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDRE (Prop_fdre_C_Q)         0.419     4.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.769     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X71Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.795     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X70Y13         LUT6 (Prop_lut6_I3_O)        0.327     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.199     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y14         LUT5 (Prop_lut5_I1_O)        0.153     9.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.503    10.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X76Y15         LUT3 (Prop_lut3_I1_O)        0.327    10.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X76Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552    36.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.435    37.090    
                         clock uncertainty           -0.035    37.054    
    SLICE_X76Y15         FDRE (Setup_fdre_C_D)        0.031    37.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.085    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                 26.718    

Slack (MET) :             26.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.953ns (31.425%)  route 4.262ns (68.575%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 36.655 - 33.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDRE (Prop_fdre_C_Q)         0.419     4.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.769     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X71Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.795     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X70Y13         LUT6 (Prop_lut6_I3_O)        0.327     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.199     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y14         LUT5 (Prop_lut5_I1_O)        0.153     9.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.499    10.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X76Y15         LUT3 (Prop_lut3_I1_O)        0.327    10.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.364    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X76Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552    36.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.435    37.090    
                         clock uncertainty           -0.035    37.054    
    SLICE_X76Y15         FDRE (Setup_fdre_C_D)        0.029    37.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.083    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                 26.720    

Slack (MET) :             26.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.721ns (28.054%)  route 4.414ns (71.946%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 36.654 - 33.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDRE (Prop_fdre_C_Q)         0.419     4.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.769     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X71Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.795     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X70Y13         LUT6 (Prop_lut6_I3_O)        0.327     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.202     9.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.647    10.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X75Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551    36.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.473    37.127    
                         clock uncertainty           -0.035    37.091    
    SLICE_X75Y14         FDRE (Setup_fdre_C_D)        0.029    37.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.120    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                 26.837    

Slack (MET) :             26.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.953ns (32.465%)  route 4.063ns (67.535%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 36.654 - 33.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDRE (Prop_fdre_C_Q)         0.419     4.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.769     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X71Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.795     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X70Y13         LUT6 (Prop_lut6_I3_O)        0.327     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.199     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y14         LUT5 (Prop_lut5_I1_O)        0.153     9.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.299     9.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X75Y14         LUT6 (Prop_lut6_I2_O)        0.327    10.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X75Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551    36.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.473    37.127    
                         clock uncertainty           -0.035    37.091    
    SLICE_X75Y14         FDRE (Setup_fdre_C_D)        0.031    37.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.122    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                 26.958    

Slack (MET) :             27.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.721ns (29.433%)  route 4.126ns (70.567%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 36.654 - 33.000 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDRE (Prop_fdre_C_Q)         0.419     4.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.769     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X71Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.795     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X70Y13         LUT6 (Prop_lut6_I3_O)        0.327     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.118     9.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.444     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X74Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551    36.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.495    37.149    
                         clock uncertainty           -0.035    37.113    
    SLICE_X74Y14         FDRE (Setup_fdre_C_D)        0.029    37.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.142    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                 27.146    

Slack (MET) :             27.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.182ns (23.173%)  route 3.919ns (76.827%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 36.651 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT5 (Prop_lut5_I3_O)        0.152     6.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.257     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y18         LUT4 (Prop_lut4_I1_O)        0.326     8.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.639     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.331     9.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X83Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X83Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.435    37.086    
                         clock uncertainty           -0.035    37.050    
    SLICE_X83Y19         FDRE (Setup_fdre_C_R)       -0.429    36.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.621    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 27.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.072%)  route 0.115ns (44.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X84Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y29         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.115     1.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X82Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.389     1.667    
    SLICE_X82Y29         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X82Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.390     1.666    
    SLICE_X82Y29         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.388     1.668    
    SLICE_X86Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.388     1.668    
    SLICE_X86Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.388     1.668    
    SLICE_X86Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.388     1.668    
    SLICE_X86Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.388     1.668    
    SLICE_X86Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y29         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.388     1.668    
    SLICE_X86Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y29         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y29         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.388     1.668    
    SLICE_X86Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y29         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y29         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.388     1.668    
    SLICE_X86Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X84Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X86Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X86Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X85Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X85Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line119/clk_wiz_0/inst/clk_in1
  To Clock:  nolabel_line119/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line119/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line119/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          356  Failing Endpoints,  Worst Slack       -3.256ns,  Total Violation     -312.810ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -0.674ns,  Total Violation       -0.826ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.642ns (16.548%)  route 3.238ns (83.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 4.588 - 2.500 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         2.228     2.493    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.821     3.850    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X112Y110       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.518     4.368 f  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat_reg[0]/Q
                         net (fo=2, routed)           1.920     6.288    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat[0]
    SLICE_X113Y110       LUT2 (Prop_lut2_I0_O)        0.124     6.412 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           1.318     7.730    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X113Y110       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.861     4.588    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y110       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000     4.588    
                         clock uncertainty           -0.056     4.532    
    SLICE_X113Y110       FDRE (Setup_fdre_C_D)       -0.058     4.474    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          4.474    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.139ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.642ns (17.082%)  route 3.116ns (82.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 4.588 - 2.500 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         2.228     2.493    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.821     3.850    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X112Y110       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.518     4.368 f  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat_reg[0]/Q
                         net (fo=2, routed)           1.920     6.288    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat[0]
    SLICE_X113Y110       LUT2 (Prop_lut2_I0_O)        0.124     6.412 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           1.196     7.608    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X113Y110       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.861     4.588    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y110       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/C
                         clock pessimism              0.000     4.588    
                         clock uncertainty           -0.056     4.532    
    SLICE_X113Y110       FDRE (Setup_fdre_C_D)       -0.062     4.470    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          4.470    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 -3.139    

Slack (VIOLATED) :        -2.881ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.456ns (14.954%)  route 2.593ns (85.046%))
  Logic Levels:           0  
  Clock Path Skew:        -1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 4.568 - 2.500 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         2.228     2.493    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.810     3.839    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y129       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.456     4.295 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.593     6.888    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     4.568    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     4.568    
                         clock uncertainty           -0.056     4.511    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.007    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 -2.881    

Slack (VIOLATED) :        -2.871ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.456ns (14.998%)  route 2.584ns (85.002%))
  Logic Levels:           0  
  Clock Path Skew:        -1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 4.569 - 2.500 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         2.228     2.493    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.810     3.839    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y129       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.456     4.295 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.584     6.879    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     4.569    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     4.569    
                         clock uncertainty           -0.056     4.512    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.008    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 -2.871    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.952ns (21.479%)  route 3.480ns (78.521%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.348 - 2.500 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.788     2.053    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y95        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.456     2.509 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=4, routed)           1.579     4.088    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_data_count[5]
    SLICE_X101Y92        LUT6 (Prop_lut6_I1_O)        0.124     4.212 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=1, routed)           0.574     4.786    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2_n_0
    SLICE_X101Y92        LUT4 (Prop_lut4_I3_O)        0.124     4.910 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=6, routed)           0.693     5.603    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_status_a[2]
    SLICE_X103Y84        LUT5 (Prop_lut5_I4_O)        0.124     5.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state[3]_i_7_comp/O
                         net (fo=1, routed)           0.445     6.171    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/g_rst0_repN_alias
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     6.295 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp_2/O
                         net (fo=4, routed)           0.190     6.485    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0_n_39
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.607     4.348    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[0]/C
                         clock pessimism              0.138     4.486    
                         clock uncertainty           -0.056     4.430    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     4.225    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.225    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.952ns (21.479%)  route 3.480ns (78.521%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.348 - 2.500 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.788     2.053    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y95        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.456     2.509 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=4, routed)           1.579     4.088    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_data_count[5]
    SLICE_X101Y92        LUT6 (Prop_lut6_I1_O)        0.124     4.212 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=1, routed)           0.574     4.786    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2_n_0
    SLICE_X101Y92        LUT4 (Prop_lut4_I3_O)        0.124     4.910 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=6, routed)           0.693     5.603    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_status_a[2]
    SLICE_X103Y84        LUT5 (Prop_lut5_I4_O)        0.124     5.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state[3]_i_7_comp/O
                         net (fo=1, routed)           0.445     6.171    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/g_rst0_repN_alias
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     6.295 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp_2/O
                         net (fo=4, routed)           0.190     6.485    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0_n_39
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.607     4.348    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[1]/C
                         clock pessimism              0.138     4.486    
                         clock uncertainty           -0.056     4.430    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     4.225    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.225    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.952ns (21.479%)  route 3.480ns (78.521%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.348 - 2.500 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.788     2.053    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y95        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.456     2.509 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=4, routed)           1.579     4.088    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_data_count[5]
    SLICE_X101Y92        LUT6 (Prop_lut6_I1_O)        0.124     4.212 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=1, routed)           0.574     4.786    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2_n_0
    SLICE_X101Y92        LUT4 (Prop_lut4_I3_O)        0.124     4.910 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=6, routed)           0.693     5.603    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_status_a[2]
    SLICE_X103Y84        LUT5 (Prop_lut5_I4_O)        0.124     5.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state[3]_i_7_comp/O
                         net (fo=1, routed)           0.445     6.171    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/g_rst0_repN_alias
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     6.295 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp_2/O
                         net (fo=4, routed)           0.190     6.485    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0_n_39
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.607     4.348    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/C
                         clock pessimism              0.138     4.486    
                         clock uncertainty           -0.056     4.430    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     4.225    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.225    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.952ns (21.479%)  route 3.480ns (78.521%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.348 - 2.500 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.788     2.053    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y95        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.456     2.509 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=4, routed)           1.579     4.088    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_data_count[5]
    SLICE_X101Y92        LUT6 (Prop_lut6_I1_O)        0.124     4.212 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=1, routed)           0.574     4.786    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2_n_0
    SLICE_X101Y92        LUT4 (Prop_lut4_I3_O)        0.124     4.910 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=6, routed)           0.693     5.603    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_status_a[2]
    SLICE_X103Y84        LUT5 (Prop_lut5_I4_O)        0.124     5.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state[3]_i_7_comp/O
                         net (fo=1, routed)           0.445     6.171    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/g_rst0_repN_alias
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     6.295 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp_2/O
                         net (fo=4, routed)           0.190     6.485    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0_n_39
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.607     4.348    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/C
                         clock pessimism              0.138     4.486    
                         clock uncertainty           -0.056     4.430    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205     4.225    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.225    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.166ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.642ns (23.041%)  route 2.144ns (76.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 4.588 - 2.500 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         2.228     2.493    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.821     3.850    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X112Y110       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.518     4.368 f  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           1.539     5.908    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_lat[1]
    SLICE_X113Y110       LUT1 (Prop_lut1_I0_O)        0.124     6.032 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dn0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.605     6.636    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dn0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X113Y110       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.861     4.588    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y110       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica/C
                         clock pessimism              0.000     4.588    
                         clock uncertainty           -0.056     4.532    
    SLICE_X113Y110       FDRE (Setup_fdre_C_D)       -0.061     4.471    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          4.471    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                 -2.166    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_tclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.518ns (22.722%)  route 1.762ns (77.278%))
  Logic Levels:           0  
  Clock Path Skew:        -1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 4.569 - 2.500 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         2.228     2.493    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.810     3.839    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X112Y129       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_tclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518     4.357 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_tclk_en_clkalign_reg/Q
                         net (fo=2, routed)           1.762     6.119    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_tclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     4.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     4.569    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     4.569    
                         clock uncertainty           -0.056     4.512    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_TCE)
                                                     -0.505     4.007    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 -2.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_wct_short_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/wct_latch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.699%)  route 0.338ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.610     0.680    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X104Y96        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_wct_short_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.164     0.844 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_wct_short_reg[1]/Q
                         net (fo=1, routed)           0.338     1.181    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/wct_latch_reg[15]_0[0]
    SLICE_X105Y108       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/wct_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.966     1.043    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    SLICE_X105Y108       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/wct_latch_reg[1]/C
                         clock pessimism             -0.012     1.031    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.066     1.097    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/wct_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/hs_mux_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.209ns (20.441%)  route 0.813ns (79.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.720     0.790    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    SLICE_X112Y143       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/hs_mux_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_fdre_C_Q)         0.164     0.954 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/hs_mux_sel_reg/Q
                         net (fo=17, routed)          0.514     1.468    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/hs_mux_sel_reg_n_0
    SLICE_X106Y141       LUT4 (Prop_lut4_I1_O)        0.045     1.513 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst_i_1/O
                         net (fo=1, routed)           0.300     1.813    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/D1022_out
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.051     1.128    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.254     1.382 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.319     1.701    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst/CLKDIV
                         clock pessimism             -0.007     1.694    
    OLOGIC_X1Y146        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.713    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.444%)  route 0.584ns (80.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.768     0.838    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     0.930 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.254     1.184    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y129       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141     1.325 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_rst_clkalign_reg/Q
                         net (fo=2, routed)           0.584     1.909    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/oddr_rst_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.051     1.128    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.254     1.382 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.320     1.702    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/CLKDIV
                         clock pessimism             -0.467     1.235    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     1.794    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.687     0.757    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y116       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y116       FDRE (Prop_fdre_C_Q)         0.141     0.898 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.954    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X103Y116       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.959     1.036    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y116       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.279     0.757    
    SLICE_X103Y116       FDRE (Hold_fdre_C_D)         0.076     0.833    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.687     0.757    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y116       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y116       FDRE (Prop_fdre_C_Q)         0.141     0.898 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.954    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X103Y116       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.959     1.036    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y116       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.279     0.757    
    SLICE_X103Y116       FDRE (Hold_fdre_C_D)         0.075     0.832    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.680     0.750    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y123       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y123       FDRE (Prop_fdre_C_Q)         0.141     0.891 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.947    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X103Y123       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.951     1.028    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y123       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.278     0.750    
    SLICE_X103Y123       FDRE (Hold_fdre_C_D)         0.075     0.825    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.715     0.785    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDRE (Prop_fdre_C_Q)         0.141     0.926 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.982    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X107Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.988     1.065    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.280     0.785    
    SLICE_X107Y114       FDRE (Hold_fdre_C_D)         0.075     0.860    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.756ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.686     0.756    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y117       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y117       FDRE (Prop_fdre_C_Q)         0.141     0.897 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.953    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X103Y117       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.958     1.035    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y117       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.279     0.756    
    SLICE_X103Y117       FDRE (Hold_fdre_C_D)         0.075     0.831    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/hs_mux_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.209ns (19.983%)  route 0.837ns (80.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.720     0.790    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    SLICE_X112Y143       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/hs_mux_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_fdre_C_Q)         0.164     0.954 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/hs_mux_sel_reg/Q
                         net (fo=17, routed)          0.519     1.474    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/hs_mux_sel_reg_n_0
    SLICE_X109Y141       LUT4 (Prop_lut4_I1_O)        0.045     1.519 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst_i_1/O
                         net (fo=1, routed)           0.318     1.836    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst_i_1_n_0
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.051     1.128    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.254     1.382 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.320     1.702    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/CLKDIV
                         clock pessimism             -0.007     1.695    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.714    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.687     0.757    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y116       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y116       FDRE (Prop_fdre_C_Q)         0.141     0.898 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.954    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X103Y116       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.959     1.036    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X103Y116       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.279     0.757    
    SLICE_X103Y116       FDRE (Hold_fdre_C_D)         0.071     0.828    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         2.500       -0.674     BUFR_X1Y11       nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X5Y28     nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X5Y29     nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         2.500       0.345      BUFGCTRL_X0Y15   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/I0
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/I0
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y146    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         2.500       0.833      OLOGIC_X1Y146    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y148    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         2.500       0.833      OLOGIC_X1Y148    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X108Y133   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X108Y133   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y148   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/d1_latch_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y148   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/d1_latch_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y119   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/hs_tx_byte_d0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y112   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/state_timer_2_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y112   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/state_timer_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y112   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/state_timer_2_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y119   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/tx_words_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y119   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/tx_words_counter_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X108Y133   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X108Y133   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y114   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_clkp_lp_lat_tristate_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y110   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y110   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y110   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y110   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X112Y111   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X112Y111   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X112Y111   nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_lp_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/I0
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y114    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         2.500       0.833      OLOGIC_X1Y114    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.625       3.470      BUFGCTRL_X0Y4    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.625       207.735    MMCME2_ADV_X1Y0  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line119/clk_wiz_1/inst/clk_in1
  To Clock:  nolabel_line119/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line119/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line119/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.812       1.312      MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line218/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    nolabel_line119/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line218/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.625       3.470      BUFGCTRL_X0Y5    nolabel_line119/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.625       4.376      MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.625       4.376      MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.625       94.375     MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.625       207.735    MMCME2_ADV_X0Y0  nolabel_line119/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_frame_clk
  To Clock:  adc_lvds_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -2.619ns,  Total Violation       -2.619ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_frame_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 1.642 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.000     0.393    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.179     1.074    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.484     1.558 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.084     1.642    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/CLKB0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.642    
                         clock uncertainty           -0.035     1.607    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.016     1.623    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.623    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  1.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.619ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_frame_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.887ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        3.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  adc_fclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.000     0.887    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.408     1.375    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.610     2.985 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.320     3.306    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/bitslip_is_locked_i_2_0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     3.306    
                         clock uncertainty            0.035     3.341    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.165     3.506    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                 -2.619    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA_CLK_2
  To Clock:  adc_lvds_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.089ns,  Total Violation      -15.874ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.583ns  (logic 0.459ns (29.000%)  route 1.124ns (71.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.810     5.319    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=3, routed)           1.124     6.902    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.813    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.573ns  (logic 0.459ns (29.182%)  route 1.114ns (70.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.810     5.319    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=3, routed)           1.114     6.892    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/CLKB0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.813    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.412ns  (logic 0.459ns (32.512%)  route 0.953ns (67.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.806     5.315    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y77        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/Q
                         net (fo=2, routed)           0.953     6.727    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/g_ce_clkdiv_repN_alias
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/CLKB0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.809    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.782ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.272ns  (logic 0.459ns (36.097%)  route 0.813ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.806     5.315    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y77        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/Q
                         net (fo=2, routed)           0.813     6.587    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/g_ce_clkdiv_repN_alias
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/CLKB0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.805    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                 -1.782    

Slack (VIOLATED) :        -1.730ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.208ns  (logic 0.459ns (37.987%)  route 0.749ns (62.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 5.502 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.810     5.319    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=3, routed)           0.749     6.528    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/g_ce_clkdiv
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.276     5.502    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/CLKB0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.546    
                         clock uncertainty           -0.035     5.510    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.797    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                 -1.730    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.170ns  (logic 0.459ns (39.223%)  route 0.711ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.809     5.318    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X113Y78        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/Q
                         net (fo=2, routed)           0.711     6.489    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/g_ce_clkdiv_repN_1_alias
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/CLKB0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.809    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.028ns  (logic 0.459ns (44.649%)  route 0.569ns (55.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.809     5.318    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X113Y78        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.459     5.777 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/Q
                         net (fo=2, routed)           0.569     6.346    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/g_ce_clkdiv_repN_1_alias
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.805    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.010ns  (logic 0.459ns (45.434%)  route 0.551ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 5.505 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.810     5.319    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X107Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/Q
                         net (fo=2, routed)           0.551     6.330    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/g_ce_clkdiv_repN_2_alias
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.279     5.505    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/CLKB0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.549    
                         clock uncertainty           -0.035     5.513    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.800    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.800    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                 -1.529    

Slack (VIOLATED) :        -1.527ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.011ns  (logic 0.459ns (45.389%)  route 0.552ns (54.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 5.508 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.810     5.319    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X107Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/Q
                         net (fo=2, routed)           0.552     6.331    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/g_ce_clkdiv_repN_2_alias
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.282     5.508    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.552    
                         clock uncertainty           -0.035     5.516    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.803    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                 -1.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.897%)  route 0.239ns (62.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 3.330 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.254     3.126    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X107Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/Q
                         net (fo=2, routed)           0.239     3.511    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/g_ce_clkdiv_repN_2_alias
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.103     3.330    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.295    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.281    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.897%)  route 0.239ns (62.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 3.327 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.254     3.126    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X107Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/Q
                         net (fo=2, routed)           0.239     3.511    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/g_ce_clkdiv_repN_2_alias
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.100     3.327    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.292    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.278    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.419ns  (logic 0.146ns (34.844%)  route 0.273ns (65.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.253     3.125    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X113Y78        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/Q
                         net (fo=2, routed)           0.273     3.544    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/g_ce_clkdiv_repN_1_alias
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.283    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.478ns  (logic 0.146ns (30.529%)  route 0.332ns (69.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.253     3.125    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X113Y78        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/Q
                         net (fo=2, routed)           0.332     3.603    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/g_ce_clkdiv_repN_1_alias
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.286    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.505ns  (logic 0.146ns (28.894%)  route 0.359ns (71.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 3.325 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.254     3.126    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=3, routed)           0.359     3.631    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/g_ce_clkdiv
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.098     3.325    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/bitslip_is_locked_i_2_0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.290    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.276    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.522ns  (logic 0.146ns (27.992%)  route 0.376ns (72.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.253     3.125    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y77        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/Q
                         net (fo=2, routed)           0.376     3.647    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/g_ce_clkdiv_repN_alias
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.283    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.580ns  (logic 0.146ns (25.181%)  route 0.434ns (74.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.253     3.125    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y77        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/Q
                         net (fo=2, routed)           0.434     3.705    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/g_ce_clkdiv_repN_alias
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.286    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.624ns  (logic 0.146ns (23.407%)  route 0.478ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.254     3.126    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=3, routed)           0.478     3.750    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.288    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.634ns  (logic 0.146ns (23.033%)  route 0.488ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.254     3.126    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X110Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=3, routed)           0.488     3.760    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.288    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ADC_DATA_CLK_2

Setup :          282  Failing Endpoints,  Worst Slack       -4.206ns,  Total Violation     -811.860ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.206ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.180ns  (logic 1.229ns (29.399%)  route 2.951ns (70.601%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 155.052 - 152.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 155.017 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.848   155.017    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X111Y72        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.456   155.473 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37_reg[27]/Q
                         net (fo=5, routed)           1.246   156.719    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/trig_level_1[17]
    SLICE_X111Y72        LUT4 (Prop_lut4_I2_O)        0.124   156.843 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_2b_hi_carry_i_5/O
                         net (fo=1, routed)           0.000   156.843    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b_n_30
    SLICE_X111Y72        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   157.244 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_2b_hi_carry/CO[3]
                         net (fo=10, routed)          1.140   158.384    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]_3[0]
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.124   158.508 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_2__0/O
                         net (fo=1, routed)           0.565   159.073    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_2__0_n_0
    SLICE_X113Y71        LUT6 (Prop_lut6_I1_O)        0.124   159.197 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_1_comp/O
                         net (fo=1, routed)           0.000   159.197    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_1_n_0
    SLICE_X113Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.750   155.052    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X113Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/C
                         clock pessimism              0.000   155.052    
                         clock uncertainty           -0.092   154.960    
    SLICE_X113Y71        FDRE (Setup_fdre_C_D)        0.031   154.991    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]
  -------------------------------------------------------------------
                         required time                        154.991    
                         arrival time                        -159.197    
  -------------------------------------------------------------------
                         slack                                 -4.206    

Slack (VIOLATED) :        -4.164ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.132ns  (logic 1.360ns (32.913%)  route 2.772ns (67.087%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 155.061 - 152.000 ) 
    Source Clock Delay      (SCD):    3.157ns = ( 155.032 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.863   155.032    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X111Y60        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.456   155.488 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/Q
                         net (fo=5, routed)           1.028   156.516    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/trig_level_0[10]
    SLICE_X111Y61        LUT4 (Prop_lut4_I0_O)        0.124   156.640 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_1a_hi_carry_i_8/O
                         net (fo=1, routed)           0.000   156.640    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b_n_17
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.172 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_1a_hi_carry/CO[3]
                         net (fo=5, routed)           0.929   158.101    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_reg[1]_2[0]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124   158.225 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5/O
                         net (fo=5, routed)           0.815   159.040    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5_n_0
    SLICE_X109Y61        LUT6 (Prop_lut6_I2_O)        0.124   159.164 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_i_1_comp/O
                         net (fo=1, routed)           0.000   159.164    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_i_1_n_0
    SLICE_X109Y61        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.759   155.061    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X109Y61        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/C
                         clock pessimism              0.000   155.061    
                         clock uncertainty           -0.092   154.969    
    SLICE_X109Y61        FDRE (Setup_fdre_C_D)        0.031   155.000    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg
  -------------------------------------------------------------------
                         required time                        155.000    
                         arrival time                        -159.164    
  -------------------------------------------------------------------
                         slack                                 -4.164    

Slack (VIOLATED) :        -4.098ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.067ns  (logic 1.378ns (33.884%)  route 2.689ns (66.116%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 155.052 - 152.000 ) 
    Source Clock Delay      (SCD):    3.145ns = ( 155.020 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.851   155.020    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X110Y71        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.456   155.476 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg37_reg[7]/Q
                         net (fo=5, routed)           1.053   156.529    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/trig_level_1[5]
    SLICE_X110Y71        LUT4 (Prop_lut4_I3_O)        0.124   156.653 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_2b_lo_carry_i_7/O
                         net (fo=1, routed)           0.000   156.653    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b_n_24
    SLICE_X110Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.203 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_2b_lo_carry/CO[3]
                         net (fo=12, routed)          0.847   158.050    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]_1[0]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.124   158.174 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_5__0_comp/O
                         net (fo=1, routed)           0.789   158.963    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state[1]_i_5__0_n_0_repN
    SLICE_X113Y71        LUT6 (Prop_lut6_I3_O)        0.124   159.087 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000   159.087    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_i_1__0_n_0
    SLICE_X113Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.750   155.052    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X113Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/C
                         clock pessimism              0.000   155.052    
                         clock uncertainty           -0.092   154.960    
    SLICE_X113Y71        FDRE (Setup_fdre_C_D)        0.029   154.989    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg
  -------------------------------------------------------------------
                         required time                        154.989    
                         arrival time                        -159.087    
  -------------------------------------------------------------------
                         slack                                 -4.098    

Slack (VIOLATED) :        -4.092ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.394%)  route 3.299ns (77.606%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 155.119 - 152.000 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 154.945 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.776   154.945    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.456   155.401 f  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[28]/Q
                         net (fo=4, routed)           1.435   156.836    nolabel_line119/adc_trigger_0/inst/trig_config_a[14]
    SLICE_X104Y67        LUT4 (Prop_lut4_I2_O)        0.124   156.960 r  nolabel_line119/adc_trigger_0/inst/trig_sub_word[2]_i_3/O
                         net (fo=7, routed)           0.671   157.631    nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_sub_word_reg[0]
    SLICE_X105Y66        LUT5 (Prop_lut5_I0_O)        0.124   157.755 r  nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_7/O
                         net (fo=3, routed)           0.513   158.268    nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_7_n_0
    SLICE_X104Y66        LUT4 (Prop_lut4_I3_O)        0.124   158.392 f  nolabel_line119/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[0]_i_2/O
                         net (fo=1, routed)           0.680   159.072    nolabel_line119/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[0]_i_2_n_0
    SLICE_X104Y66        LUT6 (Prop_lut6_I0_O)        0.124   159.196 r  nolabel_line119/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[0]_i_1/O
                         net (fo=1, routed)           0.000   159.196    nolabel_line119/adc_trigger_0/inst/nolabel_line360_n_14
    SLICE_X104Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.817   155.119    nolabel_line119/adc_trigger_0/inst/adc_data_clk
    SLICE_X104Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/C
                         clock pessimism              0.000   155.119    
                         clock uncertainty           -0.092   155.027    
    SLICE_X104Y66        FDRE (Setup_fdre_C_D)        0.077   155.104    nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]
  -------------------------------------------------------------------
                         required time                        155.104    
                         arrival time                        -159.196    
  -------------------------------------------------------------------
                         slack                                 -4.092    

Slack (VIOLATED) :        -4.080ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.045ns  (logic 1.360ns (33.623%)  route 2.685ns (66.377%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 155.060 - 152.000 ) 
    Source Clock Delay      (SCD):    3.157ns = ( 155.032 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.863   155.032    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X111Y60        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.456   155.488 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/Q
                         net (fo=5, routed)           1.028   156.516    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/trig_level_0[10]
    SLICE_X111Y61        LUT4 (Prop_lut4_I0_O)        0.124   156.640 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_1a_hi_carry_i_8/O
                         net (fo=1, routed)           0.000   156.640    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b_n_17
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.172 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_1a_hi_carry/CO[3]
                         net (fo=5, routed)           1.137   158.309    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_reg[1]_2[0]
    SLICE_X111Y62        LUT6 (Prop_lut6_I2_O)        0.124   158.433 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[1]_i_3/O
                         net (fo=4, routed)           0.520   158.953    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[1]_i_3_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I0_O)        0.124   159.077 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next[0]_i_1/O
                         net (fo=1, routed)           0.000   159.077    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next[0]_i_1_n_0
    SLICE_X111Y62        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.758   155.060    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X111Y62        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next_reg[0]/C
                         clock pessimism              0.000   155.060    
                         clock uncertainty           -0.092   154.968    
    SLICE_X111Y62        FDRE (Setup_fdre_C_D)        0.029   154.997    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next_reg[0]
  -------------------------------------------------------------------
                         required time                        154.997    
                         arrival time                        -159.077    
  -------------------------------------------------------------------
                         slack                                 -4.080    

Slack (VIOLATED) :        -4.075ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.042ns  (logic 1.360ns (33.648%)  route 2.682ns (66.352%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 155.060 - 152.000 ) 
    Source Clock Delay      (SCD):    3.157ns = ( 155.032 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.863   155.032    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X111Y60        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.456   155.488 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/Q
                         net (fo=5, routed)           1.028   156.516    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/trig_level_0[10]
    SLICE_X111Y61        LUT4 (Prop_lut4_I0_O)        0.124   156.640 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_1a_hi_carry_i_8/O
                         net (fo=1, routed)           0.000   156.640    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b_n_17
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.172 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_1a_hi_carry/CO[3]
                         net (fo=5, routed)           1.137   158.309    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_reg[1]_2[0]
    SLICE_X111Y62        LUT6 (Prop_lut6_I2_O)        0.124   158.433 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[1]_i_3/O
                         net (fo=4, routed)           0.517   158.950    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[1]_i_3_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I2_O)        0.124   159.074 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[1]_i_1/O
                         net (fo=1, routed)           0.000   159.074    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[1]_i_1_n_0
    SLICE_X111Y62        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.758   155.060    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X111Y62        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[1]/C
                         clock pessimism              0.000   155.060    
                         clock uncertainty           -0.092   154.968    
    SLICE_X111Y62        FDRE (Setup_fdre_C_D)        0.031   154.999    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        154.999    
                         arrival time                        -159.074    
  -------------------------------------------------------------------
                         slack                                 -4.075    

Slack (VIOLATED) :        -4.047ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.017ns  (logic 1.266ns (31.514%)  route 2.751ns (68.486%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 155.054 - 152.000 ) 
    Source Clock Delay      (SCD):    3.148ns = ( 155.023 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.854   155.023    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y81        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518   155.541 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39_reg[26]/Q
                         net (fo=5, routed)           0.908   156.449    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/trig_level_3[16]
    SLICE_X112Y81        LUT4 (Prop_lut4_I0_O)        0.124   156.573 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_2a_hi_carry_i_5__0/O
                         net (fo=1, routed)           0.000   156.573    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b_n_12
    SLICE_X112Y81        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   156.949 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_2a_hi_carry/CO[3]
                         net (fo=6, routed)           1.212   158.161    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_reg[1]_2[0]
    SLICE_X110Y81        LUT6 (Prop_lut6_I2_O)        0.124   158.285 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_3__2/O
                         net (fo=3, routed)           0.631   158.916    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_3__2_n_0
    SLICE_X110Y81        LUT6 (Prop_lut6_I2_O)        0.124   159.040 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000   159.040    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[0]_i_1__0_n_0
    SLICE_X110Y81        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.752   155.054    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/C
                         clock pessimism              0.000   155.054    
                         clock uncertainty           -0.092   154.962    
    SLICE_X110Y81        FDRE (Setup_fdre_C_D)        0.031   154.993    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        154.993    
                         arrival time                        -159.040    
  -------------------------------------------------------------------
                         slack                                 -4.047    

Slack (VIOLATED) :        -4.045ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.011ns  (logic 1.360ns (33.907%)  route 2.651ns (66.093%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 155.059 - 152.000 ) 
    Source Clock Delay      (SCD):    3.157ns = ( 155.032 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.863   155.032    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X111Y60        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.456   155.488 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg36_reg[20]/Q
                         net (fo=5, routed)           1.028   156.516    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/trig_level_0[10]
    SLICE_X111Y61        LUT4 (Prop_lut4_I0_O)        0.124   156.640 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_1a_hi_carry_i_8/O
                         net (fo=1, routed)           0.000   156.640    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b_n_17
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.172 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_1a_hi_carry/CO[3]
                         net (fo=5, routed)           1.137   158.309    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_reg[1]_2[0]
    SLICE_X111Y62        LUT6 (Prop_lut6_I2_O)        0.124   158.433 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[1]_i_3/O
                         net (fo=4, routed)           0.486   158.919    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[1]_i_3_n_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I2_O)        0.124   159.043 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[0]_i_1/O
                         net (fo=1, routed)           0.000   159.043    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter[0]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.757   155.059    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X111Y63        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[0]/C
                         clock pessimism              0.000   155.059    
                         clock uncertainty           -0.092   154.967    
    SLICE_X111Y63        FDRE (Setup_fdre_C_D)        0.031   154.998    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        154.998    
                         arrival time                        -159.043    
  -------------------------------------------------------------------
                         slack                                 -4.045    

Slack (VIOLATED) :        -4.042ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.013ns  (logic 1.266ns (31.551%)  route 2.747ns (68.449%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 155.054 - 152.000 ) 
    Source Clock Delay      (SCD):    3.148ns = ( 155.023 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.854   155.023    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y81        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518   155.541 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg39_reg[26]/Q
                         net (fo=5, routed)           0.908   156.449    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/trig_level_3[16]
    SLICE_X112Y81        LUT4 (Prop_lut4_I0_O)        0.124   156.573 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_2a_hi_carry_i_5__0/O
                         net (fo=1, routed)           0.000   156.573    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b_n_12
    SLICE_X112Y81        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   156.949 f  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_2a_hi_carry/CO[3]
                         net (fo=6, routed)           1.212   158.161    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_reg[1]_2[0]
    SLICE_X110Y81        LUT6 (Prop_lut6_I2_O)        0.124   158.285 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_3__2/O
                         net (fo=3, routed)           0.627   158.912    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_3__2_n_0
    SLICE_X110Y81        LUT6 (Prop_lut6_I2_O)        0.124   159.036 r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000   159.036    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_1__0_n_0
    SLICE_X110Y81        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.752   155.054    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/C
                         clock pessimism              0.000   155.054    
                         clock uncertainty           -0.092   154.962    
    SLICE_X110Y81        FDRE (Setup_fdre_C_D)        0.032   154.994    nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        154.994    
                         arrival time                        -159.036    
  -------------------------------------------------------------------
                         slack                                 -4.042    

Slack (VIOLATED) :        -3.996ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.180%)  route 3.081ns (78.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 155.119 - 152.000 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 154.945 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.776   154.945    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.456   155.401 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[28]/Q
                         net (fo=4, routed)           1.435   156.836    nolabel_line119/adc_trigger_0/inst/trig_config_a[14]
    SLICE_X104Y67        LUT4 (Prop_lut4_I2_O)        0.124   156.960 f  nolabel_line119/adc_trigger_0/inst/trig_sub_word[2]_i_3/O
                         net (fo=7, routed)           0.536   157.496    nolabel_line119/adc_trigger_0/inst/nolabel_line455/trig_auto_recv_reg_3
    SLICE_X105Y67        LUT5 (Prop_lut5_I4_O)        0.124   157.620 r  nolabel_line119/adc_trigger_0/inst/nolabel_line455/trig_state[2]_i_3/O
                         net (fo=5, routed)           0.479   158.100    nolabel_line119/adc_trigger_0/inst/nolabel_line455/trig_state[2]_i_3_n_0
    SLICE_X104Y66        LUT6 (Prop_lut6_I1_O)        0.124   158.224 r  nolabel_line119/adc_trigger_0/inst/nolabel_line455/trig_state[2]_i_1/O
                         net (fo=6, routed)           0.631   158.854    nolabel_line119/adc_trigger_0/inst/trig_state
    SLICE_X104Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.817   155.119    nolabel_line119/adc_trigger_0/inst/adc_data_clk
    SLICE_X104Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/C
                         clock pessimism              0.000   155.119    
                         clock uncertainty           -0.092   155.027    
    SLICE_X104Y66        FDRE (Setup_fdre_C_CE)      -0.169   154.858    nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]
  -------------------------------------------------------------------
                         required time                        154.858    
                         arrival time                        -158.854    
  -------------------------------------------------------------------
                         slack                                 -3.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.251ns (32.983%)  route 0.510ns (67.017%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.628     0.964    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y68        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[13]/Q
                         net (fo=2, routed)           0.510     1.615    nolabel_line119/adc_trigger_0/inst/nolabel_line437/trig_holdoff[13]
    SLICE_X107Y68        LUT3 (Prop_lut3_I1_O)        0.045     1.660 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[15]_i_8/O
                         net (fo=1, routed)           0.000     1.660    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[15]_i_8_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.725 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.725    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]_i_1_n_6
    SLICE_X107Y68        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.291     1.464    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y68        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[13]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.092     1.556    
    SLICE_X107Y68        FDRE (Hold_fdre_C_D)         0.105     1.661    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.274ns (35.955%)  route 0.488ns (64.045%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.630     0.966    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y66        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[5]/Q
                         net (fo=2, routed)           0.488     1.618    nolabel_line119/adc_trigger_0/inst/nolabel_line437/trig_holdoff[5]
    SLICE_X107Y66        LUT3 (Prop_lut3_I1_O)        0.045     1.663 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     1.663    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[7]_i_8_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.728 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.728    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[7]_i_1_n_6
    SLICE_X107Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.293     1.466    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[5]/C
                         clock pessimism              0.000     1.466    
                         clock uncertainty            0.092     1.558    
    SLICE_X107Y66        FDRE (Hold_fdre_C_D)         0.105     1.663    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.256ns (33.590%)  route 0.506ns (66.410%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.630     0.966    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X110Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[8]/Q
                         net (fo=2, routed)           0.506     1.613    nolabel_line119/adc_trigger_0/inst/nolabel_line437/trig_holdoff[8]
    SLICE_X107Y67        LUT3 (Prop_lut3_I1_O)        0.045     1.658 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[11]_i_9/O
                         net (fo=1, routed)           0.000     1.658    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[11]_i_9_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.728 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.728    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]_i_1_n_7
    SLICE_X107Y67        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.292     1.465    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y67        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[8]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.092     1.557    
    SLICE_X107Y67        FDRE (Hold_fdre_C_D)         0.105     1.662    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.251ns (32.540%)  route 0.520ns (67.460%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.630     0.966    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X110Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[9]/Q
                         net (fo=2, routed)           0.520     1.627    nolabel_line119/adc_trigger_0/inst/nolabel_line437/trig_holdoff[9]
    SLICE_X107Y67        LUT3 (Prop_lut3_I1_O)        0.045     1.672 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     1.672    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[11]_i_8_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.737 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.737    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]_i_1_n_6
    SLICE_X107Y67        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.292     1.465    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y67        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[9]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.092     1.557    
    SLICE_X107Y67        FDRE (Hold_fdre_C_D)         0.105     1.662    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.251ns (32.491%)  route 0.522ns (67.509%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.626     0.962    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y70        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[21]/Q
                         net (fo=2, routed)           0.522     1.624    nolabel_line119/adc_trigger_0/inst/nolabel_line437/trig_holdoff[21]
    SLICE_X107Y70        LUT3 (Prop_lut3_I1_O)        0.045     1.669 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[23]_i_8/O
                         net (fo=1, routed)           0.000     1.669    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[23]_i_8_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.734 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.734    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[23]_i_1_n_6
    SLICE_X107Y70        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.289     1.462    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y70        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[21]/C
                         clock pessimism              0.000     1.462    
                         clock uncertainty            0.092     1.554    
    SLICE_X107Y70        FDRE (Hold_fdre_C_D)         0.105     1.659    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.249ns (31.923%)  route 0.531ns (68.077%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.628     0.964    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y68        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[11]/Q
                         net (fo=2, routed)           0.531     1.636    nolabel_line119/adc_trigger_0/inst/nolabel_line437/trig_holdoff[11]
    SLICE_X107Y67        LUT3 (Prop_lut3_I1_O)        0.045     1.681 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[11]_i_6/O
                         net (fo=1, routed)           0.000     1.681    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[11]_i_6_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.744 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.744    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]_i_1_n_4
    SLICE_X107Y67        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.292     1.465    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y67        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.092     1.557    
    SLICE_X107Y67        FDRE (Hold_fdre_C_D)         0.105     1.662    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/trig_auto_arm_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.209ns (24.445%)  route 0.646ns (75.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.598     0.934    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X104Y72        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDRE (Prop_fdre_C_Q)         0.164     1.098 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[22]/Q
                         net (fo=4, routed)           0.646     1.744    nolabel_line119/adc_trigger_0/inst/trig_config_a[10]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.045     1.789 r  nolabel_line119/adc_trigger_0/inst/trig_auto_arm_i_1/O
                         net (fo=1, routed)           0.000     1.789    nolabel_line119/adc_trigger_0/inst/trig_auto_arm_i_1_n_0
    SLICE_X104Y69        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/trig_auto_arm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.315     1.488    nolabel_line119/adc_trigger_0/inst/adc_data_clk
    SLICE_X104Y69        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/trig_auto_arm_reg/C
                         clock pessimism              0.000     1.488    
                         clock uncertainty            0.092     1.580    
    SLICE_X104Y69        FDRE (Hold_fdre_C_D)         0.120     1.700    nolabel_line119/adc_trigger_0/inst/trig_auto_arm_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.710%)  route 0.634ns (73.290%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.604     0.940    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y64        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y64        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=7, routed)           0.335     1.416    nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_config_a[2]
    SLICE_X105Y66        LUT5 (Prop_lut5_I2_O)        0.045     1.461 r  nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_7/O
                         net (fo=3, routed)           0.299     1.759    nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_7_n_0
    SLICE_X104Y66        LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  nolabel_line119/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    nolabel_line119/adc_trigger_0/inst/nolabel_line360_n_12
    SLICE_X104Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.318     1.491    nolabel_line119/adc_trigger_0/inst/adc_data_clk
    SLICE_X104Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[2]/C
                         clock pessimism              0.000     1.491    
                         clock uncertainty            0.092     1.583    
    SLICE_X104Y66        FDRE (Hold_fdre_C_D)         0.121     1.704    nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.274ns (34.275%)  route 0.525ns (65.725%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.631     0.967    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y65        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[1]/Q
                         net (fo=2, routed)           0.525     1.656    nolabel_line119/adc_trigger_0/inst/nolabel_line437/trig_holdoff[1]
    SLICE_X107Y65        LUT3 (Prop_lut3_I1_O)        0.045     1.701 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.701    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg[3]_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.766 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.766    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]_i_1_n_6
    SLICE_X107Y65        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.294     1.467    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y65        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/C
                         clock pessimism              0.000     1.467    
                         clock uncertainty            0.092     1.559    
    SLICE_X107Y65        FDRE (Hold_fdre_C_D)         0.105     1.664    nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/adc_trigger_0/inst/trig_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.551%)  route 0.639ns (73.449%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.604     0.940    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y64        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y64        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=7, routed)           0.335     1.416    nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_config_a[2]
    SLICE_X105Y66        LUT5 (Prop_lut5_I2_O)        0.045     1.461 r  nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_7/O
                         net (fo=3, routed)           0.304     1.765    nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_7_n_0
    SLICE_X104Y65        LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.810    nolabel_line119/adc_trigger_0/inst/nolabel_line360_n_11
    SLICE_X104Y65        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/trig_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.319     1.492    nolabel_line119/adc_trigger_0/inst/adc_data_clk
    SLICE_X104Y65        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/trig_state_reg[2]/C
                         clock pessimism              0.000     1.492    
                         clock uncertainty            0.092     1.584    
    SLICE_X104Y65        FDRE (Hold_fdre_C_D)         0.121     1.705    nolabel_line119/adc_trigger_0/inst/trig_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  adc_frame_clk
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.082ns,  Total Violation      -26.795ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.950ns  (logic 0.930ns (18.794%)  route 4.019ns (81.206%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 30.976 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           4.019    32.950    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        FDRE                                         f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.672    30.976    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X108Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/last_fclk_comb_reg/C
                         clock pessimism              0.000    30.976    
                         clock uncertainty           -0.092    30.884    
    SLICE_X108Y80        FDRE (Setup_fdre_C_D)       -0.017    30.867    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                         30.867    
                         arrival time                         -32.950    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.288ns  (logic 1.055ns (24.608%)  route 3.233ns (75.392%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 30.903 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.008    30.938    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.125    31.063 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.225    32.288    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.599    30.903    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000    30.903    
                         clock uncertainty           -0.092    30.811    
    SLICE_X105Y81        FDRE (Setup_fdre_C_R)       -0.429    30.382    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         30.382    
                         arrival time                         -32.288    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.288ns  (logic 1.055ns (24.608%)  route 3.233ns (75.392%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 30.903 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.008    30.938    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.125    31.063 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.225    32.288    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.599    30.903    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000    30.903    
                         clock uncertainty           -0.092    30.811    
    SLICE_X105Y81        FDRE (Setup_fdre_C_R)       -0.429    30.382    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         30.382    
                         arrival time                         -32.288    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.288ns  (logic 1.055ns (24.608%)  route 3.233ns (75.392%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 30.903 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.008    30.938    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.125    31.063 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.225    32.288    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.599    30.903    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000    30.903    
                         clock uncertainty           -0.092    30.811    
    SLICE_X105Y81        FDRE (Setup_fdre_C_R)       -0.429    30.382    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         30.382    
                         arrival time                         -32.288    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.288ns  (logic 1.055ns (24.608%)  route 3.233ns (75.392%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 30.903 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.008    30.938    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.125    31.063 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.225    32.288    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.599    30.903    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[7]/C
                         clock pessimism              0.000    30.903    
                         clock uncertainty           -0.092    30.811    
    SLICE_X105Y81        FDRE (Setup_fdre_C_R)       -0.429    30.382    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         30.382    
                         arrival time                         -32.288    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.113ns  (logic 1.055ns (25.657%)  route 3.058ns (74.343%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 30.902 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.008    30.938    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.125    31.063 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.050    32.113    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.598    30.902    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000    30.902    
                         clock uncertainty           -0.092    30.810    
    SLICE_X105Y80        FDRE (Setup_fdre_C_R)       -0.429    30.381    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         30.381    
                         arrival time                         -32.113    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.113ns  (logic 1.055ns (25.657%)  route 3.058ns (74.343%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 30.902 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.008    30.938    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.125    31.063 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.050    32.113    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.598    30.902    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000    30.902    
                         clock uncertainty           -0.092    30.810    
    SLICE_X105Y80        FDRE (Setup_fdre_C_R)       -0.429    30.381    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         30.381    
                         arrival time                         -32.113    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.113ns  (logic 1.055ns (25.657%)  route 3.058ns (74.343%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 30.902 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.008    30.938    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.125    31.063 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.050    32.113    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.598    30.902    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000    30.902    
                         clock uncertainty           -0.092    30.810    
    SLICE_X105Y80        FDRE (Setup_fdre_C_R)       -0.429    30.381    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         30.381    
                         arrival time                         -32.113    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.113ns  (logic 1.055ns (25.657%)  route 3.058ns (74.343%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 30.902 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.008    30.938    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.125    31.063 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.050    32.113    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.598    30.902    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000    30.902    
                         clock uncertainty           -0.092    30.810    
    SLICE_X105Y80        FDRE (Setup_fdre_C_R)       -0.429    30.381    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         30.381    
                         arrival time                         -32.113    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_frame_clk fall@28.000ns)
  Data Path Delay:        4.113ns  (logic 1.055ns (25.656%)  route 3.058ns (74.344%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 30.905 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                     28.000    28.000 f  
    N18                                               0.000    28.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930    28.930 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.008    30.938    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.125    31.063 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          1.050    32.113    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.601    30.905    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000    30.905    
                         clock uncertainty           -0.092    30.813    
    SLICE_X105Y82        FDRE (Setup_fdre_C_R)       -0.429    30.384    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         30.384    
                         arrival time                         -32.113    
  -------------------------------------------------------------------
                         slack                                 -1.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        1.698ns  (logic 0.404ns (23.810%)  route 1.294ns (76.190%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 181.235 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358   180.358 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.833   181.191    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.046   181.237 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.461   181.698    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   180.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   180.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.869   181.235    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000   181.235    
                         clock uncertainty            0.092   181.327    
    SLICE_X105Y80        FDRE (Hold_fdre_C_R)        -0.018   181.309    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                       -181.309    
                         arrival time                         181.698    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        1.698ns  (logic 0.404ns (23.810%)  route 1.294ns (76.190%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 181.235 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358   180.358 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.833   181.191    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.046   181.237 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.461   181.698    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   180.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   180.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.869   181.235    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000   181.235    
                         clock uncertainty            0.092   181.327    
    SLICE_X105Y80        FDRE (Hold_fdre_C_R)        -0.018   181.309    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                       -181.309    
                         arrival time                         181.698    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        1.698ns  (logic 0.404ns (23.810%)  route 1.294ns (76.190%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 181.235 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358   180.358 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.833   181.191    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.046   181.237 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.461   181.698    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   180.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   180.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.869   181.235    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000   181.235    
                         clock uncertainty            0.092   181.327    
    SLICE_X105Y80        FDRE (Hold_fdre_C_R)        -0.018   181.309    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                       -181.309    
                         arrival time                         181.698    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        1.698ns  (logic 0.404ns (23.810%)  route 1.294ns (76.190%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 181.235 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358   180.358 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.833   181.191    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.046   181.237 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.461   181.698    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   180.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   180.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.869   181.235    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000   181.235    
                         clock uncertainty            0.092   181.327    
    SLICE_X105Y80        FDRE (Hold_fdre_C_R)        -0.018   181.309    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                       -181.309    
                         arrival time                         181.698    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        1.700ns  (logic 0.404ns (23.779%)  route 1.296ns (76.221%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 181.237 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358   180.358 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.833   181.191    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.046   181.237 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.463   181.700    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   180.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   180.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.871   181.237    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000   181.237    
                         clock uncertainty            0.092   181.329    
    SLICE_X105Y82        FDRE (Hold_fdre_C_R)        -0.018   181.311    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                       -181.311    
                         arrival time                         181.700    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        1.700ns  (logic 0.404ns (23.779%)  route 1.296ns (76.221%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 181.237 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358   180.358 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.833   181.191    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.046   181.237 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.463   181.700    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   180.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   180.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.871   181.237    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[11]/C
                         clock pessimism              0.000   181.237    
                         clock uncertainty            0.092   181.329    
    SLICE_X105Y82        FDRE (Hold_fdre_C_R)        -0.018   181.311    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                       -181.311    
                         arrival time                         181.700    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        1.700ns  (logic 0.404ns (23.779%)  route 1.296ns (76.221%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 181.237 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358   180.358 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.833   181.191    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.046   181.237 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.463   181.700    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   180.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   180.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.871   181.237    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[8]/C
                         clock pessimism              0.000   181.237    
                         clock uncertainty            0.092   181.329    
    SLICE_X105Y82        FDRE (Hold_fdre_C_R)        -0.018   181.311    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                       -181.311    
                         arrival time                         181.700    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        1.700ns  (logic 0.404ns (23.779%)  route 1.296ns (76.221%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 181.237 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358   180.358 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.833   181.191    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.046   181.237 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.463   181.700    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   180.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   180.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.871   181.237    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y82        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[9]/C
                         clock pessimism              0.000   181.237    
                         clock uncertainty            0.092   181.329    
    SLICE_X105Y82        FDRE (Hold_fdre_C_R)        -0.018   181.311    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                       -181.311    
                         arrival time                         181.700    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        3.981ns  (logic 0.988ns (24.812%)  route 2.994ns (75.188%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 183.145 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887   180.887 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           2.994   183.880    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.101   183.981 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_i_1/O
                         net (fo=1, routed)           0.000   183.981    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_i_1_n_0
    SLICE_X108Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   181.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   181.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.851   183.145    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X108Y80        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_reg/C
                         clock pessimism              0.000   183.145    
                         clock uncertainty            0.092   183.237    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.330   183.567    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_reg
  -------------------------------------------------------------------
                         required time                       -183.567    
                         arrival time                         183.981    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 adc_fclk_p
                            (clock source 'adc_frame_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@180.000ns - adc_frame_clk fall@180.000ns)
  Data Path Delay:        1.742ns  (logic 0.404ns (23.205%)  route 1.338ns (76.795%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 181.236 - 180.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 180.000 - 180.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_frame_clk fall edge)
                                                    180.000   180.000 f  
    N18                                               0.000   180.000 f  adc_fclk_p (IN)
                         net (fo=0)                   0.000   180.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.358   180.358 f  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=5, routed)           0.833   181.191    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X108Y80        LUT4 (Prop_lut4_I2_O)        0.046   181.237 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.505   181.742    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   180.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   180.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.870   181.236    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X105Y81        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000   181.236    
                         clock uncertainty            0.092   181.328    
    SLICE_X105Y81        FDRE (Hold_fdre_C_R)        -0.018   181.310    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                       -181.310    
                         arrival time                         181.742    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA_CLK_2
  To Clock:  clk_fpga_0

Setup :           66  Failing Endpoints,  Worst Slack       -3.819ns,  Total Violation     -141.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.819ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.889%)  route 0.815ns (64.111%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 30.911 - 28.125 ) 
    Source Clock Delay      (SCD):    5.339ns = ( 33.339 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.784    33.339    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y52         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y52         FDRE (Prop_fdre_C_Q)         0.456    33.795 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=1, routed)           0.815    34.610    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[19]
    SLICE_X92Y52         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.607    30.911    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y52         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[19]/C
                         clock pessimism              0.000    30.911    
                         clock uncertainty           -0.092    30.819    
    SLICE_X92Y52         FDRE (Setup_fdre_C_D)       -0.028    30.791    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[19]
  -------------------------------------------------------------------
                         required time                         30.791    
                         arrival time                         -34.610    
  -------------------------------------------------------------------
                         slack                                 -3.819    

Slack (VIOLATED) :        -3.639ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.457%)  route 0.618ns (57.543%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 30.910 - 28.125 ) 
    Source Clock Delay      (SCD):    5.338ns = ( 33.338 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.783    33.338    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y54         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y54         FDRE (Prop_fdre_C_Q)         0.456    33.794 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[9]/Q
                         net (fo=1, routed)           0.618    34.412    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[25]
    SLICE_X92Y54         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.606    30.910    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y54         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[25]/C
                         clock pessimism              0.000    30.910    
                         clock uncertainty           -0.092    30.818    
    SLICE_X92Y54         FDRE (Setup_fdre_C_D)       -0.045    30.773    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[25]
  -------------------------------------------------------------------
                         required time                         30.773    
                         arrival time                         -34.412    
  -------------------------------------------------------------------
                         slack                                 -3.639    

Slack (VIOLATED) :        -3.636ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.576%)  route 0.615ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 30.910 - 28.125 ) 
    Source Clock Delay      (SCD):    5.338ns = ( 33.338 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.783    33.338    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y53         FDRE (Prop_fdre_C_Q)         0.456    33.794 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/Q
                         net (fo=1, routed)           0.615    34.409    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[21]
    SLICE_X92Y53         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.606    30.910    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y53         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[21]/C
                         clock pessimism              0.000    30.910    
                         clock uncertainty           -0.092    30.818    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)       -0.045    30.773    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[21]
  -------------------------------------------------------------------
                         required time                         30.773    
                         arrival time                         -34.409    
  -------------------------------------------------------------------
                         slack                                 -3.636    

Slack (VIOLATED) :        -3.617ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 30.910 - 28.125 ) 
    Source Clock Delay      (SCD):    5.338ns = ( 33.338 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.783    33.338    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y53         FDRE (Prop_fdre_C_Q)         0.456    33.794 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/Q
                         net (fo=1, routed)           0.613    34.407    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[23]
    SLICE_X92Y53         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.606    30.910    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y53         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[23]/C
                         clock pessimism              0.000    30.910    
                         clock uncertainty           -0.092    30.818    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)       -0.028    30.790    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[23]
  -------------------------------------------------------------------
                         required time                         30.790    
                         arrival time                         -34.407    
  -------------------------------------------------------------------
                         slack                                 -3.617    

Slack (VIOLATED) :        -3.616ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.696%)  route 0.612ns (57.304%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 30.911 - 28.125 ) 
    Source Clock Delay      (SCD):    5.339ns = ( 33.339 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.784    33.339    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y52         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y52         FDRE (Prop_fdre_C_Q)         0.456    33.795 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.612    34.407    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[18]
    SLICE_X92Y52         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.607    30.911    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y52         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[18]/C
                         clock pessimism              0.000    30.911    
                         clock uncertainty           -0.092    30.819    
    SLICE_X92Y52         FDRE (Setup_fdre_C_D)       -0.028    30.791    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[18]
  -------------------------------------------------------------------
                         required time                         30.791    
                         arrival time                         -34.407    
  -------------------------------------------------------------------
                         slack                                 -3.616    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 30.911 - 28.125 ) 
    Source Clock Delay      (SCD):    5.339ns = ( 33.339 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.784    33.339    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y52         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y52         FDRE (Prop_fdre_C_Q)         0.456    33.795 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/Q
                         net (fo=1, routed)           0.568    34.364    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[17]
    SLICE_X92Y52         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.607    30.911    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y52         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[17]/C
                         clock pessimism              0.000    30.911    
                         clock uncertainty           -0.092    30.819    
    SLICE_X92Y52         FDRE (Setup_fdre_C_D)       -0.045    30.774    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[17]
  -------------------------------------------------------------------
                         required time                         30.774    
                         arrival time                         -34.364    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 30.911 - 28.125 ) 
    Source Clock Delay      (SCD):    5.339ns = ( 33.339 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.784    33.339    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y52         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y52         FDRE (Prop_fdre_C_Q)         0.456    33.795 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/Q
                         net (fo=1, routed)           0.520    34.316    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[16]
    SLICE_X92Y52         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.607    30.911    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y52         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[16]/C
                         clock pessimism              0.000    30.911    
                         clock uncertainty           -0.092    30.819    
    SLICE_X92Y52         FDRE (Setup_fdre_C_D)       -0.031    30.788    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[16]
  -------------------------------------------------------------------
                         required time                         30.788    
                         arrival time                         -34.316    
  -------------------------------------------------------------------
                         slack                                 -3.527    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 30.910 - 28.125 ) 
    Source Clock Delay      (SCD):    5.338ns = ( 33.338 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.783    33.338    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y53         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y53         FDRE (Prop_fdre_C_Q)         0.456    33.794 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=1, routed)           0.520    34.315    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[20]
    SLICE_X92Y53         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.606    30.910    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y53         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[20]/C
                         clock pessimism              0.000    30.910    
                         clock uncertainty           -0.092    30.818    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)       -0.031    30.787    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[20]
  -------------------------------------------------------------------
                         required time                         30.787    
                         arrival time                         -34.315    
  -------------------------------------------------------------------
                         slack                                 -3.527    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 30.910 - 28.125 ) 
    Source Clock Delay      (SCD):    5.338ns = ( 33.338 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.783    33.338    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y54         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y54         FDRE (Prop_fdre_C_Q)         0.456    33.794 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q
                         net (fo=1, routed)           0.520    34.315    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[24]
    SLICE_X92Y54         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.606    30.910    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y54         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[24]/C
                         clock pessimism              0.000    30.910    
                         clock uncertainty           -0.092    30.818    
    SLICE_X92Y54         FDRE (Setup_fdre_C_D)       -0.031    30.787    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[24]
  -------------------------------------------------------------------
                         required time                         30.787    
                         arrival time                         -34.315    
  -------------------------------------------------------------------
                         slack                                 -3.527    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -2.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 30.910 - 28.125 ) 
    Source Clock Delay      (SCD):    5.338ns = ( 33.338 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.945    31.454    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=146, routed)         1.783    33.338    nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X93Y55         FDRE                                         r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y55         FDRE (Prop_fdre_C_Q)         0.456    33.794 r  nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/Q
                         net (fo=1, routed)           0.520    34.315    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[28]
    SLICE_X92Y55         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.606    30.910    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y55         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[28]/C
                         clock pessimism              0.000    30.910    
                         clock uncertainty           -0.092    30.818    
    SLICE_X92Y55         FDRE (Setup_fdre_C_D)       -0.031    30.787    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[28]
  -------------------------------------------------------------------
                         required time                         30.787    
                         arrival time                         -34.315    
  -------------------------------------------------------------------
                         slack                                 -3.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_trigger_0/inst/trig_waiting_acq_done_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.283     1.155    nolabel_line119/adc_trigger_0/inst/adc_data_clk
    SLICE_X104Y64        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/trig_waiting_acq_done_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.164     1.319 r  nolabel_line119/adc_trigger_0/inst/trig_waiting_acq_done_trig_reg/Q
                         net (fo=2, routed)           0.128     1.447    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_state_a[6]
    SLICE_X104Y63        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.874     1.240    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X104Y63        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[6]/C
                         clock pessimism              0.000     1.240    
                         clock uncertainty            0.092     1.332    
    SLICE_X104Y63        FDRE (Hold_fdre_C_D)         0.063     1.395    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.982%)  route 0.230ns (62.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.255     1.127    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y69        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141     1.268 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[17]/Q
                         net (fo=3, routed)           0.230     1.498    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[17]
    SLICE_X108Y70        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.894     1.260    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y70        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[17]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.092     1.352    
    SLICE_X108Y70        FDRE (Hold_fdre_C_D)         0.076     1.428    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.706%)  route 0.223ns (61.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.253     1.125    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y71        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141     1.266 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[25]/Q
                         net (fo=4, routed)           0.223     1.489    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[25]
    SLICE_X107Y73        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.890     1.256    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X107Y73        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[25]/C
                         clock pessimism              0.000     1.256    
                         clock uncertainty            0.092     1.348    
    SLICE_X107Y73        FDRE (Hold_fdre_C_D)         0.070     1.418    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_trigger_0/inst/acq_done_post_regd_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.902%)  route 0.152ns (48.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.284     1.156    nolabel_line119/adc_trigger_0/inst/adc_data_clk
    SLICE_X102Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/acq_done_post_regd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDRE (Prop_fdre_C_Q)         0.164     1.320 r  nolabel_line119/adc_trigger_0/inst/acq_done_post_regd_reg/Q
                         net (fo=4, routed)           0.152     1.472    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_state_a[8]
    SLICE_X103Y66        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.871     1.237    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X103Y66        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[8]/C
                         clock pessimism              0.000     1.237    
                         clock uncertainty            0.092     1.329    
    SLICE_X103Y66        FDRE (Hold_fdre_C_D)         0.070     1.399    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.650%)  route 0.234ns (62.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.258     1.130    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.141     1.271 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[5]/Q
                         net (fo=3, routed)           0.234     1.505    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[5]
    SLICE_X106Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.897     1.263    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[5]/C
                         clock pessimism              0.000     1.263    
                         clock uncertainty            0.092     1.355    
    SLICE_X106Y67        FDRE (Hold_fdre_C_D)         0.075     1.430    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.607%)  route 0.224ns (61.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.259     1.131    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y65        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.141     1.272 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[0]/Q
                         net (fo=3, routed)           0.224     1.496    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[0]
    SLICE_X106Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.897     1.263    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[0]/C
                         clock pessimism              0.000     1.263    
                         clock uncertainty            0.092     1.355    
    SLICE_X106Y67        FDRE (Hold_fdre_C_D)         0.066     1.421    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.814%)  route 0.232ns (62.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.259     1.131    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y65        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.141     1.272 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[2]/Q
                         net (fo=3, routed)           0.232     1.504    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[2]
    SLICE_X106Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.897     1.263    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y67        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[2]/C
                         clock pessimism              0.000     1.263    
                         clock uncertainty            0.092     1.355    
    SLICE_X106Y67        FDRE (Hold_fdre_C_D)         0.072     1.427    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.040%)  route 0.220ns (60.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.258     1.130    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y66        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.141     1.271 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[6]/Q
                         net (fo=4, routed)           0.220     1.491    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[6]
    SLICE_X106Y73        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.890     1.256    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y73        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[6]/C
                         clock pessimism              0.000     1.256    
                         clock uncertainty            0.092     1.348    
    SLICE_X106Y73        FDRE (Hold_fdre_C_D)         0.066     1.414    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.204%)  route 0.238ns (62.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.254     1.126    nolabel_line119/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X107Y70        FDRE                                         r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.141     1.267 r  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[21]/Q
                         net (fo=3, routed)           0.238     1.505    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[21]
    SLICE_X108Y70        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.894     1.260    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y70        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[21]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.092     1.352    
    SLICE_X108Y70        FDRE (Hold_fdre_C_D)         0.063     1.415    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.254ns (61.762%)  route 0.157ns (38.238%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=185, routed)         0.253     1.125    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[11]_0
    SLICE_X112Y78        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164     1.289 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[5]/Q
                         net (fo=2, routed)           0.106     1.395    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[5]
    SLICE_X111Y79        LUT5 (Prop_lut5_I2_O)        0.045     1.440 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_i_3/O
                         net (fo=1, routed)           0.051     1.491    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_i_3_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I3_O)        0.045     1.536 r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000     1.536    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.897     1.263    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X111Y79        FDRE                                         r  nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_reg/C
                         clock pessimism              0.000     1.263    
                         clock uncertainty            0.092     1.355    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.091     1.446    nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.661ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.070ns  (logic 0.478ns (44.678%)  route 0.592ns (55.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X86Y30         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.592     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X87Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X87Y30         FDCE (Setup_fdce_C_D)       -0.269    32.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.731    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 31.661    

Slack (MET) :             31.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.218%)  route 0.623ns (59.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X67Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.623     1.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X72Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y19         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 31.690    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.936ns  (logic 0.478ns (51.085%)  route 0.458ns (48.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X86Y30         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.458     0.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X85Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y30         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.910%)  route 0.456ns (52.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.456     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X72Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y19         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 31.855    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.417%)  route 0.470ns (47.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X86Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.470     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X85Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y30         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 31.917    

Slack (MET) :             31.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.973ns  (logic 0.518ns (53.224%)  route 0.455ns (46.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X86Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.455     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X85Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y30         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                 31.934    

Slack (MET) :             32.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.906ns  (logic 0.456ns (50.357%)  route 0.450ns (49.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X67Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.450     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X72Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y19         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                 32.001    

Slack (MET) :             32.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.885ns  (logic 0.456ns (51.533%)  route 0.429ns (48.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.429     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X67Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X67Y20         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 32.020    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           96  Failing Endpoints,  Worst Slack       -2.929ns,  Total Violation     -155.208ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.929ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        4.056ns  (logic 0.704ns (17.355%)  route 3.352ns (82.645%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 8.411 - 5.625 ) 
    Source Clock Delay      (SCD):    2.053ns = ( 7.053 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.788     7.053    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y95        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.456     7.509 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=4, routed)           1.579     9.088    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_data_count[5]
    SLICE_X101Y92        LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=1, routed)           0.574     9.786    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2_n_0
    SLICE_X101Y92        LUT4 (Prop_lut4_I3_O)        0.124     9.910 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=6, routed)           1.200    11.109    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_csi_status_a[12]
    SLICE_X100Y92        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.607     8.411    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y92        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[12]/C
                         clock pessimism              0.000     8.411    
                         clock uncertainty           -0.199     8.211    
    SLICE_X100Y92        FDRE (Setup_fdre_C_D)       -0.031     8.180    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[12]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                 -2.929    

Slack (VIOLATED) :        -2.920ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        4.032ns  (logic 0.704ns (17.462%)  route 3.328ns (82.538%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 8.411 - 5.625 ) 
    Source Clock Delay      (SCD):    2.053ns = ( 7.053 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.788     7.053    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y95        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.456     7.509 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=4, routed)           1.579     9.088    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_data_count[5]
    SLICE_X101Y92        LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=1, routed)           0.574     9.786    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2_n_0
    SLICE_X101Y92        LUT4 (Prop_lut4_I3_O)        0.124     9.910 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=6, routed)           1.175    11.085    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe6[0]
    SLICE_X101Y92        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.607     8.411    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X101Y92        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][6]/C
                         clock pessimism              0.000     8.411    
                         clock uncertainty           -0.199     8.211    
    SLICE_X101Y92        FDRE (Setup_fdre_C_D)       -0.047     8.164    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                 -2.920    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.112%)  route 3.094ns (78.888%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 8.411 - 5.625 ) 
    Source Clock Delay      (SCD):    2.053ns = ( 7.053 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.788     7.053    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y95        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.456     7.509 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=4, routed)           1.579     9.088    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_data_count[5]
    SLICE_X101Y92        LUT6 (Prop_lut6_I1_O)        0.124     9.212 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=1, routed)           0.574     9.786    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0_i_2_n_0
    SLICE_X101Y92        LUT4 (Prop_lut4_I3_O)        0.124     9.910 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=6, routed)           0.941    10.851    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe6[0]
    SLICE_X101Y92        LUT3 (Prop_lut3_I1_O)        0.124    10.975 r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__5/O
                         net (fo=1, routed)           0.000    10.975    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X101Y92        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.607     8.411    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X101Y92        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     8.411    
                         clock uncertainty           -0.199     8.211    
    SLICE_X101Y92        FDRE (Setup_fdre_C_D)        0.029     8.240    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.600ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.837ns  (logic 0.842ns (21.944%)  route 2.995ns (78.056%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 8.405 - 5.625 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 7.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.783     7.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     7.467 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/Q
                         net (fo=24, routed)          2.074     9.541    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state__0[2]
    SLICE_X104Y82        LUT4 (Prop_lut4_I1_O)        0.299     9.840 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state_dbg[0]_INST_0/O
                         net (fo=3, routed)           0.921    10.761    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe8[0]
    SLICE_X104Y82        LUT3 (Prop_lut3_I1_O)        0.124    10.885 r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__7/O
                         net (fo=1, routed)           0.000    10.885    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X104Y82        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.601     8.405    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X104Y82        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.199     8.205    
    SLICE_X104Y82        FDRE (Setup_fdre_C_D)        0.079     8.284    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 -2.600    

Slack (VIOLATED) :        -2.569ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.710ns  (logic 0.718ns (19.351%)  route 2.992ns (80.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 8.405 - 5.625 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 7.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.783     7.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     7.467 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/Q
                         net (fo=24, routed)          2.074     9.541    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state__0[2]
    SLICE_X104Y82        LUT4 (Prop_lut4_I1_O)        0.299     9.840 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state_dbg[0]_INST_0/O
                         net (fo=3, routed)           0.919    10.758    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_csi_status_a[20]
    SLICE_X104Y82        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.601     8.405    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X104Y82        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[20]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.199     8.205    
    SLICE_X104Y82        FDRE (Setup_fdre_C_D)       -0.016     8.189    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[20]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                 -2.569    

Slack (VIOLATED) :        -2.569ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.696ns  (logic 0.718ns (19.424%)  route 2.978ns (80.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 8.405 - 5.625 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 7.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.783     7.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     7.467 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/Q
                         net (fo=24, routed)          2.074     9.541    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state__0[2]
    SLICE_X104Y82        LUT4 (Prop_lut4_I1_O)        0.299     9.840 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state_dbg[0]_INST_0/O
                         net (fo=3, routed)           0.905    10.744    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe8[0]
    SLICE_X104Y82        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.601     8.405    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X104Y82        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][13]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.199     8.205    
    SLICE_X104Y82        FDRE (Setup_fdre_C_D)       -0.030     8.175    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][13]
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                 -2.569    

Slack (VIOLATED) :        -2.544ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.635ns  (logic 0.580ns (15.955%)  route 3.055ns (84.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 8.406 - 5.625 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 7.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.783     7.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.456     7.504 f  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/Q
                         net (fo=45, routed)          2.427     9.931    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state__0[3]
    SLICE_X98Y84         LUT4 (Prop_lut4_I2_O)        0.124    10.055 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state_dbg[3]_INST_0/O
                         net (fo=3, routed)           0.628    10.683    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[0]
    SLICE_X99Y84         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.602     8.406    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X99Y84         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000     8.406    
                         clock uncertainty           -0.199     8.206    
    SLICE_X99Y84         FDRE (Setup_fdre_C_D)       -0.067     8.139    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                 -2.544    

Slack (VIOLATED) :        -2.478ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.650ns  (logic 0.704ns (19.286%)  route 2.946ns (80.714%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 8.658 - 5.625 ) 
    Source Clock Delay      (SCD):    2.318ns = ( 7.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         2.053     7.318    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    SLICE_X110Y115       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.456     7.774 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=45, routed)          2.174     9.948    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/current_state__0[1]
    SLICE_X107Y111       LUT4 (Prop_lut4_I0_O)        0.124    10.072 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_debug_mipi_state[1]_INST_0/O
                         net (fo=3, routed)           0.772    10.844    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe7[1]
    SLICE_X107Y111       LUT3 (Prop_lut3_I1_O)        0.124    10.968 r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.968    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X107Y111       FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.854     8.658    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X107Y111       FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     8.658    
                         clock uncertainty           -0.199     8.459    
    SLICE_X107Y111       FDRE (Setup_fdre_C_D)        0.031     8.490    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 -2.478    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.540ns  (logic 0.580ns (16.382%)  route 2.960ns (83.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 8.406 - 5.625 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 7.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.783     7.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.456     7.504 f  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/Q
                         net (fo=45, routed)          2.427     9.931    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state__0[3]
    SLICE_X98Y84         LUT4 (Prop_lut4_I2_O)        0.124    10.055 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_state_dbg[3]_INST_0/O
                         net (fo=3, routed)           0.533    10.588    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe8[3]
    SLICE_X98Y84         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.602     8.406    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X98Y84         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][16]/C
                         clock pessimism              0.000     8.406    
                         clock uncertainty           -0.199     8.206    
    SLICE_X98Y84         FDRE (Setup_fdre_C_D)       -0.045     8.161    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][16]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                 -2.427    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.413ns  (logic 0.704ns (20.628%)  route 2.709ns (79.372%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 8.657 - 5.625 ) 
    Source Clock Delay      (SCD):    2.318ns = ( 7.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     6.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         2.053     7.318    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    SLICE_X110Y115       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.456     7.774 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_current_state_reg[2]/Q
                         net (fo=61, routed)          2.130     9.904    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/current_state__0[2]
    SLICE_X111Y115       LUT4 (Prop_lut4_I1_O)        0.124    10.028 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/csi_debug_mipi_state[0]_INST_0/O
                         net (fo=3, routed)           0.579    10.607    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X113Y116       LUT3 (Prop_lut3_I1_O)        0.124    10.731 r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__6/O
                         net (fo=1, routed)           0.000    10.731    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X113Y116       FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.853     8.657    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X113Y116       FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     8.657    
                         clock uncertainty           -0.199     8.458    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)        0.029     8.487    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                 -2.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.164ns (17.447%)  route 0.776ns (82.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.598     0.668    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X92Y77         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         FDRE (Prop_fdre_C_Q)         0.164     0.832 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[9]/Q
                         net (fo=5, routed)           0.776     1.608    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[9]
    SLICE_X91Y74         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.860     1.226    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X91Y74         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000     1.226    
                         clock uncertainty            0.199     1.425    
    SLICE_X91Y74         FDRE (Hold_fdre_C_D)         0.078     1.503    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.141ns (14.824%)  route 0.810ns (85.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.610     0.680    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y94        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.141     0.821 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/Q
                         net (fo=4, routed)           0.810     1.631    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[4]
    SLICE_X100Y91        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.877     1.243    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X100Y91        FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.199     1.442    
    SLICE_X100Y91        FDRE (Hold_fdre_C_D)         0.075     1.517    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.141ns (14.386%)  route 0.839ns (85.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.610     0.680    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y94        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.141     0.821 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/Q
                         net (fo=4, routed)           0.839     1.660    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe9[1]
    SLICE_X100Y80        SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.868     1.234    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X100Y80        SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000     1.234    
                         clock uncertainty            0.199     1.433    
    SLICE_X100Y80        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.541    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.141ns (14.287%)  route 0.846ns (85.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.610     0.680    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y96        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y96        FDRE (Prop_fdre_C_Q)         0.141     0.821 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=5, routed)           0.846     1.667    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe9[11]
    SLICE_X96Y76         SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.862     1.228    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X96Y76         SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.199     1.427    
    SLICE_X96Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.542    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.133%)  route 0.857ns (85.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.610     0.680    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y94        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.141     0.821 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/Q
                         net (fo=4, routed)           0.857     1.677    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe9[2]
    SLICE_X100Y80        SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.868     1.234    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X100Y80        SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000     1.234    
                         clock uncertainty            0.199     1.433    
    SLICE_X100Y80        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.550    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.164ns (16.505%)  route 0.830ns (83.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.600     0.670    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X94Y79         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDRE (Prop_fdre_C_Q)         0.164     0.834 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[12]/Q
                         net (fo=5, routed)           0.830     1.663    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe10[12]
    SLICE_X92Y68         SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.867     1.233    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X92Y68         SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.000     1.233    
                         clock uncertainty            0.199     1.432    
    SLICE_X92Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.526    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.171%)  route 0.791ns (82.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.599     0.669    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X94Y78         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y78         FDRE (Prop_fdre_C_Q)         0.164     0.833 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[0]/Q
                         net (fo=5, routed)           0.791     1.624    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X92Y76         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.861     1.227    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X92Y76         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.199     1.426    
    SLICE_X92Y76         FDRE (Hold_fdre_C_D)         0.059     1.485    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.838%)  route 0.810ns (83.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.600     0.670    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X94Y79         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDRE (Prop_fdre_C_Q)         0.164     0.834 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[13]/Q
                         net (fo=5, routed)           0.810     1.644    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[13]
    SLICE_X91Y73         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.861     1.227    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X91Y73         FDRE                                         r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.199     1.426    
    SLICE_X91Y73         FDRE (Hold_fdre_C_D)         0.072     1.498    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.805%)  route 0.880ns (86.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.610     0.680    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y94        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.141     0.821 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[3]/Q
                         net (fo=4, routed)           0.880     1.701    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe9[3]
    SLICE_X100Y80        SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.868     1.234    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X100Y80        SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000     1.234    
                         clock uncertainty            0.199     1.433    
    SLICE_X100Y80        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.548    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.141ns (13.647%)  route 0.892ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.597    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.610     0.680    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X101Y94        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.141     0.821 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line171/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/Q
                         net (fo=4, routed)           0.892     1.713    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe9[4]
    SLICE_X100Y80        SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.868     1.234    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X100Y80        SRL16E                                       r  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism              0.000     1.234    
                         clock uncertainty            0.199     1.433    
    SLICE_X100Y80        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.542    nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.306ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.826%)  route 0.633ns (60.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X67Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.633     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X65Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)       -0.267     5.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.358    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.012%)  route 0.603ns (58.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X67Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.603     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X67Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X67Y19         FDCE (Setup_fdce_C_D)       -0.266     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.446%)  route 0.592ns (58.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X87Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.592     1.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X86Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X86Y30         FDCE (Setup_fdce_C_D)       -0.219     5.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.406    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.090%)  route 0.602ns (56.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X67Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.602     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X67Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X67Y19         FDCE (Setup_fdce_C_D)       -0.095     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X84Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X85Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X85Y31         FDCE (Setup_fdce_C_D)       -0.268     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.357    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.550%)  route 0.591ns (56.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X87Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X86Y30         FDCE (Setup_fdce_C_D)       -0.043     5.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.178%)  route 0.490ns (51.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X67Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.490     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X67Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X67Y19         FDCE (Setup_fdce_C_D)       -0.093     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.857%)  route 0.441ns (49.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X84Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.441     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X85Y31         FDCE (Setup_fdce_C_D)       -0.095     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  4.633    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           48  Failing Endpoints,  Worst Slack       -2.620ns,  Total Violation      -99.647ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.620ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.897ns  (logic 0.828ns (43.653%)  route 1.069ns (56.347%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 19.348 - 17.500 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 19.949 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.780    19.949    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X103Y85        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.456    20.405 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[5]/Q
                         net (fo=5, routed)           0.473    20.878    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_a[4]
    SLICE_X102Y85        LUT6 (Prop_lut6_I3_O)        0.124    21.002 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_i_6/O
                         net (fo=1, routed)           0.289    21.291    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_i_6_n_0
    SLICE_X103Y86        LUT6 (Prop_lut6_I5_O)        0.124    21.415 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_i_4/O
                         net (fo=1, routed)           0.306    21.722    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_i_4_n_0
    SLICE_X102Y85        LUT6 (Prop_lut6_I4_O)        0.124    21.846 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_i_1/O
                         net (fo=1, routed)           0.000    21.846    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_i_1_n_0
    SLICE_X102Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.607    19.348    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X102Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_reg/C
                         clock pessimism              0.000    19.348    
                         clock uncertainty           -0.199    19.148    
    SLICE_X102Y85        FDRE (Setup_fdre_C_D)        0.077    19.225    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_reg
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                         -21.846    
  -------------------------------------------------------------------
                         slack                                 -2.620    

Slack (VIOLATED) :        -2.602ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.598ns  (logic 0.580ns (36.294%)  route 1.018ns (63.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 19.348 - 17.500 ) 
    Source Clock Delay      (SCD):    3.072ns = ( 19.947 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.778    19.947    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y84        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.456    20.403 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/Q
                         net (fo=1, routed)           0.828    21.231    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/R_csi_ctrl_a[7]_repN_alias
    SLICE_X104Y85        LUT6 (Prop_lut6_I5_O)        0.124    21.355 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp_2/O
                         net (fo=4, routed)           0.190    21.545    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0_n_39
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.607    19.348    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000    19.348    
                         clock uncertainty           -0.199    19.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    18.943    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -21.545    
  -------------------------------------------------------------------
                         slack                                 -2.602    

Slack (VIOLATED) :        -2.602ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.598ns  (logic 0.580ns (36.294%)  route 1.018ns (63.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 19.348 - 17.500 ) 
    Source Clock Delay      (SCD):    3.072ns = ( 19.947 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.778    19.947    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y84        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.456    20.403 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/Q
                         net (fo=1, routed)           0.828    21.231    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/R_csi_ctrl_a[7]_repN_alias
    SLICE_X104Y85        LUT6 (Prop_lut6_I5_O)        0.124    21.355 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp_2/O
                         net (fo=4, routed)           0.190    21.545    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0_n_39
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.607    19.348    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000    19.348    
                         clock uncertainty           -0.199    19.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    18.943    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -21.545    
  -------------------------------------------------------------------
                         slack                                 -2.602    

Slack (VIOLATED) :        -2.602ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.598ns  (logic 0.580ns (36.294%)  route 1.018ns (63.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 19.348 - 17.500 ) 
    Source Clock Delay      (SCD):    3.072ns = ( 19.947 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.778    19.947    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y84        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.456    20.403 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/Q
                         net (fo=1, routed)           0.828    21.231    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/R_csi_ctrl_a[7]_repN_alias
    SLICE_X104Y85        LUT6 (Prop_lut6_I5_O)        0.124    21.355 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp_2/O
                         net (fo=4, routed)           0.190    21.545    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0_n_39
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.607    19.348    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000    19.348    
                         clock uncertainty           -0.199    19.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    18.943    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -21.545    
  -------------------------------------------------------------------
                         slack                                 -2.602    

Slack (VIOLATED) :        -2.602ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.598ns  (logic 0.580ns (36.294%)  route 1.018ns (63.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 19.348 - 17.500 ) 
    Source Clock Delay      (SCD):    3.072ns = ( 19.947 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.778    19.947    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y84        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.456    20.403 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]_replica/Q
                         net (fo=1, routed)           0.828    21.231    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/R_csi_ctrl_a[7]_repN_alias
    SLICE_X104Y85        LUT6 (Prop_lut6_I5_O)        0.124    21.355 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp_2/O
                         net (fo=4, routed)           0.190    21.545    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0_n_39
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.607    19.348    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X105Y85        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000    19.348    
                         clock uncertainty           -0.199    19.148    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    18.943    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/FSM_sequential_csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -21.545    
  -------------------------------------------------------------------
                         slack                                 -2.602    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.674ns  (logic 0.456ns (27.239%)  route 1.218ns (72.761%))
  Logic Levels:           0  
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 19.345 - 17.500 ) 
    Source Clock Delay      (SCD):    3.071ns = ( 19.946 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.777    19.946    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X99Y83         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y83         FDRE (Prop_fdre_C_Q)         0.456    20.402 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[19]/Q
                         net (fo=2, routed)           1.218    21.620    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_a[9]
    SLICE_X101Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.604    19.345    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X101Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[3]/C
                         clock pessimism              0.000    19.345    
                         clock uncertainty           -0.199    19.145    
    SLICE_X101Y83        FDRE (Setup_fdre_C_D)       -0.081    19.064    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[3]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.253ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.529ns  (logic 0.580ns (37.931%)  route 0.949ns (62.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 19.336 - 17.500 ) 
    Source Clock Delay      (SCD):    3.062ns = ( 19.937 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.768    19.937    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y79         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDRE (Prop_fdre_C_Q)         0.456    20.393 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[1]/Q
                         net (fo=2, routed)           0.949    21.342    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_b[1]
    SLICE_X92Y77         LUT5 (Prop_lut5_I4_O)        0.124    21.466 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx[1]_i_1/O
                         net (fo=1, routed)           0.000    21.466    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx[1]
    SLICE_X92Y77         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.595    19.336    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X92Y77         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[1]/C
                         clock pessimism              0.000    19.336    
                         clock uncertainty           -0.199    19.136    
    SLICE_X92Y77         FDRE (Setup_fdre_C_D)        0.077    19.213    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         19.213    
                         arrival time                         -21.466    
  -------------------------------------------------------------------
                         slack                                 -2.253    

Slack (VIOLATED) :        -2.223ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.500ns  (logic 0.642ns (42.804%)  route 0.858ns (57.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 19.336 - 17.500 ) 
    Source Clock Delay      (SCD):    3.064ns = ( 19.939 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.770    19.939    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y79         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y79         FDRE (Prop_fdre_C_Q)         0.518    20.457 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[9]/Q
                         net (fo=2, routed)           0.858    21.315    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_b[9]
    SLICE_X92Y77         LUT5 (Prop_lut5_I4_O)        0.124    21.439 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx[9]_i_1/O
                         net (fo=1, routed)           0.000    21.439    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx[9]
    SLICE_X92Y77         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.595    19.336    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X92Y77         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[9]/C
                         clock pessimism              0.000    19.336    
                         clock uncertainty           -0.199    19.136    
    SLICE_X92Y77         FDRE (Setup_fdre_C_D)        0.079    19.215    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[9]
  -------------------------------------------------------------------
                         required time                         19.215    
                         arrival time                         -21.439    
  -------------------------------------------------------------------
                         slack                                 -2.223    

Slack (VIOLATED) :        -2.173ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.121ns  (logic 0.478ns (42.640%)  route 0.643ns (57.360%))
  Logic Levels:           0  
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 19.346 - 17.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 19.945 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.776    19.945    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y82         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y82         FDRE (Prop_fdre_C_Q)         0.478    20.423 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[31]/Q
                         net (fo=2, routed)           0.643    21.066    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_a[21]
    SLICE_X103Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.605    19.346    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X103Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[15]/C
                         clock pessimism              0.000    19.346    
                         clock uncertainty           -0.199    19.146    
    SLICE_X103Y83        FDRE (Setup_fdre_C_D)       -0.253    18.893    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[15]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -21.066    
  -------------------------------------------------------------------
                         slack                                 -2.173    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.440ns  (logic 0.642ns (44.575%)  route 0.798ns (55.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 19.338 - 17.500 ) 
    Source Clock Delay      (SCD):    3.064ns = ( 19.939 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.770    19.939    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y79         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y79         FDRE (Prop_fdre_C_Q)         0.518    20.457 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[8]/Q
                         net (fo=2, routed)           0.798    21.255    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_b[8]
    SLICE_X92Y78         LUT5 (Prop_lut5_I4_O)        0.124    21.379 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx[8]_i_1/O
                         net (fo=1, routed)           0.000    21.379    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx[8]
    SLICE_X92Y78         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612    19.112    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         1.597    19.338    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X92Y78         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[8]/C
                         clock pessimism              0.000    19.338    
                         clock uncertainty           -0.199    19.138    
    SLICE_X92Y78         FDRE (Setup_fdre_C_D)        0.079    19.217    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[8]
  -------------------------------------------------------------------
                         required time                         19.217    
                         arrival time                         -21.379    
  -------------------------------------------------------------------
                         slack                                 -2.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.826%)  route 0.123ns (35.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     0.933    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y79         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDRE (Prop_fdre_C_Q)         0.128     1.061 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[4]/Q
                         net (fo=2, routed)           0.123     1.184    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_b[4]
    SLICE_X91Y77         LUT5 (Prop_lut5_I4_O)        0.099     1.283 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.283    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx[4]
    SLICE_X91Y77         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.865     0.942    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X91Y77         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[4]/C
                         clock pessimism              0.000     0.942    
                         clock uncertainty            0.199     1.141    
    SLICE_X91Y77         FDRE (Hold_fdre_C_D)         0.092     1.233    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.168%)  route 0.193ns (57.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.598     0.934    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y80         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[29]/Q
                         net (fo=2, routed)           0.193     1.268    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_b[21]
    SLICE_X91Y81         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.869     0.946    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X91Y81         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[5]/C
                         clock pessimism              0.000     0.946    
                         clock uncertainty            0.199     1.145    
    SLICE_X91Y81         FDRE (Hold_fdre_C_D)         0.072     1.217    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/em_mipi_start_frame_regd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.642%)  route 0.180ns (52.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.601     0.937    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y81        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_fdre_C_Q)         0.164     1.101 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=2, routed)           0.180     1.281    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_a[1]
    SLICE_X101Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/em_mipi_start_frame_regd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.873     0.950    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X101Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/em_mipi_start_frame_regd_reg/C
                         clock pessimism              0.000     0.950    
                         clock uncertainty            0.199     1.149    
    SLICE_X101Y83        FDRE (Hold_fdre_C_D)         0.072     1.221    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/em_mipi_start_frame_regd_reg
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.247%)  route 0.169ns (50.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.602     0.938    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y82         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y82         FDRE (Prop_fdre_C_Q)         0.164     1.102 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[27]/Q
                         net (fo=2, routed)           0.169     1.271    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_a[17]
    SLICE_X100Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.873     0.950    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X100Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[11]/C
                         clock pessimism              0.000     0.950    
                         clock uncertainty            0.199     1.149    
    SLICE_X100Y83        FDRE (Hold_fdre_C_D)         0.059     1.208    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.548%)  route 0.174ns (51.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.603     0.939    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y83         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDRE (Prop_fdre_C_Q)         0.164     1.103 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[23]/Q
                         net (fo=2, routed)           0.174     1.276    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_a[13]
    SLICE_X98Y85         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.875     0.952    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X98Y85         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[7]/C
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.199     1.151    
    SLICE_X98Y85         FDRE (Hold_fdre_C_D)         0.059     1.210    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.647%)  route 0.180ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.598     0.934    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y80         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[26]/Q
                         net (fo=2, routed)           0.180     1.278    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_b[18]
    SLICE_X91Y81         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.869     0.946    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X91Y81         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[2]/C
                         clock pessimism              0.000     0.946    
                         clock uncertainty            0.199     1.145    
    SLICE_X91Y81         FDRE (Hold_fdre_C_D)         0.066     1.211    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.121%)  route 0.210ns (59.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.603     0.939    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X99Y83         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y83         FDRE (Prop_fdre_C_Q)         0.141     1.080 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[17]/Q
                         net (fo=2, routed)           0.210     1.290    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_a[7]
    SLICE_X99Y86         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.875     0.952    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X99Y86         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[1]/C
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.199     1.151    
    SLICE_X99Y86         FDRE (Hold_fdre_C_D)         0.070     1.221    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_line_byte_count_regd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.178%)  route 0.210ns (59.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.598     0.934    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y80         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[28]/Q
                         net (fo=2, routed)           0.210     1.285    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_b[20]
    SLICE_X91Y81         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.869     0.946    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X91Y81         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[4]/C
                         clock pessimism              0.000     0.946    
                         clock uncertainty            0.199     1.145    
    SLICE_X91Y81         FDRE (Hold_fdre_C_D)         0.070     1.215    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/em_mipi_end_frame_regd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.670%)  route 0.180ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.603     0.939    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X104Y83        FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        FDRE (Prop_fdre_C_Q)         0.164     1.103 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[2]/Q
                         net (fo=2, routed)           0.180     1.283    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_a[2]
    SLICE_X102Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/em_mipi_end_frame_regd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.873     0.950    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X102Y83        FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/em_mipi_end_frame_regd_reg/C
                         clock pessimism              0.000     0.950    
                         clock uncertainty            0.199     1.149    
    SLICE_X102Y83        FDRE (Hold_fdre_C_D)         0.063     1.212    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/em_mipi_end_frame_regd_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.647%)  route 0.180ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.598     0.934    nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y80         FDRE                                         r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[27]/Q
                         net (fo=2, routed)           0.180     1.278    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_ctrl_b[19]
    SLICE_X90Y81         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     0.864    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.869     0.946    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/rd_clk
    SLICE_X90Y81         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[3]/C
                         clock pessimism              0.000     0.946    
                         clock uncertainty            0.199     1.145    
    SLICE_X90Y81         FDRE (Hold_fdre_C_D)         0.059     1.204    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/R_csi_data_type_regd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -3.593ns,  Total Violation      -14.866ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.593ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.518ns (41.966%)  route 0.716ns (58.034%))
  Logic Levels:           0  
  Clock Path Skew:        -1.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         2.228     2.493    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.818     3.847    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X112Y113       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     4.365 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.716     5.081    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     2.237    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     1.488    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.488    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                 -3.593    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.718ns (41.087%)  route 1.030ns (58.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 0.761 - 0.625 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           1.664     1.667    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    SLICE_X49Y46         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     2.086 f  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div_reg[1]/Q
                         net (fo=3, routed)           0.485     2.571    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div[1]
    SLICE_X49Y46         LUT2 (Prop_lut2_I1_O)        0.299     2.870 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.545     3.415    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     2.237    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     0.587    
                         clock uncertainty           -0.176     0.411    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     0.237    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -1.899ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/enz_1_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.456ns (54.683%)  route 0.378ns (45.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.464 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line119/csi_gearbox_dma_0/nolabel_line189/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/enz_1_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line119/csi_gearbox_dma_0/enz_1_INST_0/Q
                         net (fo=3, routed)           0.378     3.139    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/enz_1
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     2.237    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     2.464    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     2.290    
                         clock uncertainty           -0.176     2.113    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     1.240    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.240    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 -1.899    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.456ns (45.506%)  route 0.546ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.546     3.307    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     2.237    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     1.712    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.582ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.456ns (46.102%)  route 0.533ns (53.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.533     3.294    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     2.237    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     1.712    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                 -1.582    

Slack (VIOLATED) :        -1.577ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.330%)  route 0.528ns (53.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.528     3.289    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     2.237    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625     1.712    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                 -1.577    

Slack (VIOLATED) :        -1.443ns  (required time - arrival time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.456ns (53.614%)  route 0.395ns (46.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.806     1.806    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.395     3.156    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.612     2.237    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     1.712    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 -1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.244%)  route 0.301ns (64.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    1.189ns = ( 3.689 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     3.097    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     2.544    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.570 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/nolabel_line177/O
                         net (fo=313, routed)         0.768     3.338    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     3.430 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.259     3.689    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X112Y113       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.164     3.853 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.301     4.154    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     1.489    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.460    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.690%)  route 0.206ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     3.097    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.206     3.621    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     1.489    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.920    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.597%)  route 0.255ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     3.097    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.255     3.670    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     1.489    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.920    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.495%)  route 0.256ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     3.097    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.256     3.671    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     1.489    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.920    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.808%)  route 0.276ns (66.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     3.097    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.276     3.691    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     1.489    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.920    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.883ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/enz_1_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 1.613 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     3.097    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line119/csi_gearbox_dma_0/nolabel_line189/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/enz_1_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line119/csi_gearbox_dma_0/enz_1_INST_0/Q
                         net (fo=3, routed)           0.194     3.609    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/enz_1
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     1.489    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     1.613    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     1.663    
                         clock uncertainty            0.176     1.839    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     1.726    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             2.538ns  (arrival time - required time)
  Source:                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.571%)  route 0.337ns (64.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 0.660 - 0.625 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 3.061 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.597     3.097    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.559     3.061    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_I
    SLICE_X49Y46         FDRE                                         r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     3.202 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div_reg[0]/Q
                         net (fo=4, routed)           0.122     3.324    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_div[0]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.045     3.369 r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.215     3.584    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.864     1.489    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line119/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     0.710    
                         clock uncertainty            0.176     0.886    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.045    nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  2.538    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.981%)  route 2.046ns (74.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 8.267 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.687     2.981    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y80         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.419     3.400 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.810     4.210    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.509 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.236     5.745    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y75         FDCE                                         f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.463     8.267    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y75         FDCE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.229     8.496    
                         clock uncertainty           -0.092     8.404    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405     7.999    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.981%)  route 2.046ns (74.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 8.267 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.687     2.981    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y80         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.419     3.400 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.810     4.210    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.509 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.236     5.745    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y75         FDCE                                         f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.463     8.267    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y75         FDCE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.229     8.496    
                         clock uncertainty           -0.092     8.404    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405     7.999    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.981%)  route 2.046ns (74.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 8.267 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.687     2.981    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y80         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.419     3.400 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.810     4.210    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.509 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.236     5.745    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X35Y75         FDCE                                         f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.463     8.267    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X35Y75         FDCE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.229     8.496    
                         clock uncertainty           -0.092     8.404    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405     7.999    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.981%)  route 2.046ns (74.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 8.267 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.687     2.981    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y80         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.419     3.400 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.810     4.210    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.509 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.236     5.745    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y75         FDPE                                         f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.463     8.267    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y75         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.229     8.496    
                         clock uncertainty           -0.092     8.404    
    SLICE_X35Y75         FDPE (Recov_fdpe_C_PRE)     -0.359     8.045    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.981%)  route 2.046ns (74.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 8.267 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.687     2.981    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y80         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.419     3.400 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.810     4.210    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.509 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.236     5.745    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y75         FDPE                                         f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.463     8.267    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y75         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.229     8.496    
                         clock uncertainty           -0.092     8.404    
    SLICE_X35Y75         FDPE (Recov_fdpe_C_PRE)     -0.359     8.045    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.981%)  route 2.046ns (74.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 8.267 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.687     2.981    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y80         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.419     3.400 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.810     4.210    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.509 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.236     5.745    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y75         FDPE                                         f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.463     8.267    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y75         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.229     8.496    
                         clock uncertainty           -0.092     8.404    
    SLICE_X35Y75         FDPE (Recov_fdpe_C_PRE)     -0.359     8.045    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.773ns (29.000%)  route 1.893ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 8.385 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.757     3.051    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.498    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.295     4.793 f  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.924     5.717    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X8Y48          FDCE                                         f  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.581     8.385    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y48          FDCE                                         r  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     8.615    
                         clock uncertainty           -0.092     8.523    
    SLICE_X8Y48          FDCE (Recov_fdce_C_CLR)     -0.361     8.162    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.773ns (29.000%)  route 1.893ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 8.385 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.757     3.051    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.498    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.295     4.793 f  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.924     5.717    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X8Y48          FDPE                                         f  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.581     8.385    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y48          FDPE                                         r  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230     8.615    
                         clock uncertainty           -0.092     8.523    
    SLICE_X8Y48          FDPE (Recov_fdpe_C_PRE)     -0.361     8.162    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.773ns (29.000%)  route 1.893ns (71.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 8.385 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.757     3.051    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.969     4.498    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.295     4.793 f  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.924     5.717    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X8Y48          FDCE                                         f  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.581     8.385    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y48          FDCE                                         r  nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230     8.615    
                         clock uncertainty           -0.092     8.523    
    SLICE_X8Y48          FDCE (Recov_fdce_C_CLR)     -0.361     8.162    nolabel_line119/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.718ns (28.024%)  route 1.844ns (71.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 8.271 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.687     2.981    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y80         FDPE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.419     3.400 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.810     4.210    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.509 f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.034     5.543    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X33Y78         FDCE                                         f  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       1.467     8.271    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y78         FDCE                                         r  nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.229     8.500    
                         clock uncertainty           -0.092     8.408    
    SLICE_X33Y78         FDCE (Recov_fdce_C_CLR)     -0.405     8.003    nolabel_line119/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -5.543    
  -------------------------------------------------------------------
                         slack                                  2.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.676%)  route 0.127ns (47.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.579     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.844     1.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.929    
    SLICE_X73Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.687%)  route 0.127ns (47.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.580     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X75Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDRE (Prop_fdre_C_Q)         0.141     1.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.127     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X73Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.845     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.281     0.930    
    SLICE_X73Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.687%)  route 0.127ns (47.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.580     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X75Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDRE (Prop_fdre_C_Q)         0.141     1.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.127     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X73Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.845     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.281     0.930    
    SLICE_X73Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.676%)  route 0.127ns (47.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.579     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.844     1.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.929    
    SLICE_X73Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.629%)  route 0.175ns (55.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.579     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.842     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.263     0.945    
    SLICE_X71Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.629%)  route 0.175ns (55.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.579     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X71Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.842     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.263     0.945    
    SLICE_X71Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.579     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X72Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.844     1.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X72Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.281     0.929    
    SLICE_X72Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.579     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X72Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.844     1.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X72Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.281     0.929    
    SLICE_X72Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.230%)  route 0.176ns (51.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.578     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDCE (Prop_fdce_C_Q)         0.164     1.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.176     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X83Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.843     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X83Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.263     0.946    
    SLICE_X83Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.592%)  route 0.224ns (61.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.578     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.224     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X84Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line119/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line119/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line119/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16347, routed)       0.842     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X84Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.263     0.945    
    SLICE_X84Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.293%)  route 3.464ns (80.707%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 36.652 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.766     8.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.435    37.087    
                         clock uncertainty           -0.035    37.051    
    SLICE_X84Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.646    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 28.207    

Slack (MET) :             28.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.293%)  route 3.464ns (80.707%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 36.652 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.766     8.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.435    37.087    
                         clock uncertainty           -0.035    37.051    
    SLICE_X84Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.646    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 28.207    

Slack (MET) :             28.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.293%)  route 3.464ns (80.707%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 36.652 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.766     8.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.435    37.087    
                         clock uncertainty           -0.035    37.051    
    SLICE_X84Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.646    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 28.207    

Slack (MET) :             28.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.293%)  route 3.464ns (80.707%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 36.652 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.766     8.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.435    37.087    
                         clock uncertainty           -0.035    37.051    
    SLICE_X84Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.646    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 28.207    

Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.312%)  route 3.459ns (80.688%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 36.652 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.762     8.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.435    37.087    
                         clock uncertainty           -0.035    37.051    
    SLICE_X85Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.646    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.312%)  route 3.459ns (80.688%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 36.652 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.762     8.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.435    37.087    
                         clock uncertainty           -0.035    37.051    
    SLICE_X85Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.646    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.312%)  route 3.459ns (80.688%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 36.652 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.762     8.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.435    37.087    
                         clock uncertainty           -0.035    37.051    
    SLICE_X85Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.646    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.312%)  route 3.459ns (80.688%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 36.652 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.762     8.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.435    37.087    
                         clock uncertainty           -0.035    37.051    
    SLICE_X85Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.646    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.442ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.828ns (20.414%)  route 3.228ns (79.586%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 36.651 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.530     8.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.435    37.086    
                         clock uncertainty           -0.035    37.050    
    SLICE_X85Y19         FDCE (Recov_fdce_C_CLR)     -0.405    36.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.645    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                 28.442    

Slack (MET) :             28.442ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.828ns (20.414%)  route 3.228ns (79.586%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 36.651 - 33.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.322     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.456     4.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.006     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.530     8.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.012    35.012    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.435    37.086    
                         clock uncertainty           -0.035    37.050    
    SLICE_X85Y19         FDCE (Recov_fdce_C_CLR)     -0.405    36.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.645    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                 28.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.388     1.670    
    SLICE_X87Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.388     1.670    
    SLICE_X87Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.388     1.670    
    SLICE_X87Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.388     1.670    
    SLICE_X87Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y31         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.388     1.670    
    SLICE_X87Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.930%)  route 0.180ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.388     1.671    
    SLICE_X86Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.930%)  route 0.180ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.388     1.671    
    SLICE_X86Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.930%)  route 0.180ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.388     1.671    
    SLICE_X86Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.930%)  route 0.180ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.388     1.671    
    SLICE_X86Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.054%)  route 0.186ns (56.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.050     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.186     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X86Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.183     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X86Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.388     1.670    
    SLICE_X86Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.380    





