#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("in_image_0_V_address0", 5, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("in_image_0_V_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_0_V_d0", 18, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("in_image_0_V_q0", 18, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_0_V_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("in_image_0_V_address1", 5, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("in_image_0_V_ce1", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_0_V_d1", 18, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("in_image_0_V_q1", 18, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_0_V_we1", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("in_image_1_V_address0", 5, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("in_image_1_V_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_1_V_d0", 18, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("in_image_1_V_q0", 18, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_1_V_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("in_image_1_V_address1", 5, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("in_image_1_V_ce1", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_1_V_d1", 18, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("in_image_1_V_q1", 18, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_1_V_we1", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("in_image_2_V_address0", 5, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("in_image_2_V_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_2_V_d0", 18, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("in_image_2_V_q0", 18, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_2_V_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("in_image_2_V_address1", 5, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("in_image_2_V_ce1", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_2_V_d1", 18, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("in_image_2_V_q1", 18, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_2_V_we1", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("in_image_3_V_address0", 5, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("in_image_3_V_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_3_V_d0", 18, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("in_image_3_V_q0", 18, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_3_V_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("in_image_3_V_address1", 5, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("in_image_3_V_ce1", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_3_V_d1", 18, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("in_image_3_V_q1", 18, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_3_V_we1", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("in_image_4_V_address0", 5, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("in_image_4_V_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_4_V_d0", 18, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("in_image_4_V_q0", 18, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_4_V_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("in_image_4_V_address1", 5, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("in_image_4_V_ce1", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_4_V_d1", 18, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("in_image_4_V_q1", 18, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_4_V_we1", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("in_image_5_V_address0", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("in_image_5_V_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_5_V_d0", 18, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("in_image_5_V_q0", 18, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_5_V_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("in_image_5_V_address1", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("in_image_5_V_ce1", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_5_V_d1", 18, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("in_image_5_V_q1", 18, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_5_V_we1", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("in_image_6_V_address0", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("in_image_6_V_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_6_V_d0", 18, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("in_image_6_V_q0", 18, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_6_V_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("in_image_6_V_address1", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("in_image_6_V_ce1", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_6_V_d1", 18, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("in_image_6_V_q1", 18, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_6_V_we1", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("in_image_7_V_address0", 5, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("in_image_7_V_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_7_V_d0", 18, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("in_image_7_V_q0", 18, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_7_V_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("in_image_7_V_address1", 5, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("in_image_7_V_ce1", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_7_V_d1", 18, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("in_image_7_V_q1", 18, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_7_V_we1", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("in_image_8_V_address0", 5, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("in_image_8_V_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_8_V_d0", 18, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("in_image_8_V_q0", 18, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_8_V_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("in_image_8_V_address1", 5, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("in_image_8_V_ce1", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_8_V_d1", 18, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("in_image_8_V_q1", 18, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_8_V_we1", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("in_image_9_V_address0", 5, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("in_image_9_V_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_9_V_d0", 18, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("in_image_9_V_q0", 18, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_9_V_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("in_image_9_V_address1", 5, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("in_image_9_V_ce1", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_9_V_d1", 18, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("in_image_9_V_q1", 18, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_9_V_we1", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("in_image_10_V_address0", 5, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("in_image_10_V_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_10_V_d0", 18, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("in_image_10_V_q0", 18, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_10_V_we0", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("in_image_10_V_address1", 5, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("in_image_10_V_ce1", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_10_V_d1", 18, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("in_image_10_V_q1", 18, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_10_V_we1", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("in_image_11_V_address0", 5, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("in_image_11_V_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_11_V_d0", 18, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("in_image_11_V_q0", 18, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_11_V_we0", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("in_image_11_V_address1", 5, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("in_image_11_V_ce1", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_11_V_d1", 18, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("in_image_11_V_q1", 18, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_11_V_we1", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("in_image_12_V_address0", 5, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("in_image_12_V_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_12_V_d0", 18, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("in_image_12_V_q0", 18, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_12_V_we0", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("in_image_12_V_address1", 5, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("in_image_12_V_ce1", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_12_V_d1", 18, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("in_image_12_V_q1", 18, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_12_V_we1", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("in_image_13_V_address0", 5, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("in_image_13_V_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_13_V_d0", 18, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("in_image_13_V_q0", 18, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_13_V_we0", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("in_image_13_V_address1", 5, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("in_image_13_V_ce1", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_13_V_d1", 18, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("in_image_13_V_q1", 18, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_13_V_we1", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("in_image_14_V_address0", 5, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("in_image_14_V_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_14_V_d0", 18, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("in_image_14_V_q0", 18, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_14_V_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("in_image_14_V_address1", 5, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("in_image_14_V_ce1", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_14_V_d1", 18, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("in_image_14_V_q1", 18, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_14_V_we1", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("in_image_15_V_address0", 5, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("in_image_15_V_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_15_V_d0", 18, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("in_image_15_V_q0", 18, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_15_V_we0", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("in_image_15_V_address1", 5, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("in_image_15_V_ce1", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_15_V_d1", 18, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("in_image_15_V_q1", 18, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_15_V_we1", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("in_image_16_V_address0", 5, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("in_image_16_V_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_16_V_d0", 18, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("in_image_16_V_q0", 18, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_16_V_we0", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("in_image_16_V_address1", 5, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("in_image_16_V_ce1", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_16_V_d1", 18, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("in_image_16_V_q1", 18, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_16_V_we1", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("in_image_17_V_address0", 5, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("in_image_17_V_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_17_V_d0", 18, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("in_image_17_V_q0", 18, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_17_V_we0", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("in_image_17_V_address1", 5, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("in_image_17_V_ce1", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_17_V_d1", 18, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("in_image_17_V_q1", 18, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_17_V_we1", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("in_image_18_V_address0", 5, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("in_image_18_V_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_18_V_d0", 18, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("in_image_18_V_q0", 18, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_18_V_we0", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("in_image_18_V_address1", 5, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("in_image_18_V_ce1", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_18_V_d1", 18, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("in_image_18_V_q1", 18, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_18_V_we1", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("in_image_19_V_address0", 5, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("in_image_19_V_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_19_V_d0", 18, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("in_image_19_V_q0", 18, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_19_V_we0", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("in_image_19_V_address1", 5, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("in_image_19_V_ce1", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_19_V_d1", 18, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("in_image_19_V_q1", 18, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_19_V_we1", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("in_image_20_V_address0", 5, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("in_image_20_V_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_20_V_d0", 18, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("in_image_20_V_q0", 18, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_20_V_we0", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("in_image_20_V_address1", 5, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("in_image_20_V_ce1", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_20_V_d1", 18, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("in_image_20_V_q1", 18, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_20_V_we1", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("in_image_21_V_address0", 5, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("in_image_21_V_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_21_V_d0", 18, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("in_image_21_V_q0", 18, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_21_V_we0", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("in_image_21_V_address1", 5, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("in_image_21_V_ce1", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_21_V_d1", 18, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("in_image_21_V_q1", 18, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_21_V_we1", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("in_image_22_V_address0", 5, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("in_image_22_V_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_22_V_d0", 18, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("in_image_22_V_q0", 18, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_22_V_we0", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("in_image_22_V_address1", 5, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("in_image_22_V_ce1", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_22_V_d1", 18, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("in_image_22_V_q1", 18, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_22_V_we1", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("in_image_23_V_address0", 5, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("in_image_23_V_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_23_V_d0", 18, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("in_image_23_V_q0", 18, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_23_V_we0", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("in_image_23_V_address1", 5, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("in_image_23_V_ce1", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_23_V_d1", 18, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("in_image_23_V_q1", 18, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_23_V_we1", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("in_image_24_V_address0", 5, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("in_image_24_V_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_24_V_d0", 18, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("in_image_24_V_q0", 18, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_24_V_we0", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("in_image_24_V_address1", 5, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("in_image_24_V_ce1", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_24_V_d1", 18, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("in_image_24_V_q1", 18, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_24_V_we1", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("in_image_25_V_address0", 5, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("in_image_25_V_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_25_V_d0", 18, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("in_image_25_V_q0", 18, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_25_V_we0", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("in_image_25_V_address1", 5, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("in_image_25_V_ce1", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_25_V_d1", 18, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("in_image_25_V_q1", 18, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_25_V_we1", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("in_image_26_V_address0", 5, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("in_image_26_V_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_26_V_d0", 18, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("in_image_26_V_q0", 18, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_26_V_we0", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("in_image_26_V_address1", 5, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("in_image_26_V_ce1", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_26_V_d1", 18, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("in_image_26_V_q1", 18, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_26_V_we1", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("in_image_27_V_address0", 5, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("in_image_27_V_ce0", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_27_V_d0", 18, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("in_image_27_V_q0", 18, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_27_V_we0", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("in_image_27_V_address1", 5, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("in_image_27_V_ce1", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("in_image_27_V_d1", 18, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("in_image_27_V_q1", 18, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("in_image_27_V_we1", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("means_0_V_address0", 5, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("means_0_V_ce0", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("means_0_V_d0", 18, hls_out, 28, "ap_memory", "mem_din", 1),
	Port_Property("means_0_V_q0", 18, hls_in, 28, "ap_memory", "mem_dout", 1),
	Port_Property("means_0_V_we0", 1, hls_out, 28, "ap_memory", "mem_we", 1),
	Port_Property("means_0_V_address1", 5, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("means_0_V_ce1", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("means_0_V_d1", 18, hls_out, 28, "ap_memory", "mem_din", 1),
	Port_Property("means_0_V_q1", 18, hls_in, 28, "ap_memory", "mem_dout", 1),
	Port_Property("means_0_V_we1", 1, hls_out, 28, "ap_memory", "mem_we", 1),
	Port_Property("means_1_V_address0", 5, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("means_1_V_ce0", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("means_1_V_d0", 18, hls_out, 29, "ap_memory", "mem_din", 1),
	Port_Property("means_1_V_q0", 18, hls_in, 29, "ap_memory", "mem_dout", 1),
	Port_Property("means_1_V_we0", 1, hls_out, 29, "ap_memory", "mem_we", 1),
	Port_Property("means_1_V_address1", 5, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("means_1_V_ce1", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("means_1_V_d1", 18, hls_out, 29, "ap_memory", "mem_din", 1),
	Port_Property("means_1_V_q1", 18, hls_in, 29, "ap_memory", "mem_dout", 1),
	Port_Property("means_1_V_we1", 1, hls_out, 29, "ap_memory", "mem_we", 1),
	Port_Property("means_2_V_address0", 5, hls_out, 30, "ap_memory", "mem_address", 1),
	Port_Property("means_2_V_ce0", 1, hls_out, 30, "ap_memory", "mem_ce", 1),
	Port_Property("means_2_V_d0", 18, hls_out, 30, "ap_memory", "mem_din", 1),
	Port_Property("means_2_V_q0", 18, hls_in, 30, "ap_memory", "mem_dout", 1),
	Port_Property("means_2_V_we0", 1, hls_out, 30, "ap_memory", "mem_we", 1),
	Port_Property("means_2_V_address1", 5, hls_out, 30, "ap_memory", "mem_address", 1),
	Port_Property("means_2_V_ce1", 1, hls_out, 30, "ap_memory", "mem_ce", 1),
	Port_Property("means_2_V_d1", 18, hls_out, 30, "ap_memory", "mem_din", 1),
	Port_Property("means_2_V_q1", 18, hls_in, 30, "ap_memory", "mem_dout", 1),
	Port_Property("means_2_V_we1", 1, hls_out, 30, "ap_memory", "mem_we", 1),
	Port_Property("means_3_V_address0", 5, hls_out, 31, "ap_memory", "mem_address", 1),
	Port_Property("means_3_V_ce0", 1, hls_out, 31, "ap_memory", "mem_ce", 1),
	Port_Property("means_3_V_d0", 18, hls_out, 31, "ap_memory", "mem_din", 1),
	Port_Property("means_3_V_q0", 18, hls_in, 31, "ap_memory", "mem_dout", 1),
	Port_Property("means_3_V_we0", 1, hls_out, 31, "ap_memory", "mem_we", 1),
	Port_Property("means_3_V_address1", 5, hls_out, 31, "ap_memory", "mem_address", 1),
	Port_Property("means_3_V_ce1", 1, hls_out, 31, "ap_memory", "mem_ce", 1),
	Port_Property("means_3_V_d1", 18, hls_out, 31, "ap_memory", "mem_din", 1),
	Port_Property("means_3_V_q1", 18, hls_in, 31, "ap_memory", "mem_dout", 1),
	Port_Property("means_3_V_we1", 1, hls_out, 31, "ap_memory", "mem_we", 1),
	Port_Property("means_4_V_address0", 5, hls_out, 32, "ap_memory", "mem_address", 1),
	Port_Property("means_4_V_ce0", 1, hls_out, 32, "ap_memory", "mem_ce", 1),
	Port_Property("means_4_V_d0", 18, hls_out, 32, "ap_memory", "mem_din", 1),
	Port_Property("means_4_V_q0", 18, hls_in, 32, "ap_memory", "mem_dout", 1),
	Port_Property("means_4_V_we0", 1, hls_out, 32, "ap_memory", "mem_we", 1),
	Port_Property("means_4_V_address1", 5, hls_out, 32, "ap_memory", "mem_address", 1),
	Port_Property("means_4_V_ce1", 1, hls_out, 32, "ap_memory", "mem_ce", 1),
	Port_Property("means_4_V_d1", 18, hls_out, 32, "ap_memory", "mem_din", 1),
	Port_Property("means_4_V_q1", 18, hls_in, 32, "ap_memory", "mem_dout", 1),
	Port_Property("means_4_V_we1", 1, hls_out, 32, "ap_memory", "mem_we", 1),
	Port_Property("means_5_V_address0", 5, hls_out, 33, "ap_memory", "mem_address", 1),
	Port_Property("means_5_V_ce0", 1, hls_out, 33, "ap_memory", "mem_ce", 1),
	Port_Property("means_5_V_d0", 18, hls_out, 33, "ap_memory", "mem_din", 1),
	Port_Property("means_5_V_q0", 18, hls_in, 33, "ap_memory", "mem_dout", 1),
	Port_Property("means_5_V_we0", 1, hls_out, 33, "ap_memory", "mem_we", 1),
	Port_Property("means_5_V_address1", 5, hls_out, 33, "ap_memory", "mem_address", 1),
	Port_Property("means_5_V_ce1", 1, hls_out, 33, "ap_memory", "mem_ce", 1),
	Port_Property("means_5_V_d1", 18, hls_out, 33, "ap_memory", "mem_din", 1),
	Port_Property("means_5_V_q1", 18, hls_in, 33, "ap_memory", "mem_dout", 1),
	Port_Property("means_5_V_we1", 1, hls_out, 33, "ap_memory", "mem_we", 1),
	Port_Property("means_6_V_address0", 5, hls_out, 34, "ap_memory", "mem_address", 1),
	Port_Property("means_6_V_ce0", 1, hls_out, 34, "ap_memory", "mem_ce", 1),
	Port_Property("means_6_V_d0", 18, hls_out, 34, "ap_memory", "mem_din", 1),
	Port_Property("means_6_V_q0", 18, hls_in, 34, "ap_memory", "mem_dout", 1),
	Port_Property("means_6_V_we0", 1, hls_out, 34, "ap_memory", "mem_we", 1),
	Port_Property("means_6_V_address1", 5, hls_out, 34, "ap_memory", "mem_address", 1),
	Port_Property("means_6_V_ce1", 1, hls_out, 34, "ap_memory", "mem_ce", 1),
	Port_Property("means_6_V_d1", 18, hls_out, 34, "ap_memory", "mem_din", 1),
	Port_Property("means_6_V_q1", 18, hls_in, 34, "ap_memory", "mem_dout", 1),
	Port_Property("means_6_V_we1", 1, hls_out, 34, "ap_memory", "mem_we", 1),
	Port_Property("means_7_V_address0", 5, hls_out, 35, "ap_memory", "mem_address", 1),
	Port_Property("means_7_V_ce0", 1, hls_out, 35, "ap_memory", "mem_ce", 1),
	Port_Property("means_7_V_d0", 18, hls_out, 35, "ap_memory", "mem_din", 1),
	Port_Property("means_7_V_q0", 18, hls_in, 35, "ap_memory", "mem_dout", 1),
	Port_Property("means_7_V_we0", 1, hls_out, 35, "ap_memory", "mem_we", 1),
	Port_Property("means_7_V_address1", 5, hls_out, 35, "ap_memory", "mem_address", 1),
	Port_Property("means_7_V_ce1", 1, hls_out, 35, "ap_memory", "mem_ce", 1),
	Port_Property("means_7_V_d1", 18, hls_out, 35, "ap_memory", "mem_din", 1),
	Port_Property("means_7_V_q1", 18, hls_in, 35, "ap_memory", "mem_dout", 1),
	Port_Property("means_7_V_we1", 1, hls_out, 35, "ap_memory", "mem_we", 1),
	Port_Property("means_8_V_address0", 5, hls_out, 36, "ap_memory", "mem_address", 1),
	Port_Property("means_8_V_ce0", 1, hls_out, 36, "ap_memory", "mem_ce", 1),
	Port_Property("means_8_V_d0", 18, hls_out, 36, "ap_memory", "mem_din", 1),
	Port_Property("means_8_V_q0", 18, hls_in, 36, "ap_memory", "mem_dout", 1),
	Port_Property("means_8_V_we0", 1, hls_out, 36, "ap_memory", "mem_we", 1),
	Port_Property("means_8_V_address1", 5, hls_out, 36, "ap_memory", "mem_address", 1),
	Port_Property("means_8_V_ce1", 1, hls_out, 36, "ap_memory", "mem_ce", 1),
	Port_Property("means_8_V_d1", 18, hls_out, 36, "ap_memory", "mem_din", 1),
	Port_Property("means_8_V_q1", 18, hls_in, 36, "ap_memory", "mem_dout", 1),
	Port_Property("means_8_V_we1", 1, hls_out, 36, "ap_memory", "mem_we", 1),
	Port_Property("means_9_V_address0", 5, hls_out, 37, "ap_memory", "mem_address", 1),
	Port_Property("means_9_V_ce0", 1, hls_out, 37, "ap_memory", "mem_ce", 1),
	Port_Property("means_9_V_d0", 18, hls_out, 37, "ap_memory", "mem_din", 1),
	Port_Property("means_9_V_q0", 18, hls_in, 37, "ap_memory", "mem_dout", 1),
	Port_Property("means_9_V_we0", 1, hls_out, 37, "ap_memory", "mem_we", 1),
	Port_Property("means_9_V_address1", 5, hls_out, 37, "ap_memory", "mem_address", 1),
	Port_Property("means_9_V_ce1", 1, hls_out, 37, "ap_memory", "mem_ce", 1),
	Port_Property("means_9_V_d1", 18, hls_out, 37, "ap_memory", "mem_din", 1),
	Port_Property("means_9_V_q1", 18, hls_in, 37, "ap_memory", "mem_dout", 1),
	Port_Property("means_9_V_we1", 1, hls_out, 37, "ap_memory", "mem_we", 1),
	Port_Property("means_10_V_address0", 5, hls_out, 38, "ap_memory", "mem_address", 1),
	Port_Property("means_10_V_ce0", 1, hls_out, 38, "ap_memory", "mem_ce", 1),
	Port_Property("means_10_V_d0", 18, hls_out, 38, "ap_memory", "mem_din", 1),
	Port_Property("means_10_V_q0", 18, hls_in, 38, "ap_memory", "mem_dout", 1),
	Port_Property("means_10_V_we0", 1, hls_out, 38, "ap_memory", "mem_we", 1),
	Port_Property("means_10_V_address1", 5, hls_out, 38, "ap_memory", "mem_address", 1),
	Port_Property("means_10_V_ce1", 1, hls_out, 38, "ap_memory", "mem_ce", 1),
	Port_Property("means_10_V_d1", 18, hls_out, 38, "ap_memory", "mem_din", 1),
	Port_Property("means_10_V_q1", 18, hls_in, 38, "ap_memory", "mem_dout", 1),
	Port_Property("means_10_V_we1", 1, hls_out, 38, "ap_memory", "mem_we", 1),
	Port_Property("means_11_V_address0", 5, hls_out, 39, "ap_memory", "mem_address", 1),
	Port_Property("means_11_V_ce0", 1, hls_out, 39, "ap_memory", "mem_ce", 1),
	Port_Property("means_11_V_d0", 18, hls_out, 39, "ap_memory", "mem_din", 1),
	Port_Property("means_11_V_q0", 18, hls_in, 39, "ap_memory", "mem_dout", 1),
	Port_Property("means_11_V_we0", 1, hls_out, 39, "ap_memory", "mem_we", 1),
	Port_Property("means_11_V_address1", 5, hls_out, 39, "ap_memory", "mem_address", 1),
	Port_Property("means_11_V_ce1", 1, hls_out, 39, "ap_memory", "mem_ce", 1),
	Port_Property("means_11_V_d1", 18, hls_out, 39, "ap_memory", "mem_din", 1),
	Port_Property("means_11_V_q1", 18, hls_in, 39, "ap_memory", "mem_dout", 1),
	Port_Property("means_11_V_we1", 1, hls_out, 39, "ap_memory", "mem_we", 1),
	Port_Property("means_12_V_address0", 5, hls_out, 40, "ap_memory", "mem_address", 1),
	Port_Property("means_12_V_ce0", 1, hls_out, 40, "ap_memory", "mem_ce", 1),
	Port_Property("means_12_V_d0", 18, hls_out, 40, "ap_memory", "mem_din", 1),
	Port_Property("means_12_V_q0", 18, hls_in, 40, "ap_memory", "mem_dout", 1),
	Port_Property("means_12_V_we0", 1, hls_out, 40, "ap_memory", "mem_we", 1),
	Port_Property("means_12_V_address1", 5, hls_out, 40, "ap_memory", "mem_address", 1),
	Port_Property("means_12_V_ce1", 1, hls_out, 40, "ap_memory", "mem_ce", 1),
	Port_Property("means_12_V_d1", 18, hls_out, 40, "ap_memory", "mem_din", 1),
	Port_Property("means_12_V_q1", 18, hls_in, 40, "ap_memory", "mem_dout", 1),
	Port_Property("means_12_V_we1", 1, hls_out, 40, "ap_memory", "mem_we", 1),
	Port_Property("means_13_V_address0", 5, hls_out, 41, "ap_memory", "mem_address", 1),
	Port_Property("means_13_V_ce0", 1, hls_out, 41, "ap_memory", "mem_ce", 1),
	Port_Property("means_13_V_d0", 18, hls_out, 41, "ap_memory", "mem_din", 1),
	Port_Property("means_13_V_q0", 18, hls_in, 41, "ap_memory", "mem_dout", 1),
	Port_Property("means_13_V_we0", 1, hls_out, 41, "ap_memory", "mem_we", 1),
	Port_Property("means_13_V_address1", 5, hls_out, 41, "ap_memory", "mem_address", 1),
	Port_Property("means_13_V_ce1", 1, hls_out, 41, "ap_memory", "mem_ce", 1),
	Port_Property("means_13_V_d1", 18, hls_out, 41, "ap_memory", "mem_din", 1),
	Port_Property("means_13_V_q1", 18, hls_in, 41, "ap_memory", "mem_dout", 1),
	Port_Property("means_13_V_we1", 1, hls_out, 41, "ap_memory", "mem_we", 1),
	Port_Property("means_14_V_address0", 5, hls_out, 42, "ap_memory", "mem_address", 1),
	Port_Property("means_14_V_ce0", 1, hls_out, 42, "ap_memory", "mem_ce", 1),
	Port_Property("means_14_V_d0", 18, hls_out, 42, "ap_memory", "mem_din", 1),
	Port_Property("means_14_V_q0", 18, hls_in, 42, "ap_memory", "mem_dout", 1),
	Port_Property("means_14_V_we0", 1, hls_out, 42, "ap_memory", "mem_we", 1),
	Port_Property("means_14_V_address1", 5, hls_out, 42, "ap_memory", "mem_address", 1),
	Port_Property("means_14_V_ce1", 1, hls_out, 42, "ap_memory", "mem_ce", 1),
	Port_Property("means_14_V_d1", 18, hls_out, 42, "ap_memory", "mem_din", 1),
	Port_Property("means_14_V_q1", 18, hls_in, 42, "ap_memory", "mem_dout", 1),
	Port_Property("means_14_V_we1", 1, hls_out, 42, "ap_memory", "mem_we", 1),
	Port_Property("means_15_V_address0", 5, hls_out, 43, "ap_memory", "mem_address", 1),
	Port_Property("means_15_V_ce0", 1, hls_out, 43, "ap_memory", "mem_ce", 1),
	Port_Property("means_15_V_d0", 18, hls_out, 43, "ap_memory", "mem_din", 1),
	Port_Property("means_15_V_q0", 18, hls_in, 43, "ap_memory", "mem_dout", 1),
	Port_Property("means_15_V_we0", 1, hls_out, 43, "ap_memory", "mem_we", 1),
	Port_Property("means_15_V_address1", 5, hls_out, 43, "ap_memory", "mem_address", 1),
	Port_Property("means_15_V_ce1", 1, hls_out, 43, "ap_memory", "mem_ce", 1),
	Port_Property("means_15_V_d1", 18, hls_out, 43, "ap_memory", "mem_din", 1),
	Port_Property("means_15_V_q1", 18, hls_in, 43, "ap_memory", "mem_dout", 1),
	Port_Property("means_15_V_we1", 1, hls_out, 43, "ap_memory", "mem_we", 1),
	Port_Property("means_16_V_address0", 5, hls_out, 44, "ap_memory", "mem_address", 1),
	Port_Property("means_16_V_ce0", 1, hls_out, 44, "ap_memory", "mem_ce", 1),
	Port_Property("means_16_V_d0", 18, hls_out, 44, "ap_memory", "mem_din", 1),
	Port_Property("means_16_V_q0", 18, hls_in, 44, "ap_memory", "mem_dout", 1),
	Port_Property("means_16_V_we0", 1, hls_out, 44, "ap_memory", "mem_we", 1),
	Port_Property("means_16_V_address1", 5, hls_out, 44, "ap_memory", "mem_address", 1),
	Port_Property("means_16_V_ce1", 1, hls_out, 44, "ap_memory", "mem_ce", 1),
	Port_Property("means_16_V_d1", 18, hls_out, 44, "ap_memory", "mem_din", 1),
	Port_Property("means_16_V_q1", 18, hls_in, 44, "ap_memory", "mem_dout", 1),
	Port_Property("means_16_V_we1", 1, hls_out, 44, "ap_memory", "mem_we", 1),
	Port_Property("means_17_V_address0", 5, hls_out, 45, "ap_memory", "mem_address", 1),
	Port_Property("means_17_V_ce0", 1, hls_out, 45, "ap_memory", "mem_ce", 1),
	Port_Property("means_17_V_d0", 18, hls_out, 45, "ap_memory", "mem_din", 1),
	Port_Property("means_17_V_q0", 18, hls_in, 45, "ap_memory", "mem_dout", 1),
	Port_Property("means_17_V_we0", 1, hls_out, 45, "ap_memory", "mem_we", 1),
	Port_Property("means_17_V_address1", 5, hls_out, 45, "ap_memory", "mem_address", 1),
	Port_Property("means_17_V_ce1", 1, hls_out, 45, "ap_memory", "mem_ce", 1),
	Port_Property("means_17_V_d1", 18, hls_out, 45, "ap_memory", "mem_din", 1),
	Port_Property("means_17_V_q1", 18, hls_in, 45, "ap_memory", "mem_dout", 1),
	Port_Property("means_17_V_we1", 1, hls_out, 45, "ap_memory", "mem_we", 1),
	Port_Property("means_18_V_address0", 5, hls_out, 46, "ap_memory", "mem_address", 1),
	Port_Property("means_18_V_ce0", 1, hls_out, 46, "ap_memory", "mem_ce", 1),
	Port_Property("means_18_V_d0", 18, hls_out, 46, "ap_memory", "mem_din", 1),
	Port_Property("means_18_V_q0", 18, hls_in, 46, "ap_memory", "mem_dout", 1),
	Port_Property("means_18_V_we0", 1, hls_out, 46, "ap_memory", "mem_we", 1),
	Port_Property("means_18_V_address1", 5, hls_out, 46, "ap_memory", "mem_address", 1),
	Port_Property("means_18_V_ce1", 1, hls_out, 46, "ap_memory", "mem_ce", 1),
	Port_Property("means_18_V_d1", 18, hls_out, 46, "ap_memory", "mem_din", 1),
	Port_Property("means_18_V_q1", 18, hls_in, 46, "ap_memory", "mem_dout", 1),
	Port_Property("means_18_V_we1", 1, hls_out, 46, "ap_memory", "mem_we", 1),
	Port_Property("means_19_V_address0", 5, hls_out, 47, "ap_memory", "mem_address", 1),
	Port_Property("means_19_V_ce0", 1, hls_out, 47, "ap_memory", "mem_ce", 1),
	Port_Property("means_19_V_d0", 18, hls_out, 47, "ap_memory", "mem_din", 1),
	Port_Property("means_19_V_q0", 18, hls_in, 47, "ap_memory", "mem_dout", 1),
	Port_Property("means_19_V_we0", 1, hls_out, 47, "ap_memory", "mem_we", 1),
	Port_Property("means_19_V_address1", 5, hls_out, 47, "ap_memory", "mem_address", 1),
	Port_Property("means_19_V_ce1", 1, hls_out, 47, "ap_memory", "mem_ce", 1),
	Port_Property("means_19_V_d1", 18, hls_out, 47, "ap_memory", "mem_din", 1),
	Port_Property("means_19_V_q1", 18, hls_in, 47, "ap_memory", "mem_dout", 1),
	Port_Property("means_19_V_we1", 1, hls_out, 47, "ap_memory", "mem_we", 1),
	Port_Property("means_20_V_address0", 5, hls_out, 48, "ap_memory", "mem_address", 1),
	Port_Property("means_20_V_ce0", 1, hls_out, 48, "ap_memory", "mem_ce", 1),
	Port_Property("means_20_V_d0", 18, hls_out, 48, "ap_memory", "mem_din", 1),
	Port_Property("means_20_V_q0", 18, hls_in, 48, "ap_memory", "mem_dout", 1),
	Port_Property("means_20_V_we0", 1, hls_out, 48, "ap_memory", "mem_we", 1),
	Port_Property("means_20_V_address1", 5, hls_out, 48, "ap_memory", "mem_address", 1),
	Port_Property("means_20_V_ce1", 1, hls_out, 48, "ap_memory", "mem_ce", 1),
	Port_Property("means_20_V_d1", 18, hls_out, 48, "ap_memory", "mem_din", 1),
	Port_Property("means_20_V_q1", 18, hls_in, 48, "ap_memory", "mem_dout", 1),
	Port_Property("means_20_V_we1", 1, hls_out, 48, "ap_memory", "mem_we", 1),
	Port_Property("means_21_V_address0", 5, hls_out, 49, "ap_memory", "mem_address", 1),
	Port_Property("means_21_V_ce0", 1, hls_out, 49, "ap_memory", "mem_ce", 1),
	Port_Property("means_21_V_d0", 18, hls_out, 49, "ap_memory", "mem_din", 1),
	Port_Property("means_21_V_q0", 18, hls_in, 49, "ap_memory", "mem_dout", 1),
	Port_Property("means_21_V_we0", 1, hls_out, 49, "ap_memory", "mem_we", 1),
	Port_Property("means_21_V_address1", 5, hls_out, 49, "ap_memory", "mem_address", 1),
	Port_Property("means_21_V_ce1", 1, hls_out, 49, "ap_memory", "mem_ce", 1),
	Port_Property("means_21_V_d1", 18, hls_out, 49, "ap_memory", "mem_din", 1),
	Port_Property("means_21_V_q1", 18, hls_in, 49, "ap_memory", "mem_dout", 1),
	Port_Property("means_21_V_we1", 1, hls_out, 49, "ap_memory", "mem_we", 1),
	Port_Property("means_22_V_address0", 5, hls_out, 50, "ap_memory", "mem_address", 1),
	Port_Property("means_22_V_ce0", 1, hls_out, 50, "ap_memory", "mem_ce", 1),
	Port_Property("means_22_V_d0", 18, hls_out, 50, "ap_memory", "mem_din", 1),
	Port_Property("means_22_V_q0", 18, hls_in, 50, "ap_memory", "mem_dout", 1),
	Port_Property("means_22_V_we0", 1, hls_out, 50, "ap_memory", "mem_we", 1),
	Port_Property("means_22_V_address1", 5, hls_out, 50, "ap_memory", "mem_address", 1),
	Port_Property("means_22_V_ce1", 1, hls_out, 50, "ap_memory", "mem_ce", 1),
	Port_Property("means_22_V_d1", 18, hls_out, 50, "ap_memory", "mem_din", 1),
	Port_Property("means_22_V_q1", 18, hls_in, 50, "ap_memory", "mem_dout", 1),
	Port_Property("means_22_V_we1", 1, hls_out, 50, "ap_memory", "mem_we", 1),
	Port_Property("means_23_V_address0", 5, hls_out, 51, "ap_memory", "mem_address", 1),
	Port_Property("means_23_V_ce0", 1, hls_out, 51, "ap_memory", "mem_ce", 1),
	Port_Property("means_23_V_d0", 18, hls_out, 51, "ap_memory", "mem_din", 1),
	Port_Property("means_23_V_q0", 18, hls_in, 51, "ap_memory", "mem_dout", 1),
	Port_Property("means_23_V_we0", 1, hls_out, 51, "ap_memory", "mem_we", 1),
	Port_Property("means_23_V_address1", 5, hls_out, 51, "ap_memory", "mem_address", 1),
	Port_Property("means_23_V_ce1", 1, hls_out, 51, "ap_memory", "mem_ce", 1),
	Port_Property("means_23_V_d1", 18, hls_out, 51, "ap_memory", "mem_din", 1),
	Port_Property("means_23_V_q1", 18, hls_in, 51, "ap_memory", "mem_dout", 1),
	Port_Property("means_23_V_we1", 1, hls_out, 51, "ap_memory", "mem_we", 1),
	Port_Property("means_24_V_address0", 5, hls_out, 52, "ap_memory", "mem_address", 1),
	Port_Property("means_24_V_ce0", 1, hls_out, 52, "ap_memory", "mem_ce", 1),
	Port_Property("means_24_V_d0", 18, hls_out, 52, "ap_memory", "mem_din", 1),
	Port_Property("means_24_V_q0", 18, hls_in, 52, "ap_memory", "mem_dout", 1),
	Port_Property("means_24_V_we0", 1, hls_out, 52, "ap_memory", "mem_we", 1),
	Port_Property("means_24_V_address1", 5, hls_out, 52, "ap_memory", "mem_address", 1),
	Port_Property("means_24_V_ce1", 1, hls_out, 52, "ap_memory", "mem_ce", 1),
	Port_Property("means_24_V_d1", 18, hls_out, 52, "ap_memory", "mem_din", 1),
	Port_Property("means_24_V_q1", 18, hls_in, 52, "ap_memory", "mem_dout", 1),
	Port_Property("means_24_V_we1", 1, hls_out, 52, "ap_memory", "mem_we", 1),
	Port_Property("means_25_V_address0", 5, hls_out, 53, "ap_memory", "mem_address", 1),
	Port_Property("means_25_V_ce0", 1, hls_out, 53, "ap_memory", "mem_ce", 1),
	Port_Property("means_25_V_d0", 18, hls_out, 53, "ap_memory", "mem_din", 1),
	Port_Property("means_25_V_q0", 18, hls_in, 53, "ap_memory", "mem_dout", 1),
	Port_Property("means_25_V_we0", 1, hls_out, 53, "ap_memory", "mem_we", 1),
	Port_Property("means_25_V_address1", 5, hls_out, 53, "ap_memory", "mem_address", 1),
	Port_Property("means_25_V_ce1", 1, hls_out, 53, "ap_memory", "mem_ce", 1),
	Port_Property("means_25_V_d1", 18, hls_out, 53, "ap_memory", "mem_din", 1),
	Port_Property("means_25_V_q1", 18, hls_in, 53, "ap_memory", "mem_dout", 1),
	Port_Property("means_25_V_we1", 1, hls_out, 53, "ap_memory", "mem_we", 1),
	Port_Property("means_26_V_address0", 5, hls_out, 54, "ap_memory", "mem_address", 1),
	Port_Property("means_26_V_ce0", 1, hls_out, 54, "ap_memory", "mem_ce", 1),
	Port_Property("means_26_V_d0", 18, hls_out, 54, "ap_memory", "mem_din", 1),
	Port_Property("means_26_V_q0", 18, hls_in, 54, "ap_memory", "mem_dout", 1),
	Port_Property("means_26_V_we0", 1, hls_out, 54, "ap_memory", "mem_we", 1),
	Port_Property("means_26_V_address1", 5, hls_out, 54, "ap_memory", "mem_address", 1),
	Port_Property("means_26_V_ce1", 1, hls_out, 54, "ap_memory", "mem_ce", 1),
	Port_Property("means_26_V_d1", 18, hls_out, 54, "ap_memory", "mem_din", 1),
	Port_Property("means_26_V_q1", 18, hls_in, 54, "ap_memory", "mem_dout", 1),
	Port_Property("means_26_V_we1", 1, hls_out, 54, "ap_memory", "mem_we", 1),
	Port_Property("means_27_V_address0", 5, hls_out, 55, "ap_memory", "mem_address", 1),
	Port_Property("means_27_V_ce0", 1, hls_out, 55, "ap_memory", "mem_ce", 1),
	Port_Property("means_27_V_d0", 18, hls_out, 55, "ap_memory", "mem_din", 1),
	Port_Property("means_27_V_q0", 18, hls_in, 55, "ap_memory", "mem_dout", 1),
	Port_Property("means_27_V_we0", 1, hls_out, 55, "ap_memory", "mem_we", 1),
	Port_Property("means_27_V_address1", 5, hls_out, 55, "ap_memory", "mem_address", 1),
	Port_Property("means_27_V_ce1", 1, hls_out, 55, "ap_memory", "mem_ce", 1),
	Port_Property("means_27_V_d1", 18, hls_out, 55, "ap_memory", "mem_din", 1),
	Port_Property("means_27_V_q1", 18, hls_in, 55, "ap_memory", "mem_dout", 1),
	Port_Property("means_27_V_we1", 1, hls_out, 55, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L1_0_V", 18, hls_in, 56, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L1_1_V", 18, hls_in, 57, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L1_2_V", 18, hls_in, 58, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L1_3_V", 18, hls_in, 59, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L1_4_V", 18, hls_in, 60, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L1_5_V", 18, hls_in, 61, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L1_6_V", 18, hls_in, 62, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L1_7_V", 18, hls_in, 63, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L1_8_V", 18, hls_in, 64, "ap_none", "in_data", 1),
	Port_Property("conv_bias_L1_V", 48, hls_in, 65, "ap_none", "in_data", 1),
	Port_Property("a_V", 18, hls_in, 66, "ap_none", "in_data", 1),
	Port_Property("b_V", 18, hls_in, 67, "ap_none", "in_data", 1),
	Port_Property("conv_kernel_L2_0_V_address0", 2, hls_out, 68, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_0_V_ce0", 1, hls_out, 68, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_0_V_d0", 18, hls_out, 68, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_0_V_q0", 18, hls_in, 68, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_0_V_we0", 1, hls_out, 68, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_0_V_address1", 2, hls_out, 68, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_0_V_ce1", 1, hls_out, 68, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_0_V_d1", 18, hls_out, 68, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_0_V_q1", 18, hls_in, 68, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_0_V_we1", 1, hls_out, 68, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_1_V_address0", 2, hls_out, 69, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_1_V_ce0", 1, hls_out, 69, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_1_V_d0", 18, hls_out, 69, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_1_V_q0", 18, hls_in, 69, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_1_V_we0", 1, hls_out, 69, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_1_V_address1", 2, hls_out, 69, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_1_V_ce1", 1, hls_out, 69, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_1_V_d1", 18, hls_out, 69, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_1_V_q1", 18, hls_in, 69, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_1_V_we1", 1, hls_out, 69, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_2_V_address0", 2, hls_out, 70, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_2_V_ce0", 1, hls_out, 70, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_2_V_d0", 18, hls_out, 70, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_2_V_q0", 18, hls_in, 70, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_2_V_we0", 1, hls_out, 70, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_2_V_address1", 2, hls_out, 70, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_2_V_ce1", 1, hls_out, 70, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_2_V_d1", 18, hls_out, 70, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_2_V_q1", 18, hls_in, 70, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_2_V_we1", 1, hls_out, 70, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_3_V_address0", 2, hls_out, 71, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_3_V_ce0", 1, hls_out, 71, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_3_V_d0", 18, hls_out, 71, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_3_V_q0", 18, hls_in, 71, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_3_V_we0", 1, hls_out, 71, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_3_V_address1", 2, hls_out, 71, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_3_V_ce1", 1, hls_out, 71, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_3_V_d1", 18, hls_out, 71, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_3_V_q1", 18, hls_in, 71, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_3_V_we1", 1, hls_out, 71, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_4_V_address0", 2, hls_out, 72, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_4_V_ce0", 1, hls_out, 72, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_4_V_d0", 18, hls_out, 72, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_4_V_q0", 18, hls_in, 72, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_4_V_we0", 1, hls_out, 72, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_4_V_address1", 2, hls_out, 72, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_4_V_ce1", 1, hls_out, 72, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_4_V_d1", 18, hls_out, 72, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_4_V_q1", 18, hls_in, 72, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_4_V_we1", 1, hls_out, 72, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_5_V_address0", 2, hls_out, 73, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_5_V_ce0", 1, hls_out, 73, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_5_V_d0", 18, hls_out, 73, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_5_V_q0", 18, hls_in, 73, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_5_V_we0", 1, hls_out, 73, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_5_V_address1", 2, hls_out, 73, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_5_V_ce1", 1, hls_out, 73, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_5_V_d1", 18, hls_out, 73, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_5_V_q1", 18, hls_in, 73, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_5_V_we1", 1, hls_out, 73, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_6_V_address0", 2, hls_out, 74, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_6_V_ce0", 1, hls_out, 74, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_6_V_d0", 18, hls_out, 74, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_6_V_q0", 18, hls_in, 74, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_6_V_we0", 1, hls_out, 74, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_6_V_address1", 2, hls_out, 74, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_6_V_ce1", 1, hls_out, 74, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_6_V_d1", 18, hls_out, 74, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_6_V_q1", 18, hls_in, 74, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_6_V_we1", 1, hls_out, 74, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_7_V_address0", 2, hls_out, 75, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_7_V_ce0", 1, hls_out, 75, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_7_V_d0", 18, hls_out, 75, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_7_V_q0", 18, hls_in, 75, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_7_V_we0", 1, hls_out, 75, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_7_V_address1", 2, hls_out, 75, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_7_V_ce1", 1, hls_out, 75, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_7_V_d1", 18, hls_out, 75, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_7_V_q1", 18, hls_in, 75, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_7_V_we1", 1, hls_out, 75, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_8_V_address0", 2, hls_out, 76, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_8_V_ce0", 1, hls_out, 76, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_8_V_d0", 18, hls_out, 76, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_8_V_q0", 18, hls_in, 76, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_8_V_we0", 1, hls_out, 76, "ap_memory", "mem_we", 1),
	Port_Property("conv_kernel_L2_8_V_address1", 2, hls_out, 76, "ap_memory", "mem_address", 1),
	Port_Property("conv_kernel_L2_8_V_ce1", 1, hls_out, 76, "ap_memory", "mem_ce", 1),
	Port_Property("conv_kernel_L2_8_V_d1", 18, hls_out, 76, "ap_memory", "mem_din", 1),
	Port_Property("conv_kernel_L2_8_V_q1", 18, hls_in, 76, "ap_memory", "mem_dout", 1),
	Port_Property("conv_kernel_L2_8_V_we1", 1, hls_out, 76, "ap_memory", "mem_we", 1),
	Port_Property("conv_bias_L2_0_V", 48, hls_in, 77, "ap_none", "in_data", 1),
	Port_Property("conv_bias_L2_1_V", 48, hls_in, 78, "ap_none", "in_data", 1),
	Port_Property("conv_bias_L2_2_V", 48, hls_in, 79, "ap_none", "in_data", 1),
	Port_Property("conv_bias_L2_3_V", 48, hls_in, 80, "ap_none", "in_data", 1),
	Port_Property("result_0_V_address0", 6, hls_out, 81, "ap_memory", "mem_address", 1),
	Port_Property("result_0_V_ce0", 1, hls_out, 81, "ap_memory", "mem_ce", 1),
	Port_Property("result_0_V_d0", 48, hls_out, 81, "ap_memory", "mem_din", 1),
	Port_Property("result_0_V_q0", 48, hls_in, 81, "ap_memory", "mem_dout", 1),
	Port_Property("result_0_V_we0", 1, hls_out, 81, "ap_memory", "mem_we", 1),
	Port_Property("result_0_V_address1", 6, hls_out, 81, "ap_memory", "mem_address", 1),
	Port_Property("result_0_V_ce1", 1, hls_out, 81, "ap_memory", "mem_ce", 1),
	Port_Property("result_0_V_d1", 48, hls_out, 81, "ap_memory", "mem_din", 1),
	Port_Property("result_0_V_q1", 48, hls_in, 81, "ap_memory", "mem_dout", 1),
	Port_Property("result_0_V_we1", 1, hls_out, 81, "ap_memory", "mem_we", 1),
	Port_Property("result_1_V_address0", 6, hls_out, 82, "ap_memory", "mem_address", 1),
	Port_Property("result_1_V_ce0", 1, hls_out, 82, "ap_memory", "mem_ce", 1),
	Port_Property("result_1_V_d0", 48, hls_out, 82, "ap_memory", "mem_din", 1),
	Port_Property("result_1_V_q0", 48, hls_in, 82, "ap_memory", "mem_dout", 1),
	Port_Property("result_1_V_we0", 1, hls_out, 82, "ap_memory", "mem_we", 1),
	Port_Property("result_1_V_address1", 6, hls_out, 82, "ap_memory", "mem_address", 1),
	Port_Property("result_1_V_ce1", 1, hls_out, 82, "ap_memory", "mem_ce", 1),
	Port_Property("result_1_V_d1", 48, hls_out, 82, "ap_memory", "mem_din", 1),
	Port_Property("result_1_V_q1", 48, hls_in, 82, "ap_memory", "mem_dout", 1),
	Port_Property("result_1_V_we1", 1, hls_out, 82, "ap_memory", "mem_we", 1),
	Port_Property("result_2_V_address0", 6, hls_out, 83, "ap_memory", "mem_address", 1),
	Port_Property("result_2_V_ce0", 1, hls_out, 83, "ap_memory", "mem_ce", 1),
	Port_Property("result_2_V_d0", 48, hls_out, 83, "ap_memory", "mem_din", 1),
	Port_Property("result_2_V_q0", 48, hls_in, 83, "ap_memory", "mem_dout", 1),
	Port_Property("result_2_V_we0", 1, hls_out, 83, "ap_memory", "mem_we", 1),
	Port_Property("result_2_V_address1", 6, hls_out, 83, "ap_memory", "mem_address", 1),
	Port_Property("result_2_V_ce1", 1, hls_out, 83, "ap_memory", "mem_ce", 1),
	Port_Property("result_2_V_d1", 48, hls_out, 83, "ap_memory", "mem_din", 1),
	Port_Property("result_2_V_q1", 48, hls_in, 83, "ap_memory", "mem_dout", 1),
	Port_Property("result_2_V_we1", 1, hls_out, 83, "ap_memory", "mem_we", 1),
	Port_Property("result_3_V_address0", 6, hls_out, 84, "ap_memory", "mem_address", 1),
	Port_Property("result_3_V_ce0", 1, hls_out, 84, "ap_memory", "mem_ce", 1),
	Port_Property("result_3_V_d0", 48, hls_out, 84, "ap_memory", "mem_din", 1),
	Port_Property("result_3_V_q0", 48, hls_in, 84, "ap_memory", "mem_dout", 1),
	Port_Property("result_3_V_we0", 1, hls_out, 84, "ap_memory", "mem_we", 1),
	Port_Property("result_3_V_address1", 6, hls_out, 84, "ap_memory", "mem_address", 1),
	Port_Property("result_3_V_ce1", 1, hls_out, 84, "ap_memory", "mem_ce", 1),
	Port_Property("result_3_V_d1", 48, hls_out, 84, "ap_memory", "mem_din", 1),
	Port_Property("result_3_V_q1", 48, hls_in, 84, "ap_memory", "mem_dout", 1),
	Port_Property("result_3_V_we1", 1, hls_out, 84, "ap_memory", "mem_we", 1),
	Port_Property("result_4_V_address0", 6, hls_out, 85, "ap_memory", "mem_address", 1),
	Port_Property("result_4_V_ce0", 1, hls_out, 85, "ap_memory", "mem_ce", 1),
	Port_Property("result_4_V_d0", 48, hls_out, 85, "ap_memory", "mem_din", 1),
	Port_Property("result_4_V_q0", 48, hls_in, 85, "ap_memory", "mem_dout", 1),
	Port_Property("result_4_V_we0", 1, hls_out, 85, "ap_memory", "mem_we", 1),
	Port_Property("result_4_V_address1", 6, hls_out, 85, "ap_memory", "mem_address", 1),
	Port_Property("result_4_V_ce1", 1, hls_out, 85, "ap_memory", "mem_ce", 1),
	Port_Property("result_4_V_d1", 48, hls_out, 85, "ap_memory", "mem_din", 1),
	Port_Property("result_4_V_q1", 48, hls_in, 85, "ap_memory", "mem_dout", 1),
	Port_Property("result_4_V_we1", 1, hls_out, 85, "ap_memory", "mem_we", 1),
	Port_Property("result_5_V_address0", 6, hls_out, 86, "ap_memory", "mem_address", 1),
	Port_Property("result_5_V_ce0", 1, hls_out, 86, "ap_memory", "mem_ce", 1),
	Port_Property("result_5_V_d0", 48, hls_out, 86, "ap_memory", "mem_din", 1),
	Port_Property("result_5_V_q0", 48, hls_in, 86, "ap_memory", "mem_dout", 1),
	Port_Property("result_5_V_we0", 1, hls_out, 86, "ap_memory", "mem_we", 1),
	Port_Property("result_5_V_address1", 6, hls_out, 86, "ap_memory", "mem_address", 1),
	Port_Property("result_5_V_ce1", 1, hls_out, 86, "ap_memory", "mem_ce", 1),
	Port_Property("result_5_V_d1", 48, hls_out, 86, "ap_memory", "mem_din", 1),
	Port_Property("result_5_V_q1", 48, hls_in, 86, "ap_memory", "mem_dout", 1),
	Port_Property("result_5_V_we1", 1, hls_out, 86, "ap_memory", "mem_we", 1),
	Port_Property("result_6_V_address0", 6, hls_out, 87, "ap_memory", "mem_address", 1),
	Port_Property("result_6_V_ce0", 1, hls_out, 87, "ap_memory", "mem_ce", 1),
	Port_Property("result_6_V_d0", 48, hls_out, 87, "ap_memory", "mem_din", 1),
	Port_Property("result_6_V_q0", 48, hls_in, 87, "ap_memory", "mem_dout", 1),
	Port_Property("result_6_V_we0", 1, hls_out, 87, "ap_memory", "mem_we", 1),
	Port_Property("result_6_V_address1", 6, hls_out, 87, "ap_memory", "mem_address", 1),
	Port_Property("result_6_V_ce1", 1, hls_out, 87, "ap_memory", "mem_ce", 1),
	Port_Property("result_6_V_d1", 48, hls_out, 87, "ap_memory", "mem_din", 1),
	Port_Property("result_6_V_q1", 48, hls_in, 87, "ap_memory", "mem_dout", 1),
	Port_Property("result_6_V_we1", 1, hls_out, 87, "ap_memory", "mem_we", 1),
	Port_Property("result_7_V_address0", 6, hls_out, 88, "ap_memory", "mem_address", 1),
	Port_Property("result_7_V_ce0", 1, hls_out, 88, "ap_memory", "mem_ce", 1),
	Port_Property("result_7_V_d0", 48, hls_out, 88, "ap_memory", "mem_din", 1),
	Port_Property("result_7_V_q0", 48, hls_in, 88, "ap_memory", "mem_dout", 1),
	Port_Property("result_7_V_we0", 1, hls_out, 88, "ap_memory", "mem_we", 1),
	Port_Property("result_7_V_address1", 6, hls_out, 88, "ap_memory", "mem_address", 1),
	Port_Property("result_7_V_ce1", 1, hls_out, 88, "ap_memory", "mem_ce", 1),
	Port_Property("result_7_V_d1", 48, hls_out, 88, "ap_memory", "mem_din", 1),
	Port_Property("result_7_V_q1", 48, hls_in, 88, "ap_memory", "mem_dout", 1),
	Port_Property("result_7_V_we1", 1, hls_out, 88, "ap_memory", "mem_we", 1),
	Port_Property("result_8_V_address0", 6, hls_out, 89, "ap_memory", "mem_address", 1),
	Port_Property("result_8_V_ce0", 1, hls_out, 89, "ap_memory", "mem_ce", 1),
	Port_Property("result_8_V_d0", 48, hls_out, 89, "ap_memory", "mem_din", 1),
	Port_Property("result_8_V_q0", 48, hls_in, 89, "ap_memory", "mem_dout", 1),
	Port_Property("result_8_V_we0", 1, hls_out, 89, "ap_memory", "mem_we", 1),
	Port_Property("result_8_V_address1", 6, hls_out, 89, "ap_memory", "mem_address", 1),
	Port_Property("result_8_V_ce1", 1, hls_out, 89, "ap_memory", "mem_ce", 1),
	Port_Property("result_8_V_d1", 48, hls_out, 89, "ap_memory", "mem_din", 1),
	Port_Property("result_8_V_q1", 48, hls_in, 89, "ap_memory", "mem_dout", 1),
	Port_Property("result_8_V_we1", 1, hls_out, 89, "ap_memory", "mem_we", 1),
	Port_Property("result_9_V_address0", 6, hls_out, 90, "ap_memory", "mem_address", 1),
	Port_Property("result_9_V_ce0", 1, hls_out, 90, "ap_memory", "mem_ce", 1),
	Port_Property("result_9_V_d0", 48, hls_out, 90, "ap_memory", "mem_din", 1),
	Port_Property("result_9_V_q0", 48, hls_in, 90, "ap_memory", "mem_dout", 1),
	Port_Property("result_9_V_we0", 1, hls_out, 90, "ap_memory", "mem_we", 1),
	Port_Property("result_9_V_address1", 6, hls_out, 90, "ap_memory", "mem_address", 1),
	Port_Property("result_9_V_ce1", 1, hls_out, 90, "ap_memory", "mem_ce", 1),
	Port_Property("result_9_V_d1", 48, hls_out, 90, "ap_memory", "mem_din", 1),
	Port_Property("result_9_V_q1", 48, hls_in, 90, "ap_memory", "mem_dout", 1),
	Port_Property("result_9_V_we1", 1, hls_out, 90, "ap_memory", "mem_we", 1),
	Port_Property("result_10_V_address0", 6, hls_out, 91, "ap_memory", "mem_address", 1),
	Port_Property("result_10_V_ce0", 1, hls_out, 91, "ap_memory", "mem_ce", 1),
	Port_Property("result_10_V_d0", 48, hls_out, 91, "ap_memory", "mem_din", 1),
	Port_Property("result_10_V_q0", 48, hls_in, 91, "ap_memory", "mem_dout", 1),
	Port_Property("result_10_V_we0", 1, hls_out, 91, "ap_memory", "mem_we", 1),
	Port_Property("result_10_V_address1", 6, hls_out, 91, "ap_memory", "mem_address", 1),
	Port_Property("result_10_V_ce1", 1, hls_out, 91, "ap_memory", "mem_ce", 1),
	Port_Property("result_10_V_d1", 48, hls_out, 91, "ap_memory", "mem_din", 1),
	Port_Property("result_10_V_q1", 48, hls_in, 91, "ap_memory", "mem_dout", 1),
	Port_Property("result_10_V_we1", 1, hls_out, 91, "ap_memory", "mem_we", 1),
	Port_Property("result_11_V_address0", 6, hls_out, 92, "ap_memory", "mem_address", 1),
	Port_Property("result_11_V_ce0", 1, hls_out, 92, "ap_memory", "mem_ce", 1),
	Port_Property("result_11_V_d0", 48, hls_out, 92, "ap_memory", "mem_din", 1),
	Port_Property("result_11_V_q0", 48, hls_in, 92, "ap_memory", "mem_dout", 1),
	Port_Property("result_11_V_we0", 1, hls_out, 92, "ap_memory", "mem_we", 1),
	Port_Property("result_11_V_address1", 6, hls_out, 92, "ap_memory", "mem_address", 1),
	Port_Property("result_11_V_ce1", 1, hls_out, 92, "ap_memory", "mem_ce", 1),
	Port_Property("result_11_V_d1", 48, hls_out, 92, "ap_memory", "mem_din", 1),
	Port_Property("result_11_V_q1", 48, hls_in, 92, "ap_memory", "mem_dout", 1),
	Port_Property("result_11_V_we1", 1, hls_out, 92, "ap_memory", "mem_we", 1),
	Port_Property("result_12_V_address0", 6, hls_out, 93, "ap_memory", "mem_address", 1),
	Port_Property("result_12_V_ce0", 1, hls_out, 93, "ap_memory", "mem_ce", 1),
	Port_Property("result_12_V_d0", 48, hls_out, 93, "ap_memory", "mem_din", 1),
	Port_Property("result_12_V_q0", 48, hls_in, 93, "ap_memory", "mem_dout", 1),
	Port_Property("result_12_V_we0", 1, hls_out, 93, "ap_memory", "mem_we", 1),
	Port_Property("result_12_V_address1", 6, hls_out, 93, "ap_memory", "mem_address", 1),
	Port_Property("result_12_V_ce1", 1, hls_out, 93, "ap_memory", "mem_ce", 1),
	Port_Property("result_12_V_d1", 48, hls_out, 93, "ap_memory", "mem_din", 1),
	Port_Property("result_12_V_q1", 48, hls_in, 93, "ap_memory", "mem_dout", 1),
	Port_Property("result_12_V_we1", 1, hls_out, 93, "ap_memory", "mem_we", 1),
	Port_Property("result_13_V_address0", 6, hls_out, 94, "ap_memory", "mem_address", 1),
	Port_Property("result_13_V_ce0", 1, hls_out, 94, "ap_memory", "mem_ce", 1),
	Port_Property("result_13_V_d0", 48, hls_out, 94, "ap_memory", "mem_din", 1),
	Port_Property("result_13_V_q0", 48, hls_in, 94, "ap_memory", "mem_dout", 1),
	Port_Property("result_13_V_we0", 1, hls_out, 94, "ap_memory", "mem_we", 1),
	Port_Property("result_13_V_address1", 6, hls_out, 94, "ap_memory", "mem_address", 1),
	Port_Property("result_13_V_ce1", 1, hls_out, 94, "ap_memory", "mem_ce", 1),
	Port_Property("result_13_V_d1", 48, hls_out, 94, "ap_memory", "mem_din", 1),
	Port_Property("result_13_V_q1", 48, hls_in, 94, "ap_memory", "mem_dout", 1),
	Port_Property("result_13_V_we1", 1, hls_out, 94, "ap_memory", "mem_we", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "CNN";
