{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501390178703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501390178703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 30 10:19:38 2017 " "Processing started: Sun Jul 30 10:19:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501390178703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501390178703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501390178703 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1501390179476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390179898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390179898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390179929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390179929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390179929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390179929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "baud_rate_gen.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/baud_rate_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390179960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390179960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_FSM " "Found entity 1: UART_FSM" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390179960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390179960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390179992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390179992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.v 2 2 " "Found 2 design units, including 2 entities, in source file register8.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerIR " "Found entity 1: registerIR" {  } { { "register8.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/register8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180007 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerPC " "Found entity 2: registerPC" {  } { { "register8.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/register8.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register19.v 2 2 " "Found 2 design units, including 2 entities, in source file register19.v" { { "Info" "ISGN_ENTITY_NAME" "1 register19 " "Found entity 1: register19" {  } { { "register19.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/register19.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180023 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerAC " "Found entity 2: registerAC" {  } { { "register19.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/register19.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register12.v 1 1 " "Found 1 design units, including 1 entities, in source file register12.v" { { "Info" "ISGN_ENTITY_NAME" "1 register12 " "Found entity 1: register12" {  } { { "register12.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/register12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmux.v 1 1 " "Found 1 design units, including 1 entities, in source file bmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bmux " "Found entity 1: Bmux" {  } { { "Bmux.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/Bmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amux.v 1 1 " "Found 1 design units, including 1 entities, in source file amux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amux " "Found entity 1: Amux" {  } { { "Amux.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/Amux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_unit " "Found entity 1: memory_unit" {  } { { "memory_unit.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/memory_unit.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file ins_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_ram " "Found entity 1: ins_ram" {  } { { "ins_ram.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/ins_ram.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180117 ""} { "Info" "ISGN_ENTITY_NAME" "2 ins_ram_tb " "Found entity 2: ins_ram_tb" {  } { { "ins_ram.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/ins_ram.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_out_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file img_out_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_out_ram " "Found entity 1: img_out_ram" {  } { { "img_out_ram.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/img_out_ram.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "true_dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file true_dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram " "Found entity 1: true_dual_port_ram" {  } { { "true_dual_port_ram.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/true_dual_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file top_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mod " "Found entity 1: top_mod" {  } { { "top_mod.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/top_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "output_files/processor_tb.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/output_files/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_in_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file img_in_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_in_ddr " "Found entity 1: img_in_ddr" {  } { { "img_in_ddr.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/img_in_ddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390180148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390180148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(30) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(30): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(32) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(32): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(33) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(33): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(34) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(34): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(36) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(36): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(37) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(37): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(38) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(38): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(39) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(39): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(40) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(40): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(42) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(42): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(44) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(44): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(45) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(45): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(46) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(46): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(47) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(47): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(49) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(49): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(51) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(51): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(52) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(52): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(54) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(54): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(55) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(55): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(56) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(56): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(76) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(76): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(77) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(77): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(115) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(115): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 115 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(116) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(116): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(117) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(117): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(121) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(121): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 121 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(122) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(122): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 122 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(124) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(124): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 124 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(125) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(125): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(127) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(127): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(129) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(129): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 129 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_FSM UART_FSM.v(130) " "Verilog HDL Parameter Declaration warning at UART_FSM.v(130): Parameter Declaration in module \"UART_FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_FSM.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 130 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1501390180163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_mod " "Elaborating entity \"top_mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501390180530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:cpu1 " "Elaborating entity \"processor\" for hierarchy \"processor:cpu1\"" {  } { { "top_mod.v" "cpu1" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/top_mod.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:cpu1\|datapath:DP1 " "Elaborating entity \"datapath\" for hierarchy \"processor:cpu1\|datapath:DP1\"" {  } { { "processor.v" "DP1" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/processor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register12 processor:cpu1\|datapath:DP1\|register12:RS " "Elaborating entity \"register12\" for hierarchy \"processor:cpu1\|datapath:DP1\|register12:RS\"" {  } { { "datapath.v" "RS" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register19 processor:cpu1\|datapath:DP1\|register19:RK " "Elaborating entity \"register19\" for hierarchy \"processor:cpu1\|datapath:DP1\|register19:RK\"" {  } { { "datapath.v" "RK" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAC processor:cpu1\|datapath:DP1\|registerAC:AC " "Elaborating entity \"registerAC\" for hierarchy \"processor:cpu1\|datapath:DP1\|registerAC:AC\"" {  } { { "datapath.v" "AC" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:cpu1\|datapath:DP1\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"processor:cpu1\|datapath:DP1\|ALU:ALU\"" {  } { { "datapath.v" "ALU" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amux processor:cpu1\|datapath:DP1\|Amux:AMUX " "Elaborating entity \"Amux\" for hierarchy \"processor:cpu1\|datapath:DP1\|Amux:AMUX\"" {  } { { "datapath.v" "AMUX" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bmux processor:cpu1\|datapath:DP1\|Bmux:bmuxtb " "Elaborating entity \"Bmux\" for hierarchy \"processor:cpu1\|datapath:DP1\|Bmux:bmuxtb\"" {  } { { "datapath.v" "bmuxtb" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:cpu1\|control_unit:CU1 " "Elaborating entity \"control_unit\" for hierarchy \"processor:cpu1\|control_unit:CU1\"" {  } { { "processor.v" "CU1" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerIR processor:cpu1\|control_unit:CU1\|registerIR:IR " "Elaborating entity \"registerIR\" for hierarchy \"processor:cpu1\|control_unit:CU1\|registerIR:IR\"" {  } { { "control_unit.v" "IR" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/control_unit.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerPC processor:cpu1\|control_unit:CU1\|registerPC:PC " "Elaborating entity \"registerPC\" for hierarchy \"processor:cpu1\|control_unit:CU1\|registerPC:PC\"" {  } { { "control_unit.v" "PC" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/control_unit.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit memory_unit:mu1 " "Elaborating entity \"memory_unit\" for hierarchy \"memory_unit:mu1\"" {  } { { "top_mod.v" "mu1" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/top_mod.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390180999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_ram memory_unit:mu1\|ins_ram:M_INS " "Elaborating entity \"ins_ram\" for hierarchy \"memory_unit:mu1\|ins_ram:M_INS\"" {  } { { "memory_unit.v" "M_INS" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/memory_unit.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390181015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_in_ddr memory_unit:mu1\|img_in_ddr:MI_IMG " "Elaborating entity \"img_in_ddr\" for hierarchy \"memory_unit:mu1\|img_in_ddr:MI_IMG\"" {  } { { "memory_unit.v" "MI_IMG" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/memory_unit.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390181061 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prev_addr img_in_ddr.v(138) " "Verilog HDL Always Construct warning at img_in_ddr.v(138): variable \"prev_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "img_in_ddr.v" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/img_in_ddr.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1501390181926 "|top_mod|memory_unit:mu1|img_in_ddr:MI_IMG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FSM UART_FSM:uart_fsm1 " "Elaborating entity \"UART_FSM\" for hierarchy \"UART_FSM:uart_fsm1\"" {  } { { "top_mod.v" "uart_fsm1" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/top_mod.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390183474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart UART_FSM:uart_fsm1\|uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"UART_FSM:uart_fsm1\|uart:uart1\"" {  } { { "UART_FSM.v" "uart1" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/UART_FSM.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390183521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen UART_FSM:uart_fsm1\|uart:uart1\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"UART_FSM:uart_fsm1\|uart:uart1\|baud_rate_gen:uart_baud\"" {  } { { "uart.v" "uart_baud" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/uart.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390183599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter UART_FSM:uart_fsm1\|uart:uart1\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"UART_FSM:uart_fsm1\|uart:uart1\|transmitter:uart_tx\"" {  } { { "uart.v" "uart_tx" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/uart.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390183662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver UART_FSM:uart_fsm1\|uart:uart1\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"UART_FSM:uart_fsm1\|uart:uart1\|receiver:uart_rx\"" {  } { { "uart.v" "uart_rx" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/uart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390183677 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_unit:mu1\|ins_ram:M_INS\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_unit:mu1\|ins_ram:M_INS\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_unit:mu1\|img_in_ddr:MI_IMG\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_unit:mu1\|img_in_ddr:MI_IMG\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 19 " "Parameter WIDTHAD_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 263169 " "Parameter NUMWORDS_A set to 263169" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 263169 " "Parameter NUMWORDS_B set to 263169" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1501390187744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1501390187744 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1501390187744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_unit:mu1\|ins_ram:M_INS\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memory_unit:mu1\|ins_ram:M_INS\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_unit:mu1\|ins_ram:M_INS\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memory_unit:mu1\|ins_ram:M_INS\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188285 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1501390188285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_veq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_veq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_veq1 " "Found entity 1: altsyncram_veq1" {  } { { "db/altsyncram_veq1.tdf" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/db/altsyncram_veq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390188442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390188442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_unit:mu1\|img_in_ddr:MI_IMG\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memory_unit:mu1\|img_in_ddr:MI_IMG\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_unit:mu1\|img_in_ddr:MI_IMG\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memory_unit:mu1\|img_in_ddr:MI_IMG\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 19 " "Parameter \"WIDTHAD_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 263169 " "Parameter \"NUMWORDS_A\" = \"263169\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 263169 " "Parameter \"NUMWORDS_B\" = \"263169\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501390188504 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1501390188504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgr1 " "Found entity 1: altsyncram_sgr1" {  } { { "db/altsyncram_sgr1.tdf" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/db/altsyncram_sgr1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390188629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390188629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cua " "Found entity 1: decode_cua" {  } { { "db/decode_cua.tdf" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/db/decode_cua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390188739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390188739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sob " "Found entity 1: mux_sob" {  } { { "db/mux_sob.tdf" "" { Text "D:/Final 02_07_2017/22_07/DownSample_single_high_mem_v6_DDR_re/db/mux_sob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501390188864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501390188864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1501390191367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1501390193046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501390194062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501390194062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1883 " "Implemented 1883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501390195035 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501390195035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1605 " "Implemented 1605 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501390195035 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1501390195035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501390195035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501390195082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 30 10:19:55 2017 " "Processing ended: Sun Jul 30 10:19:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501390195082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501390195082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501390195082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501390195082 ""}
