# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../../lab_1a_top_level.sv" \
"../../../../../switch_logic.sv" \
"../../../../../lab_1a_top_level_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
