INFO: [VRFC 10-163] Analyzing VHDL file "H:/VivadoProj/COUNTER_IP/COUNTER_IP.srcs/sim_1/imports/new/DIG_TIMER_TB_PERIODIC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DIG_TIMER_TB_PERIODIC'
