GenerateCore within package Core_Generate 1.0.0 in file LatticeIP_generate.tcl
Starting process: '"C:/ispTOOLS8_1/ispcpld/tcltk/lib/ipwidgets/ispipbuilder/../../../../../ispcpld/bin/synpwrap" -rem -e pcierc_test -target lattice-ecp3'

End process: completed successfully.

Starting process: '"C:/ispTOOLS8_1/ispcpld/tcltk/lib/ipwidgets/ispipbuilder/../../../../../ispcpld/bin/synpwrap" -rem -e pcs_pipe_top -target lattice-ecp3'

End process: completed successfully.

Starting process: '"C:/ispTOOLS8_1/ispcpld/tcltk/lib/ipwidgets/ispipbuilder/../../../../../ispfpga/bin/nt/edif2ngd" -ip "C:/ispLEVERCore/pci_express_rc_lite_v1.0/lib/../.." -ic pci_express_rc_lite_v1.0 -l latticeecp3 -nopropwarn "pcierc_test.edi" "pcierc_test.ngo"'
edif2ngd:  version ispLever_v8.1_PROD_Build (20)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
No device specified. Will use default.
Writing the design to pcierc_test.ngo...
Generating edif netlist for IP cell pmi_ram_dpebnonessen208146208146.edn

D:\project\PCIe_IP\Native_PCIeBasic_SBx1\ispLeverGenCore\ecp3\rcx1\syn_results>"C:/ispTOOLS8_1/ispfpga/bin/nt/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 20 -num_rows 146 -rdata_width 20  -gsr ENABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dpEbnonessen208146208146 -pmi 
Writing the design to pmi_ram_dpEbnonessen208146208146.ngo...
Generating edif netlist for IP cell
     pmi_ram_dpebnonessen1610102416101024.edn

D:\project\PCIe_IP\Native_PCIeBasic_SBx1\ispLeverGenCore\ecp3\rcx1\syn_results>"C:/ispTOOLS8_1/ispfpga/bin/nt/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 16 -num_rows 1024 -rdata_width 16  -gsr ENABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dpEbnonessen1610102416101024 -pmi 
Writing the design to pmi_ram_dpEbnonessen1610102416101024.ngo...
Generating edif netlist for IP cell pmi_distributed_dpramebnonen1416.edn

D:\project\PCIe_IP\Native_PCIeBasic_SBx1\ispLeverGenCore\ecp3\rcx1\syn_results>"C:/ispTOOLS8_1/ispfpga/bin/nt/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type sdpram -num_rows 16 -data_width 1   -memformat bin -n pmi_distributed_dpramEbnonen1416 -pmi 
Writing the design to pmi_distributed_dpramEbnonen1416.ngo...
Generating edif netlist for IP cell
     pmi_ram_dpebnonessen1810102418101024.edn

D:\project\PCIe_IP\Native_PCIeBasic_SBx1\ispLeverGenCore\ecp3\rcx1\syn_results>"C:/ispTOOLS8_1/ispfpga/bin/nt/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 18 -num_rows 1024 -rdata_width 18  -gsr ENABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dpEbnonessen1810102418101024 -pmi 
Writing the design to pmi_ram_dpEbnonessen1810102418101024.ngo...

End process: completed successfully.

Starting process: '"C:/ispTOOLS8_1/ispcpld/tcltk/lib/ipwidgets/ispipbuilder/../../../../../ispfpga/bin/nt/edif2ngd" -ip "C:/ispLEVERCore/pci_express_rc_lite_v1.0/lib/../.." -ic pci_express_rc_lite_v1.0 -l latticeecp3 -nopropwarn "pcs_pipe_top.edi" "pcs_pipe_top.ngo"'
edif2ngd:  version ispLever_v8.1_PROD_Build (20)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
No device specified. Will use default.
Writing the design to pcs_pipe_top.ngo...

End process: completed successfully.

=============================================================================
Filelist generated by IPexpress    12/06/2010    16:02:53          
Filename: pcierc_test_filelist.log                                         
Copyright(c) 2009 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================
-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: D:/project/PCIe_IP/Native_PCIeBasic_SBx1/ispLeverGenCore/ecp3/rcx1 
-----------------------------------------------------------------------------
  pcierc_test.lpc
      : IP ispLEVER LPC File
  pcierc_test.ngo
      : IP ispLEVER Database File
  pcierc_test_bb.v
      : IP Verilog Blackbox Module
  pcierc_test_inst.v
      : IP Verilog Instantiation Template
  pcierc_test.v
      : IP Verilog Behaviorial Sim Model
  pcierc_test_gen.log
      : IP Status Log
  pcierc_test_generate.log
      : IP Generate Log
-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:


Models common to all PCIE configurations
    ../pcie_eval/models/ecp3 

Testbench files specific to pcierc_test configurations
    ../pcie_eval/pcierc_test/testbench/top 
    ../pcie_eval/pcierc_test/testbench/tests 

Evaluation source files specific to pcierc_test configuration
    ../pcie_eval/pcierc_test/src/top 
    ../pcie_eval/pcierc_test/src/params 

Simulation files specific to pcierc_test configuration
    ../pcie_eval/pcierc_test/sim/modelsim 

Implementation files specific to pcierc_test configuration
    ../pcie_eval/pcierc_test/impl 

Total Warnings:  0


Total Errors:  0



