# Reading C:/Microsemi/Libero_v11.6/Model/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet proasic3l C:/Microsemi/Libero_v11.6/Designer/lib/modelsim/precompiled/vlog/proasic3l 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 11:59:31 on Feb 04,2016
# vlog -reportprogress 300 -work postsynth C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/synthesis/spi_test.v 
# -- Compiling module test_constants_spi
# -- Compiling module spi_master
# -- Compiling module clock_div_1MHZ_1KHZ
# -- Compiling module clock_div_26MHZ_1MHZ
# -- Compiling module CLK_26MHZ
# -- Compiling module spi_test
# 
# Top level modules:
# 	spi_test
# End time: 11:59:31 on Feb 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 11:59:31 on Feb 04,2016
# vlog -reportprogress 300 "+incdir+C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/stimulus" -work postsynth C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/stimulus/tb_spi_test.v 
# -- Compiling module tb_spi_test
# 
# Top level modules:
# 	tb_spi_test
# End time: 11:59:31 on Feb 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "do run.do" -l tb_spi_test_postsynth_simulation.log 
# Start time: 11:59:31 on Feb 04,2016
# //  ModelSim Microsemi 10.3c Jul 19 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading postsynth.tb_spi_test
# Loading postsynth.spi_test
# Loading postsynth.test_constants_spi
# Loading proasic3l.XOR2
# Loading proasic3l.NOR3C
# Loading proasic3l.DFN1C1
# Loading proasic3l.NOR2B
# Loading proasic3l.AX1C
# Loading proasic3l.VCC
# Loading proasic3l.GND
# Loading proasic3l.INV
# Loading postsynth.spi_master
# Loading proasic3l.MX2
# Loading proasic3l.AO1D
# Loading proasic3l.DFN1
# Loading proasic3l.XA1B
# Loading proasic3l.NOR2A
# Loading proasic3l.OR2A
# Loading proasic3l.AO1A
# Loading proasic3l.NOR3B
# Loading proasic3l.NOR2
# Loading proasic3l.DFN1E1
# Loading proasic3l.XA1C
# Loading proasic3l.NOR3A
# Loading proasic3l.OR3B
# Loading proasic3l.NOR3
# Loading proasic3l.OR2
# Loading proasic3l.OR2B
# Loading proasic3l.BUFF
# Loading postsynth.clock_div_1MHZ_1KHZ
# Loading proasic3l.AND3
# Loading proasic3l.CLKINT
# Loading proasic3l.AOI1B
# Loading proasic3l.AND2
# Loading proasic3l.DFN1P1
# Loading proasic3l.OUTBUF
# Loading proasic3l.INBUF
# Loading postsynth.clock_div_26MHZ_1MHZ
# Loading proasic3l.AO1B
# Loading postsynth.CLK_26MHZ
# Loading proasic3l.PLL
# Loading proasic3l.PLLPRIM
# Loading proasic3l.PLLINT
# Loading proasic3l.UDP_MUX2
# Loading proasic3l.UFPRB
# Loading proasic3l.Dffpr
# Loading proasic3l.UDPN_MUX2
#  ** Warning: FBSEL is unknown.
#  Time: 0.0 Instance: tb_spi_test.spi_test_0.CLK_26MHZ_0.Core.P1 
run -all
# End time: 12:00:20 on Feb 04,2016, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
