// Seed: 4151187013
module module_0;
  wire id_1;
  assign id_1 = id_1;
  pmos (1 == id_2, 1'h0, id_2, id_3, 1);
  wire id_4;
  assign module_1.type_2 = 0;
  wire id_5;
  id_6(
      .id_0(1),
      .id_1(1),
      .id_2(id_4),
      .id_3('b0),
      .id_4(id_2),
      .id_5(id_1),
      .id_6(id_1),
      .id_7(1'h0)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    output wire id_4,
    input wire id_5,
    output tri1 id_6
);
  initial deassign id_4;
  module_0 modCall_1 ();
endmodule
