Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,24
design__inferred_latch__count,0
design__instance__count,3483
design__instance__area,25283
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,12
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000714068824891001
power__switching__total,0.00036918045952916145
power__leakage__total,3.0669720985088134E-8
power__total,0.001083279843442142
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26306554901251766
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2626394454036155
timing__hold__ws__corner:nom_tt_025C_1v80,0.9770076135766513
timing__setup__ws__corner:nom_tt_025C_1v80,8.018234303472145
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.977008
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.238004
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,33
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,12
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2688105092382216
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2689819276780717
timing__hold__ws__corner:nom_ss_100C_1v60,2.195142574289743
timing__setup__ws__corner:nom_ss_100C_1v60,-0.7276988106957557
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.7976766140061966
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.7276988106957557
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,2.195143
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,2
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.727699
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,2
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,12
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2606122336144677
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25971878161013207
timing__hold__ws__corner:nom_ff_n40C_1v95,0.5521595559285412
timing__setup__ws__corner:nom_ff_n40C_1v95,10.375921748814475
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.552160
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.609842
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,55
design__max_fanout_violation__count,12
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2596618826785108
clock__skew__worst_setup,0.2591395504862277
timing__hold__ws,0.54512002010836
timing__setup__ws,-1.0129994907406843
timing__hold__tns,0.0
timing__setup__tns,-1.4953088079879218
timing__hold__wns,0
timing__setup__wns,-1.0129994907406843
timing__hold_vio__count,0
timing__hold_r2r__ws,0.545120
timing__hold_r2r_vio__count,0
timing__setup_vio__count,6
timing__setup_r2r__ws,-1.013000
timing__setup_r2r_vio__count,6
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3483
design__instance__area__stdcell,25283
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.738074
design__instance__utilization__stdcell,0.738074
design__instance__count__class:buffer,11
design__instance__count__class:inverter,39
design__instance__count__class:sequential_cell,180
design__instance__count__class:multi_input_combinational_cell,2236
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1792
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,63145.5
design__violations,0
design__instance__count__class:timing_repair_buffer,526
design__instance__count__class:clock_buffer,23
design__instance__count__class:clock_inverter,9
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,366
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
route__net,3028
route__net__special,2
route__drc_errors__iter:1,1818
route__wirelength__iter:1,73057
route__drc_errors__iter:2,1126
route__wirelength__iter:2,72049
route__drc_errors__iter:3,1029
route__wirelength__iter:3,71485
route__drc_errors__iter:4,172
route__wirelength__iter:4,71407
route__drc_errors__iter:5,61
route__wirelength__iter:5,71370
route__drc_errors__iter:6,58
route__wirelength__iter:6,71385
route__drc_errors__iter:7,24
route__wirelength__iter:7,71363
route__drc_errors__iter:8,24
route__wirelength__iter:8,71363
route__drc_errors__iter:9,22
route__wirelength__iter:9,71363
route__drc_errors__iter:10,17
route__wirelength__iter:10,71367
route__drc_errors__iter:11,5
route__wirelength__iter:11,71376
route__drc_errors__iter:12,0
route__wirelength__iter:12,71374
route__drc_errors,0
route__wirelength,71374
route__vias,21701
route__vias__singlecut,21701
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,387.28
timing__unannotated_net__count__corner:nom_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,12
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2618158264295038
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.26201583311304655
timing__hold__ws__corner:min_tt_025C_1v80,0.9665639673332409
timing__setup__ws__corner:min_tt_025C_1v80,8.091560539519556
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.966564
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.415818
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,25
design__max_fanout_violation__count__corner:min_ss_100C_1v60,12
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26645339466797613
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2675200969802044
timing__hold__ws__corner:min_ss_100C_1v60,2.1779938469217788
timing__setup__ws__corner:min_ss_100C_1v60,-0.4835332271441988
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.4835332271441988
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.4835332271441988
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,2.177994
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.483533
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1
timing__unannotated_net__count__corner:min_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,12
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2596618826785108
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2591395504862277
timing__hold__ws__corner:min_ff_n40C_1v95,0.54512002010836
timing__setup__ws__corner:min_ff_n40C_1v95,10.425204106182177
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.545120
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.725892
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,12
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2647042937543625
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26427158431827696
timing__hold__ws__corner:max_tt_025C_1v80,0.9871472807473223
timing__setup__ws__corner:max_tt_025C_1v80,7.941750593053401
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.987147
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.033191
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,55
design__max_fanout_violation__count__corner:max_ss_100C_1v60,12
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2718057800210698
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2697557531481207
timing__hold__ws__corner:max_ss_100C_1v60,2.2125106817335776
timing__setup__ws__corner:max_ss_100C_1v60,-1.0129994907406843
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1.4953088079879218
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-1.0129994907406843
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,2.212511
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,3
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-1.013000
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,3
timing__unannotated_net__count__corner:max_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,12
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26171818231172644
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2618360602446998
timing__hold__ws__corner:max_ff_n40C_1v95,0.5591232635139959
timing__setup__ws__corner:max_ff_n40C_1v95,10.331021663893514
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.559123
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.477421
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000073914
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000716782
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000874156
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000716782
design_powergrid__voltage__worst,0.0000716782
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.000073914
design_powergrid__drop__worst__net:VPWR,0.000073914
design_powergrid__voltage__worst__net:VGND,0.0000716782
design_powergrid__drop__worst__net:VGND,0.0000716782
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000008349999999999999675086292949544031216646544635295867919921875
ir__drop__worst,0.000073899999999999993797149266949730872511281631886959075927734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
