vhdl work "C:\Users\fran\Desktop\UPM\ERASMUS\CUATRIMESTRE 2\CICT - Digital Electronics 1\Digital-Electronics-1\labs\PROJECT\encoder_ky040.vhd"
vhdl work "C:\Users\fran\Desktop\UPM\ERASMUS\CUATRIMESTRE 2\CICT - Digital Electronics 1\Digital-Electronics-1\labs\PROJECT\clock_enable.vhd"
vhdl work "C:\Users\fran\Desktop\UPM\ERASMUS\CUATRIMESTRE 2\CICT - Digital Electronics 1\Digital-Electronics-1\labs\PROJECT\binary_cnt.vhd"
vhdl work "C:\Users\fran\Desktop\UPM\ERASMUS\CUATRIMESTRE 2\CICT - Digital Electronics 1\Digital-Electronics-1\labs\PROJECT\top.vhd"
