[2025-03-22, 19:06:20.691658] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:06:20.692662] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:06:20.692662] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:06:20.798265] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:06:20.798768] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:06:20.798768] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:06:20.798768] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:07:15.326624] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:07:15.327221] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:07:15.327221] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:07:15.409047] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:07:15.410049] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:07:15.411054] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:07:15.411054] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:07:58.758943] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:07:58.759445] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:07:58.759445] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:07:58.841701] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:07:58.842704] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:07:58.842704] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:07:58.842704] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:09:18.155857] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:09:18.155857] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:09:18.156869] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:09:18.242613] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:09:18.244119] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:09:18.244119] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:09:18.244119] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:12:30.304512] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:12:30.304512] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:12:30.304512] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:12:30.391023] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:12:30.392528] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:12:30.392528] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:12:30.392528] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:12:39.129357] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:12:39.129861] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:12:39.129861] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:12:39.209184] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:12:39.210688] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:12:39.210688] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:12:39.210688] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:12:44.970480] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:12:44.970980] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:12:44.970980] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:12:45.052382] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:12:45.053571] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:12:45.053571] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:12:45.053571] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:13:55.883970] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:13:55.885738] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:13:55.885738] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:13:55.966193] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:13:55.967699] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:13:55.967699] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: nRese t not found
[2025-03-22, 19:13:55.967699] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:14:07.148715] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:14:07.149213] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:14:07.149213] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:14:07.229737] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:14:07.230740] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:14:07.230740] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen  not found
[2025-03-22, 19:14:07.231245] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:14:16.388025] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:14:16.388529] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:14:16.388529] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:14:16.472944] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:14:16.474464] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:14:16.474464] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:14:16.474464] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:14:37.137831] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:14:37.139338] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:14:37.139338] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:14:37.226712] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:14:37.227715] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:14:37.227715] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: in  not found
[2025-03-22, 19:14:37.228218] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:15:25.632296] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:15:25.633299] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:15:25.633802] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:15:25.713836] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:15:25.714841] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:15:25.714841] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:15:25.714841] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:15:42.168092] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:15:42.169094] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:15:42.169094] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:15:42.251666] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:15:42.252725] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:15:42.252725] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:15:42.252725] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:15:49.576232] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:15:49.576732] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:15:49.576732] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:15:49.659873] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:15:49.661378] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:15:49.661378] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:15:49.661378] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:16:39.987369] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:16:39.988420] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:16:39.988420] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:16:40.068170] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_yosys_pack.xml" ...
[2025-03-22, 19:16:40.069172] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:16:40.069676] place: INFO : Effort Level  : 10
[2025-03-22, 19:16:40.069676] place: INFO : Mode          : Timing Driven
[2025-03-22, 19:16:40.069676] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 19:16:40.081257] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 19:16:40.081257] place: INFO :   * Amount of COMB: 58
[2025-03-22, 19:16:40.081257] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 19:16:40.081257] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 19:16:40.081257] place: INFO :   * Amount of IOB: 24
[2025-03-22, 19:16:40.081257] place: INFO :   * Amount of SLICE: 24
[2025-03-22, 19:16:40.081257] place: INFO :   * Amount of Net: 146
[2025-03-22, 19:16:40.081257] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 19:16:40.081257] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 19:16:40.081257] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 19:16:40.082259] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-22, 19:16:40.082259] place: INFO :   * Proportion of SLICE(LUT170812517): 0.78%
[2025-03-22, 19:16:40.087469] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 19:16:40.110490] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 19:16:41.456304] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:16:41.456808] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:16:41.456808] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:16:41.537773] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_yosys_pack.xml" ...
[2025-03-22, 19:16:41.538787] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:16:41.538787] place: INFO : Effort Level  : 10
[2025-03-22, 19:16:41.538787] place: INFO : Mode          : Timing Driven
[2025-03-22, 19:16:41.538787] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 19:16:41.547037] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 19:16:41.547037] place: INFO :   * Amount of COMB: 58
[2025-03-22, 19:16:41.547037] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 19:16:41.547037] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 19:16:41.547037] place: INFO :   * Amount of IOB: 24
[2025-03-22, 19:16:41.547037] place: INFO :   * Amount of SLICE: 24
[2025-03-22, 19:16:41.547037] place: INFO :   * Amount of Net: 146
[2025-03-22, 19:16:41.547037] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 19:16:41.547037] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 19:16:41.547037] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 19:16:41.547037] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-22, 19:16:41.547037] place: INFO :   * Proportion of SLICE(LUT170812517): 0.78%
[2025-03-22, 19:16:41.549047] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 19:16:41.571501] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 19:17:01.112037] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:17:01.113040] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:17:01.113040] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:17:01.194090] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_yosys_pack.xml" ...
[2025-03-22, 19:17:01.195094] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:17:01.195094] place: INFO : Effort Level  : 10
[2025-03-22, 19:17:01.195094] place: INFO : Mode          : Timing Driven
[2025-03-22, 19:17:01.195094] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 19:17:01.201739] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 19:17:01.201739] place: INFO :   * Amount of COMB: 58
[2025-03-22, 19:17:01.201739] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 19:17:01.201739] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 19:17:01.201739] place: INFO :   * Amount of IOB: 24
[2025-03-22, 19:17:01.201739] place: INFO :   * Amount of SLICE: 24
[2025-03-22, 19:17:01.201739] place: INFO :   * Amount of Net: 146
[2025-03-22, 19:17:01.201739] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 19:17:01.201739] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 19:17:01.201739] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 19:17:01.201739] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-22, 19:17:01.201739] place: INFO :   * Proportion of SLICE(LUT170812517): 0.78%
[2025-03-22, 19:17:01.204771] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 19:17:01.225838] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 19:20:13.268012] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:20:13.268515] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:20:13.268515] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:20:13.346979] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:20:13.347980] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:20:13.348480] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:20:13.348480] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:20:15.545617] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:20:15.545617] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:20:15.546221] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:20:15.629157] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:20:15.630160] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:20:15.630664] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:20:15.630664] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:20:16.111996] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:20:16.111996] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:20:16.112999] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:20:16.196594] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:20:16.197684] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:20:16.197684] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:20:16.198187] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:20:26.502614] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:20:26.502614] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:20:26.502614] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:20:26.582562] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:20:26.583064] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:20:26.584065] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:20:26.584065] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:33:30.879877] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:33:30.879877] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:33:30.880879] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:33:30.968220] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:33:30.969223] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:33:30.969223] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: oen not found
[2025-03-22, 19:33:30.969223] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 19:35:05.571514] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 19:35:05.572017] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 19:35:05.572017] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 19:35:05.660927] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 19:35:05.661430] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 19:35:05.661430] place: INFO : Effort Level  : 10
[2025-03-22, 19:35:05.661430] place: INFO : Mode          : Timing Driven
[2025-03-22, 19:35:05.661430] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 19:35:05.669953] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 19:35:05.669953] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 19:35:05.669953] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 19:35:05.669953] place: INFO :   * Amount of IOB: 24
[2025-03-22, 19:35:05.669953] place: INFO :   * Amount of SLICE: 22
[2025-03-22, 19:35:05.669953] place: INFO :   * Amount of Net: 85
[2025-03-22, 19:35:05.669953] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 19:35:05.669953] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 19:35:05.669953] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 19:35:05.669953] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-22, 19:35:05.669953] place: INFO :   * Proportion of SLICE(LUT170812517): 0.72%
[2025-03-22, 19:35:05.677696] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 19:35:05.701057] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 19:35:05.701559] place: INFO :   * Initial cost = 1
[2025-03-22, 19:35:05.701559] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-22, 19:35:05.701559] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-22, 19:35:05.704571] place: INFO :   * Final cost = 0.997571
[2025-03-22, 19:35:05.704571] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-22, 19:35:05.716615] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-22, 21:05:05.496397] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 21:05:05.497401] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 21:05:05.497401] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 21:05:05.574823] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 21:05:05.575325] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 21:05:05.575325] place: INFO : Effort Level  : 10
[2025-03-22, 21:05:05.575325] place: INFO : Mode          : Timing Driven
[2025-03-22, 21:05:05.575325] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 21:05:05.583858] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 21:05:05.583858] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 21:05:05.583858] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 21:05:05.583858] place: INFO :   * Amount of IOB: 25
[2025-03-22, 21:05:05.583858] place: INFO :   * Amount of SLICE: 25
[2025-03-22, 21:05:05.583858] place: INFO :   * Amount of Net: 93
[2025-03-22, 21:05:05.583858] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 21:05:05.583858] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 21:05:05.583858] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 21:05:05.583858] place: INFO :   * Proportion of IOB: 17.61%
[2025-03-22, 21:05:05.583858] place: INFO :   * Proportion of SLICE(LUT0): 0.81%
[2025-03-22, 21:05:05.590786] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 21:05:05.614138] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 21:05:05.614640] place: INFO :   * Initial cost = 1
[2025-03-22, 21:05:05.614640] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-22, 21:05:05.614640] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-22, 21:05:05.618201] place: INFO :   * Final cost = 1
[2025-03-22, 21:05:05.618201] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-22, 21:05:05.629995] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-22, 21:37:26.974040] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 21:37:26.974040] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 21:37:26.974609] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 21:37:27.054375] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_yosys_pack.xml" ...
[2025-03-22, 21:37:27.056382] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 21:37:27.056382] place: INFO : Effort Level  : 10
[2025-03-22, 21:37:27.056382] place: INFO : Mode          : Timing Driven
[2025-03-22, 21:37:27.056382] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 21:37:27.064397] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 21:37:27.064397] place: INFO :   * Amount of COMB: 60
[2025-03-22, 21:37:27.064397] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 21:37:27.064397] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 21:37:27.064397] place: INFO :   * Amount of IOB: 25
[2025-03-22, 21:37:27.064397] place: INFO :   * Amount of SLICE: 25
[2025-03-22, 21:37:27.064397] place: INFO :   * Amount of Net: 151
[2025-03-22, 21:37:27.064397] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 21:37:27.064897] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 21:37:27.064897] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 21:37:27.064897] place: INFO :   * Proportion of IOB: 17.61%
[2025-03-22, 21:37:27.064897] place: INFO :   * Proportion of SLICE(LUT170812517): 0.81%
[2025-03-22, 21:37:27.070909] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 21:37:27.093104] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 21:37:37.520627] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 21:37:37.521131] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 21:37:37.521131] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 21:37:37.604963] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 21:37:37.605965] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 21:37:37.605965] place: INFO : Effort Level  : 10
[2025-03-22, 21:37:37.605965] place: INFO : Mode          : Timing Driven
[2025-03-22, 21:37:37.605965] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 21:37:37.613481] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 21:37:37.613481] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 21:37:37.613481] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 21:37:37.613481] place: INFO :   * Amount of IOB: 25
[2025-03-22, 21:37:37.613481] place: INFO :   * Amount of SLICE: 25
[2025-03-22, 21:37:37.613481] place: INFO :   * Amount of Net: 93
[2025-03-22, 21:37:37.613481] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 21:37:37.613481] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 21:37:37.613481] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 21:37:37.613481] place: INFO :   * Proportion of IOB: 17.61%
[2025-03-22, 21:37:37.613481] place: INFO :   * Proportion of SLICE(LUT170812517): 0.81%
[2025-03-22, 21:37:37.615431] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 21:37:37.636285] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 21:37:37.637790] place: INFO :   * Initial cost = 1
[2025-03-22, 21:37:37.637790] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-22, 21:37:37.637790] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-22, 21:37:37.640801] place: INFO :   * Final cost = 1
[2025-03-22, 21:37:37.640801] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-22, 21:37:37.653586] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-22, 21:37:44.774963] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 21:37:44.774963] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 21:37:44.775966] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 21:37:44.855509] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_yosys_pack.xml" ...
[2025-03-22, 21:37:44.857015] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 21:37:44.857015] place: INFO : Effort Level  : 10
[2025-03-22, 21:37:44.857015] place: INFO : Mode          : Timing Driven
[2025-03-22, 21:37:44.857015] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 21:37:44.865222] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 21:37:44.865222] place: INFO :   * Amount of COMB: 60
[2025-03-22, 21:37:44.865222] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 21:37:44.865222] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 21:37:44.865222] place: INFO :   * Amount of IOB: 25
[2025-03-22, 21:37:44.865222] place: INFO :   * Amount of SLICE: 25
[2025-03-22, 21:37:44.865222] place: INFO :   * Amount of Net: 151
[2025-03-22, 21:37:44.865222] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 21:37:44.865222] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 21:37:44.865222] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 21:37:44.865222] place: INFO :   * Proportion of IOB: 17.61%
[2025-03-22, 21:37:44.865222] place: INFO :   * Proportion of SLICE(LUT170812517): 0.81%
[2025-03-22, 21:37:44.867728] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 21:37:44.888793] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 22:05:36.740875] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 22:05:36.741375] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 22:05:36.741375] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 22:05:36.818619] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 22:05:36.820125] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 22:05:36.820125] place: INFO : Effort Level  : 10
[2025-03-22, 22:05:36.820125] place: INFO : Mode          : Timing Driven
[2025-03-22, 22:05:36.820125] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 22:05:36.828140] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 22:05:36.828140] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 22:05:36.828140] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 22:05:36.828140] place: INFO :   * Amount of IOB: 25
[2025-03-22, 22:05:36.828140] place: INFO :   * Amount of SLICE: 25
[2025-03-22, 22:05:36.828140] place: INFO :   * Amount of Net: 93
[2025-03-22, 22:05:36.828140] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 22:05:36.828140] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 22:05:36.828140] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 22:05:36.828140] place: INFO :   * Proportion of IOB: 17.61%
[2025-03-22, 22:05:36.828140] place: INFO :   * Proportion of SLICE(LUT170812517): 0.81%
[2025-03-22, 22:05:36.829643] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 22:05:36.850545] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 22:05:36.852052] place: INFO :   * Initial cost = 1
[2025-03-22, 22:05:36.852052] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-22, 22:05:36.852052] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-22, 22:05:36.854690] place: INFO :   * Final cost = 1
[2025-03-22, 22:05:36.854690] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-22, 22:05:36.866359] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-22, 22:20:00.879626] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 22:20:00.880129] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 22:20:00.880129] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 22:20:00.959976] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 22:20:00.960479] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 22:20:00.960479] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: clk_cnt[5] not found
[2025-03-22, 22:20:00.960479] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 22:20:13.771271] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 22:20:13.771772] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 22:20:13.771772] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 22:20:13.852578] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 22:20:13.853076] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 22:20:13.853580] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: clk_cnt[5] not found
[2025-03-22, 22:20:13.853580] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 22:20:15.926920] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 22:20:15.927425] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 22:20:15.927425] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 22:20:16.009210] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 22:20:16.010213] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 22:20:16.010213] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: clk_cnt[5] not found
[2025-03-22, 22:20:16.010213] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-22, 22:20:30.970115] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 22:20:30.970115] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 22:20:30.970115] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 22:20:31.048826] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 22:20:31.049829] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 22:20:31.049829] place: INFO : Effort Level  : 10
[2025-03-22, 22:20:31.049829] place: INFO : Mode          : Timing Driven
[2025-03-22, 22:20:31.049829] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 22:20:31.056848] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 22:20:31.056848] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 22:20:31.056848] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 22:20:31.056848] place: INFO :   * Amount of IOB: 14
[2025-03-22, 22:20:31.056848] place: INFO :   * Amount of SLICE: 21
[2025-03-22, 22:20:31.056848] place: INFO :   * Amount of Net: 62
[2025-03-22, 22:20:31.056848] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 22:20:31.056848] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 22:20:31.056848] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 22:20:31.056848] place: INFO :   * Proportion of IOB: 9.86%
[2025-03-22, 22:20:31.056848] place: INFO :   * Proportion of SLICE(LUT170812517): 0.68%
[2025-03-22, 22:20:31.063866] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 22:20:31.084907] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 22:20:31.084907] place: INFO :   * Initial cost = 1
[2025-03-22, 22:20:31.084907] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-22, 22:20:31.085909] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-22, 22:20:31.087412] place: INFO :   * Final cost = 1
[2025-03-22, 22:20:31.087412] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-22, 22:20:31.097074] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-03-22, 22:46:22.743284] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-22, 22:46:22.743788] place: INFO : Progress    0%: parsing commands ...
[2025-03-22, 22:46:22.743788] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-22, 22:46:22.826579] place: INFO : Progress   20%: loading netlist "fde_i2c_lab0_v2_dc_pack.xml" ...
[2025-03-22, 22:46:22.827581] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab0_v2\fde_i2c_lab0_v2_cons.xml" ...
[2025-03-22, 22:46:22.827581] place: INFO : Effort Level  : 10
[2025-03-22, 22:46:22.827581] place: INFO : Mode          : Timing Driven
[2025-03-22, 22:46:22.827581] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-22, 22:46:22.835596] place: INFO : Design        : "lab0_v2", resource statistic:
[2025-03-22, 22:46:22.835596] place: INFO :   * Amount of GCLK: 1
[2025-03-22, 22:46:22.835596] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-22, 22:46:22.835596] place: INFO :   * Amount of IOB: 14
[2025-03-22, 22:46:22.835596] place: INFO :   * Amount of SLICE: 21
[2025-03-22, 22:46:22.835596] place: INFO :   * Amount of Net: 64
[2025-03-22, 22:46:22.835596] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-22, 22:46:22.835596] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-22, 22:46:22.835596] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-22, 22:46:22.835596] place: INFO :   * Proportion of IOB: 9.86%
[2025-03-22, 22:46:22.835596] place: INFO :   * Proportion of SLICE(LUT0): 0.68%
[2025-03-22, 22:46:22.837099] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-22, 22:46:22.862703] place: INFO : Progress   60%: begin to initially place ...
[2025-03-22, 22:46:22.863706] place: INFO :   * Initial cost = 1
[2025-03-22, 22:46:22.863706] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-22, 22:46:22.864213] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-22, 22:46:22.865718] place: INFO :   * Final cost = 1
[2025-03-22, 22:46:22.865718] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-22, 22:46:22.875667] place: INFO : Successfully finish the placement. Elapsed Time: 0s
