$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PINA $end
$var wire 8 # PORTD $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
bxxxxxxxx #
$end
#1937
b00000000 #
#1962
b11111111 #
#1963
b11111111 #
