Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed Dec 17 19:15:17 2025
| Host              : DESKTOP-4FM5FN0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file CU_timing_summary_routed.rpt -pb CU_timing_summary_routed.pb -rpx CU_timing_summary_routed.rpx -warn_on_violation
| Design            : CU
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check       192         
TIMING-18  Warning   Missing input or output delay   253         
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (204)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mode[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (204)
--------------------------------
 There are 204 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.086        0.000                      0                 4808        0.019        0.000                      0                 4808        1.218        0.000                       0                  2524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.750}        3.500           285.714         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.086        0.000                      0                 4808        0.019        0.000                      0                 4808        1.218        0.000                       0                  2524  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.162ns (37.708%)  route 1.920ns (62.292%))
  Logic Levels:           11  (CARRY8=7 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_2/out_reg/CLK
    DSP48E2_X17Y71       DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y71       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     0.253 r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=9, routed)           0.490     0.743    pe/ModMul_0/mul_w_mu_2/P[15]
    SLICE_X129Y206       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     0.878 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0/O
                         net (fo=2, routed)           0.287     1.165    pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0_n_0
    SLICE_X129Y206       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     1.265 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0/O
                         net (fo=2, routed)           0.152     1.418    pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0_n_0
    SLICE_X129Y203       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     1.543 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0/O
                         net (fo=1, routed)           0.013     1.556    pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0_n_0
    SLICE_X129Y203       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.748 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.774    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X129Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.789 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.815    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X129Y205       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.897 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[3]
                         net (fo=3, routed)           0.131     2.028    pe/ModMul_0/mul_w_mu_4/w_mu_5_sub[2]
    SLICE_X130Y204       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     2.161 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3/O
                         net (fo=1, routed)           0.342     2.503    pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3_n_0
    SLICE_X130Y200       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     2.586 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.612    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X130Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     2.653    pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X130Y202       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7/CO[7]
                         net (fo=1, routed)           0.026     2.694    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7_n_0
    SLICE_X130Y203       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     2.768 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__7/O[2]
                         net (fo=2, routed)           0.374     3.142    pe/ModMul_0/mul_y4/out_reg/A[10]
    DSP48E2_X17Y75       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_y4/out_reg/CLK
    DSP48E2_X17Y75       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y75       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280     3.228    pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.177ns (38.046%)  route 1.917ns (61.954%))
  Logic Levels:           11  (CARRY8=7 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_2/out_reg/CLK
    DSP48E2_X17Y71       DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y71       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     0.253 r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=9, routed)           0.490     0.743    pe/ModMul_0/mul_w_mu_2/P[15]
    SLICE_X129Y206       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     0.878 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0/O
                         net (fo=2, routed)           0.287     1.165    pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0_n_0
    SLICE_X129Y206       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     1.265 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0/O
                         net (fo=2, routed)           0.152     1.418    pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0_n_0
    SLICE_X129Y203       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     1.543 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0/O
                         net (fo=1, routed)           0.013     1.556    pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0_n_0
    SLICE_X129Y203       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.748 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.774    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X129Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.789 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.815    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X129Y205       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.897 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[3]
                         net (fo=3, routed)           0.131     2.028    pe/ModMul_0/mul_w_mu_4/w_mu_5_sub[2]
    SLICE_X130Y204       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     2.161 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3/O
                         net (fo=1, routed)           0.342     2.503    pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3_n_0
    SLICE_X130Y200       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     2.586 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.612    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X130Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     2.653    pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X130Y202       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7/CO[7]
                         net (fo=1, routed)           0.026     2.694    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7_n_0
    SLICE_X130Y203       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     2.783 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__7/O[3]
                         net (fo=2, routed)           0.371     3.154    pe/ModMul_0/mul_y4/out_reg/A[11]
    DSP48E2_X17Y75       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_y4/out_reg/CLK
    DSP48E2_X17Y75       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y75       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.247    pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.166ns (37.861%)  route 1.914ns (62.139%))
  Logic Levels:           12  (CARRY8=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X17Y69       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[11])
                                                      0.197     0.257 r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/P[11]
                         net (fo=7, routed)           0.467     0.724    pe/ModMul_0/mul_z2/out_reg_i_91_1[11]
    SLICE_X134Y183       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.847 r  pe/ModMul_0/mul_z2/out_reg_i_201/O
                         net (fo=2, routed)           0.111     0.958    pe/ModMul_0/mul_z2/out_reg_i_201_n_0
    SLICE_X132Y183       LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135     1.093 r  pe/ModMul_0/mul_z2/out_reg_i_151/O
                         net (fo=2, routed)           0.197     1.291    pe/ModMul_0/mul_z2/out_reg_i_151_n_0
    SLICE_X133Y183       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     1.328 r  pe/ModMul_0/mul_z2/out_reg_i_159/O
                         net (fo=1, routed)           0.014     1.342    pe/ModMul_0/mul_z2/out_reg_i_159_n_0
    SLICE_X133Y183       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     1.498 r  pe/ModMul_0/mul_z2/out_reg_i_60/CO[7]
                         net (fo=1, routed)           0.026     1.524    pe/ModMul_0/mul_z2/out_reg_i_60_n_0
    SLICE_X133Y184       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.580 r  pe/ModMul_0/mul_z2/out_reg_i_57/O[0]
                         net (fo=2, routed)           0.402     1.982    pe/ModMul_0/mul_z4/z5_sub[0]
    SLICE_X132Y191       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.073     2.055 r  pe/ModMul_0/mul_z4/out_reg_i_35__0/O
                         net (fo=2, routed)           0.163     2.218    pe/ModMul_0/mul_z4/out_reg_i_35__0_n_0
    SLICE_X132Y191       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     2.314 r  pe/ModMul_0/mul_z4/out_reg_i_43/O
                         net (fo=1, routed)           0.010     2.324    pe/ModMul_0/mul_z4/out_reg_i_43_n_0
    SLICE_X132Y191       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     2.479 r  pe/ModMul_0/mul_z4/out_reg_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     2.505    pe/ModMul_0/mul_z4/out_reg_i_3__1_n_0
    SLICE_X132Y192       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.520 r  pe/ModMul_0/mul_z4/out_reg_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.546    pe/ModMul_0/mul_z4/out_reg_i_2_n_0
    SLICE_X132Y193       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.561 r  pe/ModMul_0/mul_z4/out_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.587    pe/ModMul_0/mul_z4/out_reg_i_1_n_0
    SLICE_X132Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.602 r  pe/ModMul_0/mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.628    pe/ModMul_0/mul_z4/out_reg_i_2__0_n_0
    SLICE_X132Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     2.721 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/O[4]
                         net (fo=2, routed)           0.419     3.140    pe/ModMul_0/mul_w_mu_4/out_reg/A[2]
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y72       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
                                                     -0.270     3.238    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 1.151ns (37.448%)  route 1.923ns (62.552%))
  Logic Levels:           11  (CARRY8=7 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_2/out_reg/CLK
    DSP48E2_X17Y71       DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y71       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     0.253 r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=9, routed)           0.490     0.743    pe/ModMul_0/mul_w_mu_2/P[15]
    SLICE_X129Y206       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     0.878 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0/O
                         net (fo=2, routed)           0.287     1.165    pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0_n_0
    SLICE_X129Y206       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     1.265 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0/O
                         net (fo=2, routed)           0.152     1.418    pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0_n_0
    SLICE_X129Y203       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     1.543 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0/O
                         net (fo=1, routed)           0.013     1.556    pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0_n_0
    SLICE_X129Y203       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.748 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.774    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X129Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.789 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.815    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X129Y205       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.897 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[3]
                         net (fo=3, routed)           0.131     2.028    pe/ModMul_0/mul_w_mu_4/w_mu_5_sub[2]
    SLICE_X130Y204       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     2.161 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3/O
                         net (fo=1, routed)           0.342     2.503    pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3_n_0
    SLICE_X130Y200       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     2.586 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.612    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X130Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     2.653    pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X130Y202       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7/CO[7]
                         net (fo=1, routed)           0.026     2.694    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7_n_0
    SLICE_X130Y203       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     2.757 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__7/O[0]
                         net (fo=2, routed)           0.377     3.134    pe/ModMul_0/mul_y4/out_reg/A[8]
    DSP48E2_X17Y75       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_y4/out_reg/CLK
    DSP48E2_X17Y75       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y75       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.266     3.242    pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.242    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 1.181ns (38.663%)  route 1.874ns (61.337%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_2/out_reg/CLK
    DSP48E2_X17Y71       DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y71       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     0.253 r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=9, routed)           0.490     0.743    pe/ModMul_0/mul_w_mu_2/P[15]
    SLICE_X129Y206       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     0.878 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0/O
                         net (fo=2, routed)           0.287     1.165    pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0_n_0
    SLICE_X129Y206       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     1.265 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0/O
                         net (fo=2, routed)           0.152     1.418    pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0_n_0
    SLICE_X129Y203       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     1.543 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0/O
                         net (fo=1, routed)           0.013     1.556    pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0_n_0
    SLICE_X129Y203       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.748 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.774    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X129Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.789 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.815    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X129Y205       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.897 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[3]
                         net (fo=3, routed)           0.131     2.028    pe/ModMul_0/mul_w_mu_4/w_mu_5_sub[2]
    SLICE_X130Y204       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     2.161 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3/O
                         net (fo=1, routed)           0.342     2.503    pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3_n_0
    SLICE_X130Y200       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     2.586 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.612    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X130Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     2.735 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/O[5]
                         net (fo=2, routed)           0.380     3.115    pe/ModMul_0/mul_y2/out_reg/A[13]
    DSP48E2_X17Y74       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_y2/out_reg/CLK
    DSP48E2_X17Y74       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y74       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272     3.236    pe/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.211ns (39.696%)  route 1.840ns (60.304%))
  Logic Levels:           13  (CARRY8=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X17Y69       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[11])
                                                      0.197     0.257 r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/P[11]
                         net (fo=7, routed)           0.467     0.724    pe/ModMul_0/mul_z2/out_reg_i_91_1[11]
    SLICE_X134Y183       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.847 r  pe/ModMul_0/mul_z2/out_reg_i_201/O
                         net (fo=2, routed)           0.111     0.958    pe/ModMul_0/mul_z2/out_reg_i_201_n_0
    SLICE_X132Y183       LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135     1.093 r  pe/ModMul_0/mul_z2/out_reg_i_151/O
                         net (fo=2, routed)           0.197     1.291    pe/ModMul_0/mul_z2/out_reg_i_151_n_0
    SLICE_X133Y183       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     1.328 r  pe/ModMul_0/mul_z2/out_reg_i_159/O
                         net (fo=1, routed)           0.014     1.342    pe/ModMul_0/mul_z2/out_reg_i_159_n_0
    SLICE_X133Y183       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     1.498 r  pe/ModMul_0/mul_z2/out_reg_i_60/CO[7]
                         net (fo=1, routed)           0.026     1.524    pe/ModMul_0/mul_z2/out_reg_i_60_n_0
    SLICE_X133Y184       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.580 r  pe/ModMul_0/mul_z2/out_reg_i_57/O[0]
                         net (fo=2, routed)           0.402     1.982    pe/ModMul_0/mul_z4/z5_sub[0]
    SLICE_X132Y191       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.073     2.055 r  pe/ModMul_0/mul_z4/out_reg_i_35__0/O
                         net (fo=2, routed)           0.163     2.218    pe/ModMul_0/mul_z4/out_reg_i_35__0_n_0
    SLICE_X132Y191       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     2.314 r  pe/ModMul_0/mul_z4/out_reg_i_43/O
                         net (fo=1, routed)           0.010     2.324    pe/ModMul_0/mul_z4/out_reg_i_43_n_0
    SLICE_X132Y191       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     2.479 r  pe/ModMul_0/mul_z4/out_reg_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     2.505    pe/ModMul_0/mul_z4/out_reg_i_3__1_n_0
    SLICE_X132Y192       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.520 r  pe/ModMul_0/mul_z4/out_reg_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.546    pe/ModMul_0/mul_z4/out_reg_i_2_n_0
    SLICE_X132Y193       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.561 r  pe/ModMul_0/mul_z4/out_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.587    pe/ModMul_0/mul_z4/out_reg_i_1_n_0
    SLICE_X132Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.602 r  pe/ModMul_0/mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.628    pe/ModMul_0/mul_z4/out_reg_i_2__0_n_0
    SLICE_X132Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.643 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.669    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X132Y196       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     2.792 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[7]
                         net (fo=2, routed)           0.319     3.111    pe/ModMul_0/mul_w_mu_4/out_reg/A[13]
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y72       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272     3.236    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.211ns (39.618%)  route 1.846ns (60.382%))
  Logic Levels:           13  (CARRY8=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X17Y69       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[11])
                                                      0.197     0.257 r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/P[11]
                         net (fo=7, routed)           0.467     0.724    pe/ModMul_0/mul_z2/out_reg_i_91_1[11]
    SLICE_X134Y183       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.847 r  pe/ModMul_0/mul_z2/out_reg_i_201/O
                         net (fo=2, routed)           0.111     0.958    pe/ModMul_0/mul_z2/out_reg_i_201_n_0
    SLICE_X132Y183       LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135     1.093 r  pe/ModMul_0/mul_z2/out_reg_i_151/O
                         net (fo=2, routed)           0.197     1.291    pe/ModMul_0/mul_z2/out_reg_i_151_n_0
    SLICE_X133Y183       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     1.328 r  pe/ModMul_0/mul_z2/out_reg_i_159/O
                         net (fo=1, routed)           0.014     1.342    pe/ModMul_0/mul_z2/out_reg_i_159_n_0
    SLICE_X133Y183       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     1.498 r  pe/ModMul_0/mul_z2/out_reg_i_60/CO[7]
                         net (fo=1, routed)           0.026     1.524    pe/ModMul_0/mul_z2/out_reg_i_60_n_0
    SLICE_X133Y184       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.580 r  pe/ModMul_0/mul_z2/out_reg_i_57/O[0]
                         net (fo=2, routed)           0.402     1.982    pe/ModMul_0/mul_z4/z5_sub[0]
    SLICE_X132Y191       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.073     2.055 r  pe/ModMul_0/mul_z4/out_reg_i_35__0/O
                         net (fo=2, routed)           0.163     2.218    pe/ModMul_0/mul_z4/out_reg_i_35__0_n_0
    SLICE_X132Y191       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     2.314 r  pe/ModMul_0/mul_z4/out_reg_i_43/O
                         net (fo=1, routed)           0.010     2.324    pe/ModMul_0/mul_z4/out_reg_i_43_n_0
    SLICE_X132Y191       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     2.479 r  pe/ModMul_0/mul_z4/out_reg_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     2.505    pe/ModMul_0/mul_z4/out_reg_i_3__1_n_0
    SLICE_X132Y192       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.520 r  pe/ModMul_0/mul_z4/out_reg_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.546    pe/ModMul_0/mul_z4/out_reg_i_2_n_0
    SLICE_X132Y193       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.561 r  pe/ModMul_0/mul_z4/out_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.587    pe/ModMul_0/mul_z4/out_reg_i_1_n_0
    SLICE_X132Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.602 r  pe/ModMul_0/mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.628    pe/ModMul_0/mul_z4/out_reg_i_2__0_n_0
    SLICE_X132Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.643 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.669    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X132Y196       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     2.792 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/O[5]
                         net (fo=2, routed)           0.325     3.117    pe/ModMul_0/mul_w_mu_4/out_reg/A[11]
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y72       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.247    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 1.211ns (39.762%)  route 1.835ns (60.238%))
  Logic Levels:           11  (CARRY8=7 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_w_mu_2/out_reg/CLK
    DSP48E2_X17Y71       DSP_OUTPUT                                   r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y71       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.193     0.253 r  pe/ModMul_0/mul_w_mu_2/out_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=9, routed)           0.490     0.743    pe/ModMul_0/mul_w_mu_2/P[15]
    SLICE_X129Y206       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     0.878 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0/O
                         net (fo=2, routed)           0.287     1.165    pe/ModMul_0/mul_w_mu_2/out_reg_i_158__0_n_0
    SLICE_X129Y206       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     1.265 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0/O
                         net (fo=2, routed)           0.152     1.418    pe/ModMul_0/mul_w_mu_2/out_reg_i_99__0_n_0
    SLICE_X129Y203       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     1.543 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0/O
                         net (fo=1, routed)           0.013     1.556    pe/ModMul_0/mul_w_mu_2/out_reg_i_107__0_n_0
    SLICE_X129Y203       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.748 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0/CO[7]
                         net (fo=1, routed)           0.026     1.774    pe/ModMul_0/mul_w_mu_2/out_reg_i_36__0_n_0
    SLICE_X129Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.789 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1/CO[7]
                         net (fo=1, routed)           0.026     1.815    pe/ModMul_0/mul_w_mu_2/out_reg_i_34__1_n_0
    SLICE_X129Y205       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.897 r  pe/ModMul_0/mul_w_mu_2/out_reg_i_37__0/O[3]
                         net (fo=3, routed)           0.131     2.028    pe/ModMul_0/mul_w_mu_4/w_mu_5_sub[2]
    SLICE_X130Y204       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     2.161 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3/O
                         net (fo=1, routed)           0.342     2.503    pe/ModMul_0/mul_w_mu_4/out_reg_i_21__3_n_0
    SLICE_X130Y200       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     2.586 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     2.612    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X130Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     2.653    pe/ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X130Y202       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7/CO[7]
                         net (fo=1, routed)           0.026     2.694    pe/ModMul_0/mul_w_mu_4/out_reg_i_2__7_n_0
    SLICE_X130Y203       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     2.817 r  pe/ModMul_0/mul_w_mu_4/out_reg_i_1__7/O[7]
                         net (fo=2, routed)           0.289     3.106    pe/ModMul_0/mul_y4/out_reg/A[15]
    DSP48E2_X17Y75       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_y4/out_reg/CLK
    DSP48E2_X17Y75       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y75       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.271     3.237    pe/ModMul_0/mul_y4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.237    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.166ns (38.511%)  route 1.862ns (61.489%))
  Logic Levels:           14  (CARRY8=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X17Y69       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[11])
                                                      0.197     0.257 r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/P[11]
                         net (fo=7, routed)           0.467     0.724    pe/ModMul_0/mul_z2/out_reg_i_91_1[11]
    SLICE_X134Y183       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.847 r  pe/ModMul_0/mul_z2/out_reg_i_201/O
                         net (fo=2, routed)           0.111     0.958    pe/ModMul_0/mul_z2/out_reg_i_201_n_0
    SLICE_X132Y183       LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135     1.093 r  pe/ModMul_0/mul_z2/out_reg_i_151/O
                         net (fo=2, routed)           0.197     1.291    pe/ModMul_0/mul_z2/out_reg_i_151_n_0
    SLICE_X133Y183       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     1.328 r  pe/ModMul_0/mul_z2/out_reg_i_159/O
                         net (fo=1, routed)           0.014     1.342    pe/ModMul_0/mul_z2/out_reg_i_159_n_0
    SLICE_X133Y183       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     1.498 r  pe/ModMul_0/mul_z2/out_reg_i_60/CO[7]
                         net (fo=1, routed)           0.026     1.524    pe/ModMul_0/mul_z2/out_reg_i_60_n_0
    SLICE_X133Y184       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.580 r  pe/ModMul_0/mul_z2/out_reg_i_57/O[0]
                         net (fo=2, routed)           0.402     1.982    pe/ModMul_0/mul_z4/z5_sub[0]
    SLICE_X132Y191       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.073     2.055 r  pe/ModMul_0/mul_z4/out_reg_i_35__0/O
                         net (fo=2, routed)           0.163     2.218    pe/ModMul_0/mul_z4/out_reg_i_35__0_n_0
    SLICE_X132Y191       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     2.314 r  pe/ModMul_0/mul_z4/out_reg_i_43/O
                         net (fo=1, routed)           0.010     2.324    pe/ModMul_0/mul_z4/out_reg_i_43_n_0
    SLICE_X132Y191       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     2.479 r  pe/ModMul_0/mul_z4/out_reg_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     2.505    pe/ModMul_0/mul_z4/out_reg_i_3__1_n_0
    SLICE_X132Y192       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.520 r  pe/ModMul_0/mul_z4/out_reg_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.546    pe/ModMul_0/mul_z4/out_reg_i_2_n_0
    SLICE_X132Y193       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.561 r  pe/ModMul_0/mul_z4/out_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.587    pe/ModMul_0/mul_z4/out_reg_i_1_n_0
    SLICE_X132Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.602 r  pe/ModMul_0/mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.628    pe/ModMul_0/mul_z4/out_reg_i_2__0_n_0
    SLICE_X132Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.643 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     2.669    pe/ModMul_0/mul_z4/out_reg_i_1__0_n_0
    SLICE_X132Y196       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.684 r  pe/ModMul_0/mul_z4/out_reg_i_2__1/CO[7]
                         net (fo=1, routed)           0.026     2.710    pe/ModMul_0/mul_z4/out_reg_i_2__1_n_0
    SLICE_X132Y197       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     2.773 r  pe/ModMul_0/mul_z4/out_reg_i_1__1/O[0]
                         net (fo=2, routed)           0.315     3.088    pe/ModMul_0/mul_w_mu_4/out_reg/A[14]
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y72       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.264     3.244    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 1.196ns (39.398%)  route 1.840ns (60.602%))
  Logic Levels:           12  (CARRY8=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.060     0.060    pe/ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X17Y69       DSP_OUTPUT                                   r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[11])
                                                      0.197     0.257 r  pe/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/P[11]
                         net (fo=7, routed)           0.467     0.724    pe/ModMul_0/mul_z2/out_reg_i_91_1[11]
    SLICE_X134Y183       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.847 r  pe/ModMul_0/mul_z2/out_reg_i_201/O
                         net (fo=2, routed)           0.111     0.958    pe/ModMul_0/mul_z2/out_reg_i_201_n_0
    SLICE_X132Y183       LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135     1.093 r  pe/ModMul_0/mul_z2/out_reg_i_151/O
                         net (fo=2, routed)           0.197     1.291    pe/ModMul_0/mul_z2/out_reg_i_151_n_0
    SLICE_X133Y183       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     1.328 r  pe/ModMul_0/mul_z2/out_reg_i_159/O
                         net (fo=1, routed)           0.014     1.342    pe/ModMul_0/mul_z2/out_reg_i_159_n_0
    SLICE_X133Y183       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     1.498 r  pe/ModMul_0/mul_z2/out_reg_i_60/CO[7]
                         net (fo=1, routed)           0.026     1.524    pe/ModMul_0/mul_z2/out_reg_i_60_n_0
    SLICE_X133Y184       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.580 r  pe/ModMul_0/mul_z2/out_reg_i_57/O[0]
                         net (fo=2, routed)           0.402     1.982    pe/ModMul_0/mul_z4/z5_sub[0]
    SLICE_X132Y191       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.073     2.055 r  pe/ModMul_0/mul_z4/out_reg_i_35__0/O
                         net (fo=2, routed)           0.163     2.218    pe/ModMul_0/mul_z4/out_reg_i_35__0_n_0
    SLICE_X132Y191       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     2.314 r  pe/ModMul_0/mul_z4/out_reg_i_43/O
                         net (fo=1, routed)           0.010     2.324    pe/ModMul_0/mul_z4/out_reg_i_43_n_0
    SLICE_X132Y191       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     2.479 r  pe/ModMul_0/mul_z4/out_reg_i_3__1/CO[7]
                         net (fo=1, routed)           0.026     2.505    pe/ModMul_0/mul_z4/out_reg_i_3__1_n_0
    SLICE_X132Y192       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.520 r  pe/ModMul_0/mul_z4/out_reg_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.546    pe/ModMul_0/mul_z4/out_reg_i_2_n_0
    SLICE_X132Y193       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.561 r  pe/ModMul_0/mul_z4/out_reg_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.587    pe/ModMul_0/mul_z4/out_reg_i_1_n_0
    SLICE_X132Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.602 r  pe/ModMul_0/mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.628    pe/ModMul_0/mul_z4/out_reg_i_2__0_n_0
    SLICE_X132Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     2.751 r  pe/ModMul_0/mul_z4/out_reg_i_1__0/O[5]
                         net (fo=2, routed)           0.345     3.096    pe/ModMul_0/mul_w_mu_4/out_reg/A[3]
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=2604, unset)         0.043     3.543    pe/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X17Y72       DSP_A_B_DATA                                 r  pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X17Y72       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.256     3.252    pe/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  0.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.012     0.012    pe/q_delay_1/clk
    SLICE_X123Y206       FDRE                                         r  pe/q_delay_1/buffer_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y206       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/q_delay_1/buffer_reg[0][25]/Q
                         net (fo=1, routed)           0.033     0.084    pe/q_delay_1/buffer_reg_n_0_[0][25]
    SLICE_X123Y206       FDRE                                         r  pe/q_delay_1/buffer_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.018     0.018    pe/q_delay_1/clk
    SLICE_X123Y206       FDRE                                         r  pe/q_delay_1/buffer_reg[1][25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X123Y206       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    pe/q_delay_1/buffer_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.012     0.012    pe/q_delay_1/clk
    SLICE_X125Y209       FDRE                                         r  pe/q_delay_1/buffer_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y209       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/q_delay_1/buffer_reg[0][29]/Q
                         net (fo=1, routed)           0.033     0.084    pe/q_delay_1/buffer_reg_n_0_[0][29]
    SLICE_X125Y209       FDRE                                         r  pe/q_delay_1/buffer_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.018     0.018    pe/q_delay_1/clk
    SLICE_X125Y209       FDRE                                         r  pe/q_delay_1/buffer_reg[1][29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X125Y209       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    pe/q_delay_1/buffer_reg[1][29]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/q_delay_1/clk
    SLICE_X132Y207       FDRE                                         r  pe/q_delay_1/buffer_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y207       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/q_delay_1/buffer_reg[0][35]/Q
                         net (fo=1, routed)           0.033     0.085    pe/q_delay_1/buffer_reg_n_0_[0][35]
    SLICE_X132Y207       FDRE                                         r  pe/q_delay_1/buffer_reg[1][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.019     0.019    pe/q_delay_1/clk
    SLICE_X132Y207       FDRE                                         r  pe/q_delay_1/buffer_reg[1][35]/C
                         clock pessimism              0.000     0.019    
    SLICE_X132Y207       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    pe/q_delay_1/buffer_reg[1][35]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.012     0.012    pe/q_delay_1/clk
    SLICE_X125Y209       FDRE                                         r  pe/q_delay_1/buffer_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y209       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/q_delay_1/buffer_reg[0][21]/Q
                         net (fo=1, routed)           0.034     0.085    pe/q_delay_1/buffer_reg_n_0_[0][21]
    SLICE_X125Y209       FDRE                                         r  pe/q_delay_1/buffer_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.018     0.018    pe/q_delay_1/clk
    SLICE_X125Y209       FDRE                                         r  pe/q_delay_1/buffer_reg[1][21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X125Y209       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    pe/q_delay_1/buffer_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.012     0.012    pe/q_delay_1/clk
    SLICE_X123Y206       FDRE                                         r  pe/q_delay_1/buffer_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y206       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/q_delay_1/buffer_reg[0][23]/Q
                         net (fo=1, routed)           0.034     0.085    pe/q_delay_1/buffer_reg_n_0_[0][23]
    SLICE_X123Y206       FDRE                                         r  pe/q_delay_1/buffer_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.018     0.018    pe/q_delay_1/clk
    SLICE_X123Y206       FDRE                                         r  pe/q_delay_1/buffer_reg[1][23]/C
                         clock pessimism              0.000     0.018    
    SLICE_X123Y206       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    pe/q_delay_1/buffer_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pe/A0_delay_2/buffer_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/A0_delay_2/buffer_reg[9][41]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.012     0.012    pe/A0_delay_2/clk
    SLICE_X120Y206       FDRE                                         r  pe/A0_delay_2/buffer_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y206       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/A0_delay_2/buffer_reg[0][41]/Q
                         net (fo=1, routed)           0.055     0.106    pe/A0_delay_2/buffer_reg_n_0_[0][41]
    SLICE_X121Y206       SRL16E                                       r  pe/A0_delay_2/buffer_reg[9][41]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.039     0.039    pe/A0_delay_2/clk
    SLICE_X121Y206       SRL16E                                       r  pe/A0_delay_2/buffer_reg[9][41]_srl9/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X121Y206       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.045     0.084    pe/A0_delay_2/buffer_reg[9][41]_srl9
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pe/ModMul_0/delay_q/buffer_reg[3][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_q_final/buffer_reg[2][24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/ModMul_0/delay_q/clk
    SLICE_X137Y196       FDRE                                         r  pe/ModMul_0/delay_q/buffer_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y196       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/ModMul_0/delay_q/buffer_reg[3][24]/Q
                         net (fo=1, routed)           0.056     0.107    pe/ModMul_0/delay_q_final/buffer_reg[3]_1[24]
    SLICE_X137Y195       SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.039     0.039    pe/ModMul_0/delay_q_final/clk
    SLICE_X137Y195       SRL16E                                       r  pe/ModMul_0/delay_q_final/buffer_reg[2][24]_srl4/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X137Y195       SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.046     0.085    pe/ModMul_0/delay_q_final/buffer_reg[2][24]_srl4
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 pe/inv2_0/M_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/B0_DIV2_delay/buffer_reg[9][41]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/inv2_0/clk
    SLICE_X121Y202       FDRE                                         r  pe/inv2_0/M_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y202       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/inv2_0/M_reg[41]/Q
                         net (fo=1, routed)           0.056     0.107    pe/B0_DIV2_delay/Q[41]
    SLICE_X121Y204       SRL16E                                       r  pe/B0_DIV2_delay/buffer_reg[9][41]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.039     0.039    pe/B0_DIV2_delay/clk
    SLICE_X121Y204       SRL16E                                       r  pe/B0_DIV2_delay/buffer_reg[9][41]_srl10/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X121Y204       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.045     0.084    pe/B0_DIV2_delay/buffer_reg[9][41]_srl10
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pe/ModMul_0/delay_mu/buffer_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/ModMul_0/delay_mu/buffer_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/ModMul_0/delay_mu/clk
    SLICE_X137Y203       FDRE                                         r  pe/ModMul_0/delay_mu/buffer_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y203       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/ModMul_0/delay_mu/buffer_reg[1][11]/Q
                         net (fo=1, routed)           0.039     0.090    pe/ModMul_0/delay_mu/buffer_reg[1]_4[11]
    SLICE_X137Y203       FDRE                                         r  pe/ModMul_0/delay_mu/buffer_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.019     0.019    pe/ModMul_0/delay_mu/clk
    SLICE_X137Y203       FDRE                                         r  pe/ModMul_0/delay_mu/buffer_reg[2][11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X137Y203       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/ModMul_0/delay_mu/buffer_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pe/q_delay_1/buffer_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            pe/q_delay_1/buffer_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/q_delay_1/clk
    SLICE_X126Y185       FDRE                                         r  pe/q_delay_1/buffer_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y185       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe/q_delay_1/buffer_reg[0][11]/Q
                         net (fo=1, routed)           0.039     0.090    pe/q_delay_1/buffer_reg_n_0_[0][11]
    SLICE_X126Y185       FDRE                                         r  pe/q_delay_1/buffer_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.019     0.019    pe/q_delay_1/clk
    SLICE_X126Y185       FDRE                                         r  pe/q_delay_1/buffer_reg[1][11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X126Y185       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    pe/q_delay_1/buffer_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.750 }
Period(ns):         3.500
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][0]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][10]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][11]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][12]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][13]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][14]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][15]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X122Y204  pe/A0_delay_2/buffer_reg[9][16]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X122Y204  pe/A0_delay_2/buffer_reg[9][17]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X122Y204  pe/A0_delay_2/buffer_reg[9][18]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][0]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][0]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][10]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][10]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][11]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][11]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][12]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][12]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][13]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][13]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][0]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][0]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][10]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][10]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][11]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][11]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][12]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][12]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][13]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X121Y191  pe/A0_delay_2/buffer_reg[9][13]_srl9/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            pe/mux_lat_sel_mu_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.469ns  (logic 0.109ns (23.241%)  route 0.360ns (76.759%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/mode[0]
    SLICE_X127Y202       LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.109     0.109 r  pe/mux_lat_sel_mu_reg_i_1/O
                         net (fo=1, routed)           0.360     0.469    pe/mux_lat_sel_mu_reg_i_1_n_0
    SLICE_X127Y202       LDCE                                         r  pe/mux_lat_sel_mu_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            pe/mux_lat_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.319ns  (logic 0.099ns (31.034%)  route 0.220ns (68.966%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/mode[0]
    SLICE_X127Y202       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     0.099 r  pe/mux_lat_sel_reg[2]_i_1/O
                         net (fo=1, routed)           0.220     0.319    pe/mux_lat_sel
    SLICE_X127Y203       LDCE                                         r  pe/mux_lat_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.155ns  (logic 0.133ns (85.806%)  route 0.022ns (14.194%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X120Y193       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     0.133 r  pe/B0_DIV2_delay/out[0]_INST_0/O
                         net (fo=1, unset)            0.022     0.155    out[0]
                                                                      r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            pe/mux_lat_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.125ns  (logic 0.110ns (88.000%)  route 0.015ns (12.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mode[1] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/mode[1]
    SLICE_X127Y203       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     0.110 r  pe/mux_lat_sel_reg[4]_i_1/O
                         net (fo=1, routed)           0.015     0.125    pe/mux_lat_sel_reg[4]_i_1_n_0
    SLICE_X127Y203       LDCE                                         r  pe/mux_lat_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X121Y207       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/B0_DIV2_delay/out[46]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[46]
                                                                      r  out[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X121Y207       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/B0_DIV2_delay/out[47]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[47]
                                                                      r  out[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.100ns  (logic 0.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X122Y191       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 r  pe/B0_DIV2_delay/out[7]_INST_0/O
                         net (fo=1, unset)            0.000     0.100    out[7]
                                                                      r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X120Y191       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.099 r  pe/B0_DIV2_delay/out[11]_INST_0/O
                         net (fo=1, unset)            0.000     0.099    out[11]
                                                                      r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X120Y190       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.099 r  pe/B0_DIV2_delay/out[12]_INST_0/O
                         net (fo=1, unset)            0.000     0.099    out[12]
                                                                      r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[2]
    SLICE_X120Y191       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     0.099 r  pe/B0_DIV2_delay/out[13]_INST_0/O
                         net (fo=1, unset)            0.000     0.099    out[13]
                                                                      r  out[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X120Y193       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[10]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[10]
                                                                      r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X120Y191       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[11]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[11]
                                                                      r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X120Y190       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[12]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[12]
                                                                      r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X122Y192       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[14]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[14]
                                                                      r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X120Y191       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[15]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[15]
                                                                      r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X123Y205       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[17]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[17]
                                                                      r  out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X123Y205       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[18]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[18]
                                                                      r  out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X119Y201       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[19]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[19]
                                                                      r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X120Y191       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[1]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[1]
                                                                      r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[0] (IN)
                         net (fo=107, unset)          0.000     0.000    pe/B0_DIV2_delay/mode[0]
    SLICE_X119Y201       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     0.022 r  pe/B0_DIV2_delay/out[20]_INST_0/O
                         net (fo=1, unset)            0.000     0.022    out[20]
                                                                      r  out[20] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mm_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            full_buffer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.215ns  (logic 0.227ns (18.688%)  route 0.988ns (81.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.028     0.028    clk
    SLICE_X127Y200       FDCE                                         r  mm_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y200       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  mm_write_addr_reg[1]/Q
                         net (fo=60, routed)          0.988     1.095    mm_write_addr[1]
    SLICE_X129Y187       LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.243 r  full_buffer_INST_0/O
                         net (fo=0)                   0.000     1.243    full_buffer
                                                                      r  full_buffer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.766ns  (logic 0.228ns (29.784%)  route 0.538ns (70.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X121Y196       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y196       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  pe/ModAdd_0/Add_Mod_reg[34]/Q
                         net (fo=3, routed)           0.538     0.647    pe/B0_DIV2_delay/buffer_reg[0][47][34]
    SLICE_X120Y204       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     0.796 r  pe/B0_DIV2_delay/out[34]_INST_0/O
                         net (fo=1, unset)            0.000     0.796    out[34]
                                                                      r  out[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.740ns  (logic 0.225ns (30.400%)  route 0.515ns (69.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X121Y196       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y196       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  pe/ModAdd_0/Add_Mod_reg[26]/Q
                         net (fo=3, routed)           0.515     0.622    pe/B0_DIV2_delay/buffer_reg[0][47][26]
    SLICE_X123Y204       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     0.770 r  pe/B0_DIV2_delay/out[26]_INST_0/O
                         net (fo=1, unset)            0.000     0.770    out[26]
                                                                      r  out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.686ns  (logic 0.229ns (33.373%)  route 0.457ns (66.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X121Y195       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y195       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe/ModAdd_0/Add_Mod_reg[46]/Q
                         net (fo=3, routed)           0.457     0.567    pe/B0_DIV2_delay/buffer_reg[0][47][46]
    SLICE_X121Y207       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     0.716 r  pe/B0_DIV2_delay/out[46]_INST_0/O
                         net (fo=1, unset)            0.000     0.716    out[46]
                                                                      r  out[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.673ns  (logic 0.230ns (34.163%)  route 0.443ns (65.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X122Y193       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe/ModAdd_0/Add_Mod_reg[22]/Q
                         net (fo=3, routed)           0.443     0.553    pe/B0_DIV2_delay/buffer_reg[0][47][22]
    SLICE_X123Y204       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.703 r  pe/B0_DIV2_delay/out[22]_INST_0/O
                         net (fo=1, unset)            0.000     0.703    out[22]
                                                                      r  out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.671ns  (logic 0.203ns (30.255%)  route 0.468ns (69.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X121Y196       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y196       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe/ModAdd_0/Add_Mod_reg[28]/Q
                         net (fo=3, routed)           0.468     0.578    pe/B0_DIV2_delay/buffer_reg[0][47][28]
    SLICE_X123Y205       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     0.701 r  pe/B0_DIV2_delay/out[28]_INST_0/O
                         net (fo=1, unset)            0.000     0.701    out[28]
                                                                      r  out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.225ns (33.885%)  route 0.439ns (66.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X121Y196       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y196       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 r  pe/ModAdd_0/Add_Mod_reg[29]/Q
                         net (fo=3, routed)           0.439     0.546    pe/B0_DIV2_delay/buffer_reg[0][47][29]
    SLICE_X119Y201       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     0.694 r  pe/B0_DIV2_delay/out[29]_INST_0/O
                         net (fo=1, unset)            0.000     0.694    out[29]
                                                                      r  out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.652ns  (logic 0.200ns (30.691%)  route 0.452ns (69.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X122Y193       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  pe/ModAdd_0/Add_Mod_reg[20]/Q
                         net (fo=3, routed)           0.452     0.559    pe/B0_DIV2_delay/buffer_reg[0][47][20]
    SLICE_X119Y201       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     0.682 r  pe/B0_DIV2_delay/out[20]_INST_0/O
                         net (fo=1, unset)            0.000     0.682    out[20]
                                                                      r  out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.644ns  (logic 0.227ns (35.271%)  route 0.417ns (64.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X122Y192       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y192       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  pe/ModAdd_0/Add_Mod_reg[4]/Q
                         net (fo=3, routed)           0.417     0.526    pe/B0_DIV2_delay/buffer_reg[0][47][4]
    SLICE_X120Y191       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     0.674 r  pe/B0_DIV2_delay/out[4]_INST_0/O
                         net (fo=1, unset)            0.000     0.674    out[4]
                                                                      r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.621ns  (logic 0.225ns (36.253%)  route 0.396ns (63.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    pe/ModAdd_0/clk
    SLICE_X121Y196       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y196       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  pe/ModAdd_0/Add_Mod_reg[15]/Q
                         net (fo=3, routed)           0.396     0.505    pe/B0_DIV2_delay/buffer_reg[0][47][15]
    SLICE_X120Y191       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     0.651 r  pe/B0_DIV2_delay/out[15]_INST_0/O
                         net (fo=1, unset)            0.000     0.651    out[15]
                                                                      r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][34]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.053ns (52.427%)  route 0.048ns (47.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X120Y203       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][34]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y203       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][34]__0/Q
                         net (fo=2, routed)           0.048     0.100    pe/B0_DIV2_delay/buffer_reg[10][34]__0_0
    SLICE_X120Y204       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.114 r  pe/B0_DIV2_delay/out[34]_INST_0/O
                         net (fo=1, unset)            0.000     0.114    out[34]
                                                                      r  out[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.102ns  (logic 0.053ns (51.913%)  route 0.049ns (48.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X120Y192       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y192       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][5]__0/Q
                         net (fo=2, routed)           0.049     0.101    pe/B0_DIV2_delay/buffer_reg[10][5]__0_0
    SLICE_X120Y191       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     0.115 r  pe/B0_DIV2_delay/out[5]_INST_0/O
                         net (fo=1, unset)            0.000     0.115    out[5]
                                                                      r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][24]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.102ns  (logic 0.054ns (52.816%)  route 0.048ns (47.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X122Y203       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][24]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y203       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  pe/B0_DIV2_delay/buffer_reg[10][24]__0/Q
                         net (fo=2, routed)           0.048     0.101    pe/B0_DIV2_delay/buffer_reg[10][24]__0_0
    SLICE_X123Y203       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.115 r  pe/B0_DIV2_delay/out[24]_INST_0/O
                         net (fo=1, unset)            0.000     0.115    out[24]
                                                                      r  out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][42]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.053ns (50.772%)  route 0.051ns (49.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X120Y203       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][42]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y203       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][42]__0/Q
                         net (fo=2, routed)           0.051     0.103    pe/B0_DIV2_delay/buffer_reg[10][42]__0_0
    SLICE_X120Y204       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     0.117 r  pe/B0_DIV2_delay/out[42]_INST_0/O
                         net (fo=1, unset)            0.000     0.117    out[42]
                                                                      r  out[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.054ns (51.096%)  route 0.052ns (48.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X120Y192       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y192       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  pe/B0_DIV2_delay/buffer_reg[10][4]__0/Q
                         net (fo=2, routed)           0.052     0.105    pe/B0_DIV2_delay/buffer_reg[10][4]__0_0
    SLICE_X120Y191       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     0.119 r  pe/B0_DIV2_delay/out[4]_INST_0/O
                         net (fo=1, unset)            0.000     0.119    out[4]
                                                                      r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][32]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.053ns (49.792%)  route 0.053ns (50.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X119Y204       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][32]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y204       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][32]__0/Q
                         net (fo=2, routed)           0.053     0.105    pe/B0_DIV2_delay/buffer_reg[10][32]__0_0
    SLICE_X119Y204       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.119 r  pe/B0_DIV2_delay/out[32]_INST_0/O
                         net (fo=1, unset)            0.000     0.119    out[32]
                                                                      r  out[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.053ns (49.219%)  route 0.055ns (50.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X121Y190       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y190       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  pe/B0_DIV2_delay/buffer_reg[10][12]__0/Q
                         net (fo=2, routed)           0.055     0.107    pe/B0_DIV2_delay/buffer_reg[10][12]__0_0
    SLICE_X120Y190       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.121 r  pe/B0_DIV2_delay/out[12]_INST_0/O
                         net (fo=1, unset)            0.000     0.121    out[12]
                                                                      r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.053ns (48.022%)  route 0.057ns (51.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.012     0.012    pe/ModAdd_0/clk
    SLICE_X120Y195       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y195       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/ModAdd_0/Add_Mod_reg[10]/Q
                         net (fo=3, routed)           0.057     0.108    pe/B0_DIV2_delay/buffer_reg[0][47][10]
    SLICE_X120Y193       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.122 r  pe/B0_DIV2_delay/out[10]_INST_0/O
                         net (fo=1, unset)            0.000     0.122    out[10]
                                                                      r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/B0_DIV2_delay/buffer_reg[10][38]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.054ns (49.233%)  route 0.056ns (50.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.013     0.013    pe/B0_DIV2_delay/clk
    SLICE_X121Y208       FDRE                                         r  pe/B0_DIV2_delay/buffer_reg[10][38]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y208       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  pe/B0_DIV2_delay/buffer_reg[10][38]__0/Q
                         net (fo=2, routed)           0.056     0.109    pe/B0_DIV2_delay/buffer_reg[10][38]__0_0
    SLICE_X120Y208       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.123 r  pe/B0_DIV2_delay/out[38]_INST_0/O
                         net (fo=1, unset)            0.000     0.123    out[38]
                                                                      r  out[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/ModAdd_0/Add_Mod_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.053ns (43.866%)  route 0.068ns (56.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.012     0.012    pe/ModAdd_0/clk
    SLICE_X119Y200       FDCE                                         r  pe/ModAdd_0/Add_Mod_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y200       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe/ModAdd_0/Add_Mod_reg[31]/Q
                         net (fo=3, routed)           0.068     0.119    pe/B0_DIV2_delay/buffer_reg[0][47][31]
    SLICE_X119Y201       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.014     0.133 r  pe/B0_DIV2_delay/out[31]_INST_0/O
                         net (fo=1, unset)            0.000     0.133    out[31]
                                                                      r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2046 Endpoints
Min Delay          2046 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModMul_0/B_reg_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.342ns  (logic 0.310ns (13.238%)  route 2.032ns (86.762%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          1.138     2.204    u_replay_mem/B_reg_reg[47]
    SLICE_X135Y197       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.292 r  u_replay_mem/B_reg[40]_i_1__0/O
                         net (fo=1, routed)           0.050     2.342    pe/ModMul_0/B[40]
    SLICE_X135Y197       FDCE                                         r  pe/ModMul_0/B_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.020     0.020    pe/ModMul_0/clk
    SLICE_X135Y197       FDCE                                         r  pe/ModMul_0/B_reg_reg[40]/C

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModSub_0/B_reg_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.342ns  (logic 0.311ns (13.281%)  route 2.031ns (86.719%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          1.138     2.204    u_replay_mem/B_reg_reg[47]
    SLICE_X135Y197       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     2.293 r  u_replay_mem/B_reg[40]_i_1/O
                         net (fo=1, routed)           0.049     2.342    pe/ModSub_0/B_reg_reg[47]_1[40]
    SLICE_X135Y197       FDCE                                         r  pe/ModSub_0/B_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.020     0.020    pe/ModSub_0/clk
    SLICE_X135Y197       FDCE                                         r  pe/ModSub_0/B_reg_reg[40]/C

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModSub_0/B_reg_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.305ns  (logic 0.273ns (11.845%)  route 2.032ns (88.155%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          1.139     2.205    u_replay_mem/B_reg_reg[47]
    SLICE_X135Y197       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     2.256 r  u_replay_mem/B_reg[41]_i_1/O
                         net (fo=1, routed)           0.049     2.305    pe/ModSub_0/B_reg_reg[47]_1[41]
    SLICE_X135Y197       FDCE                                         r  pe/ModSub_0/B_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.020     0.020    pe/ModSub_0/clk
    SLICE_X135Y197       FDCE                                         r  pe/ModSub_0/B_reg_reg[41]/C

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModMul_0/B_reg_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.290ns  (logic 0.320ns (13.975%)  route 1.970ns (86.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          1.078     2.144    u_replay_mem/B_reg_reg[47]
    SLICE_X135Y197       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.242 r  u_replay_mem/B_reg[41]_i_1__0/O
                         net (fo=1, routed)           0.048     2.290    pe/ModMul_0/B[41]
    SLICE_X135Y197       FDCE                                         r  pe/ModMul_0/B_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.020     0.020    pe/ModMul_0/clk
    SLICE_X135Y197       FDCE                                         r  pe/ModMul_0/B_reg_reg[41]/C

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModMul_0/B_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.216ns  (logic 0.345ns (15.566%)  route 1.871ns (84.434%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          0.961     2.027    u_replay_mem/B_reg_reg[47]
    SLICE_X129Y183       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.150 r  u_replay_mem/B_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.066     2.216    pe/ModMul_0/B[1]
    SLICE_X129Y183       FDCE                                         r  pe/ModMul_0/B_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.021     0.021    pe/ModMul_0/clk
    SLICE_X129Y183       FDCE                                         r  pe/ModMul_0/B_reg_reg[1]/C

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModSub_0/B_reg_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.180ns  (logic 0.374ns (17.157%)  route 1.806ns (82.843%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          0.904     1.970    u_replay_mem/B_reg_reg[47]
    SLICE_X128Y200       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.122 r  u_replay_mem/B_reg[44]_i_1/O
                         net (fo=1, routed)           0.058     2.180    pe/ModSub_0/B_reg_reg[47]_1[44]
    SLICE_X128Y200       FDCE                                         r  pe/ModSub_0/B_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.021     0.021    pe/ModSub_0/clk
    SLICE_X128Y200       FDCE                                         r  pe/ModSub_0/B_reg_reg[44]/C

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModMul_0/B_reg_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.171ns  (logic 0.372ns (17.136%)  route 1.799ns (82.864%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          0.896     1.962    u_replay_mem/B_reg_reg[47]
    SLICE_X128Y200       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.112 r  u_replay_mem/B_reg[44]_i_1__0/O
                         net (fo=1, routed)           0.059     2.171    pe/ModMul_0/B[44]
    SLICE_X128Y200       FDCE                                         r  pe/ModMul_0/B_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.021     0.021    pe/ModMul_0/clk
    SLICE_X128Y200       FDCE                                         r  pe/ModMul_0/B_reg_reg[44]/C

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModSub_0/B_reg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.168ns  (logic 0.311ns (14.347%)  route 1.857ns (85.653%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          0.954     2.020    u_replay_mem/B_reg_reg[47]
    SLICE_X133Y196       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.109 r  u_replay_mem/B_reg[35]_i_1/O
                         net (fo=1, routed)           0.059     2.168    pe/ModSub_0/B_reg_reg[47]_1[35]
    SLICE_X133Y196       FDCE                                         r  pe/ModSub_0/B_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.021     0.021    pe/ModSub_0/clk
    SLICE_X133Y196       FDCE                                         r  pe/ModSub_0/B_reg_reg[35]/C

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModMul_0/B_reg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.164ns  (logic 0.312ns (14.420%)  route 1.852ns (85.580%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          0.955     2.021    u_replay_mem/B_reg_reg[47]
    SLICE_X133Y196       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.111 r  u_replay_mem/B_reg[35]_i_1__0/O
                         net (fo=1, routed)           0.053     2.164    pe/ModMul_0/B[35]
    SLICE_X133Y196       FDCE                                         r  pe/ModMul_0/B_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.021     0.021    pe/ModMul_0/clk
    SLICE_X133Y196       FDCE                                         r  pe/ModMul_0/B_reg_reg[35]/C

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            pe/ModSub_0/B_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.140ns  (logic 0.310ns (14.486%)  route 1.830ns (85.514%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode[2] (IN)
                         net (fo=155, unset)          0.000     0.000    pe/ModMul_0/mode[2]
    SLICE_X127Y189       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  pe/ModMul_0/B_reg[47]_i_3/O
                         net (fo=123, routed)         0.844     0.933    pe/ModMul_0/mode_2_sn_1
    SLICE_X125Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.066 r  pe/ModMul_0/B_reg[47]_i_2/O
                         net (fo=96, routed)          0.914     1.980    u_replay_mem/B_reg_reg[47]
    SLICE_X133Y198       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.068 r  u_replay_mem/B_reg[33]_i_1/O
                         net (fo=1, routed)           0.072     2.140    pe/ModSub_0/B_reg_reg[47]_1[33]
    SLICE_X133Y198       FDCE                                         r  pe/ModSub_0/B_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.021     0.021    pe/ModSub_0/clk
    SLICE_X133Y198       FDCE                                         r  pe/ModSub_0/B_reg_reg[33]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X128Y187       FDRE                                         r  r_Coeff/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X128Y187       FDRE                                         r  r_Coeff/out_reg[0]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X128Y187       FDRE                                         r  r_Coeff/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X128Y187       FDRE                                         r  r_Coeff/out_reg[10]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X130Y188       FDRE                                         r  r_Coeff/out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X130Y188       FDRE                                         r  r_Coeff/out_reg[11]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X127Y189       FDRE                                         r  r_Coeff/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X127Y189       FDRE                                         r  r_Coeff/out_reg[12]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X129Y183       FDRE                                         r  r_Coeff/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X129Y183       FDRE                                         r  r_Coeff/out_reg[13]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X128Y191       FDRE                                         r  r_Coeff/out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X128Y191       FDRE                                         r  r_Coeff/out_reg[14]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X127Y189       FDRE                                         r  r_Coeff/out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X127Y189       FDRE                                         r  r_Coeff/out_reg[15]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X125Y192       FDRE                                         r  r_Coeff/out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X125Y192       FDRE                                         r  r_Coeff/out_reg[16]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X127Y192       FDRE                                         r  r_Coeff/out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.029     0.029    r_Coeff/clk
    SLICE_X127Y192       FDRE                                         r  r_Coeff/out_reg[17]/C

Slack:                    inf
  Source:                 Coeff_ld
                            (input port)
  Destination:            r_Coeff/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Coeff_ld (IN)
                         net (fo=47, unset)           0.000     0.000    r_Coeff/Coeff_ld
    SLICE_X126Y194       FDRE                                         r  r_Coeff/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2604, unset)         0.030     0.030    r_Coeff/clk
    SLICE_X126Y194       FDRE                                         r  r_Coeff/out_reg[18]/C





