/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2017 Broadcom Corp.
 * All Rights Reserved.$
 *
 * File:	memregs.h
 * Purpose:	Memory entry declarations, memory and register macros
 * Supports:	bcm53158_b0
 *		bcm53158_a0
 */

#ifndef _SOC_ROBO2_MEMREGS_H
#define _SOC_ROBO2_MEMREGS_H



#include <soc/robo2/common/allfields.h>
#include <soc/robo2/common/allenum.h>
#include <soc/robo2/common/regacc.h>

/****************************************************************
 *
 * Each structure is an array big enough for the memory structures
 * in all supported chips.
 * These are accessed and manipulated by soc_mem functions
 * in soc/common.c and soc/mem.c
 *
 ****************************************************************/

#define MEM_ENTRY(tname, bytes) \
	typedef struct { \
		uint32 entry_data[BYTES2WORDS(bytes)]; \
	} tname 

#undef MEM_ENTRY


/* Register and memory list declarations */
extern soc_field_info_t soc_robo2_reg_fields_list[];
extern soc_reg_info_t soc_robo2_reg_list[];
extern soc_mem_info_t soc_robo2_mem_list[];
extern char *soc_robo2_reg_name[];
extern char *soc_robo2_reg_alias[];
extern char *soc_robo2_reg_desc[];
extern char *soc_robo2_mem_name[];
extern char *soc_robo2_mem_ufname[];
extern char *soc_robo2_mem_ufalias[];
extern char *soc_robo2_mem_desc[];

#if !defined(SOC_NO_NAMES)
#define SOC_ROBO2_REG_NAME(unit, reg)        soc_robo2_reg_name[reg]
#else
#define SOC_ROBO2_REG_NAME(unit, reg)        ""
#endif

#if !defined(SOC_NO_ALIAS)
#define SOC_ROBO2_REG_ALIAS(unit, reg)   soc_robo2_reg_alias[reg]
#else
#define SOC_ROBO2_REG_ALIAS(unit, reg)   ""
#endif

#if !defined(SOC_NO_DESC)
#define SOC_ROBO2_REG_DESC(unit, reg)        soc_robo2_reg_desc[reg]
#else
#define SOC_ROBO2_REG_DESC(unit, reg)        ""
#endif

#if !defined(SOC_NO_NAMES)
#define SOC_ROBO2_MEM_NAME(unit, mem)        soc_robo2_mem_name[mem]
#define SOC_ROBO2_MEM_UFNAME(unit, mem)  soc_robo2_mem_ufname[mem]
#else
#define SOC_ROBO2_MEM_NAME(unit, mem)        ""
#define SOC_ROBO2_MEM_UFNAME(unit, mem)  ""
#endif

#if !defined(SOC_NO_ALIAS)
#define SOC_ROBO2_MEM_UFALIAS(unit, mem) soc_robo2_mem_ufalias[mem]
#else
#define SOC_ROBO2_MEM_UFALIAS(unit, mem) ""
#endif

#if !defined(SOC_NO_DESC)
#define SOC_ROBO2_MEM_DESC(unit, mem)        soc_robo2_mem_desc[mem]
#else
#define SOC_ROBO2_MEM_DESC(unit, mem)        ""
#endif

/* Chip specific include matter */


/* bcm53158_b0 */

/* bcm53158_a0 */



/*****************************************************************************
 **
 ** REGISTER READ and WRITE MACROS
 **
 *****************************************************************************/

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STSr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STSr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMITr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMITr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMITr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMITr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_INT_ENr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_INT_ENr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STSr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STSr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LENr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LENr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LENr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTRr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZEr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZEr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZEr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTRr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTRr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTRr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PMI_LP_RADDRr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PMI_LP_RADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PMI_LP_RADDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PMI_LP_RADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PMI_LP_RDATAr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PMI_LP_RDATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PMI_LP_RDATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PMI_LP_RDATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PMI_LP_RDGOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PMI_LP_RDGOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PMI_LP_RDGOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PMI_LP_RDGOr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PMI_LP_RDWR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PMI_LP_RDWR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PMI_LP_RDWR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PMI_LP_RDWR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PMI_LP_WADDRr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PMI_LP_WADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PMI_LP_WADDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PMI_LP_WADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PMI_LP_WDATAr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PMI_LP_WDATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PMI_LP_WDATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PMI_LP_WDATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PMI_LP_WRGOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PMI_LP_WRGOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PMI_LP_WRGOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PMI_LP_WRGOr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVRr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVRr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVRr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PORT_MACRO_STATUS1r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PORT_MACRO_STATUS1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PORT_MACRO_STATUS1r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PORT_MACRO_STATUS1r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PSS_INTERRUPT_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PSS_INTERRUPT_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PSS_INTERRUPT_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PSS_INTERRUPT_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PSS_INTERRUPT_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PSS_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PSS_INTERRUPT_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PSS_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PVTMON_CONFIG1r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PVTMON_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PVTMON_CONFIG1r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PVTMON_CONFIG1r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PVTMON_CONFIG2r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PVTMON_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PVTMON_CONFIG2r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PVTMON_CONFIG2r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_PVTMON_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_PVTMON_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_PVTMON_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_PVTMON_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HIr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HIr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HIr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HIr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HIr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HIr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HIr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HIr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_RESCAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_RESCAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_RESCAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_RESCAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_RESCAL_STATUS1r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_RESCAL_STATUS1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_RESCAL_STATUS1r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_RESCAL_STATUS1r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_RESCAL_STATUS2r(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_RESCAL_STATUS2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_RESCAL_STATUS2r(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_RESCAL_STATUS2r, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HIr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HIr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HIr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HIr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HIr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HIr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HIr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HIr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LOr(unit, rvp) \
	ROBO2_REG_READ(unit, AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LOr(unit, rv) \
	ROBO2_REG_WRITE(unit, AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_BID_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_BID_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_BID_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_BID_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_BID_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_BID_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_BID_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_BID_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_CH_PKT_DROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_CH_PKT_DROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_CH_PKT_DROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_CH_PKT_DROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_DROP_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_DROP_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_DROP_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_DROP_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_DROP_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_DROP_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_DROP_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_DROP_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_FC_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_FC_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_FC_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_FC_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_FC_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_FC_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_FC_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_FC_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_FEATURE_CONTROL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_FEATURE_CONTROL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_FEATURE_CONTROL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_FEATURE_CONTROL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_LLC_BID_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_LLC_BID_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_LLC_BID_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_LLC_BID_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_LLC_BID_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_LLC_BID_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_LLC_BID_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_LLC_BID_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_LLC_RTN_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_LLC_RTN_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_LLC_RTN_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_LLC_RTN_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_LLC_RTN_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_LLC_RTN_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_LLC_RTN_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_LLC_RTN_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_MTR_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_MTR_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_MTR_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_MTR_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_MTR_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_MTR_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_MTR_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_MTR_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_MTR_COM_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_MTR_COM_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_MTR_COM_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_MTR_COM_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_MTR_COM_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_MTR_COM_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_MTR_COM_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_MTR_COM_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_QUAL_DROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_QUAL_DROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_QUAL_DROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_QUAL_DROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_RXDWR_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_RXDWR_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_RXDWR_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_RXDWR_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_RXDWR_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_RXDWR_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_RXDWR_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_RXDWR_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_RXQUAL_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_RXQUAL_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_RXQUAL_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_RXQUAL_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_RXQUAL_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_RXQUAL_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_RXQUAL_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_RXQUAL_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BMU_STM_PKT_DROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BMU_STM_PKT_DROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BMU_STM_PKT_DROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BMU_STM_PKT_DROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BUCKET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BUCKET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BUCKET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BUCKET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BUCKET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BUCKET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BUCKET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BUCKET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BUCKET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BUCKET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BUCKET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BUCKET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BUCKET_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BUCKET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BUCKET_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BUCKET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BUCKET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BUCKET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BUCKET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BUCKET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BUCKET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BUCKET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BUCKET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BUCKET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_BUCKET_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_BUCKET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_BUCKET_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_BUCKET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_CB_BMU_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_CB_BMU_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_CB_BMU_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_CB_BMU_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_CB_BMU_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_CB_BMU_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_CB_BMU_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_CB_BMU_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_CB_BMU_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_CB_BMU_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_CB_BMU_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_CB_BMU_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_CNTXT_RESOURCE_DROP_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_CNTXT_RESOURCE_DROP_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_CNTXT_RESOURCE_DROP_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_CNTXT_RESOURCE_DROP_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_EPP_INTF_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_EPP_INTF_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_EPP_INTF_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_EPP_INTF_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_EPP_LLC_BID_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_EPP_LLC_BID_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_EPP_LLC_BID_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_EPP_LLC_BID_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_EPP_LLC_BID_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_EPP_LLC_BID_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_EPP_LLC_BID_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_EPP_LLC_BID_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_EPP_LLC_RTN_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_EPP_LLC_RTN_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_EPP_LLC_RTN_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_EPP_LLC_RTN_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_EPP_LLC_RTN_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_EPP_LLC_RTN_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_EPP_LLC_RTN_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_EPP_LLC_RTN_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CNTR_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CNTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CNTR_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CNTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CNTR_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CNTR_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CNTR_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CNTR_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CNTR_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CNTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CNTR_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CNTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CNTR_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CNTR_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CNTR_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CNTR_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CNTR_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CNTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CNTR_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CNTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CONFIG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CONFIG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CONFIG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CONFIG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CONFIG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CONFIG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CONFIG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CONFIG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CONFIG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CONFIG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CONFIG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CONFIG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CONFIG_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CONFIG_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CONFIG_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CONFIG_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CONFIG_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CONFIG_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CONFIG_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CONFIG_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CONFIG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CONFIG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CONFIG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CONFIG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CONFIG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CONFIG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CONFIG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CONFIG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CONFIG_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CONFIG_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CONFIG_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CONFIG_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FCD_CONFIG_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FCD_CONFIG_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FCD_CONFIG_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FCD_CONFIG_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_FC_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_FC_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_FC_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_FC_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CNTR_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CNTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CNTR_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CNTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CNTR_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CNTR_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CNTR_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CNTR_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CNTR_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CNTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CNTR_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CNTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CNTR_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CNTR_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CNTR_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CNTR_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CNTR_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CNTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CNTR_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CNTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_RDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_RDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_RDATA_PART5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_RDATA_PART5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_RDATA_PART6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_RDATA_PART6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_RDATA_PART6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_WDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_WDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_WDATA_PART5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_WDATA_PART5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GFCD_CONFIG_IA_WDATA_PART6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_GFCD_CONFIG_IA_WDATA_PART6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GFCD_CONFIG_IA_WDATA_PART6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_IPP_DROP_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_IPP_DROP_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_IPP_DROP_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_IPP_DROP_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_IPP_INTF_CH_DISCARD_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_IPP_INTF_CH_DISCARD_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_IPP_INTF_CH_DISCARD_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_IPP_INTF_CH_DISCARD_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_IPP_INTF_ERROR_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_IPP_INTF_ERROR_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_IPP_INTF_ERROR_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_IPP_INTF_ERROR_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSETr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSETr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSETr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_FC_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_FC_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_FC_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_FC_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_FC_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_FC_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_FC_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_FC_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_FREE_HEAD_PTRr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_FREE_HEAD_PTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_FREE_HEAD_PTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_FREE_HEAD_PTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_FREE_PAGE_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_FREE_PAGE_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_FREE_PAGE_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_FREE_PAGE_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_FREE_PAGE_WMK_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_FREE_PAGE_WMK_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_FREE_PAGE_WMK_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_FREE_PAGE_WMK_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_FREE_TAIL_PTRr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_FREE_TAIL_PTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_FREE_TAIL_PTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_FREE_TAIL_PTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_LINK_MEMr(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_LINK_MEMr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_LLC_LINK_MEMr(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_LINK_MEMr, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_LLC_PAGE_ACCESS_CTLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_PAGE_ACCESS_CTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_PAGE_ACCESS_CTLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_PAGE_ACCESS_CTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_PAGE_ACCESS_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_PAGE_ACCESS_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_PAGE_ACCESS_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_PAGE_ACCESS_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_SELF_INITr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_SELF_INITr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_SELF_INITr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_SELF_INITr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_TAG1_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_TAG1_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_LLC_TAG1_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_TAG1_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_LLC_TAG_MEMr(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_LLC_TAG_MEMr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_LLC_TAG_MEMr(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_LLC_TAG_MEMr, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_METER_DROP_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_METER_DROP_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_BMU_METER_DROP_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_METER_DROP_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_BMU_MTR2TCB_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR2TCB_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR2TCB_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR2TCB_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_MTR2TCB_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR2TCB_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR2TCB_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR2TCB_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_MTR2TCB_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR2TCB_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR2TCB_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR2TCB_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_MTR2TCB_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR2TCB_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR2TCB_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR2TCB_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_MTR2TCB_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR2TCB_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR2TCB_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR2TCB_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_MTR_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_MTR_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_MTR_PARAMSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR_PARAMSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR_PARAMSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR_PARAMSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_MTR_REF_TIMERr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR_REF_TIMERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR_REF_TIMERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR_REF_TIMERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_MTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_MTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_MTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_MTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PMON_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PMON_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PMON_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PMON_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PMON_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PMON_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PMON_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PMON_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PMON_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PMON_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PMON_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PMON_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PMON_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PMON_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PMON_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PMON_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PMON_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PMON_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PMON_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PMON_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PMON_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PMON_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PMON_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PMON_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PMON_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PMON_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PMON_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PMON_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PPTR_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PPTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PPTR_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PPTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PPTR_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PPTR_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PPTR_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PPTR_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PPTR_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PPTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PPTR_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PPTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PPTR_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PPTR_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PPTR_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PPTR_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PPTR_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PPTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PPTR_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PPTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PROFILE_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PROFILE_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PROFILE_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PROFILE_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PROFILE_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PROFILE_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PROFILE_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PROFILE_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PROFILE_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PROFILE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PROFILE_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PROFILE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PROFILE_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PROFILE_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PROFILE_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PROFILE_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PROFILE_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PROFILE_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PROFILE_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PROFILE_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PROFILE_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PROFILE_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PROFILE_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PROFILE_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PROFILE_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PROFILE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PROFILE_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PROFILE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PROFILE_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PROFILE_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PROFILE_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PROFILE_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_PROFILE_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_PROFILE_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_PROFILE_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_PROFILE_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_RSCALE_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_RSCALE_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_RSCALE_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_RSCALE_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_RSCALE_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_RSCALE_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_RSCALE_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_RSCALE_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_RSCALE_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_RSCALE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_RSCALE_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_RSCALE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_RSCALE_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_RSCALE_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_RSCALE_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_RSCALE_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_RSCALE_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_RSCALE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_RSCALE_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_RSCALE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CB_CLK_FREQr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CB_CLK_FREQr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CB_CLK_FREQr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CB_CLK_FREQr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CB_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CB_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CB_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CB_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CB_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CB_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CB_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CB_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CB_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CB_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CB_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CB_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_RDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_RDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_RDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_RDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ACTION_IA_WDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ACTION_IA_WDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ACTION_IA_WDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ACTION_IA_WDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ART_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ART_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ART_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ART_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ART_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ART_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ART_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ART_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ART_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ART_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ART_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ART_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ART_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ART_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ART_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ART_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_ART_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_ART_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_ART_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_ART_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BUCKET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BUCKET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BUCKET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BUCKET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BUCKET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BUCKET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BUCKET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BUCKET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BUCKET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BUCKET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BUCKET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BUCKET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BUCKET_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BUCKET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BUCKET_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BUCKET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BUCKET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BUCKET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BUCKET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BUCKET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BUCKET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BUCKET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BUCKET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BUCKET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_BUCKET_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_BUCKET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_BUCKET_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_BUCKET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CB_CFP_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CB_CFP_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CB_CFP_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CB_CFP_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CB_CFP_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CB_CFP_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CB_CFP_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CB_CFP_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CB_CFP_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CB_CFP_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CB_CFP_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CB_CFP_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_0_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_0_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_0_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_0_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_0_DBG_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_0_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_0_DBG_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_0_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_0_RSTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_0_RSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_0_RSTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_0_RSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_0_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_0_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_0_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_0_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_1_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_1_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_1_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_1_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_1_DBG_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_1_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_1_DBG_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_1_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_1_RSTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_1_RSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_1_RSTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_1_RSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_1_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_1_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_1_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_1_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_2_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_2_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_2_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_2_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_2_DBG_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_2_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_2_DBG_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_2_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_2_RSTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_2_RSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_2_RSTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_2_RSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_2_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_2_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_2_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_2_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_3_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_3_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_3_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_3_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_3_DBG_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_3_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_3_DBG_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_3_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_3_RSTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_3_RSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_3_RSTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_3_RSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_CAMBIST_3_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_CAMBIST_3_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_CAMBIST_3_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_CAMBIST_3_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_RDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_RDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_RDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_RDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_RDATA_PART5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_RDATA_PART5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_RDATA_PART5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_RDATA_PART5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_RDATA_PART6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_RDATA_PART6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_RDATA_PART6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_RDATA_PART6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_WDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_WDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_WDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_WDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_WDATA_PART5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_WDATA_PART5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_WDATA_PART5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_WDATA_PART5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_IA_WDATA_PART6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_IA_WDATA_PART6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_IA_WDATA_PART6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_IA_WDATA_PART6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_SCRUBBER_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_SCRUBBER_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_SCRUBBER_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_SCRUBBER_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_MBE_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_MBE_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_MBE_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_MBE_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_MTR_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_MTR_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_MTR_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_MTR_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_MTR_PARAMSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_MTR_PARAMSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_MTR_PARAMSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_MTR_PARAMSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_MTR_REF_TIMERr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_MTR_REF_TIMERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_MTR_REF_TIMERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_MTR_REF_TIMERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_MTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_MTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_MTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_MTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PMON_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PMON_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PMON_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PMON_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PMON_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PMON_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PMON_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PMON_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PMON_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PMON_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PMON_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PMON_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PMON_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PMON_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PMON_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PMON_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PMON_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PMON_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PMON_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PMON_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PMON_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PMON_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PMON_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PMON_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PMON_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PMON_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PMON_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PMON_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PPTR_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PPTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PPTR_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PPTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PPTR_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PPTR_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PPTR_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PPTR_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PPTR_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PPTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PPTR_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PPTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PPTR_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PPTR_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PPTR_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PPTR_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PPTR_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PPTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PPTR_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PPTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PROFILE_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PROFILE_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PROFILE_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PROFILE_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PROFILE_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PROFILE_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PROFILE_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PROFILE_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PROFILE_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PROFILE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PROFILE_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PROFILE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PROFILE_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PROFILE_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PROFILE_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PROFILE_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PROFILE_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PROFILE_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PROFILE_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PROFILE_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PROFILE_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PROFILE_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PROFILE_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PROFILE_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PROFILE_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PROFILE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PROFILE_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PROFILE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PROFILE_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PROFILE_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PROFILE_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PROFILE_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_PROFILE_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_PROFILE_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_PROFILE_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_PROFILE_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_RSCALE_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_RSCALE_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_RSCALE_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_RSCALE_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_RSCALE_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_RSCALE_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_RSCALE_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_RSCALE_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_RSCALE_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_RSCALE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_RSCALE_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_RSCALE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_RSCALE_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_RSCALE_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_RSCALE_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_RSCALE_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_RSCALE_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_RSCALE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_RSCALE_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_RSCALE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_SBE_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_SBE_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_SBE_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_SBE_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_STAT_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_STAT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_STAT_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_STAT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_TCAM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_TCAM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_TCAM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_TCAM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_TECC_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_TECC_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_TECC_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_TECC_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_TECC_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_TECC_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_TECC_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_TECC_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_TECC_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_TECC_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_TECC_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_TECC_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_TECC_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_TECC_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_TECC_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_TECC_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_TECC_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_TECC_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_TECC_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_TECC_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_WRT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_WRT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_WRT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_WRT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_WRT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_WRT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_WRT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_WRT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_WRT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_WRT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_WRT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_WRT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_WRT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_WRT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_WRT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_WRT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CFP_WRT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CFP_WRT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CFP_WRT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CFP_WRT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_CB_CMM_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_CB_CMM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_CB_CMM_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_CB_CMM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_CB_CMM_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_CB_CMM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_CB_CMM_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_CB_CMM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_CB_CMM_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_CB_CMM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_CB_CMM_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_CB_CMM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_DBG_CTRL_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_DBG_CTRL_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_DBG_CTRL_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_DBG_CTRL_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_DBG_CTRL_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_DBG_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_DBG_CTRL_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_DBG_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_INIT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_INIT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_INIT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_INIT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_INIT_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_INIT_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_INIT_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_INIT_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_PM_CTRL_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_PM_CTRL_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_PM_CTRL_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_PM_CTRL_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_PM_CTRL_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_PM_CTRL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_PM_CTRL_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_PM_CTRL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_PM_STAT_HIr(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_PM_STAT_HIr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_CMM_PM_STAT_HIr(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_PM_STAT_HIr, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_CMM_PM_STAT_LOr(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_PM_STAT_LOr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_CMM_PM_STAT_LOr(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_PM_STAT_LOr, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_CMM_PM_TOT_TRANS_HIr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_PM_TOT_TRANS_HIr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_PM_TOT_TRANS_HIr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_PM_TOT_TRANS_HIr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_PM_TOT_TRANS_LOr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_PM_TOT_TRANS_LOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_PM_TOT_TRANS_LOr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_PM_TOT_TRANS_LOr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_CMM_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_CMM_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_CMM_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_CMM_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_CAL_SLOTSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_CAL_SLOTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_CAL_SLOTSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_CAL_SLOTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_CB_EPP_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_CB_EPP_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_CB_EPP_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_CB_EPP_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_CB_EPP_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_CB_EPP_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_CB_EPP_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_CB_EPP_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_CB_EPP_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_CB_EPP_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_CB_EPP_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_CB_EPP_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_COUNT_EPP_DROP_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_COUNT_EPP_DROP_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_EPP_COUNT_EPP_DROP_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_COUNT_EPP_DROP_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_EPP_COUNT_EPP_ERR_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_COUNT_EPP_ERR_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_EPP_COUNT_EPP_ERR_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_COUNT_EPP_ERR_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_EPP_COUNT_EPP_OK_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_COUNT_EPP_OK_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_EPP_COUNT_EPP_OK_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_COUNT_EPP_OK_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_EPP_DEBUG_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_DEBUG_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_DEBUG_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_DEBUG_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_DISABLE_PTP_MSG_TYPEr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_DISABLE_PTP_MSG_TYPEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_DISABLE_PTP_MSG_TYPEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_DISABLE_PTP_MSG_TYPEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EGRESS_PORT_MAP_BASEr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EGRESS_PORT_MAP_BASEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EGRESS_PORT_MAP_BASEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EGRESS_PORT_MAP_BASEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP0_CVLANr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP0_CVLANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP0_CVLANr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP0_CVLANr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP0_DSCPr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP0_DSCPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP0_DSCPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP0_DSCPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP0_PTPr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP0_PTPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP0_PTPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP0_PTPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP0_SVLANr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP0_SVLANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP0_SVLANr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP0_SVLANr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP0_TTLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP0_TTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP0_TTLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP0_TTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP1_CVLANr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP1_CVLANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP1_CVLANr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP1_CVLANr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP1_DSCPr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP1_DSCPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP1_DSCPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP1_DSCPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP1_PTPr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP1_PTPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP1_PTPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP1_PTPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP1_SVLANr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP1_SVLANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP1_SVLANr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP1_SVLANr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP1_TTLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP1_TTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP1_TTLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP1_TTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP2_CVLANr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP2_CVLANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP2_CVLANr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP2_CVLANr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP2_DSCPr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP2_DSCPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP2_DSCPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP2_DSCPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP2_PTPr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP2_PTPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP2_PTPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP2_PTPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP2_SVLANr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP2_SVLANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP2_SVLANr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP2_SVLANr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP2_TTLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP2_TTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP2_TTLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP2_TTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP3_CVLANr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP3_CVLANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP3_CVLANr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP3_CVLANr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP3_DSCPr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP3_DSCPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP3_DSCPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP3_DSCPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP3_PTPr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP3_PTPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP3_PTPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP3_PTPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP3_SVLANr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP3_SVLANr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP3_SVLANr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP3_SVLANr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP3_TTLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP3_TTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP3_TTLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP3_TTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPGT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPGT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPGT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPGT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPGT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPGT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPGT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPGT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPGT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPGT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPGT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPGT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPGT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPGT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPGT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPGT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPGT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPGT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPGT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPGT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPGT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPGT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPGT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPGT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPGT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPGT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPGT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPGT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPMT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPMT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPMT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPMT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPMT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPMT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPMT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPMT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPMT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPMT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPMT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPMT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPMT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPMT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPMT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPMT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPMT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPMT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPMT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPMT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID0_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID0_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID0_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID0_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID0_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID0_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID0_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID0_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID10_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID10_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID10_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID10_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID10_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID10_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID10_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID10_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID11_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID11_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID11_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID11_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID11_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID11_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID11_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID11_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID12_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID12_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID12_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID12_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID12_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID12_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID12_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID12_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID13_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID13_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID13_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID13_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID13_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID13_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID13_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID13_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID14_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID14_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID14_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID14_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID14_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID14_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID14_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID14_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID15_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID15_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID15_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID15_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID15_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID15_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID15_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID15_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID1_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID1_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID1_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID1_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID1_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID1_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID1_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID1_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID2_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID2_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID2_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID2_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID2_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID2_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID2_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID2_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID3_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID3_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID3_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID3_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID3_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID3_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID3_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID3_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID4_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID4_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID4_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID4_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID4_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID4_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID4_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID4_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID5_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID5_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID5_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID5_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID5_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID5_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID5_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID5_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID6_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID6_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID6_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID6_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID6_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID6_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID6_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID6_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID7_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID7_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID7_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID7_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID7_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID7_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID7_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID7_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID8_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID8_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID8_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID8_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID8_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID8_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID8_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID8_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID9_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID9_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID9_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID9_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPPSID9_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPPSID9_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPPSID9_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPPSID9_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_CALENDAR_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_CALENDAR_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_CALENDAR_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_CALENDAR_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_CALENDAR_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_CALENDAR_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_CALENDAR_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_CALENDAR_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_CALENDAR_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_CALENDAR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_CALENDAR_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_CALENDAR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_CALENDAR_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_CALENDAR_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_CALENDAR_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_CALENDAR_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_CALENDAR_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_CALENDAR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_CALENDAR_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_CALENDAR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EPP_SID_PORT_EN_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EPP_SID_PORT_EN_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EPP_SID_PORT_EN_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EPP_SID_PORT_EN_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_CONFIG0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_CONFIG0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_CONFIG0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EP_SOFT_TAG_15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EP_SOFT_TAG_15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EP_SOFT_TAG_15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EP_SOFT_TAG_15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_ETHERTYPE_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_ETHERTYPE_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_ETHERTYPE_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_ETHERTYPE_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_ETHERTYPE_CONFIG_TSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_ETHERTYPE_CONFIG_TSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_ETHERTYPE_CONFIG_TSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_ETHERTYPE_CONFIG_TSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EVMT_VSI0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EVMT_VSI0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EVMT_VSI0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EVMT_VSI0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EVMT_VSI1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EVMT_VSI1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EVMT_VSI1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EVMT_VSI1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EVMT_VSI2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EVMT_VSI2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EVMT_VSI2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EVMT_VSI2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EVMT_VSI3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EVMT_VSI3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EVMT_VSI3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EVMT_VSI3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EVMT_VSI0_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EVMT_VSI0_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EVMT_VSI0_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EVMT_VSI0_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EVMT_VSI1_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EVMT_VSI1_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EVMT_VSI1_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EVMT_VSI1_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EVMT_VSI2_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EVMT_VSI2_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EVMT_VSI2_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EVMT_VSI2_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_EVMT_VSI3_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_EVMT_VSI3_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_EVMT_VSI3_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_EVMT_VSI3_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_PPREQ_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_PPREQ_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_PPREQ_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_PPREQ_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_PPREQ_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_PPREQ_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_PPREQ_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_PPREQ_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SET_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SET_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SET_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SET_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SPLDT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SPLDT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SPLDT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SPLDT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SPLDT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SPLDT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SPLDT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SPLDT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SPLDT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SPLDT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SPLDT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SPLDT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SPLDT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SPLDT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SPLDT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SPLDT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_SPLDT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_SPLDT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_SPLDT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_SPLDT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_TET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_TET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_TET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_TET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_TET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_TET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_TET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_TET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_TET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_TET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_TET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_TET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_TET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_TET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_TET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_TET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_TET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_TET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_TET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_TET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_THRESHOLD_SID_FIFO_PORT_15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_THRESHOLD_SID_FIFO_PORT_15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_THRESHOLD_SID_FIFO_PORT_15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_TXREQ_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_TXREQ_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_TXREQ_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_TXREQ_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_EPP_TXREQ_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_EPP_TXREQ_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_EPP_TXREQ_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_EPP_TXREQ_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_CASCADE_PORT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_CASCADE_PORT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_CASCADE_PORT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_CASCADE_PORT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_CB_ETM_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_CB_ETM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_CB_ETM_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_CB_ETM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_CB_ETM_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_CB_ETM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_CB_ETM_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_CB_ETM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_CB_ETM_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_CB_ETM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_CB_ETM_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_CB_ETM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_DLIET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_DLIET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_DLIET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_DLIET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_DLIET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_DLIET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_DLIET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_DLIET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_DLIET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_DLIET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_DLIET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_DLIET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_DLIET_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_DLIET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_DLIET_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_DLIET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_DLIET_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_DLIET_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_DLIET_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_DLIET_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_DLIET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_DLIET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_DLIET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_DLIET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_DLIET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_DLIET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_DLIET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_DLIET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_DLIET_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_DLIET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_DLIET_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_DLIET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_DLIET_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_DLIET_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_DLIET_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_DLIET_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ERT_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ERT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ERT_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ERT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ETCT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ETCT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ETCT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ETCT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ETCT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ETCT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ETCT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ETCT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ETCT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ETCT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ETCT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ETCT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ETCT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ETCT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ETCT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ETCT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_ETCT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_ETCT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_ETCT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_ETCT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PET_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PET_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PET_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PET_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PET_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PET_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PET_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PET_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_PET_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_PET_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_PET_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_PET_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_VTCT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_VTCT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_VTCT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_VTCT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_VTCT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_VTCT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_VTCT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_VTCT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_VTCT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_VTCT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_VTCT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_VTCT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_VTCT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_VTCT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_VTCT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_VTCT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_VTCT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_VTCT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_VTCT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_VTCT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_VTCT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_VTCT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_VTCT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_VTCT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ETM_VTCT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ETM_VTCT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ETM_VTCT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ETM_VTCT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BA_QUEUE_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BA_QUEUE_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BA_QUEUE_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BA_QUEUE_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_PPREQ_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_PPREQ_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_PPREQ_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_PPREQ_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_PPREQ_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_PPREQ_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_PPREQ_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_PPREQ_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_PPWR_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_PPWR_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_PPWR_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_PPWR_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_PPWR_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_PPWR_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_PPWR_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_PPWR_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_QUAL_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_QUAL_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_QUAL_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_QUAL_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_QUAL_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_QUAL_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_QUAL_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_QUAL_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_RXMETA_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_RXMETA_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_RXMETA_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_RXMETA_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_RXMETA_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_RXMETA_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_RXMETA_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_RXMETA_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_RX_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_RX_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_RX_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_RX_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BMU_RX_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BMU_RX_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BMU_RX_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BMU_RX_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BUCKET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BUCKET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BUCKET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BUCKET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BUCKET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BUCKET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BUCKET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BUCKET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BUCKET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BUCKET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BUCKET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BUCKET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BUCKET_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BUCKET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BUCKET_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BUCKET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BUCKET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BUCKET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BUCKET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BUCKET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BUCKET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BUCKET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BUCKET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BUCKET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_BUCKET_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_BUCKET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_BUCKET_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_BUCKET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CB_IPP_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CB_IPP_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CB_IPP_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CB_IPP_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CB_IPP_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CB_IPP_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CB_IPP_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CB_IPP_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CB_IPP_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CB_IPP_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CB_IPP_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CB_IPP_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CFP_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CFP_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CFP_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CFP_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CFP_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CFP_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CFP_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CFP_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CFP_TAG_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CFP_TAG_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CFP_TAG_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CFP_TAG_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CFP_TAG_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CFP_TAG_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CFP_TAG_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CFP_TAG_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CPMT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CPMT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CPMT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CPMT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CPMT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CPMT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CPMT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CPMT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CPMT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CPMT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CPMT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CPMT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CPMT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CPMT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CPMT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CPMT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_CPMT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_CPMT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_CPMT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_CPMT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_DFP_PACKET_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_DFP_PACKET_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_DFP_PACKET_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_DFP_PACKET_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_DFP_PACKET_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_DFP_PACKET_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_DFP_PACKET_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_DFP_PACKET_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_ETHERKEY_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_ETHERKEY_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_ETHERKEY_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_ETHERKEY_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FM_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FM_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FM_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FM_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FM_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FM_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FM_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FM_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FORWARD_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FORWARD_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_IPP_FORWARD_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FORWARD_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_FPSLICT_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_FPSLICT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_FPSLICT_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_FPSLICT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_GSPG2IG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_GSPG2IG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_GSPG2IG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_GSPG2IG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_GSPG2IG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_GSPG2IG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_GSPG2IG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_GSPG2IG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_GSPG2IG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_GSPG2IG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_GSPG2IG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_GSPG2IG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_GSPG2IG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_GSPG2IG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_GSPG2IG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_GSPG2IG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_GSPG2IG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_GSPG2IG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_GSPG2IG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_GSPG2IG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_HDT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_HDT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_HDT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_HDT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_HDT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_HDT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_HDT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_HDT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_HDT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_HDT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_HDT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_HDT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_HDT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_HDT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_HDT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_HDT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_HDT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_HDT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_HDT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_HDT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_HDT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_HDT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_HDT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_HDT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_HDT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_HDT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_HDT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_HDT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IKFT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IKFT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IKFT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IKFT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IKFT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IKFT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IKFT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IKFT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IKFT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IKFT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IKFT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IKFT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IKFT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IKFT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IKFT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IKFT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IKFT_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IKFT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IKFT_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IKFT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IKFT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IKFT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IKFT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IKFT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IKFT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IKFT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IKFT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IKFT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IKFT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IKFT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IKFT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IKFT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IKFT_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IKFT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IKFT_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IKFT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IPP_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IPP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_IPP_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IPP_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_ISTGET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_ISTGET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_ISTGET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_ISTGET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_ISTGET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_ISTGET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_ISTGET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_ISTGET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_ISTGET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_ISTGET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_ISTGET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_ISTGET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_ISTGET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_ISTGET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_ISTGET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_ISTGET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_ISTGET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_ISTGET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_ISTGET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_ISTGET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_ITAG_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_ITAG_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_ITAG_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_ITAG_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_ITM_LIM_TAG_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_ITM_LIM_TAG_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_ITM_LIM_TAG_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_ITM_LIM_TAG_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_ITM_LIM_TAG_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_ITM_LIM_TAG_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_ITM_LIM_TAG_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_ITM_LIM_TAG_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_IVMT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_IVMT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_IPP_IVMT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_IVMT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_IPP_KBU_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_KBU_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_KBU_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_KBU_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_KST_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_KST_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_KST_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_KST_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_KST_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_KST_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_KST_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_KST_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_KST_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_KST_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_KST_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_KST_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_KST_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_KST_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_KST_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_KST_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_KST_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_KST_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_KST_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_KST_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_KST_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_KST_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_KST_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_KST_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_KST_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_KST_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_KST_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_KST_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_LIM_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_LIM_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_LIM_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_LIM_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_LIM_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_LIM_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_LIM_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_LIM_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_LIN2VSI_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_LIN2VSI_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_LIN2VSI_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_LIN2VSI_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_LIN2VSI_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_LIN2VSI_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_LIN2VSI_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_LIN2VSI_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_LIN2VSI_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_LIN2VSI_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_LIN2VSI_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_LIN2VSI_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_LIN2VSI_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_LIN2VSI_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_LIN2VSI_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_LIN2VSI_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_LIN2VSI_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_LIN2VSI_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_LIN2VSI_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_LIN2VSI_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_LLC_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_LLC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_LLC_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_LLC_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_M2TK_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_M2TK_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_M2TK_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_M2TK_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_M2TK_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_M2TK_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_M2TK_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_M2TK_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_M2TK_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_M2TK_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_M2TK_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_M2TK_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_M2TK_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_M2TK_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_M2TK_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_M2TK_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_M2TK_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_M2TK_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_M2TK_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_M2TK_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_MAX_ICMP_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_MAX_ICMP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_MAX_ICMP_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_MAX_ICMP_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_MBE_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_MBE_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_MBE_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_MBE_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_MDF_TAG_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_MDF_TAG_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_MDF_TAG_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_MDF_TAG_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_MDF_TAG_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_MDF_TAG_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_MDF_TAG_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_MDF_TAG_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_MTR_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_MTR_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_MTR_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_MTR_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_MTR_PARAMSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_MTR_PARAMSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_MTR_PARAMSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_MTR_PARAMSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_MTR_REF_TIMERr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_MTR_REF_TIMERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_MTR_REF_TIMERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_MTR_REF_TIMERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_MTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_MTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_MTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_MTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_RDATA_PART9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_RDATA_PART9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_RDATA_PART9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_RDATA_PART9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PGT_IA_WDATA_PART9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PGT_IA_WDATA_PART9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PGT_IA_WDATA_PART9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PGT_IA_WDATA_PART9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PMON_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PMON_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PMON_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PMON_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PMON_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PMON_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PMON_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PMON_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PMON_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PMON_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PMON_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PMON_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PMON_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PMON_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PMON_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PMON_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PMON_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PMON_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PMON_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PMON_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PMON_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PMON_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PMON_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PMON_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PMON_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PMON_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PMON_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PMON_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PP2LPG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PP2LPG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PP2LPG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PP2LPG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PP2LPG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PP2LPG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PP2LPG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PP2LPG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PP2LPG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PP2LPG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PP2LPG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PP2LPG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PP2LPG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PP2LPG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PP2LPG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PP2LPG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PP2LPG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PP2LPG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PP2LPG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PP2LPG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PPTR_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PPTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PPTR_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PPTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PPTR_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PPTR_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PPTR_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PPTR_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PPTR_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PPTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PPTR_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PPTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PPTR_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PPTR_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PPTR_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PPTR_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PPTR_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PPTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PPTR_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PPTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PQM_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PQM_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PQM_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PQM_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PQM_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PQM_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PQM_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PQM_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PROFILE_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PROFILE_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PROFILE_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PROFILE_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PROFILE_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PROFILE_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PROFILE_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PROFILE_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PROFILE_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PROFILE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PROFILE_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PROFILE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PROFILE_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PROFILE_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PROFILE_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PROFILE_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PROFILE_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PROFILE_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PROFILE_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PROFILE_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PROFILE_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PROFILE_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PROFILE_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PROFILE_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PROFILE_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PROFILE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PROFILE_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PROFILE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PROFILE_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PROFILE_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PROFILE_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PROFILE_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PROFILE_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PROFILE_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PROFILE_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PROFILE_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PV2LI_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PV2LI_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PV2LI_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PV2LI_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PV2LI_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PV2LI_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PV2LI_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PV2LI_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PV2LI_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PV2LI_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PV2LI_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PV2LI_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PV2LI_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PV2LI_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PV2LI_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PV2LI_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PV2LI_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PV2LI_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PV2LI_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PV2LI_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PV2LI_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PV2LI_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PV2LI_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PV2LI_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_PV2LI_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_PV2LI_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_PV2LI_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_PV2LI_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_QUAL_FIFO_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_QUAL_FIFO_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_QUAL_FIFO_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_QUAL_FIFO_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_QUAL_FIFO_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_QUAL_FIFO_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_QUAL_FIFO_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_QUAL_FIFO_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPSLICT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPSLICT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPSLICT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPSLICT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPSLICT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPSLICT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPSLICT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPSLICT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPSLICT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPSLICT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPSLICT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPSLICT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPSLICT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPSLICT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPSLICT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPSLICT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPSLICT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPSLICT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPSLICT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPSLICT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RPT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RPT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RPT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RPT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RSCALE_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RSCALE_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RSCALE_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RSCALE_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RSCALE_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RSCALE_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RSCALE_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RSCALE_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RSCALE_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RSCALE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RSCALE_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RSCALE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RSCALE_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RSCALE_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RSCALE_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RSCALE_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_RSCALE_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_RSCALE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_RSCALE_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_RSCALE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SBE_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SBE_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SBE_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SBE_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SDM_PACKET_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SDM_PACKET_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SDM_PACKET_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SDM_PACKET_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SDM_PACKET_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SDM_PACKET_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SDM_PACKET_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SDM_PACKET_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SDM_PPWR_FIFO_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SDM_PPWR_FIFO_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SDM_PPWR_FIFO_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SDM_PPWR_FIFO_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SDM_PPWR_FIFO_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SDM_PPWR_FIFO_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SDM_PPWR_FIFO_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SDM_PPWR_FIFO_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SDM_PPWR_TAG_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SDM_PPWR_TAG_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SDM_PPWR_TAG_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SDM_PPWR_TAG_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SDM_PPWR_TAG_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SDM_PPWR_TAG_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SDM_PPWR_TAG_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SDM_PPWR_TAG_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SDM_PQM_FIFO_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SDM_PQM_FIFO_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SDM_PQM_FIFO_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SDM_PQM_FIFO_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SDM_PQM_FIFO_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SDM_PQM_FIFO_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SDM_PQM_FIFO_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SDM_PQM_FIFO_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SHORT_FRAG_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SHORT_FRAG_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SHORT_FRAG_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SHORT_FRAG_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SIA_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SIA_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_IPP_SIA_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SIA_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_IPP_SLICMAP_CAMBIST_0_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_CAMBIST_0_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_CAMBIST_0_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_CAMBIST_0_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_CAMBIST_0_DBG_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_CAMBIST_0_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_CAMBIST_0_DBG_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_CAMBIST_0_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_CAMBIST_0_RSTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_CAMBIST_0_RSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_CAMBIST_0_RSTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_CAMBIST_0_RSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_CAMBIST_0_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_CAMBIST_0_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_CAMBIST_0_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_CAMBIST_0_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_RDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_RDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_RDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_RDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_RDATA_PART5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_RDATA_PART5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_RDATA_PART5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_RDATA_PART5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_RDATA_PART6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_RDATA_PART6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_RDATA_PART6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_RDATA_PART6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_RDATA_PART7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_RDATA_PART7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_RDATA_PART7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_RDATA_PART7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_RDATA_PART8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_RDATA_PART8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_RDATA_PART8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_RDATA_PART8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_WDATA_PART4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_WDATA_PART4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_WDATA_PART4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_WDATA_PART4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_WDATA_PART5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_WDATA_PART5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_WDATA_PART5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_WDATA_PART5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_WDATA_PART6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_WDATA_PART6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_WDATA_PART6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_WDATA_PART6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_WDATA_PART7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_WDATA_PART7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_WDATA_PART7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_WDATA_PART7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_IA_WDATA_PART8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_IA_WDATA_PART8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_IA_WDATA_PART8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_IA_WDATA_PART8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_SCRUBBER_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_SCRUBBER_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_SCRUBBER_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_SCRUBBER_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICTCAM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICTCAM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICTCAM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICTCAM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICTECC_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICTECC_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICTECC_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICTECC_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICTECC_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICTECC_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICTECC_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICTECC_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICTECC_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICTECC_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICTECC_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICTECC_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICTECC_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICTECC_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICTECC_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICTECC_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SLICTECC_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SLICTECC_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SLICTECC_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SLICTECC_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SRT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SRT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SRT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SRT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SRT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SRT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SRT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SRT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SRT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SRT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SRT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SRT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SRT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SRT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SRT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SRT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_SRT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_SRT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_SRT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_SRT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_STT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_STT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_STT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_STT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_STT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_STT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_STT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_STT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_STT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_STT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_STT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_STT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_STT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_STT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_STT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_STT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_STT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_STT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_STT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_STT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_STT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_STT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_STT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_STT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_STT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_STT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_STT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_STT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_TCT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_TCT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_TCT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_TCT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_TCT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_TCT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_TCT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_TCT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_TCT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_TCT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_TCT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_TCT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_TCT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_TCT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_TCT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_TCT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_TCT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_TCT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_TCT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_TCT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_TLV_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_TLV_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_TLV_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_TLV_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_TST_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_TST_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_IPP_TST_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_TST_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_IPP_VMU_PACKET_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VMU_PACKET_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VMU_PACKET_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VMU_PACKET_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VMU_PACKET_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VMU_PACKET_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VMU_PACKET_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VMU_PACKET_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_IPP_VSIT_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_IPP_VSIT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_IPP_VSIT_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_IPP_VSIT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM0_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM0_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM0_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM0_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM0_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM0_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM0_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM0_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM0_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM0_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM0_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM0_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM0_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM0_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM0_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM0_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM0_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM0_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM0_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM0_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM0_SCAN_DATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM0_SCAN_DATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM0_SCAN_DATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM0_SCAN_DATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM0_SCAN_MASK_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM0_SCAN_MASK_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM0_SCAN_MASK_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM0_SCAN_MASK_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_SCAN_DATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_SCAN_DATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_SCAN_DATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_SCAN_DATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_SCAN_DATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_SCAN_DATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_SCAN_DATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_SCAN_DATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_SCAN_MASK_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_SCAN_MASK_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_SCAN_MASK_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_SCAN_MASK_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM1_SCAN_MASK_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM1_SCAN_MASK_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM1_SCAN_MASK_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM1_SCAN_MASK_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_SCAN_DATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_SCAN_DATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_SCAN_DATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_SCAN_DATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_SCAN_DATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_SCAN_DATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_SCAN_DATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_SCAN_DATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_SCAN_DATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_SCAN_DATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_SCAN_DATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_SCAN_DATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_SCAN_MASK_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_SCAN_MASK_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_SCAN_MASK_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_SCAN_MASK_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_SCAN_MASK_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_SCAN_MASK_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_SCAN_MASK_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_SCAN_MASK_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARLFM_SCAN_MASK_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARLFM_SCAN_MASK_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARLFM_SCAN_MASK_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARLFM_SCAN_MASK_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_AGING_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_AGING_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_AGING_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_AGING_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_AGING_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_AGING_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_AGING_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_AGING_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_ENTRY_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_ENTRY_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_ITM_ARL_ENTRY_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_ENTRY_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_ITM_ARL_LEARN_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_LEARN_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_ITM_ARL_LEARN_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_LEARN_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_ITM_ARL_LOCKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_LOCKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_LOCKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_LOCKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_PFE_RSPA_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_PFE_RSPA_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_PFE_RSPA_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_PFE_RSPA_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_PFE_RSPA_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_PFE_RSPA_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_PFE_RSPA_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_PFE_RSPA_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_PFE_RSPB_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_PFE_RSPB_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_PFE_RSPB_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_PFE_RSPB_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_PFE_RSPB_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_PFE_RSPB_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_PFE_RSPB_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_PFE_RSPB_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_PFE_WR_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_PFE_WR_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_PFE_WR_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_PFE_WR_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_PFE_WR_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_PFE_WR_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_PFE_WR_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_PFE_WR_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_SCAN_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_SCAN_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_SCAN_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_SCAN_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_SCAN_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_SCAN_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ARL_SCAN_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_SCAN_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ARL_SUBMIT_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_SUBMIT_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_ITM_ARL_SUBMIT_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_SUBMIT_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_ITM_ARL_UPDATE_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ARL_UPDATE_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_ITM_ARL_UPDATE_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ARL_UPDATE_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_ITM_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_CB_ITM_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_CB_ITM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_CB_ITM_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_CB_ITM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_CB_ITM_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_CB_ITM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_CB_ITM_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_CB_ITM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_CB_ITM_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_CB_ITM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_CB_ITM_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_CB_ITM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHST_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHST_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHST_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHST_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHTDT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHTDT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHTDT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHTDT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHTDT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHTDT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHTDT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHTDT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHTDT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHTDT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHTDT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHTDT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHTDT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHTDT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHTDT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHTDT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHTDT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHTDT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHTDT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHTDT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_RDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_RDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_RDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_IA_WDATA_PART3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_IA_WDATA_PART3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_IA_WDATA_PART3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_PFE_RSPA_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_PFE_RSPA_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_PFE_RSPA_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_PFE_RSPA_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_PFE_RSPA_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_PFE_RSPA_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_PFE_RSPA_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_PFE_RSPA_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_PFE_RSPB_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_PFE_RSPB_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_PFE_RSPB_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_PFE_RSPB_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_PFE_RSPB_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_PFE_RSPB_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_PFE_RSPB_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_PFE_RSPB_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_PFE_WR_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_PFE_WR_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_PFE_WR_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_PFE_WR_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_GHT_PFE_WR_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_GHT_PFE_WR_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_GHT_PFE_WR_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_GHT_PFE_WR_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_HASH0_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_HASH0_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_HASH0_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_HASH0_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_HASH0_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_HASH0_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_HASH0_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_HASH0_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_HASH1_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_HASH1_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_HASH1_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_HASH1_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_HASH1_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_HASH1_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_HASH1_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_HASH1_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_ITM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_ITM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_ITM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_ITM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_N_TYPE_LEARN_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_N_TYPE_LEARN_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_N_TYPE_LEARN_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_N_TYPE_LEARN_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_OFARLFM_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_OFARLFM_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_OFARLFM_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_OFARLFM_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_OFARLFM_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_OFARLFM_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_OFARLFM_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_OFARLFM_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_OFARLFM_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_OFARLFM_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_OFARLFM_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_OFARLFM_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_OFARLFM_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_OFARLFM_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_OFARLFM_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_OFARLFM_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_OFARLFM_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_OFARLFM_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_OFARLFM_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_OFARLFM_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_OFARLFM_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_OFARLFM_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_OFARLFM_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_OFARLFM_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_OFARLFM_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_OFARLFM_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_OFARLFM_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_OFARLFM_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_OFARLFM_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_OFARLFM_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_OFARLFM_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_OFARLFM_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_OFARLFM_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_OFARLFM_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_OFARLFM_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_OFARLFM_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_PGLCT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_PGLCT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_PGLCT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_PGLCT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_PGLCT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_PGLCT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_PGLCT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_PGLCT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_PGLCT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_PGLCT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_PGLCT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_PGLCT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_PGLCT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_PGLCT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_PGLCT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_PGLCT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_PGLCT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_PGLCT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_PGLCT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_PGLCT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_ITM_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_ITM_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_ITM_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_ITM_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_CB_PMI_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_CB_PMI_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_CB_PMI_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_CB_PMI_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_CB_PMI_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_CB_PMI_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_CB_PMI_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_CB_PMI_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_CB_PMI_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_CB_PMI_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_CB_PMI_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_CB_PMI_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_CMMRD_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_CMMRD_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_CMMRD_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_CMMRD_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_CMMRD_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_CMMRD_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_CMMRD_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_CMMRD_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_CMMWR_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_CMMWR_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_CMMWR_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_CMMWR_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_CMMWR_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_CMMWR_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_CMMWR_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_CMMWR_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_EARLY_WRITE_RESPr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_EARLY_WRITE_RESPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_EARLY_WRITE_RESPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_EARLY_WRITE_RESPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_HW_INIT_END_ADDRr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_HW_INIT_END_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_HW_INIT_END_ADDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_HW_INIT_END_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_HW_INIT_START_ADDRr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_HW_INIT_START_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_HW_INIT_START_ADDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_HW_INIT_START_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_HW_INIT_START_PAGEr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_HW_INIT_START_PAGEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_HW_INIT_START_PAGEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_HW_INIT_START_PAGEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_PMIPAGE_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_PMIPAGE_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_PMIPAGE_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_PMIPAGE_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PMI_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PMI_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PMI_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PMI_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ADMCTRLCFGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ADMCTRLCFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ADMCTRLCFGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ADMCTRLCFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ADMDEFQ_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ADMDEFQ_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ADMDEFQ_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ADMDEFQ_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ADMDEFQ_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ADMDEFQ_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ADMDEFQ_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ADMDEFQ_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ADMDISTR_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ADMDISTR_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ADMDISTR_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ADMDISTR_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ADMDISTR_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ADMDISTR_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ADMDISTR_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ADMDISTR_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ADM_DEQ_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ADM_DEQ_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_PQM_ADM_DEQ_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ADM_DEQ_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_PQM_ADM_ENQ_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ADM_ENQ_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_PQM_ADM_ENQ_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ADM_ENQ_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_PQM_ADM_THRSH_DROP_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ADM_THRSH_DROP_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_PQM_ADM_THRSH_DROP_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ADM_THRSH_DROP_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_PQM_ADM_WRED_DROP_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ADM_WRED_DROP_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_PQM_ADM_WRED_DROP_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ADM_WRED_DROP_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_PQM_APT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_APT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_APT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_APT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_APT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_APT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_APT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_APT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_APT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_APT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_APT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_APT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_APT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_APT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_APT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_APT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_APT_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_APT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_APT_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_APT_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_APT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_APT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_APT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_APT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_APT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_APT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_APT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_APT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_APT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_APT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_APT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_APT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_APT_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_APT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_APT_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_APT_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BMURCNT_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BMURCNT_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BMURCNT_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BMURCNT_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BMURCNT_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BMURCNT_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BMURCNT_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BMURCNT_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BUCKET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BUCKET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BUCKET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BUCKET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BUCKET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BUCKET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BUCKET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BUCKET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BUCKET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BUCKET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BUCKET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BUCKET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BUCKET_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BUCKET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BUCKET_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BUCKET_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BUCKET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BUCKET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BUCKET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BUCKET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BUCKET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BUCKET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BUCKET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BUCKET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_BUCKET_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_BUCKET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_BUCKET_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_BUCKET_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_CASCADEr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_CASCADEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_CASCADEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_CASCADEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_CB_PQM_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_CB_PQM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_CB_PQM_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_CB_PQM_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_CB_PQM_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_CB_PQM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_CB_PQM_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_CB_PQM_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_CB_PQM_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_CB_PQM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_CB_PQM_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_CB_PQM_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_CUTTHRULENr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_CUTTHRULENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_CUTTHRULENr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_CUTTHRULENr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DEFQDISTR_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DEFQDISTR_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DEFQDISTR_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DEFQDISTR_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DEFQDISTR_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DEFQDISTR_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DEFQDISTR_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DEFQDISTR_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DGT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DGT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DGT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DGT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DGT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DGT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DGT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DGT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DGT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DGT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DGT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DGT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DGT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DGT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DGT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DGT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DGT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DGT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DGT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DGT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DGT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DGT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DGT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DGT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DGT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DGT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DGT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DGT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DISTR_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DISTR_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DISTR_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DISTR_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DISTR_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DISTR_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DISTR_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DISTR_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DLAGENr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DLAGENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DLAGENr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DLAGENr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DLI2LDPG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DLI2LDPG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DLI2LDPG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DLI2LDPG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DLI2LDPG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DLI2LDPG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DLI2LDPG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DLI2LDPG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DLI2LDPG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DLI2LDPG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DLI2LDPG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DLI2LDPG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DLI2LDPG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DLI2LDPG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DLI2LDPG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DLI2LDPG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DLI2LDPG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DLI2LDPG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DLI2LDPG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DLI2LDPG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DLIDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DLIDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DLIDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DLIDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DPDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DPDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DPDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DPDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DQM_WM01_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DQM_WM01_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DQM_WM01_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DQM_WM01_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_DQM_WM23_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_DQM_WM23_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_DQM_WM23_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_DQM_WM23_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_EEECFG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_EEECFG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_EEECFG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_EEECFG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_EEECFG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_EEECFG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_EEECFG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_EEECFG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_EEECFG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_EEECFG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_EEECFG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_EEECFG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_EEECFG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_EEECFG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_EEECFG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_EEECFG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_EEECFG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_EEECFG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_EEECFG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_EEECFG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ESTGET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ESTGET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ESTGET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ESTGET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ESTGET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ESTGET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ESTGET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ESTGET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ESTGET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ESTGET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ESTGET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ESTGET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ESTGET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ESTGET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ESTGET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ESTGET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_ESTGET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_ESTGET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_ESTGET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_ESTGET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LILT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LILT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LILT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LILT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LILT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LILT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LILT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LILT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LILT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LILT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LILT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LILT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LILT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LILT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LILT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LILT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LILT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LILT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LILT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LILT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LITET_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LITET_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LITET_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LITET_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LITET_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LITET_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LITET_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LITET_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LITET_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LITET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LITET_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LITET_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LITET_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LITET_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LITET_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LITET_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LITET_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LITET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LITET_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LITET_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2AP_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2AP_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2AP_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2AP_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2AP_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2AP_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2AP_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2AP_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2AP_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2AP_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2AP_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2AP_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2AP_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2AP_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2AP_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2AP_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2AP_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2AP_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2AP_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2AP_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2IG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2IG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2IG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2IG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2IG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2IG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2IG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2IG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2IG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2IG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2IG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2IG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2IG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2IG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2IG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2IG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2IG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2IG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2IG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2IG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PPFOV_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PPFOV_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PPFOV_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PPFOV_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PPFOV_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PPFOV_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PPFOV_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PPFOV_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PPFOV_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PPFOV_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PPFOV_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PPFOV_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PPFOV_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PPFOV_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PPFOV_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PPFOV_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_LPG2PPFOV_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_LPG2PPFOV_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_LPG2PPFOV_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_LPG2PPFOV_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MCENQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MCENQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MCENQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MCENQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MCQADDENQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MCQADDENQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MCQADDENQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MCQADDENQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MCQDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MCQDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MCQDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MCQDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MCQENQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MCQENQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MCQENQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MCQENQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MCREP_DEQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MCREP_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MCREP_DEQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MCREP_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MC_DEQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MC_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MC_DEQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MC_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MRRENQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MRRENQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MRRENQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MRRENQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MRRQDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MRRQDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MRRQDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MRRQDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MRRQENQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MRRQENQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MRRQENQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MRRQENQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MRR_DEQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MRR_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MRR_DEQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MRR_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTGT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTGT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTGT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTGT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTGT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTGT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTGT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTGT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTGT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTGT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTGT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTGT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTGT_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTGT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTGT_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTGT_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTGT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTGT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTGT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTGT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTGT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTGT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTGT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTGT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTGT_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTGT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTGT_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTGT_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTR_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTR_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTR_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTR_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTR_PARAMSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTR_PARAMSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTR_PARAMSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTR_PARAMSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTR_REF_TIMERr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTR_REF_TIMERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTR_REF_TIMERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTR_REF_TIMERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_MTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_MTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_MTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_MTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PG2LPG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PG2LPG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PG2LPG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PG2LPG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PG2LPG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PG2LPG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PG2LPG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PG2LPG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PG2LPG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PG2LPG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PG2LPG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PG2LPG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PG2LPG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PG2LPG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PG2LPG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PG2LPG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PG2LPG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PG2LPG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PG2LPG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PG2LPG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PMAPDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PMAPDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PMAPDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PMAPDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PMON_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PMON_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PMON_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PMON_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PMON_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PMON_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PMON_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PMON_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PMON_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PMON_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PMON_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PMON_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PMON_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PMON_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PMON_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PMON_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PMON_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PMON_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PMON_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PMON_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PMON_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PMON_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PMON_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PMON_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PMON_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PMON_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PMON_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PMON_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PP2LPG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PP2LPG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PP2LPG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PP2LPG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PP2LPG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PP2LPG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PP2LPG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PP2LPG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PP2LPG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PP2LPG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PP2LPG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PP2LPG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PP2LPG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PP2LPG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PP2LPG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PP2LPG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PP2LPG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PP2LPG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PP2LPG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PP2LPG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PPTR_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PPTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PPTR_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PPTR_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PPTR_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PPTR_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PPTR_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PPTR_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PPTR_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PPTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PPTR_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PPTR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PPTR_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PPTR_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PPTR_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PPTR_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PPTR_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PPTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PPTR_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PPTR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PROFILE_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PROFILE_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PROFILE_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PROFILE_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PROFILE_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PROFILE_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PROFILE_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PROFILE_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PROFILE_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PROFILE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PROFILE_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PROFILE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PROFILE_IA_RDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PROFILE_IA_RDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PROFILE_IA_RDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PROFILE_IA_RDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PROFILE_IA_RDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PROFILE_IA_RDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PROFILE_IA_RDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PROFILE_IA_RDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PROFILE_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PROFILE_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PROFILE_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PROFILE_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PROFILE_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PROFILE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PROFILE_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PROFILE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PROFILE_IA_WDATA_PART1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PROFILE_IA_WDATA_PART1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PROFILE_IA_WDATA_PART1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PROFILE_IA_WDATA_PART1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_PROFILE_IA_WDATA_PART2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_PROFILE_IA_WDATA_PART2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_PROFILE_IA_WDATA_PART2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_PROFILE_IA_WDATA_PART2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QDSCHCFG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QDSCHCFG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QDSCHCFG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QDSCHCFG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QDSCHCFG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QDSCHCFG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QDSCHCFG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QDSCHCFG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QDSCHCFG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QDSCHCFG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QDSCHCFG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QDSCHCFG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QDSCHCFG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QDSCHCFG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QDSCHCFG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QDSCHCFG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QDSCHCFG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QDSCHCFG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QDSCHCFG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QDSCHCFG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCCREDIT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCCREDIT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCCREDIT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCCREDIT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCCREDIT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCCREDIT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCCREDIT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCCREDIT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCCREDIT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCCREDIT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCCREDIT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCCREDIT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCCREDIT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCCREDIT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCCREDIT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCCREDIT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCCREDIT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCCREDIT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCCREDIT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCCREDIT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCQDADDR_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCQDADDR_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCQDADDR_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCQDADDR_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCQDADDR_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCQDADDR_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCQDADDR_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCQDADDR_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCQDADDR_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCQDADDR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCQDADDR_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCQDADDR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCQDADDR_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCQDADDR_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCQDADDR_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCQDADDR_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFCQDADDR_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFCQDADDR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFCQDADDR_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFCQDADDR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFC_MEM_CFGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFC_MEM_CFGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFC_MEM_CFGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFC_MEM_CFGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_QFC_MEM_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_QFC_MEM_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_QFC_MEM_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_QFC_MEM_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_RSCALE_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_RSCALE_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_RSCALE_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_RSCALE_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_RSCALE_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_RSCALE_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_RSCALE_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_RSCALE_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_RSCALE_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_RSCALE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_RSCALE_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_RSCALE_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_RSCALE_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_RSCALE_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_RSCALE_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_RSCALE_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_RSCALE_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_RSCALE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_RSCALE_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_RSCALE_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_SVT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_SVT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_SVT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_SVT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_SVT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_SVT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_SVT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_SVT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_SVT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_SVT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_SVT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_SVT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_SVT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_SVT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_SVT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_SVT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_SVT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_SVT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_SVT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_SVT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TC2QD_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TC2QD_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TC2QD_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TC2QD_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TC2QD_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TC2QD_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TC2QD_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TC2QD_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TC2QD_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TC2QD_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TC2QD_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TC2QD_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TC2QD_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TC2QD_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TC2QD_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TC2QD_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TC2QD_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TC2QD_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TC2QD_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TC2QD_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TGENQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TGENQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TGENQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TGENQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TGQDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TGQDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TGQDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TGQDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TGQENQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TGQENQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TGQENQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TGQENQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TG_DEQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TG_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TG_DEQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TG_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_TRUNCATELENr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_TRUNCATELENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_TRUNCATELENr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_TRUNCATELENr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_UCCASDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_UCCASDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_UCCASDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_UCCASDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_UCENQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_UCENQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_UCENQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_UCENQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_UCPGMAPDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_UCPGMAPDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_UCPGMAPDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_UCPGMAPDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_UCQDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_UCQDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_UCQDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_UCQDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_UCQENQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_UCQENQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_UCQENQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_UCQENQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_UCSLIDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_UCSLIDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_UCSLIDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_UCSLIDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_UCSPDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_UCSPDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_UCSPDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_UCSPDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_UCSTGETDROP_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_UCSTGETDROP_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_UCSTGETDROP_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_UCSTGETDROP_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_UC_DEQ_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_UC_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_UC_DEQ_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_UC_DEQ_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_WPT_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_WPT_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_WPT_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_WPT_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_WPT_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_WPT_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_WPT_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_WPT_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_WPT_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_WPT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_WPT_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_WPT_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_WPT_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_WPT_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_WPT_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_WPT_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQM_WPT_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQM_WPT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQM_WPT_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQM_WPT_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_AGING_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_AGING_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_AGING_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_AGING_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_CALENDAR_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_CALENDAR_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_CALENDAR_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_CALENDAR_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_CALENDAR_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_CALENDAR_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_CALENDAR_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_CALENDAR_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_CALENDAR_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_CALENDAR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_CALENDAR_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_CALENDAR_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_CALENDAR_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_CALENDAR_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_CALENDAR_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_CALENDAR_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_CALENDAR_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_CALENDAR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_CALENDAR_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_CALENDAR_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_CALENDER_ENTRIES_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_CALENDER_ENTRIES_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_CALENDER_ENTRIES_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_CALENDER_ENTRIES_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_CB_PQS_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_CB_PQS_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_CB_PQS_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_CB_PQS_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_CB_PQS_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_CB_PQS_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_CB_PQS_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_CB_PQS_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_CB_PQS_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_CB_PQS_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_CB_PQS_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_CB_PQS_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_IFG_BYTES_PORT_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_IFG_BYTES_PORT_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_IFG_BYTES_PORT_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_IFG_BYTES_PORT_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MAX_CONFIG_IA_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MAX_CONFIG_IA_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MAX_CONFIG_IA_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MAX_CONFIG_IA_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MAX_CONFIG_IA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MAX_CONFIG_IA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MAX_CONFIG_IA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MAX_CONFIG_IA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MAX_CONFIG_IA_RDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MAX_CONFIG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MAX_CONFIG_IA_RDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MAX_CONFIG_IA_RDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MAX_CONFIG_IA_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MAX_CONFIG_IA_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MAX_CONFIG_IA_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MAX_CONFIG_IA_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MAX_CONFIG_IA_WDATA_PART0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MAX_CONFIG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MAX_CONFIG_IA_WDATA_PART0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MAX_CONFIG_IA_WDATA_PART0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_MTU_QUANTA_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_MTU_QUANTA_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_MTU_QUANTA_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_MTU_QUANTA_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_PORT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_PORT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_PORT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_PORT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_PORT_STATUS_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_PORT_STATUS_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_PQS_PER_PORT_STATUS_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_PORT_STATUS_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_PQS_PER_QUEUE_EN_QUEUE_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_EN_QUEUE_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_EN_QUEUE_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_EN_QUEUE_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_CONFIG_PORT_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_CONFIG_PORT_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_CONFIG_PORT_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_CONFIG_PORT_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_NEFI_CONFIG_PORT_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_NEFI_CONFIG_PORT_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_NEFI_CONFIG_PORT_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG0_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG0_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG0_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG0_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG1_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG1_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG1_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG1_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_CONFIG2_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_CONFIG2_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_CONFIG2_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_CONFIG2_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_G_DURATION_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_G_DURATION_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_G_DURATION_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_L_DURATION_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_L_DURATION_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_L_DURATION_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_P_DURATION_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_P_DURATION_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_P_DURATION_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q6_S_DURATION_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q6_S_DURATION_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q6_S_DURATION_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_G_DURATION_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_G_DURATION_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_G_DURATION_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_L_DURATION_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_L_DURATION_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_L_DURATION_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_P_DURATION_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_P_DURATION_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_P_DURATION_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_Q7_S_DURATION_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_Q7_S_DURATION_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_Q7_S_DURATION_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS0_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS0_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS0_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS0_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_PQS_TAS_STATUS1_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_PQS_TAS_STATUS1_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_PQS_TAS_STATUS1_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_PQS_TAS_STATUS1_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_TAS_EV_ERR_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_TAS_EV_ERR_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_PQS_TAS_EV_ERR_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_TAS_EV_ERR_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_CMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_CMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_CMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_CMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_CMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_CMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_CMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_CMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_CMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_CMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_CMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_CMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_DBGCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_DBGCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_DBGCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_DBGCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_DBGCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_DBGCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_DBGCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_DBGCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_DBGCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_ECCPAR_DEBUGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_ECCPAR_DEBUGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_ECCPAR_DEBUGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_GLOBAL_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_GLOBAL_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_MEMIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_MEMIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_MEMIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_MEMIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_MONITORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_MONITORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_MONITORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_MONITORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_MONITOR_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_MONITOR_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_MONITOR_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_PARITY_ERROR_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_PARITY_ERROR_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_PARITY_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_POLLRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_POLLRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_POLLRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_POLLRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_POLLRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_POLLRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_POLLRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_POLLRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_POLLRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_RXCMD0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_RXCMD0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_RXCMD0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_RXCMD0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_RXCMD1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_RXCMD1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_RXCMD1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_RXCMD1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_RXCMD2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_RXCMD2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_RXCMD2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_RXCMD2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_RXRSP0r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_RXRSP0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_RXRSP0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_RXRSP0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_RXRSP1r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_RXRSP1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_RXRSP1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_RXRSP1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_BIMC_RXRSP2r(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_BIMC_RXRSP2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_BIMC_RXRSP2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_BIMC_RXRSP2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_CB_SIA_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_CB_SIA_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_CB_SIA_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_CB_SIA_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_CB_SIA_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_CB_SIA_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_CB_SIA_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_CB_SIA_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_CB_SIA_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_CB_SIA_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_CB_SIA_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_CB_SIA_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_HISI_DROP_COUNT_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_HISI_DROP_COUNT_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_HISI_DROP_COUNT_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_HISI_DROP_COUNT_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_HISI_OCTET_COUNT_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_HISI_OCTET_COUNT_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_HISI_OCTET_COUNT_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_HISI_OCTET_COUNT_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_HISI_SI_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_HISI_SI_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_HISI_SI_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_HISI_SI_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_HISI_SI_COUNT_DISABLEDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_HISI_SI_COUNT_DISABLEDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_HISI_SI_COUNT_DISABLEDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_HISI_SI_COUNT_DISABLEDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_HISI_SI_COUNT_ERRORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_HISI_SI_COUNT_ERRORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_HISI_SI_COUNT_ERRORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_HISI_SI_COUNT_ERRORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_HISI_SI_COUNT_OKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_HISI_SI_COUNT_OKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_HISI_SI_COUNT_OKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_HISI_SI_COUNT_OKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_HISI_SI_COUNT_OVERRUNr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_HISI_SI_COUNT_OVERRUNr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_HISI_SI_COUNT_OVERRUNr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_HISI_SI_COUNT_OVERRUNr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_HISI_SI_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_HISI_SI_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_HISI_SI_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_HISI_SI_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_IPP_CM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_IPP_CM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_IPP_CM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_IPP_CM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_IPP_CM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_IPP_CM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_IPP_CM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_IPP_CM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_MIRR_DROP_COUNT_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_MIRR_DROP_COUNT_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_SIA_MIRR_DROP_COUNT_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_MIRR_DROP_COUNT_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_SIA_MIRR_SI_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_MIRR_SI_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_MIRR_SI_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_MIRR_SI_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_MIRR_SI_COUNT_DISABLEDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_MIRR_SI_COUNT_DISABLEDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_MIRR_SI_COUNT_DISABLEDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_MIRR_SI_COUNT_DISABLEDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_MIRR_SI_COUNT_ERRORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_MIRR_SI_COUNT_ERRORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_MIRR_SI_COUNT_ERRORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_MIRR_SI_COUNT_ERRORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_MIRR_SI_COUNT_OKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_MIRR_SI_COUNT_OKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_MIRR_SI_COUNT_OKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_MIRR_SI_COUNT_OKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_MIRR_SI_COUNT_OVERRUNr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_MIRR_SI_COUNT_OVERRUNr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_MIRR_SI_COUNT_OVERRUNr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_MIRR_SI_COUNT_OVERRUNr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_MIRR_SI_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_MIRR_SI_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_MIRR_SI_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_MIRR_SI_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_NISI_DROP_COUNT_COUNT_Ar(unit, idx, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_NISI_DROP_COUNT_COUNT_Ar, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_CB_SIA_NISI_DROP_COUNT_COUNT_Ar(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_NISI_DROP_COUNT_COUNT_Ar, REG_PORT_ANY, idx, rv)

#define REG_READ_CB_SIA_NISI_SI_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_NISI_SI_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_NISI_SI_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_NISI_SI_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_NISI_SI_COUNT_DISABLEDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_NISI_SI_COUNT_DISABLEDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_NISI_SI_COUNT_DISABLEDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_NISI_SI_COUNT_DISABLEDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_NISI_SI_COUNT_ERRORr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_NISI_SI_COUNT_ERRORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_NISI_SI_COUNT_ERRORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_NISI_SI_COUNT_ERRORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_NISI_SI_COUNT_OKr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_NISI_SI_COUNT_OKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_NISI_SI_COUNT_OKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_NISI_SI_COUNT_OKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_NISI_SI_COUNT_OVERRUNr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_NISI_SI_COUNT_OVERRUNr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_NISI_SI_COUNT_OVERRUNr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_NISI_SI_COUNT_OVERRUNr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_NISI_SI_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_NISI_SI_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_NISI_SI_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_NISI_SI_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SIA_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SIA_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SIA_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SIA_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SID_HESI_OCTET_CNT_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SID_HESI_OCTET_CNT_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SID_HESI_OCTET_CNT_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SID_HESI_OCTET_CNT_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SID_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SID_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SID_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SID_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SID_MIRR_COUNT_Ar(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SID_MIRR_COUNT_Ar, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SID_MIRR_COUNT_Ar(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SID_MIRR_COUNT_Ar, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SID_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SID_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SID_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SID_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SID_SID_INT_MASKED_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SID_SID_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SID_SID_INT_MASKED_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SID_SID_INT_MASKED_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SID_SID_INT_MASK_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SID_SID_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SID_SID_INT_MASK_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SID_SID_INT_MASK_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SID_SID_INT_RAW_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SID_SID_INT_RAW_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SID_SID_INT_RAW_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SID_SID_INT_RAW_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SID_SPARE_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SID_SPARE_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SID_SPARE_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SID_SPARE_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CB_SID_SPARE_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CB_SID_SPARE_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CB_SID_SPARE_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CB_SID_SPARE_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CMIC_RATE_ADJUSTr(unit, rvp) \
	ROBO2_REG_READ(unit, CMIC_RATE_ADJUSTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CMIC_RATE_ADJUSTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CMIC_RATE_ADJUSTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIMEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIMEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIMEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIMEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_ENr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_ENr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_SEQUENCER_INITr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_INITr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_SEQUENCER_INITr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_INITr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_SW_CONTROLSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_SW_CONTROLSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_SW_CONTROLSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_SW_CONTROLSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_000_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_000_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_000_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_000_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_001_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_001_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_001_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_001_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_002_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_002_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_002_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_002_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_003_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_003_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_003_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_003_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_004_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_004_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_004_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_004_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_005_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_005_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_005_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_005_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_006_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_006_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_006_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_006_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_007_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_007_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_007_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_007_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_008_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_008_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_008_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_008_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_BPCM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_BPCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_BPCM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_BPCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_BPCM_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_BPCM_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_BPCM_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_BPCM_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PMB_S_009_BPCM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PMB_S_009_BPCM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PMB_S_009_BPCM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PMB_S_009_BPCM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_INr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSISTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSISTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSISTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSISTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSPr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIFr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIFr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIFr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIFr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAPr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_OTP_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_OTP_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_OTP_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_OTP_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_RMON_HZr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_RMON_HZr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_RMON_HZr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_RMON_HZr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_RMON_VTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_RMON_VTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_RMON_VTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_RMON_VTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SPARE_HIGHr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SPARE_HIGHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SPARE_HIGHr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SPARE_HIGHr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SPARE_LOWr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SPARE_LOWr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SPARE_LOWr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SPARE_LOWr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VECr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VECr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VECr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VECr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_START_AVS_CPUr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_START_AVS_CPUr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_START_AVS_CPUr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_START_AVS_CPUr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEARr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEARr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEARr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEARr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_CHIP_ID_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_CHIP_ID_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_CHIP_ID_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_CHIP_ID_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_CLKOUT_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_CLKOUT_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_CLKOUT_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_CLKOUT_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_CLK_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_CLK_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_CLK_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_CLK_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_CRU_MEM_CTRL_0_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_CRU_MEM_CTRL_0_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_CRU_MEM_CTRL_0_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_CRU_MEM_CTRL_0_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_CRU_MEM_CTRL_1_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_CRU_MEM_CTRL_1_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_CRU_MEM_CTRL_1_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_CRU_MEM_CTRL_1_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_ECC_ERROR_ENABLE_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_ECC_ERROR_ENABLE_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_ECC_ERROR_ENABLE_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_ECC_ERROR_ENABLE_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_ECC_ERROR_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_ECC_ERROR_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_ECC_ERROR_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_ECC_ERROR_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_EEPROM_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_EEPROM_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_EEPROM_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_EEPROM_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_EEPROM_STATUS_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_EEPROM_STATUS_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_EEPROM_STATUS_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_EEPROM_STATUS_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_ETH_INTERFACE_REGISTERSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_ETH_INTERFACE_REGISTERSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_ETH_INTERFACE_REGISTERSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_ETH_INTERFACE_REGISTERSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_EXTCPU_TO_M7_INTR_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_EXTCPU_TO_M7_INTR_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_EXTCPU_TO_M7_INTR_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_EXTCPU_TO_M7_INTR_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_EXTCPU_TO_R8051_INTR_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_EXTCPU_TO_R8051_INTR_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_EXTCPU_TO_R8051_INTR_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_EXTCPU_TO_R8051_INTR_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_GPHY_PLL_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_GPHY_PLL_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_GPHY_PLL_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_GPHY_PLL_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_I2C_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_I2C_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_I2C_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_I2C_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_I2C_PAD_MODE_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_I2C_PAD_MODE_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_I2C_PAD_MODE_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_I2C_PAD_MODE_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPUr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPUr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPUr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPUr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_INTERRUPT_ENABLE_REG0_R8051r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_INTERRUPT_ENABLE_REG0_R8051r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_INTERRUPT_ENABLE_REG0_R8051r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_INTERRUPT_ENABLE_REG0_R8051r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPUr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPUr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPUr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPUr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_INTERRUPT_ENABLE_REG1_R8051r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_INTERRUPT_ENABLE_REG1_R8051r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_INTERRUPT_ENABLE_REG1_R8051r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_INTERRUPT_ENABLE_REG1_R8051r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPUr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPUr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPUr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPUr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_INTERRUPT_STATUS_REG0_R8051r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_INTERRUPT_STATUS_REG0_R8051r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_INTERRUPT_STATUS_REG0_R8051r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_INTERRUPT_STATUS_REG0_R8051r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPUr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPUr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPUr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPUr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_INTERRUPT_STATUS_REG1_R8051r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_INTERRUPT_STATUS_REG1_R8051r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_INTERRUPT_STATUS_REG1_R8051r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_INTERRUPT_STATUS_REG1_R8051r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_IP_RESET_REG_CRUr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_IP_RESET_REG_CRUr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_IP_RESET_REG_CRUr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_IP_RESET_REG_CRUr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_IP_SYSTEM_RESETr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_IP_SYSTEM_RESETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_IP_SYSTEM_RESETr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_IP_SYSTEM_RESETr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_IP_SYSTEM_RESET2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_IP_SYSTEM_RESET2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_IP_SYSTEM_RESET2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_IP_SYSTEM_RESET2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_IP_SYSTEM_RESET3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_IP_SYSTEM_RESET3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_IP_SYSTEM_RESET3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_IP_SYSTEM_RESET3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_IP_SYSTEM_RESET4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_IP_SYSTEM_RESET4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_IP_SYSTEM_RESET4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_IP_SYSTEM_RESET4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_IP_SYSTEM_RESET5r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_IP_SYSTEM_RESET5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_IP_SYSTEM_RESET5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_IP_SYSTEM_RESET5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_LDO_CONTROL_OVERRIDE_ENAr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_LDO_CONTROL_OVERRIDE_ENAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_LDO_CONTROL_OVERRIDE_ENAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_LDO_CONTROL_OVERRIDE_ENAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_LDO_CTRL_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_LDO_CTRL_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_LDO_CTRL_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_LDO_CTRL_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_LED_CONTROLLER_CFG0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_LED_CONTROLLER_CFG0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_LED_CONTROLLER_CFG0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_LED_CONTROLLER_CFG0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_LED_CONTROLLER_CFG1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_LED_CONTROLLER_CFG1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_LED_CONTROLLER_CFG1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_LED_CONTROLLER_CFG1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_LED_DELAY_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_LED_DELAY_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_LED_DELAY_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_LED_DELAY_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_M7_RESTART_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_M7_RESTART_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_M7_RESTART_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_M7_RESTART_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_M7_TO_EXTCPU_INTR_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_M7_TO_EXTCPU_INTR_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_M7_TO_EXTCPU_INTR_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_M7_TO_EXTCPU_INTR_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_M7_TO_R8051_INTR_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_M7_TO_R8051_INTR_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_M7_TO_R8051_INTR_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_M7_TO_R8051_INTR_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_M7_TO_R8051_MAILBOX0_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_M7_TO_R8051_MAILBOX0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_M7_TO_R8051_MAILBOX0_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_M7_TO_R8051_MAILBOX0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_M7_TO_R8051_MAILBOX1_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_M7_TO_R8051_MAILBOX1_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_M7_TO_R8051_MAILBOX1_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_M7_TO_R8051_MAILBOX1_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_MFIO_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_MFIO_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_MFIO_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_MFIO_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_MFIO_CONTROL_REGISTER_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_MFIO_CONTROL_REGISTER_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_MFIO_CONTROL_REGISTER_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_MFIO_CONTROL_REGISTER_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_MODEL_ID_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_MODEL_ID_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_MODEL_ID_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_MODEL_ID_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OEB_ENABLE_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OEB_ENABLE_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OEB_ENABLE_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OEB_ENABLE_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_OVERRIDE_EN0_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_OVERRIDE_EN0_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_OVERRIDE_EN0_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_OVERRIDE_EN0_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_OVERRIDE_EN1_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_OVERRIDE_EN1_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_OVERRIDE_EN1_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_OVERRIDE_EN1_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_OVERRIDE_EN2_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_OVERRIDE_EN2_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_OVERRIDE_EN2_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_OVERRIDE_EN2_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_OVERRIDE_EN3_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_OVERRIDE_EN3_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_OVERRIDE_EN3_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_OVERRIDE_EN3_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_STATUS_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_STATUS_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_STATUS_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_STATUS_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_STATUS_VALUE_REGISTER0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_STATUS_VALUE_REGISTER0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_STATUS_VALUE_REGISTER0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_STATUS_VALUE_REGISTER0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_STATUS_VALUE_REGISTER1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_STATUS_VALUE_REGISTER1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_STATUS_VALUE_REGISTER1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_STATUS_VALUE_REGISTER1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_STATUS_VALUE_REGISTER2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_STATUS_VALUE_REGISTER2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_STATUS_VALUE_REGISTER2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_STATUS_VALUE_REGISTER2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_OTP_STATUS_VALUE_REGISTER3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_OTP_STATUS_VALUE_REGISTER3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_OTP_STATUS_VALUE_REGISTER3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_OTP_STATUS_VALUE_REGISTER3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PDN_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PDN_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PDN_REGISTER_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTER_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PDN_REGISTER_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTER_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PDN_REGISTER_3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTER_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PDN_REGISTER_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTER_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PDN_REGISTER_4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTER_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PDN_REGISTER_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTER_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PDN_REGISTER_5r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTER_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PDN_REGISTER_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PDN_REGISTER_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PUP_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PUP_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PUP_REGISTER_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTER_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PUP_REGISTER_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTER_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PUP_REGISTER_3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTER_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PUP_REGISTER_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTER_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PUP_REGISTER_4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTER_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PUP_REGISTER_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTER_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_PUP_REGISTER_5r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTER_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_PUP_REGISTER_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_PUP_REGISTER_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PAD_CONTROL_REGISTER_2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PAD_CONTROL_REGISTER_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PAD_CONTROL_REGISTER_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PAD_CONTROL_REGISTER_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_LOOP_CTRL1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_LOOP_CTRL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_LOOP_CTRL1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_LOOP_CTRL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_LOOP_CTRL2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_LOOP_CTRL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_LOOP_CTRL2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_LOOP_CTRL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_LOOP_CTRL3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_LOOP_CTRL3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_LOOP_CTRL3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_LOOP_CTRL3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_LOOP_CTRL4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_LOOP_CTRL4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_LOOP_CTRL4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_LOOP_CTRL4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_RESET_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_RESET_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_RESET_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_RESET_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_SPECTRUM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_SPECTRUM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_SPECTRUM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_SPECTRUM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_SPECTRUM_CONTROL2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_SPECTRUM_CONTROL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_SPECTRUM_CONTROL2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_SPECTRUM_CONTROL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PLL1_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PLL1_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PLL1_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PLL1_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PVT_ADC_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PVT_ADC_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PVT_ADC_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PVT_ADC_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PVT_CTRL1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PVT_CTRL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PVT_CTRL1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PVT_CTRL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PVT_CTRL2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PVT_CTRL2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PVT_CTRL2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PVT_CTRL2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PVT_DAC_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PVT_DAC_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PVT_DAC_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PVT_DAC_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_PVT_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_PVT_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_PVT_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_PVT_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_QSGMII_PM_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_QSGMII_PM_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_QSGMII_PM_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_QSGMII_PM_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_R8051_RESTART_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_R8051_RESTART_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_R8051_RESTART_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_R8051_RESTART_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_R8051_TO_EXTCPU_INTR_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_R8051_TO_EXTCPU_INTR_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_R8051_TO_EXTCPU_INTR_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_R8051_TO_EXTCPU_INTR_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_R8051_TO_M7_INTR_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_R8051_TO_M7_INTR_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_R8051_TO_M7_INTR_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_R8051_TO_M7_INTR_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_R8051_TO_M7_MAILBOX0_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_R8051_TO_M7_MAILBOX0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_R8051_TO_M7_MAILBOX0_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_R8051_TO_M7_MAILBOX0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_R8051_TO_M7_MAILBOX1_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_R8051_TO_M7_MAILBOX1_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_R8051_TO_M7_MAILBOX1_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_R8051_TO_M7_MAILBOX1_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_RAW_STRAP_STATUS_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_RAW_STRAP_STATUS_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_RAW_STRAP_STATUS_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_RAW_STRAP_STATUS_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_RESET_SEQUENCE_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_RESET_SEQUENCE_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_RESET_SEQUENCE_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_RESET_SEQUENCE_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_REVISION_ID_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_REVISION_ID_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_REVISION_ID_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_REVISION_ID_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SEMAPHORE_REG0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SEMAPHORE_REG0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SEMAPHORE_REG0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SEMAPHORE_REG0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SEMAPHORE_REG1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SEMAPHORE_REG1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SEMAPHORE_REG1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SEMAPHORE_REG1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SEMAPHORE_REG2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SEMAPHORE_REG2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SEMAPHORE_REG2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SEMAPHORE_REG2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SEMAPHORE_REG3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SEMAPHORE_REG3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SEMAPHORE_REG3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SEMAPHORE_REG3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SFP_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SFP_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SFP_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SFP_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SFP_TX_FAULT_STATUS_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SFP_TX_FAULT_STATUS_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SFP_TX_FAULT_STATUS_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SFP_TX_FAULT_STATUS_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_REGISTER0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_REGISTER0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_REGISTER0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_REGISTER0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_REGISTER1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_REGISTER1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_REGISTER1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_REGISTER1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_REGISTER2r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_REGISTER2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_REGISTER2r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_REGISTER2r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_REGISTER3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_REGISTER3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_REGISTER3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_REGISTER3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_REGISTER4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_REGISTER4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_REGISTER4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_REGISTER4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_REGISTER5r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_REGISTER5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_REGISTER5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_REGISTER5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_REGISTER6r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_REGISTER6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_REGISTER6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_REGISTER6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SPARE_REGISTER7r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SPARE_REGISTER7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SPARE_REGISTER7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SPARE_REGISTER7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_STRAP_LATCH_ENABLE_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_STRAP_LATCH_ENABLE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_STRAP_LATCH_ENABLE_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_STRAP_LATCH_ENABLE_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_STRAP_OVERRIDE_CONTROL_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_STRAP_OVERRIDE_CONTROL_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_STRAP_OVERRIDE_CONTROL_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_STRAP_OVERRIDE_CONTROL_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_STRAP_OVERRIDE_VALUE_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_STRAP_OVERRIDE_VALUE_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_STRAP_OVERRIDE_VALUE_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_STRAP_OVERRIDE_VALUE_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_STRAP_STATUS_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_STRAP_STATUS_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_STRAP_STATUS_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_STRAP_STATUS_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_SW_TOP_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_SW_TOP_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_SW_TOP_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_SW_TOP_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_TESTMODE_STATUS_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_TESTMODE_STATUS_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_TESTMODE_STATUS_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_TESTMODE_STATUS_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_WDOG_RESET_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_WDOG_RESET_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_WDOG_RESET_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_WDOG_RESET_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_XFP0_STATUS_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_XFP0_STATUS_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_XFP0_STATUS_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_XFP0_STATUS_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_XFP1_STATUS_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_XFP1_STATUS_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_XFP1_STATUS_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_XFP1_STATUS_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_XFP_CONTROL_REGISTERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_XFP_CONTROL_REGISTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_XFP_CONTROL_REGISTERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_XFP_CONTROL_REGISTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_CRU_XTAL_CONTROL_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_CRU_XTAL_CONTROL_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_CRU_XTAL_CONTROL_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_CRU_XTAL_CONTROL_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_BISR_DEBUG_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_BISR_DEBUG_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_BISR_DEBUG_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_BISR_DEBUG_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_BISR_LOAD_DONE_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_BISR_LOAD_DONE_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_BISR_LOAD_DONE_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_BISR_LOAD_DONE_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_BISR_LOAD_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_BISR_LOAD_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_BISR_LOAD_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_BISR_LOAD_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_CHIP_CONFIG_ECC_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_CHIP_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_CHIP_CONFIG_ECC_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_CHIP_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_MOTP_CHECKSUM_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_MOTP_CHECKSUM_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_MOTP_CHECKSUM_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_MOTP_CHECKSUM_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_OTPC_CMD_STARTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_OTPC_CMD_STARTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_OTPC_CMD_STARTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_OTPC_CMD_STARTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_OTPC_COMMANDr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_OTPC_COMMANDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_OTPC_COMMANDr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_OTPC_COMMANDr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_OTPC_CPUADDR_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_OTPC_CPUADDR_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_OTPC_CPUADDR_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_OTPC_CPUADDR_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_OTPC_CPU_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_OTPC_CPU_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_OTPC_CPU_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_OTPC_CPU_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_OTPC_CPU_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_OTPC_CPU_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_OTPC_CPU_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_OTPC_CPU_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_OTPC_CPU_WRITE_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_OTPC_CPU_WRITE_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_OTPC_CPU_WRITE_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_OTPC_CPU_WRITE_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_OTPC_MODE_REGr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_OTPC_MODE_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_OTPC_MODE_REGr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_OTPC_MODE_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_OTPC_SOFT_RESET_CNTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_OTPC_SOFT_RESET_CNTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_OTPC_SOFT_RESET_CNTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_OTPC_SOFT_RESET_CNTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PDG_BISR_LOAD_DONE_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PDG_BISR_LOAD_DONE_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PDG_BISR_LOAD_DONE_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PDG_BISR_LOAD_DONE_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PDG_BISR_LOAD_GO_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PDG_BISR_LOAD_GO_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PDG_BISR_LOAD_GO_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PDG_BISR_LOAD_GO_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_CAPTURE_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_CAPTURE_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_CAPTURE_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_CAPTURE_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLRr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLRr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECTr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECTr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECTr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_DPLL_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_DPLL_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_DPLL_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_DPLL_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_FIFO_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_FIFO_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_FIFO_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_FIFO_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERRUPT_CLRr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERRUPT_CLRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERRUPT_CLRr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERRUPT_CLRr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISORr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISORr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISORr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TMr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TMr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TMr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TMr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRACr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRACr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRACr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRACr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRACr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRACr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRACr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRACr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASSr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIVr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIVr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIVr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIVr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TIMESYNC_SYNC_MUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TIMESYNC_SYNC_MUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TIMESYNC_SYNC_MUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TIMESYNC_SYNC_MUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL0r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL0r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL0r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL1r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL1r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL3r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL3r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL3r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL4r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL4r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL4r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL5r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL5r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL5r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL6r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL6r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL6r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL7r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL7r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL7r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL8r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL8r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL8r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL9r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL9r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL9r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_CONTROL10r(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_CONTROL10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_CONTROL10r(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_CONTROL10r, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_CRU_TS_TOP_TS_LCPLL_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, CRU_TS_TOP_TS_LCPLL_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_CRU_TS_TOP_TS_LCPLL_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, CRU_TS_TOP_TS_LCPLL_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_GPHY_DIG1_DLL_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, GPHY_DIG1_DLL_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GPHY_DIG1_DLL_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, GPHY_DIG1_DLL_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_GPHY_DIG1_EEE_DEFr(unit, rvp) \
	ROBO2_REG_READ(unit, GPHY_DIG1_EEE_DEFr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GPHY_DIG1_EEE_DEFr(unit, rv) \
	ROBO2_REG_WRITE(unit, GPHY_DIG1_EEE_DEFr, REG_PORT_ANY, 0, rv)

#define REG_READ_GPHY_DIG1_ENERGYr(unit, rvp) \
	ROBO2_REG_READ(unit, GPHY_DIG1_ENERGYr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GPHY_DIG1_ENERGYr(unit, rv) \
	ROBO2_REG_WRITE(unit, GPHY_DIG1_ENERGYr, REG_PORT_ANY, 0, rv)

#define REG_READ_GPHY_DIG1_GPHY_INTEr(unit, rvp) \
	ROBO2_REG_READ(unit, GPHY_DIG1_GPHY_INTEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GPHY_DIG1_GPHY_INTEr(unit, rv) \
	ROBO2_REG_WRITE(unit, GPHY_DIG1_GPHY_INTEr, REG_PORT_ANY, 0, rv)

#define REG_READ_GPHY_DIG1_GPHY_INTSr(unit, rvp) \
	ROBO2_REG_READ(unit, GPHY_DIG1_GPHY_INTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GPHY_DIG1_GPHY_INTSr(unit, rv) \
	ROBO2_REG_WRITE(unit, GPHY_DIG1_GPHY_INTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_GPHY_DIG1_PHY1_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, GPHY_DIG1_PHY1_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GPHY_DIG1_PHY1_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, GPHY_DIG1_PHY1_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_GPHY_DIG1_PHY2_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, GPHY_DIG1_PHY2_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GPHY_DIG1_PHY2_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, GPHY_DIG1_PHY2_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_GPHY_DIG1_PHY3_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, GPHY_DIG1_PHY3_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GPHY_DIG1_PHY3_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, GPHY_DIG1_PHY3_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_GPHY_DIG1_PHY4_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, GPHY_DIG1_PHY4_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_GPHY_DIG1_PHY4_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, GPHY_DIG1_PHY4_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_CLK_DIVr(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_CLK_DIVr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_CLK_DIVr(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_CLK_DIVr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_CLK_PARAMSr(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_CLK_PARAMSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_CLK_PARAMSr(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_CLK_PARAMSr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_DATA_RAMr(unit, idx, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_DATA_RAMr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_LED_LEDUP0_DATA_RAMr(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_DATA_RAMr, REG_PORT_ANY, idx, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_0_3r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_0_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_0_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_0_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_12_15r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_12_15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_12_15r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_12_15r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_16_19r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_16_19r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_16_19r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_16_19r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_20_23r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_20_23r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_20_23r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_20_23r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_24_27r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_24_27r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_24_27r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_24_27r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_28_31r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_28_31r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_28_31r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_28_31r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_32_35r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_32_35r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_32_35r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_32_35r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_36_39r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_36_39r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_36_39r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_36_39r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_40_43r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_40_43r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_40_43r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_40_43r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_44_47r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_44_47r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_44_47r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_44_47r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_48_51r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_48_51r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_48_51r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_48_51r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_4_7r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_4_7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_4_7r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_4_7r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_52_55r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_52_55r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_52_55r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_52_55r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_56_59r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_56_59r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_56_59r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_56_59r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_60_63r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_60_63r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_60_63r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_60_63r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PORT_ORDER_REMAP_8_11r(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PORT_ORDER_REMAP_8_11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_PORT_ORDER_REMAP_8_11r(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PORT_ORDER_REMAP_8_11r, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_PROGRAM_RAMr(unit, idx, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_PROGRAM_RAMr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_LED_LEDUP0_PROGRAM_RAMr(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_PROGRAM_RAMr, REG_PORT_ANY, idx, rv)

#define REG_READ_LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_SCANOUT_COUNT_UPPERr(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_SCANOUT_COUNT_UPPERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_SCANOUT_COUNT_UPPERr(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_SCANOUT_COUNT_UPPERr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_LED_LEDUP0_TM_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, LED_LEDUP0_TM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_LED_LEDUP0_TM_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, LED_LEDUP0_TM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_AUX_SELr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_AUX_SELr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_AUX_SELr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_AUX_SELr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_DATA_INr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_DATA_INr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_DATA_INr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_DATA_INr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_DATA_OUTr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_DATA_OUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_DATA_OUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_DATA_OUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_INIT_VALr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_INIT_VALr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_INIT_VALr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_INIT_VALr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_INT_CLRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_INT_CLRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_INT_CLRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_INT_CLRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_INT_DEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_INT_DEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_INT_DEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_INT_DEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_INT_EDGEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_INT_EDGEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_INT_EDGEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_INT_EDGEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_INT_MSKr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_INT_MSKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_INT_MSKr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_INT_MSKr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_INT_MSTATr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_INT_MSTATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_INT_MSTATr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_INT_MSTATr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_INT_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_INT_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_INT_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_INT_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_INT_TYPEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_INT_TYPEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_INT_TYPEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_INT_TYPEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_OUT_ENr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_OUT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_OUT_ENr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_OUT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_PAD_RESr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_PAD_RESr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_PAD_RESr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_PAD_RESr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_PRB_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_PRB_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_PRB_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_PRB_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_PRB_OEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_PRB_OEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_PRB_OEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_PRB_OEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_RES_ENr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_RES_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_RES_ENr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_RES_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_TEST_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_TEST_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_TEST_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_TEST_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_TEST_INPUTr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_TEST_INPUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_TEST_INPUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_TEST_INPUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_GPIO_GP_TEST_OUTPUTr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_GPIO_GP_TEST_OUTPUTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_GPIO_GP_TEST_OUTPUTr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_GPIO_GP_TEST_OUTPUTr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSBr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSBr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_ERROR_LOG_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_ERROR_LOG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_ERROR_LOG_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_ERROR_LOG_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_ERROR_LOG_FLAGSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_ERROR_LOG_FLAGSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_ERROR_LOG_FLAGSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_ERROR_LOG_FLAGSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_ERROR_LOG_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_ERROR_LOG_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_ERROR_LOG_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_ERROR_LOG_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_ERROR_LOG_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_ERROR_LOG_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_ERROR_LOG_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_ERROR_LOG_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_INTERRUPT_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_INTERRUPT_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_RESET_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_RESET_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_RESET_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_RESET_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_RESET_READ_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_RESET_READ_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_RESET_READ_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_RESET_READ_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_RESET_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_RESET_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_RESET_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_RESET_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_CB_IDM_RESET_WRITE_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_CB_IDM_RESET_WRITE_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_CB_IDM_RESET_WRITE_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_CB_IDM_RESET_WRITE_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSBr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSBr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_ERROR_LOG_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_ERROR_LOG_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_ERROR_LOG_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_ERROR_LOG_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_ERROR_LOG_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_INTERRUPT_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_INTERRUPT_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_RESET_READ_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_RESET_READ_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_RESET_READ_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_RESET_READ_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_RESET_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_RESET_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_RESET_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_RESET_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_DS0_IDM_RESET_WRITE_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_DS0_IDM_RESET_WRITE_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_DS0_IDM_RESET_WRITE_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_DS0_IDM_RESET_WRITE_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSBr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSBr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_ERROR_LOG_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_ERROR_LOG_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_INTERRUPT_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_INTERRUPT_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_INTERRUPT_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_RESET_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_RESET_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_RESET_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_RESET_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_RESET_READ_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_RESET_READ_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_RESET_READ_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_RESET_READ_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_RESET_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_RESET_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_RESET_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_RESET_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_IDM_SPIM_IDM_RESET_WRITE_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_IDM_SPIM_IDM_RESET_WRITE_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_IDM_SPIM_IDM_RESET_WRITE_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_IDM_SPIM_IDM_RESET_WRITE_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_CCCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_CCCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_CCCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_CCCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_CDSRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_CDSRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_CDSRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_CDSRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_CRSRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_CRSRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_CRSRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_CRSRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_CWCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_CWCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_CWCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_CWCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_ECO_CTRL0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_ECO_CTRL0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_ECO_CTRL0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_ECO_CTRL0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_ECO_CTRL1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_ECO_CTRL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_ECO_CTRL1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_ECO_CTRL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_M7_CONFIG_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_M7_CONFIG_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_M7_CONFIG_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_M7_CONFIG_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_MDD_MEMCTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_MDD_MEMCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_MDD_MEMCTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_MDD_MEMCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_MDT_MEMCTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_MDT_MEMCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_MDT_MEMCTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_MDT_MEMCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_MID_MEMCTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_MID_MEMCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_MID_MEMCTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_MID_MEMCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_MIT_MEMCTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_MIT_MEMCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_MIT_MEMCTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_MIT_MEMCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_MTD_MEMCTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_MTD_MEMCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_MTD_MEMCTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_MTD_MEMCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_MTI_MEMCTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_MTI_MEMCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_MTI_MEMCTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_MTI_MEMCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_QSPI_MEMCTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_QSPI_MEMCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_QSPI_MEMCTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_QSPI_MEMCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_QSPI_SIDEBUS_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_QSPI_SIDEBUS_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_QSPI_SIDEBUS_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_QSPI_SIDEBUS_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_QSPI_SIDEBUS_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_QSPI_SIDEBUS_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_QSPI_SIDEBUS_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_QSPI_SIDEBUS_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_RACRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_RACRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_RACRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_RACRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_SPI_MASTER_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_SPI_MASTER_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_SPI_MASTER_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_SPI_MASTER_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_UCCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_UCCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_UCCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_UCCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_VTORr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_VTORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_VTORr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_VTORr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_M7SC_VTVRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_M7SC_VTVRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_M7SC_VTVRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_M7SC_VTVRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_ADDRESSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_ADDRESSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PARAMr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PARAMr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PARAMr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PARAMr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_READ_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_READ_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_READ_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_READ_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_SCAN_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_SCAN_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_SCAN_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_SCAN_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_SCAN_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_SCAN_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_SCAN_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_SCAN_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_STATr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_STATr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_STATr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_STATr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIOr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIOr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIOr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWMCTLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWMCTLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWMCTLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWMCTLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWM_DUTYHI_COUNT0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWM_DUTYHI_COUNT0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWM_DUTYHI_COUNT0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWM_DUTYHI_COUNT0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWM_DUTYHI_COUNT1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWM_DUTYHI_COUNT1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWM_DUTYHI_COUNT1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWM_DUTYHI_COUNT1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWM_DUTYHI_COUNT2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWM_DUTYHI_COUNT2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWM_DUTYHI_COUNT2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWM_DUTYHI_COUNT2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWM_DUTYHI_COUNT3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWM_DUTYHI_COUNT3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWM_DUTYHI_COUNT3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWM_DUTYHI_COUNT3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWM_PERIOD_COUNT0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWM_PERIOD_COUNT0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWM_PERIOD_COUNT0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWM_PERIOD_COUNT0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWM_PERIOD_COUNT1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWM_PERIOD_COUNT1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWM_PERIOD_COUNT1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWM_PERIOD_COUNT1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWM_PERIOD_COUNT2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWM_PERIOD_COUNT2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWM_PERIOD_COUNT2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWM_PERIOD_COUNT2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWM_PERIOD_COUNT3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWM_PERIOD_COUNT3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWM_PERIOD_COUNT3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWM_PERIOD_COUNT3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_PWM_PWM_PRESCALEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_PWM_PWM_PRESCALEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_PWM_PWM_PRESCALEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_PWM_PWM_PRESCALEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_B0_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_B0_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_B0_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_B0_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_B0_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_B0_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_B0_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_B0_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_B1_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_B1_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_B1_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_B1_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_B1_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_B1_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_B1_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_B1_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_INTR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_INTR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_REVISION_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_REVISION_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_REVISION_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_REVISION_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_SCRATCHr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_SCRATCHr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_SCRATCHr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_SCRATCHr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM00r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM00r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM00r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM00r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM01r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM01r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM01r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM01r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM02r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM02r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM02r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM02r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM03r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM03r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM03r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM03r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM04r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM04r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM04r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM04r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM05r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM05r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM05r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM05r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM06r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM06r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM06r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM06r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM07r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM07r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM07r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM07r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM08r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM08r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM08r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM08r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM09r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM09r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM09r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM09r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM10r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM10r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM10r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM11r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM11r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM11r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM12r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM12r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM12r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM13r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM13r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM13r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM14r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM14r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM14r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CDRAM15r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CDRAM15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CDRAM15r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CDRAM15r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_CPTQPr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_CPTQPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_CPTQPr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_CPTQPr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_DISABLE_FLUSH_GENr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_DISABLE_FLUSH_GENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_DISABLE_FLUSH_GENr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_DISABLE_FLUSH_GENr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_ENDQPr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_ENDQPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_ENDQPr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_ENDQPr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_MSPI_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_MSPI_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_MSPI_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_MSPI_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_NEWQPr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_NEWQPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_NEWQPr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_NEWQPr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM00r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM00r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM00r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM00r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM01r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM01r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM01r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM01r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM02r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM02r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM02r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM02r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM03r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM03r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM03r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM03r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM04r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM04r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM04r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM04r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM05r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM05r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM05r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM05r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM06r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM06r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM06r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM06r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM07r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM07r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM07r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM07r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM08r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM08r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM08r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM08r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM09r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM09r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM09r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM09r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM10r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM10r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM10r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM11r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM11r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM11r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM12r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM12r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM12r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM13r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM13r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM13r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM14r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM14r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM14r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM15r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM15r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM15r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM16r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM16r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM16r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM16r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM17r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM17r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM17r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM17r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM18r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM18r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM18r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM18r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM19r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM19r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM19r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM19r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM20r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM20r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM20r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM20r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM21r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM21r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM21r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM21r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM22r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM22r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM22r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM22r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM23r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM23r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM23r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM23r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM24r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM24r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM24r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM24r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM25r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM25r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM25r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM25r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM26r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM26r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM26r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM26r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM27r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM27r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM27r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM27r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM28r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM28r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM28r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM28r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM29r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM29r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM29r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM29r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM30r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM30r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM30r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM30r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_RXRAM31r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_RXRAM31r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_RXRAM31r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_RXRAM31r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_SPCR2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_SPCR2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_SPCR2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_SPCR2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_SPCR0_LSBr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_SPCR0_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_SPCR0_LSBr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_SPCR0_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_SPCR0_MSBr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_SPCR0_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_SPCR0_MSBr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_SPCR0_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_SPCR1_LSBr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_SPCR1_LSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_SPCR1_LSBr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_SPCR1_LSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_SPCR1_MSBr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_SPCR1_MSBr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_SPCR1_MSBr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_SPCR1_MSBr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM00r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM00r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM00r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM00r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM01r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM01r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM01r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM01r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM02r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM02r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM02r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM02r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM03r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM03r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM03r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM03r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM04r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM04r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM04r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM04r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM05r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM05r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM05r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM05r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM06r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM06r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM06r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM06r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM07r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM07r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM07r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM07r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM08r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM08r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM08r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM08r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM09r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM09r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM09r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM09r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM10r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM10r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM10r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM11r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM11r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM11r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM12r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM12r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM12r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM13r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM13r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM13r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM14r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM14r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM14r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM15r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM15r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM15r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM15r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM16r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM16r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM16r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM16r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM17r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM17r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM17r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM17r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM18r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM18r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM18r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM18r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM19r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM19r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM19r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM19r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM20r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM20r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM20r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM20r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM21r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM21r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM21r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM21r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM22r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM22r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM22r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM22r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM23r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM23r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM23r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM23r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM24r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM24r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM24r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM24r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM25r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM25r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM25r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM25r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM26r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM26r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM26r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM26r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM27r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM27r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM27r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM27r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM28r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM28r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM28r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM28r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM29r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM29r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM29r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM29r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM30r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM30r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM30r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM30r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_TXRAM31r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_TXRAM31r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_TXRAM31r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_TXRAM31r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_MSPI_WRITE_LOCKr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_MSPI_WRITE_LOCKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_MSPI_WRITE_LOCKr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_MSPI_WRITE_LOCKr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_CURR_ADDRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_CURR_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_CURR_ADDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_CURR_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_FULLNESSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_FULLNESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_FULLNESSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_FULLNESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENTr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENTr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENTr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_INTERRUPT_LR_OVERREADr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_INTERRUPT_LR_OVERREADr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_INTERRUPT_LR_OVERREADr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_INTERRUPT_LR_OVERREADr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_NUM_WORDSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_NUM_WORDSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_NUM_WORDSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_NUM_WORDSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_READ_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_READ_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_READ_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_READ_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_START_ADDRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_START_ADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_START_ADDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_START_ADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_WATERMARKr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_WATERMARKr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_WATERMARKr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_QSPI_RAF_WORD_CNTr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_QSPI_RAF_WORD_CNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_QSPI_RAF_WORD_CNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_QSPI_RAF_WORD_CNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_RBG_SOFT_RESETr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_RBG_SOFT_RESETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_RBG_SOFT_RESETr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_RBG_SOFT_RESETr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_RNG_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_RNG_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_RNG_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_RNG_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_RNG_FIFO_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_RNG_FIFO_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_RNG_FIFO_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_RNG_FIFO_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_RNG_FIFO_DATAr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_RNG_FIFO_DATAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_RNG_FIFO_DATAr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_RNG_FIFO_DATAr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_RNG_INT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_RNG_INT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_RNG_INT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_RNG_INT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_RNG_INT_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_RNG_INT_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_RNG_INT_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_RNG_INT_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_RNG_REV_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_RNG_REV_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_RNG_REV_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_RNG_REV_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_RNG_SOFT_RESETr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_RNG_SOFT_RESETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_RNG_SOFT_RESETr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_RNG_SOFT_RESETr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_RNG_TOTAL_BIT_COUNTr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_RNG_TOTAL_BIT_COUNTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_RNG_TOTAL_BIT_COUNTr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_RNG_TOTAL_BIT_COUNTr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_ADDRESSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_ADDRESSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_ADDRESSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_BIT_BANG_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_BIT_BANG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_BIT_BANG_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_BIT_BANG_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_EVENT_ENABLEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_EVENT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_EVENT_ENABLEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_EVENT_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_EVENT_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_EVENT_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_EVENT_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_EVENT_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_MASTER_COMMANDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_MASTER_COMMANDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_MASTER_COMMANDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_MASTER_COMMANDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_MASTER_DATA_READr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_MASTER_DATA_READr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_MASTER_DATA_READr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_MASTER_DATA_READr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_MASTER_DATA_WRITEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_MASTER_DATA_WRITEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_MASTER_DATA_WRITEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_MASTER_DATA_WRITEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_SLAVE_COMMANDr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_SLAVE_COMMANDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_SLAVE_COMMANDr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_SLAVE_COMMANDr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_SLAVE_DATA_READr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_SLAVE_DATA_READr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_SLAVE_DATA_READr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_SLAVE_DATA_READr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_TIMING_CONFIGr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_TIMING_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_TIMING_CONFIGr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_TIMING_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SMBUS_SMBUS_TIMING_CONFIG_2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SMBUS_SMBUS_TIMING_CONFIG_2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SMBUS_SMBUS_TIMING_CONFIG_2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SMBUS_SMBUS_TIMING_CONFIG_2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPCPSRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPCPSRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPCPSRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPCPSRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPCR0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPCR0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPCR0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPCR0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPCR1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPCR1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPCR1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPCR1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPDMACRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPDMACRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPDMACRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPDMACRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPDRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPICRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPICRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPICRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPICRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPIMSCr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPIMSCr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPIMSCr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPIMSCr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPITIPr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPITIPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPITIPr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPITIPr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPITOPr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPITOPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPITOPr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPITOPr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPMISr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPMISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPMISr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPMISr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPPCELLID0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPPCELLID0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPPCELLID0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPPCELLID0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPPCELLID1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPPCELLID1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPPCELLID1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPPCELLID1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPPCELLID2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPPCELLID2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPPCELLID2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPPCELLID2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPPCELLID3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPPCELLID3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPPCELLID3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPPCELLID3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPPERIPHID0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPPERIPHID0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPPERIPHID0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPPERIPHID0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPPERIPHID1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPPERIPHID1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPPERIPHID1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPPERIPHID1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPPERIPHID2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPPERIPHID2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPPERIPHID2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPPERIPHID2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPPERIPHID3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPPERIPHID3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPPERIPHID3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPPERIPHID3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPRISr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPRISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPRISr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPRISr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPSRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPSRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPSRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPSRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPTCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPTCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPTCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPTCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_SPI0_SSPTDRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_SPI0_SSPTDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_SPI0_SSPTDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_SPI0_SSPTDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER1BGLOADr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER1BGLOADr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER1BGLOADr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER1BGLOADr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER1CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER1CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER1CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER1CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER1INTCLRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER1INTCLRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER1INTCLRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER1INTCLRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER1LOADr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER1LOADr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER1LOADr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER1LOADr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER1MISr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER1MISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER1MISr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER1MISr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER1RISr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER1RISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER1RISr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER1RISr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER1VALUEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER1VALUEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER1VALUEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER1VALUEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER2BGLOADr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER2BGLOADr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER2BGLOADr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER2BGLOADr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER2CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER2CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER2CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER2CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER2INTCLRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER2INTCLRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER2INTCLRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER2INTCLRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER2LOADr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER2LOADr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER2LOADr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER2LOADr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER2MISr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER2MISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER2MISr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER2MISr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER2RISr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER2RISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER2RISr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER2RISr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMER2VALUEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMER2VALUEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMER2VALUEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMER2VALUEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERITCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERITCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERITCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERITCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERITOPr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERITOPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERITOPr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERITOPr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERPCELLID0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERPCELLID0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERPCELLID0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERPCELLID0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERPCELLID1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERPCELLID1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERPCELLID1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERPCELLID1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERPCELLID2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERPCELLID2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERPCELLID2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERPCELLID2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERPCELLID3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERPCELLID3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERPCELLID3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERPCELLID3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERPERIPHID0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERPERIPHID0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERPERIPHID0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERPERIPHID0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERPERIPHID1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERPERIPHID1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERPERIPHID1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERPERIPHID1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERPERIPHID2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERPERIPHID2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERPERIPHID2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERPERIPHID2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_TIM_TIM_TIMERPERIPHID3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_TIM_TIM_TIMERPERIPHID3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_TIM_TIM_TIMERPERIPHID3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_TIM_TIM_TIMERPERIPHID3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_CPRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_CPRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_CPRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_CPRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_CTRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_CTRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_CTRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_CTRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_DLH_IERr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_DLH_IERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_DLH_IERr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_DLH_IERr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_DMASAr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_DMASAr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_DMASAr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_DMASAr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_FARr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_FARr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_FARr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_FARr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_HTXr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_HTXr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_HTXr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_HTXr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_IIR_FCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_IIR_FCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_IIR_FCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_IIR_FCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_LCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_LCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_LCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_LCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_LSRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_LSRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_LSRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_LSRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_MCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_MCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_MCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_MCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_MSRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_MSRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_MSRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_MSRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_RBR_THR_DLLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_RBR_THR_DLLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_RBR_THR_DLLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_RBR_THR_DLLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_RFLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_RFLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_RFLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_RFLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_RFWr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_RFWr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_RFWr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_RFWr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_SBCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_SBCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_SBCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_SBCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_SCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_SCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_SCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_SCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_SDMAMr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_SDMAMr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_SDMAMr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_SDMAMr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_SFEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_SFEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_SFEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_SFEr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_SRBR_STHRr(unit, idx, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_SRBR_STHRr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_M7SS_UART_UART_SRBR_STHRr(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_SRBR_STHRr, REG_PORT_ANY, idx, rv)

#define REG_READ_M7SS_UART_UART_SRRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_SRRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_SRRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_SRRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_SRTr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_SRTr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_SRTr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_SRTr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_SRTSr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_SRTSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_SRTSr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_SRTSr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_STETr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_STETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_STETr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_STETr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_TFLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_TFLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_TFLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_TFLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_TFRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_TFRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_TFRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_TFRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_UCVr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_UCVr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_UCVr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_UCVr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_UART_UART_USRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_UART_UART_USRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_UART_UART_USRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_UART_UART_USRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGCONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGCONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGCONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGCONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGINTCLRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGINTCLRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGINTCLRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGINTCLRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGITCRr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGITCRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGITCRr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGITCRr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGITOPr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGITOPr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGITOPr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGITOPr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGLOADr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGLOADr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGLOADr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGLOADr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGLOCKr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGLOCKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGLOCKr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGLOCKr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGMISr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGMISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGMISr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGMISr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGPCELLID0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGPCELLID0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGPCELLID0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGPCELLID0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGPCELLID1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGPCELLID1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGPCELLID1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGPCELLID1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGPCELLID2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGPCELLID2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGPCELLID2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGPCELLID2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGPCELLID3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGPCELLID3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGPCELLID3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGPCELLID3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGPERIPHID0r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGPERIPHID0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGPERIPHID0r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGPERIPHID0r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGPERIPHID1r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGPERIPHID1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGPERIPHID1r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGPERIPHID1r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGPERIPHID2r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGPERIPHID2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGPERIPHID2r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGPERIPHID2r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGPERIPHID3r(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGPERIPHID3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGPERIPHID3r(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGPERIPHID3r, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGRISr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGRISr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGRISr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGRISr, REG_PORT_ANY, 0, rv)

#define REG_READ_M7SS_WDT_WDT_WDOGVALUEr(unit, rvp) \
	ROBO2_REG_READ(unit, M7SS_WDT_WDT_WDOGVALUEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_M7SS_WDT_WDT_WDOGVALUEr(unit, rv) \
	ROBO2_REG_WRITE(unit, M7SS_WDT_WDT_WDOGVALUEr, REG_PORT_ANY, 0, rv)

#define REG_READ_MIB_RXSACHANGESr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RXSACHANGESr, port, 0, rvp)
#define REG_WRITE_MIB_RXSACHANGESr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RXSACHANGESr, port, 0, rv)

#define REG_READ_MIB_RXUNICASTPKTSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RXUNICASTPKTSr, port, 0, rvp)
#define REG_WRITE_MIB_RXUNICASTPKTSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RXUNICASTPKTSr, port, 0, rv)

#define REG_READ_MIB_RX_64r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_64r, port, 0, rvp)
#define REG_WRITE_MIB_RX_64r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_64r, port, 0, rv)

#define REG_READ_MIB_RX_1024_1522r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_1024_1522r, port, 0, rvp)
#define REG_WRITE_MIB_RX_1024_1522r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_1024_1522r, port, 0, rv)

#define REG_READ_MIB_RX_128_255r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_128_255r, port, 0, rvp)
#define REG_WRITE_MIB_RX_128_255r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_128_255r, port, 0, rv)

#define REG_READ_MIB_RX_1523_2047r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_1523_2047r, port, 0, rvp)
#define REG_WRITE_MIB_RX_1523_2047r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_1523_2047r, port, 0, rv)

#define REG_READ_MIB_RX_2048_4095r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_2048_4095r, port, 0, rvp)
#define REG_WRITE_MIB_RX_2048_4095r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_2048_4095r, port, 0, rv)

#define REG_READ_MIB_RX_256_511r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_256_511r, port, 0, rvp)
#define REG_WRITE_MIB_RX_256_511r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_256_511r, port, 0, rv)

#define REG_READ_MIB_RX_4096_8191r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_4096_8191r, port, 0, rvp)
#define REG_WRITE_MIB_RX_4096_8191r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_4096_8191r, port, 0, rv)

#define REG_READ_MIB_RX_512_1023r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_512_1023r, port, 0, rvp)
#define REG_WRITE_MIB_RX_512_1023r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_512_1023r, port, 0, rv)

#define REG_READ_MIB_RX_65_127r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_65_127r, port, 0, rvp)
#define REG_WRITE_MIB_RX_65_127r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_65_127r, port, 0, rv)

#define REG_READ_MIB_RX_8192_MAXr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_8192_MAXr, port, 0, rvp)
#define REG_WRITE_MIB_RX_8192_MAXr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_8192_MAXr, port, 0, rv)

#define REG_READ_MIB_RX_ALIGNr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_ALIGNr, port, 0, rvp)
#define REG_WRITE_MIB_RX_ALIGNr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_ALIGNr, port, 0, rv)

#define REG_READ_MIB_RX_ALL_OCTETS_HIr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_ALL_OCTETS_HIr, port, 0, rvp)
#define REG_WRITE_MIB_RX_ALL_OCTETS_HIr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_ALL_OCTETS_HIr, port, 0, rv)

#define REG_READ_MIB_RX_ALL_OCTETS_LOr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_ALL_OCTETS_LOr, port, 0, rvp)
#define REG_WRITE_MIB_RX_ALL_OCTETS_LOr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_ALL_OCTETS_LOr, port, 0, rv)

#define REG_READ_MIB_RX_ALL_PKTSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_ALL_PKTSr, port, 0, rvp)
#define REG_WRITE_MIB_RX_ALL_PKTSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_ALL_PKTSr, port, 0, rv)

#define REG_READ_MIB_RX_BRDCASTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_BRDCASTr, port, 0, rvp)
#define REG_WRITE_MIB_RX_BRDCASTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_BRDCASTr, port, 0, rv)

#define REG_READ_MIB_RX_CNTRLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_CNTRLr, port, 0, rvp)
#define REG_WRITE_MIB_RX_CNTRLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_CNTRLr, port, 0, rv)

#define REG_READ_MIB_RX_CRCr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_CRCr, port, 0, rvp)
#define REG_WRITE_MIB_RX_CRCr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_CRCr, port, 0, rv)

#define REG_READ_MIB_RX_CRC_ALIGNr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_CRC_ALIGNr, port, 0, rvp)
#define REG_WRITE_MIB_RX_CRC_ALIGNr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_CRC_ALIGNr, port, 0, rv)

#define REG_READ_MIB_RX_DROPr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_DROPr, port, 0, rvp)
#define REG_WRITE_MIB_RX_DROPr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_DROPr, port, 0, rv)

#define REG_READ_MIB_RX_FRAGr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_FRAGr, port, 0, rvp)
#define REG_WRITE_MIB_RX_FRAGr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_FRAGr, port, 0, rv)

#define REG_READ_MIB_RX_GD_OCTETS_HIr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_GD_OCTETS_HIr, port, 0, rvp)
#define REG_WRITE_MIB_RX_GD_OCTETS_HIr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_GD_OCTETS_HIr, port, 0, rv)

#define REG_READ_MIB_RX_GD_OCTETS_LOr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_GD_OCTETS_LOr, port, 0, rvp)
#define REG_WRITE_MIB_RX_GD_OCTETS_LOr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_GD_OCTETS_LOr, port, 0, rv)

#define REG_READ_MIB_RX_GD_PKTSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_GD_PKTSr, port, 0, rvp)
#define REG_WRITE_MIB_RX_GD_PKTSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_GD_PKTSr, port, 0, rv)

#define REG_READ_MIB_RX_JABr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_JABr, port, 0, rvp)
#define REG_WRITE_MIB_RX_JABr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_JABr, port, 0, rv)

#define REG_READ_MIB_RX_MULTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_MULTr, port, 0, rvp)
#define REG_WRITE_MIB_RX_MULTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_MULTr, port, 0, rv)

#define REG_READ_MIB_RX_OVRr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_OVRr, port, 0, rvp)
#define REG_WRITE_MIB_RX_OVRr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_OVRr, port, 0, rv)

#define REG_READ_MIB_RX_PAUSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_PAUSr, port, 0, rvp)
#define REG_WRITE_MIB_RX_PAUSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_PAUSr, port, 0, rv)

#define REG_READ_MIB_RX_SYMr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_SYMr, port, 0, rvp)
#define REG_WRITE_MIB_RX_SYMr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_SYMr, port, 0, rv)

#define REG_READ_MIB_RX_UNDr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_RX_UNDr, port, 0, rvp)
#define REG_WRITE_MIB_RX_UNDr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_RX_UNDr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ0OCTET_HIr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ0OCTET_HIr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ0OCTET_HIr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ0OCTET_HIr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ0OCTET_LOr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ0OCTET_LOr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ0OCTET_LOr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ0OCTET_LOr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ0PKTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ0PKTr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ0PKTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ0PKTr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ1OCTET_HIr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ1OCTET_HIr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ1OCTET_HIr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ1OCTET_HIr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ1OCTET_LOr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ1OCTET_LOr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ1OCTET_LOr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ1OCTET_LOr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ1PKTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ1PKTr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ1PKTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ1PKTr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ2OCTET_HIr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ2OCTET_HIr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ2OCTET_HIr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ2OCTET_HIr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ2OCTET_LOr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ2OCTET_LOr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ2OCTET_LOr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ2OCTET_LOr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ2PKTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ2PKTr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ2PKTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ2PKTr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ3OCTET_HIr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ3OCTET_HIr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ3OCTET_HIr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ3OCTET_HIr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ3OCTET_LOr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ3OCTET_LOr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ3OCTET_LOr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ3OCTET_LOr, port, 0, rv)

#define REG_READ_MIB_TXQOSQ3PKTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXQOSQ3PKTr, port, 0, rvp)
#define REG_WRITE_MIB_TXQOSQ3PKTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXQOSQ3PKTr, port, 0, rv)

#define REG_READ_MIB_TXUNICASTPKTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TXUNICASTPKTr, port, 0, rvp)
#define REG_WRITE_MIB_TXUNICASTPKTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TXUNICASTPKTr, port, 0, rv)

#define REG_READ_MIB_TX_64r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_64r, port, 0, rvp)
#define REG_WRITE_MIB_TX_64r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_64r, port, 0, rv)

#define REG_READ_MIB_TX_1024_1522r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_1024_1522r, port, 0, rvp)
#define REG_WRITE_MIB_TX_1024_1522r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_1024_1522r, port, 0, rv)

#define REG_READ_MIB_TX_128_255r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_128_255r, port, 0, rvp)
#define REG_WRITE_MIB_TX_128_255r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_128_255r, port, 0, rv)

#define REG_READ_MIB_TX_1523_2047r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_1523_2047r, port, 0, rvp)
#define REG_WRITE_MIB_TX_1523_2047r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_1523_2047r, port, 0, rv)

#define REG_READ_MIB_TX_1_COLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_1_COLr, port, 0, rvp)
#define REG_WRITE_MIB_TX_1_COLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_1_COLr, port, 0, rv)

#define REG_READ_MIB_TX_2048_4095r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_2048_4095r, port, 0, rvp)
#define REG_WRITE_MIB_TX_2048_4095r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_2048_4095r, port, 0, rv)

#define REG_READ_MIB_TX_256_511r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_256_511r, port, 0, rvp)
#define REG_WRITE_MIB_TX_256_511r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_256_511r, port, 0, rv)

#define REG_READ_MIB_TX_4096_8191r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_4096_8191r, port, 0, rvp)
#define REG_WRITE_MIB_TX_4096_8191r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_4096_8191r, port, 0, rv)

#define REG_READ_MIB_TX_512_1023r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_512_1023r, port, 0, rvp)
#define REG_WRITE_MIB_TX_512_1023r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_512_1023r, port, 0, rv)

#define REG_READ_MIB_TX_65_127r(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_65_127r, port, 0, rvp)
#define REG_WRITE_MIB_TX_65_127r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_65_127r, port, 0, rv)

#define REG_READ_MIB_TX_8192_MAXr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_8192_MAXr, port, 0, rvp)
#define REG_WRITE_MIB_TX_8192_MAXr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_8192_MAXr, port, 0, rv)

#define REG_READ_MIB_TX_ALL_OCTETS_HIr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_ALL_OCTETS_HIr, port, 0, rvp)
#define REG_WRITE_MIB_TX_ALL_OCTETS_HIr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_ALL_OCTETS_HIr, port, 0, rv)

#define REG_READ_MIB_TX_ALL_OCTETS_LOr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_ALL_OCTETS_LOr, port, 0, rvp)
#define REG_WRITE_MIB_TX_ALL_OCTETS_LOr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_ALL_OCTETS_LOr, port, 0, rv)

#define REG_READ_MIB_TX_ALL_PKTSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_ALL_PKTSr, port, 0, rvp)
#define REG_WRITE_MIB_TX_ALL_PKTSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_ALL_PKTSr, port, 0, rv)

#define REG_READ_MIB_TX_BRDCASTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_BRDCASTr, port, 0, rvp)
#define REG_WRITE_MIB_TX_BRDCASTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_BRDCASTr, port, 0, rv)

#define REG_READ_MIB_TX_COLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_COLr, port, 0, rvp)
#define REG_WRITE_MIB_TX_COLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_COLr, port, 0, rv)

#define REG_READ_MIB_TX_CRSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_CRSr, port, 0, rvp)
#define REG_WRITE_MIB_TX_CRSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_CRSr, port, 0, rv)

#define REG_READ_MIB_TX_DEFr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_DEFr, port, 0, rvp)
#define REG_WRITE_MIB_TX_DEFr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_DEFr, port, 0, rv)

#define REG_READ_MIB_TX_EX_COLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_EX_COLr, port, 0, rvp)
#define REG_WRITE_MIB_TX_EX_COLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_EX_COLr, port, 0, rv)

#define REG_READ_MIB_TX_FRAGr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_FRAGr, port, 0, rvp)
#define REG_WRITE_MIB_TX_FRAGr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_FRAGr, port, 0, rv)

#define REG_READ_MIB_TX_GD_OCTETS_HIr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_GD_OCTETS_HIr, port, 0, rvp)
#define REG_WRITE_MIB_TX_GD_OCTETS_HIr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_GD_OCTETS_HIr, port, 0, rv)

#define REG_READ_MIB_TX_GD_OCTETS_LOr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_GD_OCTETS_LOr, port, 0, rvp)
#define REG_WRITE_MIB_TX_GD_OCTETS_LOr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_GD_OCTETS_LOr, port, 0, rv)

#define REG_READ_MIB_TX_GD_PKTSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_GD_PKTSr, port, 0, rvp)
#define REG_WRITE_MIB_TX_GD_PKTSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_GD_PKTSr, port, 0, rv)

#define REG_READ_MIB_TX_JABr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_JABr, port, 0, rvp)
#define REG_WRITE_MIB_TX_JABr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_JABr, port, 0, rv)

#define REG_READ_MIB_TX_LATEr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_LATEr, port, 0, rvp)
#define REG_WRITE_MIB_TX_LATEr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_LATEr, port, 0, rv)

#define REG_READ_MIB_TX_MULTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_MULTr, port, 0, rvp)
#define REG_WRITE_MIB_TX_MULTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_MULTr, port, 0, rv)

#define REG_READ_MIB_TX_M_COLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_M_COLr, port, 0, rvp)
#define REG_WRITE_MIB_TX_M_COLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_M_COLr, port, 0, rv)

#define REG_READ_MIB_TX_OVERr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_OVERr, port, 0, rvp)
#define REG_WRITE_MIB_TX_OVERr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_OVERr, port, 0, rv)

#define REG_READ_MIB_TX_PAUSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_PAUSr, port, 0, rvp)
#define REG_WRITE_MIB_TX_PAUSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_PAUSr, port, 0, rv)

#define REG_READ_MIB_TX_UNDERRUNr(unit, port, rvp) \
	ROBO2_REG_READ(unit, MIB_TX_UNDERRUNr, port, 0, rvp)
#define REG_WRITE_MIB_TX_UNDERRUNr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, MIB_TX_UNDERRUNr, port, 0, rv)

#define REG_READ_NPA_IDr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_IDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_IDr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_IDr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_CREDIT_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_CREDIT_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_CREDIT_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_CREDIT_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_DEF_TX_CRCERR_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_DEF_TX_CRCERR_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_DEF_TX_CRCERR_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_DEF_TX_CRCERR_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_DEF_TX_CRC_MODE_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_DEF_TX_CRC_MODE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_DEF_TX_CRC_MODE_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_DEF_TX_CRC_MODE_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_EEE_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_EEE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_EEE_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_EEE_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_ENABLE_UNIMAC_CREDIT_LOADr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_ENABLE_UNIMAC_CREDIT_LOADr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_ENABLE_UNIMAC_CREDIT_LOADr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_ENABLE_UNIMAC_CREDIT_LOADr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_ENG_EEE_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_ENG_EEE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_ENG_EEE_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_ENG_EEE_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_ENG_EEE_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_ENG_EEE_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_ENG_EEE_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_ENG_EEE_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_ENG_PFC_COS_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_ENG_PFC_COS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_ENG_PFC_COS_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_ENG_PFC_COS_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_ING_EEE_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_ING_EEE_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_ING_EEE_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_ING_EEE_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_ING_FIFO_OVF_INT_ENr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_ING_FIFO_OVF_INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_ING_FIFO_OVF_INT_ENr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_ING_FIFO_OVF_INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_ING_FIFO_OVF_INT_STSr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_ING_FIFO_OVF_INT_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_ING_FIFO_OVF_INT_STSr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_ING_FIFO_OVF_INT_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_ING_PFC_COS_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_ING_PFC_COS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_ING_PFC_COS_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_ING_PFC_COS_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_ING_TLV_LAST_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_ING_TLV_LAST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_ING_TLV_LAST_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_ING_TLV_LAST_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_LNK_CHG_INT_ENr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_LNK_CHG_INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_LNK_CHG_INT_ENr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_LNK_CHG_INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_LNK_CHG_INT_STSr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_LNK_CHG_INT_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_LNK_CHG_INT_STSr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_LNK_CHG_INT_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_LOOPBACK_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_LOOPBACK_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_LOOPBACK_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_LOOPBACK_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_ERROR_INT_ENr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_ERROR_INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_ERROR_INT_ENr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_ERROR_INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_ERROR_INT_STSr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_ERROR_INT_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_ERROR_INT_STSr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_ERROR_INT_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P0r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P0r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P0r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P1r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P1r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P1r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P2r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P2r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P2r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P2r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P3r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P3r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P3r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P3r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P4r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P4r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P4r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P4r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P5r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P5r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P5r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P5r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P6r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P6r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P6r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P6r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P7r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P7r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P7r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P7r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P8r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P8r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P8r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P8r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P9r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P9r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P9r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P9r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P10r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P10r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P10r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P10r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P11r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P11r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P11r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P11r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P12r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P12r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P12r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P12r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P13r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P13r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P13r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P13r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_MAC_RX_RSV_STATUS_P14r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_MAC_RX_RSV_STATUS_P14r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_MAC_RX_RSV_STATUS_P14r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_MAC_RX_RSV_STATUS_P14r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_PFC_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_PFC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_PFC_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_PFC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_PORT_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_PORT_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_PORT_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_PORT_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_PORT_PRIORITY_CONTORL0r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_PORT_PRIORITY_CONTORL0r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_PORT_PRIORITY_CONTORL0r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_PORT_PRIORITY_CONTORL0r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_PORT_PRIORITY_CONTORL1r(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_PORT_PRIORITY_CONTORL1r, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_PORT_PRIORITY_CONTORL1r(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_PORT_PRIORITY_CONTORL1r, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_RUNT_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_RUNT_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_RUNT_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_RUNT_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_RX_EEE_INT_ENr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_RX_EEE_INT_ENr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_RX_EEE_INT_ENr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_RX_EEE_INT_ENr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_RX_EEE_INT_STSr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_RX_EEE_INT_STSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_RX_EEE_INT_STSr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_RX_EEE_INT_STSr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_RX_LINK_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_RX_LINK_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_RX_LINK_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_RX_LINK_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_TLV_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_TLV_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_TLV_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_TLV_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_TS_MACC_TLV_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_TS_MACC_TLV_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_TS_MACC_TLV_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_TS_MACC_TLV_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_NPA_TX_THRESHOLD_CONTROLr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_NPA_TX_THRESHOLD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_NPA_TX_THRESHOLD_CONTROLr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_NPA_TX_THRESHOLD_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_NPA_PDr(unit, rvp) \
	ROBO2_REG_READ(unit, NPA_PDr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_NPA_PDr(unit, rv) \
	ROBO2_REG_WRITE(unit, NPA_PDr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_CTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_CTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_RADDRr(unit, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_RADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_RADDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_RADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_RCTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_RCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_RCTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_RCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_RDATAr(unit, idx, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_RDATAr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_RDATAr(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_RDATAr, REG_PORT_ANY, idx, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_RD_GOr(unit, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_RD_GOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_RD_GOr(unit, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_RD_GOr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_RD_WR_STATUSr(unit, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_RD_WR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_RD_WR_STATUSr(unit, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_RD_WR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASKr(unit, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASKr(unit, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_WADDRr(unit, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_WADDRr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_WADDRr(unit, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_WADDRr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_WCTRLr(unit, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_WCTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_WCTRLr(unit, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_WCTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_WDATAr(unit, idx, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_WDATAr, REG_PORT_ANY, idx, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_WDATAr(unit, idx, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_WDATAr, REG_PORT_ANY, idx, rv)

#define REG_READ_PBUSBRIDGE_APB2PBUS_WR_GOr(unit, rvp) \
	ROBO2_REG_READ(unit, PBUSBRIDGE_APB2PBUS_WR_GOr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_PBUSBRIDGE_APB2PBUS_WR_GOr(unit, rv) \
	ROBO2_REG_WRITE(unit, PBUSBRIDGE_APB2PBUS_WR_GOr, REG_PORT_ANY, 0, rv)

#define REG_READ_R64r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R64r, port, 0, rvp)
#define REG_WRITE_R64r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R64r, port, 0, rv)

#define REG_READ_R127r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R127r, port, 0, rvp)
#define REG_WRITE_R127r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R127r, port, 0, rv)

#define REG_READ_R255r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R255r, port, 0, rvp)
#define REG_WRITE_R255r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R255r, port, 0, rv)

#define REG_READ_R511r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R511r, port, 0, rvp)
#define REG_WRITE_R511r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R511r, port, 0, rv)

#define REG_READ_R1023r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R1023r, port, 0, rvp)
#define REG_WRITE_R1023r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R1023r, port, 0, rv)

#define REG_READ_R1518r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R1518r, port, 0, rvp)
#define REG_WRITE_R1518r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R1518r, port, 0, rv)

#define REG_READ_R2047r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R2047r, port, 0, rvp)
#define REG_WRITE_R2047r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R2047r, port, 0, rv)

#define REG_READ_R4095r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R4095r, port, 0, rvp)
#define REG_WRITE_R4095r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R4095r, port, 0, rv)

#define REG_READ_R9216r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R9216r, port, 0, rvp)
#define REG_WRITE_R9216r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R9216r, port, 0, rv)

#define REG_READ_R16383r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, R16383r, port, 0, rvp)
#define REG_WRITE_R16383r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, R16383r, port, 0, rv)

#define REG_READ_RALNr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RALNr, port, 0, rvp)
#define REG_WRITE_RALNr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RALNr, port, 0, rv)

#define REG_READ_RBCAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RBCAr, port, 0, rvp)
#define REG_WRITE_RBCAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RBCAr, port, 0, rv)

#define REG_READ_RBYTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RBYTr, port, 0, rvp)
#define REG_WRITE_RBYTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RBYTr, port, 0, rv)

#define REG_READ_RDVLNr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RDVLNr, port, 0, rvp)
#define REG_WRITE_RDVLNr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RDVLNr, port, 0, rv)

#define REG_READ_RERPKTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RERPKTr, port, 0, rvp)
#define REG_WRITE_RERPKTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RERPKTr, port, 0, rv)

#define REG_READ_RFCRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RFCRr, port, 0, rvp)
#define REG_WRITE_RFCRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RFCRr, port, 0, rv)

#define REG_READ_RFCSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RFCSr, port, 0, rvp)
#define REG_WRITE_RFCSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RFCSr, port, 0, rv)

#define REG_READ_RFLRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RFLRr, port, 0, rvp)
#define REG_WRITE_RFLRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RFLRr, port, 0, rv)

#define REG_READ_RFRGr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RFRGr, port, 0, rvp)
#define REG_WRITE_RFRGr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RFRGr, port, 0, rv)

#define REG_READ_RJBRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RJBRr, port, 0, rvp)
#define REG_WRITE_RJBRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RJBRr, port, 0, rv)

#define REG_READ_RMCAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RMCAr, port, 0, rvp)
#define REG_WRITE_RMCAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RMCAr, port, 0, rv)

#define REG_READ_RMCRCr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RMCRCr, port, 0, rvp)
#define REG_WRITE_RMCRCr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RMCRCr, port, 0, rv)

#define REG_READ_RMGVr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RMGVr, port, 0, rvp)
#define REG_WRITE_RMGVr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RMGVr, port, 0, rv)

#define REG_READ_RMTUEr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RMTUEr, port, 0, rvp)
#define REG_WRITE_RMTUEr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RMTUEr, port, 0, rv)

#define REG_READ_ROVRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, ROVRr, port, 0, rvp)
#define REG_WRITE_ROVRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, ROVRr, port, 0, rv)

#define REG_READ_RPFC0r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFC0r, port, 0, rvp)
#define REG_WRITE_RPFC0r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFC0r, port, 0, rv)

#define REG_READ_RPFC1r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFC1r, port, 0, rvp)
#define REG_WRITE_RPFC1r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFC1r, port, 0, rv)

#define REG_READ_RPFC2r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFC2r, port, 0, rvp)
#define REG_WRITE_RPFC2r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFC2r, port, 0, rv)

#define REG_READ_RPFC3r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFC3r, port, 0, rvp)
#define REG_WRITE_RPFC3r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFC3r, port, 0, rv)

#define REG_READ_RPFC4r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFC4r, port, 0, rvp)
#define REG_WRITE_RPFC4r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFC4r, port, 0, rv)

#define REG_READ_RPFC5r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFC5r, port, 0, rvp)
#define REG_WRITE_RPFC5r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFC5r, port, 0, rv)

#define REG_READ_RPFC6r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFC6r, port, 0, rvp)
#define REG_WRITE_RPFC6r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFC6r, port, 0, rv)

#define REG_READ_RPFC7r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFC7r, port, 0, rvp)
#define REG_WRITE_RPFC7r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFC7r, port, 0, rv)

#define REG_READ_RPFCOFF0r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFCOFF0r, port, 0, rvp)
#define REG_WRITE_RPFCOFF0r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFCOFF0r, port, 0, rv)

#define REG_READ_RPFCOFF1r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFCOFF1r, port, 0, rvp)
#define REG_WRITE_RPFCOFF1r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFCOFF1r, port, 0, rv)

#define REG_READ_RPFCOFF2r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFCOFF2r, port, 0, rvp)
#define REG_WRITE_RPFCOFF2r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFCOFF2r, port, 0, rv)

#define REG_READ_RPFCOFF3r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFCOFF3r, port, 0, rvp)
#define REG_WRITE_RPFCOFF3r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFCOFF3r, port, 0, rv)

#define REG_READ_RPFCOFF4r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFCOFF4r, port, 0, rvp)
#define REG_WRITE_RPFCOFF4r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFCOFF4r, port, 0, rv)

#define REG_READ_RPFCOFF5r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFCOFF5r, port, 0, rvp)
#define REG_WRITE_RPFCOFF5r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFCOFF5r, port, 0, rv)

#define REG_READ_RPFCOFF6r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFCOFF6r, port, 0, rvp)
#define REG_WRITE_RPFCOFF6r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFCOFF6r, port, 0, rv)

#define REG_READ_RPFCOFF7r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPFCOFF7r, port, 0, rvp)
#define REG_WRITE_RPFCOFF7r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPFCOFF7r, port, 0, rv)

#define REG_READ_RPKTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPKTr, port, 0, rvp)
#define REG_WRITE_RPKTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPKTr, port, 0, rv)

#define REG_READ_RPOKr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPOKr, port, 0, rvp)
#define REG_WRITE_RPOKr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPOKr, port, 0, rv)

#define REG_READ_RPRMr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RPRMr, port, 0, rvp)
#define REG_WRITE_RPRMr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RPRMr, port, 0, rv)

#define REG_READ_RRBYTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RRBYTr, port, 0, rvp)
#define REG_WRITE_RRBYTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RRBYTr, port, 0, rv)

#define REG_READ_RRPKTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RRPKTr, port, 0, rvp)
#define REG_WRITE_RRPKTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RRPKTr, port, 0, rv)

#define REG_READ_RSCHCRCr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RSCHCRCr, port, 0, rvp)
#define REG_WRITE_RSCHCRCr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RSCHCRCr, port, 0, rv)

#define REG_READ_RTRFUr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RTRFUr, port, 0, rvp)
#define REG_WRITE_RTRFUr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RTRFUr, port, 0, rv)

#define REG_READ_RUCAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RUCAr, port, 0, rvp)
#define REG_WRITE_RUCAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RUCAr, port, 0, rv)

#define REG_READ_RUNDr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RUNDr, port, 0, rvp)
#define REG_WRITE_RUNDr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RUNDr, port, 0, rv)

#define REG_READ_RVLNr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RVLNr, port, 0, rvp)
#define REG_WRITE_RVLNr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RVLNr, port, 0, rv)

#define REG_READ_RXCFr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RXCFr, port, 0, rvp)
#define REG_WRITE_RXCFr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RXCFr, port, 0, rv)

#define REG_READ_RXPFr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RXPFr, port, 0, rvp)
#define REG_WRITE_RXPFr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RXPFr, port, 0, rv)

#define REG_READ_RXPPr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RXPPr, port, 0, rvp)
#define REG_WRITE_RXPPr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RXPPr, port, 0, rv)

#define REG_READ_RXUDAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RXUDAr, port, 0, rvp)
#define REG_WRITE_RXUDAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RXUDAr, port, 0, rv)

#define REG_READ_RXUOr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RXUOr, port, 0, rvp)
#define REG_WRITE_RXUOr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RXUOr, port, 0, rv)

#define REG_READ_RXWSAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RXWSAr, port, 0, rvp)
#define REG_WRITE_RXWSAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RXWSAr, port, 0, rv)

#define REG_READ_RX_EEE_LPI_DURATION_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RX_EEE_LPI_DURATION_COUNTERr, port, 0, rvp)
#define REG_WRITE_RX_EEE_LPI_DURATION_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RX_EEE_LPI_DURATION_COUNTERr, port, 0, rv)

#define REG_READ_RX_EEE_LPI_EVENT_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RX_EEE_LPI_EVENT_COUNTERr, port, 0, rvp)
#define REG_WRITE_RX_EEE_LPI_EVENT_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RX_EEE_LPI_EVENT_COUNTERr, port, 0, rv)

#define REG_READ_RX_HCFC_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RX_HCFC_COUNTERr, port, 0, rvp)
#define REG_WRITE_RX_HCFC_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RX_HCFC_COUNTERr, port, 0, rv)

#define REG_READ_RX_HCFC_CRC_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RX_HCFC_CRC_COUNTERr, port, 0, rvp)
#define REG_WRITE_RX_HCFC_CRC_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RX_HCFC_CRC_COUNTERr, port, 0, rv)

#define REG_READ_RX_LLFC_CRC_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RX_LLFC_CRC_COUNTERr, port, 0, rvp)
#define REG_WRITE_RX_LLFC_CRC_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RX_LLFC_CRC_COUNTERr, port, 0, rv)

#define REG_READ_RX_LLFC_LOG_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RX_LLFC_LOG_COUNTERr, port, 0, rvp)
#define REG_WRITE_RX_LLFC_LOG_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RX_LLFC_LOG_COUNTERr, port, 0, rv)

#define REG_READ_RX_LLFC_PHY_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, RX_LLFC_PHY_COUNTERr, port, 0, rvp)
#define REG_WRITE_RX_LLFC_PHY_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, RX_LLFC_PHY_COUNTERr, port, 0, rv)

#define REG_READ_STAT_DEBUGr(unit, port, rvp) \
	ROBO2_REG_READ(unit, STAT_DEBUGr, port, 0, rvp)
#define REG_WRITE_STAT_DEBUGr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, STAT_DEBUGr, port, 0, rv)

#define REG_READ_STAT_MAC_CONTROLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, STAT_MAC_CONTROLr, port, 0, rvp)
#define REG_WRITE_STAT_MAC_CONTROLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, STAT_MAC_CONTROLr, port, 0, rv)

#define REG_READ_STAT_MAC_STATUSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, STAT_MAC_STATUSr, port, 0, rvp)
#define REG_WRITE_STAT_MAC_STATUSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, STAT_MAC_STATUSr, port, 0, rv)

#define REG_READ_STAT_MIB_ENr(unit, port, rvp) \
	ROBO2_REG_READ(unit, STAT_MIB_ENr, port, 0, rvp)
#define REG_WRITE_STAT_MIB_ENr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, STAT_MIB_ENr, port, 0, rv)

#define REG_READ_STAT_MIB_INTEr(unit, port, rvp) \
	ROBO2_REG_READ(unit, STAT_MIB_INTEr, port, 0, rvp)
#define REG_WRITE_STAT_MIB_INTEr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, STAT_MIB_INTEr, port, 0, rv)

#define REG_READ_STAT_MIB_INTSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, STAT_MIB_INTSr, port, 0, rvp)
#define REG_WRITE_STAT_MIB_INTSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, STAT_MIB_INTSr, port, 0, rv)

#define REG_READ_STAT_MIB_RESETr(unit, port, rvp) \
	ROBO2_REG_READ(unit, STAT_MIB_RESETr, port, 0, rvp)
#define REG_WRITE_STAT_MIB_RESETr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, STAT_MIB_RESETr, port, 0, rv)

#define REG_READ_STAT_R_GPORT_RSVr(unit, port, rvp) \
	ROBO2_REG_READ(unit, STAT_R_GPORT_RSVr, port, 0, rvp)
#define REG_WRITE_STAT_R_GPORT_RSVr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, STAT_R_GPORT_RSVr, port, 0, rv)

#define REG_READ_STAT_R_GPORT_STAT_UPDATEr(unit, port, rvp) \
	ROBO2_REG_READ(unit, STAT_R_GPORT_STAT_UPDATEr, port, 0, rvp)
#define REG_WRITE_STAT_R_GPORT_STAT_UPDATEr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, STAT_R_GPORT_STAT_UPDATEr, port, 0, rv)

#define REG_READ_T64r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T64r, port, 0, rvp)
#define REG_WRITE_T64r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T64r, port, 0, rv)

#define REG_READ_T127r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T127r, port, 0, rvp)
#define REG_WRITE_T127r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T127r, port, 0, rv)

#define REG_READ_T255r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T255r, port, 0, rvp)
#define REG_WRITE_T255r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T255r, port, 0, rv)

#define REG_READ_T511r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T511r, port, 0, rvp)
#define REG_WRITE_T511r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T511r, port, 0, rv)

#define REG_READ_T1023r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T1023r, port, 0, rvp)
#define REG_WRITE_T1023r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T1023r, port, 0, rv)

#define REG_READ_T1518r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T1518r, port, 0, rvp)
#define REG_WRITE_T1518r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T1518r, port, 0, rv)

#define REG_READ_T2047r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T2047r, port, 0, rvp)
#define REG_WRITE_T2047r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T2047r, port, 0, rv)

#define REG_READ_T4095r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T4095r, port, 0, rvp)
#define REG_WRITE_T4095r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T4095r, port, 0, rv)

#define REG_READ_T9216r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T9216r, port, 0, rvp)
#define REG_WRITE_T9216r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T9216r, port, 0, rv)

#define REG_READ_T16383r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, T16383r, port, 0, rvp)
#define REG_WRITE_T16383r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, T16383r, port, 0, rv)

#define REG_READ_TBCAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TBCAr, port, 0, rvp)
#define REG_WRITE_TBCAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TBCAr, port, 0, rv)

#define REG_READ_TBYTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TBYTr, port, 0, rvp)
#define REG_WRITE_TBYTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TBYTr, port, 0, rv)

#define REG_READ_TDFRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TDFRr, port, 0, rvp)
#define REG_WRITE_TDFRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TDFRr, port, 0, rv)

#define REG_READ_TDVLNr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TDVLNr, port, 0, rvp)
#define REG_WRITE_TDVLNr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TDVLNr, port, 0, rv)

#define REG_READ_TEDFr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TEDFr, port, 0, rvp)
#define REG_WRITE_TEDFr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TEDFr, port, 0, rv)

#define REG_READ_TERRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TERRr, port, 0, rvp)
#define REG_WRITE_TERRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TERRr, port, 0, rv)

#define REG_READ_TFCSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TFCSr, port, 0, rvp)
#define REG_WRITE_TFCSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TFCSr, port, 0, rv)

#define REG_READ_TFRGr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TFRGr, port, 0, rvp)
#define REG_WRITE_TFRGr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TFRGr, port, 0, rv)

#define REG_READ_TJBRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TJBRr, port, 0, rvp)
#define REG_WRITE_TJBRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TJBRr, port, 0, rv)

#define REG_READ_TLCLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TLCLr, port, 0, rvp)
#define REG_WRITE_TLCLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TLCLr, port, 0, rv)

#define REG_READ_TMCAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TMCAr, port, 0, rvp)
#define REG_WRITE_TMCAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TMCAr, port, 0, rv)

#define REG_READ_TMCLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TMCLr, port, 0, rvp)
#define REG_WRITE_TMCLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TMCLr, port, 0, rv)

#define REG_READ_TMGVr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TMGVr, port, 0, rvp)
#define REG_WRITE_TMGVr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TMGVr, port, 0, rv)

#define REG_READ_TNCLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TNCLr, port, 0, rvp)
#define REG_WRITE_TNCLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TNCLr, port, 0, rv)

#define REG_READ_TOVRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TOVRr, port, 0, rvp)
#define REG_WRITE_TOVRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TOVRr, port, 0, rv)

#define REG_READ_TPFC0r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPFC0r, port, 0, rvp)
#define REG_WRITE_TPFC0r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPFC0r, port, 0, rv)

#define REG_READ_TPFC1r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPFC1r, port, 0, rvp)
#define REG_WRITE_TPFC1r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPFC1r, port, 0, rv)

#define REG_READ_TPFC2r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPFC2r, port, 0, rvp)
#define REG_WRITE_TPFC2r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPFC2r, port, 0, rv)

#define REG_READ_TPFC3r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPFC3r, port, 0, rvp)
#define REG_WRITE_TPFC3r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPFC3r, port, 0, rv)

#define REG_READ_TPFC4r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPFC4r, port, 0, rvp)
#define REG_WRITE_TPFC4r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPFC4r, port, 0, rv)

#define REG_READ_TPFC5r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPFC5r, port, 0, rvp)
#define REG_WRITE_TPFC5r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPFC5r, port, 0, rv)

#define REG_READ_TPFC6r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPFC6r, port, 0, rvp)
#define REG_WRITE_TPFC6r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPFC6r, port, 0, rv)

#define REG_READ_TPFC7r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPFC7r, port, 0, rvp)
#define REG_WRITE_TPFC7r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPFC7r, port, 0, rv)

#define REG_READ_TPKTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPKTr, port, 0, rvp)
#define REG_WRITE_TPKTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPKTr, port, 0, rv)

#define REG_READ_TPOKr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TPOKr, port, 0, rvp)
#define REG_WRITE_TPOKr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TPOKr, port, 0, rv)

#define REG_READ_TRPKTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TRPKTr, port, 0, rvp)
#define REG_WRITE_TRPKTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TRPKTr, port, 0, rv)

#define REG_READ_TSCLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TSCLr, port, 0, rvp)
#define REG_WRITE_TSCLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TSCLr, port, 0, rv)

#define REG_READ_TUCAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TUCAr, port, 0, rvp)
#define REG_WRITE_TUCAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TUCAr, port, 0, rv)

#define REG_READ_TUFLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TUFLr, port, 0, rvp)
#define REG_WRITE_TUFLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TUFLr, port, 0, rv)

#define REG_READ_TVLNr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TVLNr, port, 0, rvp)
#define REG_WRITE_TVLNr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TVLNr, port, 0, rv)

#define REG_READ_TXCFr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TXCFr, port, 0, rvp)
#define REG_WRITE_TXCFr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TXCFr, port, 0, rv)

#define REG_READ_TXCLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TXCLr, port, 0, rvp)
#define REG_WRITE_TXCLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TXCLr, port, 0, rv)

#define REG_READ_TXPFr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TXPFr, port, 0, rvp)
#define REG_WRITE_TXPFr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TXPFr, port, 0, rv)

#define REG_READ_TXPPr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TXPPr, port, 0, rvp)
#define REG_WRITE_TXPPr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TXPPr, port, 0, rv)

#define REG_READ_TX_EEE_LPI_DURATION_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TX_EEE_LPI_DURATION_COUNTERr, port, 0, rvp)
#define REG_WRITE_TX_EEE_LPI_DURATION_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TX_EEE_LPI_DURATION_COUNTERr, port, 0, rv)

#define REG_READ_TX_EEE_LPI_EVENT_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TX_EEE_LPI_EVENT_COUNTERr, port, 0, rvp)
#define REG_WRITE_TX_EEE_LPI_EVENT_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TX_EEE_LPI_EVENT_COUNTERr, port, 0, rv)

#define REG_READ_TX_HCFC_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TX_HCFC_COUNTERr, port, 0, rvp)
#define REG_WRITE_TX_HCFC_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TX_HCFC_COUNTERr, port, 0, rv)

#define REG_READ_TX_LLFC_LOG_COUNTERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, TX_LLFC_LOG_COUNTERr, port, 0, rvp)
#define REG_WRITE_TX_LLFC_LOG_COUNTERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, TX_LLFC_LOG_COUNTERr, port, 0, rv)

#define REG_READ_UMAC_COMMAND_CONFIGr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_COMMAND_CONFIGr, port, 0, rvp)
#define REG_WRITE_UMAC_COMMAND_CONFIGr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_COMMAND_CONFIGr, port, 0, rv)

#define REG_READ_UMAC_FLUSH_CONTROLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_FLUSH_CONTROLr, port, 0, rvp)
#define REG_WRITE_UMAC_FLUSH_CONTROLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_FLUSH_CONTROLr, port, 0, rv)

#define REG_READ_UMAC_FRM_LENGTHr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_FRM_LENGTHr, port, 0, rvp)
#define REG_WRITE_UMAC_FRM_LENGTHr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_FRM_LENGTHr, port, 0, rv)

#define REG_READ_UMAC_GMII_EEE_DELAY_ENTRY_TIMERr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_GMII_EEE_DELAY_ENTRY_TIMERr, port, 0, rvp)
#define REG_WRITE_UMAC_GMII_EEE_DELAY_ENTRY_TIMERr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_GMII_EEE_DELAY_ENTRY_TIMERr, port, 0, rv)

#define REG_READ_UMAC_GMII_EEE_WAKE_TIMERr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_GMII_EEE_WAKE_TIMERr, port, 0, rvp)
#define REG_WRITE_UMAC_GMII_EEE_WAKE_TIMERr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_GMII_EEE_WAKE_TIMERr, port, 0, rv)

#define REG_READ_UMAC_IPG_HD_BKP_CNTLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_IPG_HD_BKP_CNTLr, port, 0, rvp)
#define REG_WRITE_UMAC_IPG_HD_BKP_CNTLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_IPG_HD_BKP_CNTLr, port, 0, rv)

#define REG_READ_UMAC_MACSEC_CNTRLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MACSEC_CNTRLr, port, 0, rvp)
#define REG_WRITE_UMAC_MACSEC_CNTRLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MACSEC_CNTRLr, port, 0, rv)

#define REG_READ_UMAC_MACSEC_PROG_TX_CRCr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MACSEC_PROG_TX_CRCr, port, 0, rvp)
#define REG_WRITE_UMAC_MACSEC_PROG_TX_CRCr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MACSEC_PROG_TX_CRCr, port, 0, rv)

#define REG_READ_UMAC_MAC_0r(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MAC_0r, port, 0, rvp)
#define REG_WRITE_UMAC_MAC_0r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MAC_0r, port, 0, rv)

#define REG_READ_UMAC_MAC_1r(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MAC_1r, port, 0, rvp)
#define REG_WRITE_UMAC_MAC_1r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MAC_1r, port, 0, rv)

#define REG_READ_UMAC_MAC_MODEr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MAC_MODEr, port, 0, rvp)
#define REG_WRITE_UMAC_MAC_MODEr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MAC_MODEr, port, 0, rv)

#define REG_READ_UMAC_MAC_PFC_CTRLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MAC_PFC_CTRLr, port, 0, rvp)
#define REG_WRITE_UMAC_MAC_PFC_CTRLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MAC_PFC_CTRLr, port, 0, rv)

#define REG_READ_UMAC_MAC_PFC_DA_0r(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MAC_PFC_DA_0r, port, 0, rvp)
#define REG_WRITE_UMAC_MAC_PFC_DA_0r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MAC_PFC_DA_0r, port, 0, rv)

#define REG_READ_UMAC_MAC_PFC_DA_1r(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MAC_PFC_DA_1r, port, 0, rvp)
#define REG_WRITE_UMAC_MAC_PFC_DA_1r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MAC_PFC_DA_1r, port, 0, rv)

#define REG_READ_UMAC_MAC_PFC_OPCODEr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MAC_PFC_OPCODEr, port, 0, rvp)
#define REG_WRITE_UMAC_MAC_PFC_OPCODEr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MAC_PFC_OPCODEr, port, 0, rv)

#define REG_READ_UMAC_MAC_PFC_REFRESH_CTRLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MAC_PFC_REFRESH_CTRLr, port, 0, rvp)
#define REG_WRITE_UMAC_MAC_PFC_REFRESH_CTRLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MAC_PFC_REFRESH_CTRLr, port, 0, rv)

#define REG_READ_UMAC_MAC_PFC_TYPEr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MAC_PFC_TYPEr, port, 0, rvp)
#define REG_WRITE_UMAC_MAC_PFC_TYPEr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MAC_PFC_TYPEr, port, 0, rv)

#define REG_READ_UMAC_MII_EEE_DELAY_ENTRY_TIMERr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MII_EEE_DELAY_ENTRY_TIMERr, port, 0, rvp)
#define REG_WRITE_UMAC_MII_EEE_DELAY_ENTRY_TIMERr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MII_EEE_DELAY_ENTRY_TIMERr, port, 0, rv)

#define REG_READ_UMAC_MII_EEE_WAKE_TIMERr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_MII_EEE_WAKE_TIMERr, port, 0, rvp)
#define REG_WRITE_UMAC_MII_EEE_WAKE_TIMERr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_MII_EEE_WAKE_TIMERr, port, 0, rv)

#define REG_READ_UMAC_PAUSE_CONTROLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_PAUSE_CONTROLr, port, 0, rvp)
#define REG_WRITE_UMAC_PAUSE_CONTROLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_PAUSE_CONTROLr, port, 0, rv)

#define REG_READ_UMAC_PAUSE_QUANTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_PAUSE_QUANTr, port, 0, rvp)
#define REG_WRITE_UMAC_PAUSE_QUANTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_PAUSE_QUANTr, port, 0, rv)

#define REG_READ_UMAC_PFC_XOFF_TIMERr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_PFC_XOFF_TIMERr, port, 0, rvp)
#define REG_WRITE_UMAC_PFC_XOFF_TIMERr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_PFC_XOFF_TIMERr, port, 0, rv)

#define REG_READ_UMAC_RXFIFO_STATr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_RXFIFO_STATr, port, 0, rvp)
#define REG_WRITE_UMAC_RXFIFO_STATr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_RXFIFO_STATr, port, 0, rv)

#define REG_READ_UMAC_RX_PAUSE_QUANTA_SCALEr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_RX_PAUSE_QUANTA_SCALEr, port, 0, rvp)
#define REG_WRITE_UMAC_RX_PAUSE_QUANTA_SCALEr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_RX_PAUSE_QUANTA_SCALEr, port, 0, rv)

#define REG_READ_UMAC_SFD_OFFSETr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_SFD_OFFSETr, port, 0, rvp)
#define REG_WRITE_UMAC_SFD_OFFSETr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_SFD_OFFSETr, port, 0, rv)

#define REG_READ_UMAC_TAG_0r(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_TAG_0r, port, 0, rvp)
#define REG_WRITE_UMAC_TAG_0r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_TAG_0r, port, 0, rv)

#define REG_READ_UMAC_TAG_1r(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_TAG_1r, port, 0, rvp)
#define REG_WRITE_UMAC_TAG_1r(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_TAG_1r, port, 0, rv)

#define REG_READ_UMAC_TS_STATUS_CNTRLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_TS_STATUS_CNTRLr, port, 0, rvp)
#define REG_WRITE_UMAC_TS_STATUS_CNTRLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_TS_STATUS_CNTRLr, port, 0, rv)

#define REG_READ_UMAC_TXFIFO_STATr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_TXFIFO_STATr, port, 0, rvp)
#define REG_WRITE_UMAC_TXFIFO_STATr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_TXFIFO_STATr, port, 0, rv)

#define REG_READ_UMAC_TX_IPG_LENGTHr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_TX_IPG_LENGTHr, port, 0, rvp)
#define REG_WRITE_UMAC_TX_IPG_LENGTHr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_TX_IPG_LENGTHr, port, 0, rv)

#define REG_READ_UMAC_TX_PREAMBLEr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_TX_PREAMBLEr, port, 0, rvp)
#define REG_WRITE_UMAC_TX_PREAMBLEr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_TX_PREAMBLEr, port, 0, rv)

#define REG_READ_UMAC_TX_TS_DATAr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_TX_TS_DATAr, port, 0, rvp)
#define REG_WRITE_UMAC_TX_TS_DATAr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_TX_TS_DATAr, port, 0, rv)

#define REG_READ_UMAC_TX_TS_SEQ_IDr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_TX_TS_SEQ_IDr, port, 0, rvp)
#define REG_WRITE_UMAC_TX_TS_SEQ_IDr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_TX_TS_SEQ_IDr, port, 0, rv)

#define REG_READ_UMAC_UMAC_EEE_CTRLr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_UMAC_EEE_CTRLr, port, 0, rvp)
#define REG_WRITE_UMAC_UMAC_EEE_CTRLr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_UMAC_EEE_CTRLr, port, 0, rv)

#define REG_READ_UMAC_UMAC_EEE_REF_COUNTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_UMAC_EEE_REF_COUNTr, port, 0, rvp)
#define REG_WRITE_UMAC_UMAC_EEE_REF_COUNTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_UMAC_EEE_REF_COUNTr, port, 0, rv)

#define REG_READ_UMAC_UMAC_REV_IDr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_UMAC_REV_IDr, port, 0, rvp)
#define REG_WRITE_UMAC_UMAC_REV_IDr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_UMAC_REV_IDr, port, 0, rv)

#define REG_READ_UMAC_UMAC_RX_PKT_DROP_STATUSr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_UMAC_RX_PKT_DROP_STATUSr, port, 0, rvp)
#define REG_WRITE_UMAC_UMAC_RX_PKT_DROP_STATUSr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_UMAC_RX_PKT_DROP_STATUSr, port, 0, rv)

#define REG_READ_UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLDr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLDr, port, 0, rvp)
#define REG_WRITE_UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLDr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLDr, port, 0, rv)

#define REG_READ_UMAC_UMAC_TIMESTAMP_ADJUSTr(unit, port, rvp) \
	ROBO2_REG_READ(unit, UMAC_UMAC_TIMESTAMP_ADJUSTr, port, 0, rvp)
#define REG_WRITE_UMAC_UMAC_TIMESTAMP_ADJUSTr(unit, port, rv) \
	ROBO2_REG_WRITE(unit, UMAC_UMAC_TIMESTAMP_ADJUSTr, port, 0, rv)

#define REG_READ_XLMAC_CLEAR_ECC_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_CLEAR_ECC_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_CLEAR_ECC_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_CLEAR_ECC_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_CLEAR_FIFO_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_CLEAR_FIFO_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_CLEAR_FIFO_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_CLEAR_FIFO_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_CLEAR_RX_LSS_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_CLEAR_RX_LSS_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_CLEAR_RX_LSS_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_CLEAR_RX_LSS_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_E2ECC_DATA_HDR_0r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_E2ECC_DATA_HDR_0r, port, 0, rvp)
#define REG_WRITE_XLMAC_E2ECC_DATA_HDR_0r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_E2ECC_DATA_HDR_0r, port, 0, rv)

#define REG_READ_XLMAC_E2ECC_DATA_HDR_1r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_E2ECC_DATA_HDR_1r, port, 0, rvp)
#define REG_WRITE_XLMAC_E2ECC_DATA_HDR_1r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_E2ECC_DATA_HDR_1r, port, 0, rv)

#define REG_READ_XLMAC_E2ECC_MODULE_HDR_0r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_E2ECC_MODULE_HDR_0r, port, 0, rvp)
#define REG_WRITE_XLMAC_E2ECC_MODULE_HDR_0r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_E2ECC_MODULE_HDR_0r, port, 0, rv)

#define REG_READ_XLMAC_E2ECC_MODULE_HDR_1r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_E2ECC_MODULE_HDR_1r, port, 0, rvp)
#define REG_WRITE_XLMAC_E2ECC_MODULE_HDR_1r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_E2ECC_MODULE_HDR_1r, port, 0, rv)

#define REG_READ_XLMAC_E2EFC_DATA_HDR_0r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_E2EFC_DATA_HDR_0r, port, 0, rvp)
#define REG_WRITE_XLMAC_E2EFC_DATA_HDR_0r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_E2EFC_DATA_HDR_0r, port, 0, rv)

#define REG_READ_XLMAC_E2EFC_DATA_HDR_1r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_E2EFC_DATA_HDR_1r, port, 0, rvp)
#define REG_WRITE_XLMAC_E2EFC_DATA_HDR_1r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_E2EFC_DATA_HDR_1r, port, 0, rv)

#define REG_READ_XLMAC_E2EFC_MODULE_HDR_0r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_E2EFC_MODULE_HDR_0r, port, 0, rvp)
#define REG_WRITE_XLMAC_E2EFC_MODULE_HDR_0r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_E2EFC_MODULE_HDR_0r, port, 0, rv)

#define REG_READ_XLMAC_E2EFC_MODULE_HDR_1r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_E2EFC_MODULE_HDR_1r, port, 0, rvp)
#define REG_WRITE_XLMAC_E2EFC_MODULE_HDR_1r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_E2EFC_MODULE_HDR_1r, port, 0, rv)

#define REG_READ_XLMAC_E2E_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_E2E_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_E2E_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_E2E_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_ECC_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_ECC_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_ECC_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_ECC_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr, port, 0, rvp)
#define REG_WRITE_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr, port, 0, rv)

#define REG_READ_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_ECC_FORCE_SINGLE_BIT_ERRr, port, 0, rvp)
#define REG_WRITE_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_ECC_FORCE_SINGLE_BIT_ERRr, port, 0, rv)

#define REG_READ_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr, port, 0, rvp)
#define REG_WRITE_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr, port, 0, rv)

#define REG_READ_XLMAC_EEE_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_EEE_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_EEE_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_EEE_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_EEE_TIMERSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_EEE_TIMERSr, port, 0, rvp)
#define REG_WRITE_XLMAC_EEE_TIMERSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_EEE_TIMERSr, port, 0, rv)

#define REG_READ_XLMAC_FIFO_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_FIFO_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_FIFO_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_FIFO_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_GMII_EEE_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_GMII_EEE_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_GMII_EEE_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_GMII_EEE_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_HIGIG_HDR_0r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_HIGIG_HDR_0r, port, 0, rvp)
#define REG_WRITE_XLMAC_HIGIG_HDR_0r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_HIGIG_HDR_0r, port, 0, rv)

#define REG_READ_XLMAC_HIGIG_HDR_1r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_HIGIG_HDR_1r, port, 0, rvp)
#define REG_WRITE_XLMAC_HIGIG_HDR_1r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_HIGIG_HDR_1r, port, 0, rv)

#define REG_READ_XLMAC_INTR_ENABLEr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_INTR_ENABLEr, port, 0, rvp)
#define REG_WRITE_XLMAC_INTR_ENABLEr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_INTR_ENABLEr, port, 0, rv)

#define REG_READ_XLMAC_INTR_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_INTR_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_INTR_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_INTR_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_LAG_FAILOVER_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_LAG_FAILOVER_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_LAG_FAILOVER_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_LAG_FAILOVER_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_LLFC_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_LLFC_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_LLFC_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_LLFC_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_MEM_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_MEM_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_MEM_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_MEM_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_MODEr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_MODEr, port, 0, rvp)
#define REG_WRITE_XLMAC_MODEr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_MODEr, port, 0, rv)

#define REG_READ_XLMAC_PAUSE_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_PAUSE_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_PAUSE_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_PAUSE_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_PFC_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_PFC_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_PFC_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_PFC_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_PFC_DAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_PFC_DAr, port, 0, rvp)
#define REG_WRITE_XLMAC_PFC_DAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_PFC_DAr, port, 0, rv)

#define REG_READ_XLMAC_PFC_OPCODEr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_PFC_OPCODEr, port, 0, rvp)
#define REG_WRITE_XLMAC_PFC_OPCODEr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_PFC_OPCODEr, port, 0, rv)

#define REG_READ_XLMAC_PFC_TYPEr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_PFC_TYPEr, port, 0, rvp)
#define REG_WRITE_XLMAC_PFC_TYPEr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_PFC_TYPEr, port, 0, rv)

#define REG_READ_XLMAC_RX_CDC_ECC_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_RX_CDC_ECC_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_RX_CDC_ECC_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_RX_CDC_ECC_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_RX_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_RX_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_RX_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_RX_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_RX_LLFC_MSG_FIELDSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_RX_LLFC_MSG_FIELDSr, port, 0, rvp)
#define REG_WRITE_XLMAC_RX_LLFC_MSG_FIELDSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_RX_LLFC_MSG_FIELDSr, port, 0, rv)

#define REG_READ_XLMAC_RX_LSS_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_RX_LSS_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_RX_LSS_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_RX_LSS_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_RX_LSS_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_RX_LSS_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_RX_LSS_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_RX_LSS_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_RX_MAC_SAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_RX_MAC_SAr, port, 0, rvp)
#define REG_WRITE_XLMAC_RX_MAC_SAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_RX_MAC_SAr, port, 0, rv)

#define REG_READ_XLMAC_RX_MAX_SIZEr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_RX_MAX_SIZEr, port, 0, rvp)
#define REG_WRITE_XLMAC_RX_MAX_SIZEr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_RX_MAX_SIZEr, port, 0, rv)

#define REG_READ_XLMAC_RX_VLAN_TAGr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_RX_VLAN_TAGr, port, 0, rvp)
#define REG_WRITE_XLMAC_RX_VLAN_TAGr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_RX_VLAN_TAGr, port, 0, rv)

#define REG_READ_XLMAC_SPARE0r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_SPARE0r, port, 0, rvp)
#define REG_WRITE_XLMAC_SPARE0r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_SPARE0r, port, 0, rv)

#define REG_READ_XLMAC_SPARE1r(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_SPARE1r, port, 0, rvp)
#define REG_WRITE_XLMAC_SPARE1r(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_SPARE1r, port, 0, rv)

#define REG_READ_XLMAC_TIMESTAMP_ADJUSTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TIMESTAMP_ADJUSTr, port, 0, rvp)
#define REG_WRITE_XLMAC_TIMESTAMP_ADJUSTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TIMESTAMP_ADJUSTr, port, 0, rv)

#define REG_READ_XLMAC_TIMESTAMP_BYTE_ADJUSTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TIMESTAMP_BYTE_ADJUSTr, port, 0, rvp)
#define REG_WRITE_XLMAC_TIMESTAMP_BYTE_ADJUSTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TIMESTAMP_BYTE_ADJUSTr, port, 0, rv)

#define REG_READ_XLMAC_TXFIFO_CELL_CNTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TXFIFO_CELL_CNTr, port, 0, rvp)
#define REG_WRITE_XLMAC_TXFIFO_CELL_CNTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TXFIFO_CELL_CNTr, port, 0, rv)

#define REG_READ_XLMAC_TXFIFO_CELL_REQ_CNTr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TXFIFO_CELL_REQ_CNTr, port, 0, rvp)
#define REG_WRITE_XLMAC_TXFIFO_CELL_REQ_CNTr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TXFIFO_CELL_REQ_CNTr, port, 0, rv)

#define REG_READ_XLMAC_TX_CDC_ECC_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TX_CDC_ECC_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_TX_CDC_ECC_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TX_CDC_ECC_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_TX_CRC_CORRUPT_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TX_CRC_CORRUPT_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_TX_CRC_CORRUPT_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TX_CRC_CORRUPT_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_TX_CTRLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TX_CTRLr, port, 0, rvp)
#define REG_WRITE_XLMAC_TX_CTRLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TX_CTRLr, port, 0, rv)

#define REG_READ_XLMAC_TX_LLFC_MSG_FIELDSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TX_LLFC_MSG_FIELDSr, port, 0, rvp)
#define REG_WRITE_XLMAC_TX_LLFC_MSG_FIELDSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TX_LLFC_MSG_FIELDSr, port, 0, rv)

#define REG_READ_XLMAC_TX_MAC_SAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TX_MAC_SAr, port, 0, rvp)
#define REG_WRITE_XLMAC_TX_MAC_SAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TX_MAC_SAr, port, 0, rv)

#define REG_READ_XLMAC_TX_TIMESTAMP_FIFO_DATAr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TX_TIMESTAMP_FIFO_DATAr, port, 0, rvp)
#define REG_WRITE_XLMAC_TX_TIMESTAMP_FIFO_DATAr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TX_TIMESTAMP_FIFO_DATAr, port, 0, rv)

#define REG_READ_XLMAC_TX_TIMESTAMP_FIFO_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_TX_TIMESTAMP_FIFO_STATUSr, port, 0, rvp)
#define REG_WRITE_XLMAC_TX_TIMESTAMP_FIFO_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_TX_TIMESTAMP_FIFO_STATUSr, port, 0, rv)

#define REG_READ_XLMAC_VERSION_IDr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLMAC_VERSION_IDr, port, 0, rvp)
#define REG_WRITE_XLMAC_VERSION_IDr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLMAC_VERSION_IDr, port, 0, rv)

#define REG_READ_XLPORT_CNTMAXSIZEr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_CNTMAXSIZEr, port, 0, rvp)
#define REG_WRITE_XLPORT_CNTMAXSIZEr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_CNTMAXSIZEr, port, 0, rv)

#define REG_READ_XLPORT_CONFIGr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_CONFIGr, port, 0, rvp)
#define REG_WRITE_XLPORT_CONFIGr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_CONFIGr, port, 0, rv)

#define REG_READ_XLPORT_ECC_CONTROLr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_ECC_CONTROLr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_EEE_CLOCK_GATEr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_EEE_CLOCK_GATEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_EEE_CLOCK_GATEr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_EEE_CLOCK_GATEr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_EEE_COUNTER_MODEr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_EEE_COUNTER_MODEr, port, 0, rvp)
#define REG_WRITE_XLPORT_EEE_COUNTER_MODEr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_EEE_COUNTER_MODEr, port, 0, rv)

#define REG_READ_XLPORT_EEE_DURATION_TIMER_PULSEr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_EEE_DURATION_TIMER_PULSEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_EEE_DURATION_TIMER_PULSEr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_EEE_DURATION_TIMER_PULSEr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_ENABLE_REGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_ENABLE_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_ENABLE_REGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_ENABLE_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_FAULT_LINK_STATUSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_FAULT_LINK_STATUSr, port, 0, rvp)
#define REG_WRITE_XLPORT_FAULT_LINK_STATUSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_FAULT_LINK_STATUSr, port, 0, rv)

#define REG_READ_XLPORT_FLOW_CONTROL_CONFIGr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_FLOW_CONTROL_CONFIGr, port, 0, rvp)
#define REG_WRITE_XLPORT_FLOW_CONTROL_CONFIGr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_FLOW_CONTROL_CONFIGr, port, 0, rv)

#define REG_READ_XLPORT_FORCE_DOUBLE_BIT_ERRORr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_FORCE_DOUBLE_BIT_ERRORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_FORCE_DOUBLE_BIT_ERRORr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_FORCE_DOUBLE_BIT_ERRORr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_FORCE_SINGLE_BIT_ERRORr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_FORCE_SINGLE_BIT_ERRORr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_FORCE_SINGLE_BIT_ERRORr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_FORCE_SINGLE_BIT_ERRORr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_INTR_ENABLEr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_INTR_ENABLEr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_INTR_STATUSr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_INTR_STATUSr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_LAG_FAILOVER_CONFIGr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_LAG_FAILOVER_CONFIGr, port, 0, rvp)
#define REG_WRITE_XLPORT_LAG_FAILOVER_CONFIGr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_LAG_FAILOVER_CONFIGr, port, 0, rv)

#define REG_READ_XLPORT_LED_CHAIN_CONFIGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_LED_CHAIN_CONFIGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_LED_CHAIN_CONFIGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_LED_CHAIN_CONFIGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_LINKSTATUS_DOWNr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_LINKSTATUS_DOWNr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_LINKSTATUS_DOWNr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_LINKSTATUS_DOWNr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_LINKSTATUS_DOWN_CLEARr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_LINKSTATUS_DOWN_CLEARr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_LINKSTATUS_DOWN_CLEARr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_LINKSTATUS_DOWN_CLEARr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_MAC_CONTROLr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MAC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_MAC_CONTROLr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MAC_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_MAC_RSV_MASKr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MAC_RSV_MASKr, port, 0, rvp)
#define REG_WRITE_XLPORT_MAC_RSV_MASKr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MAC_RSV_MASKr, port, 0, rv)

#define REG_READ_XLPORT_MIB_RESETr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MIB_RESETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_MIB_RESETr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MIB_RESETr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_MIB_RSC0_ECC_STATUSr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MIB_RSC0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_MIB_RSC0_ECC_STATUSr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MIB_RSC0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_MIB_RSC1_ECC_STATUSr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MIB_RSC1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_MIB_RSC1_ECC_STATUSr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MIB_RSC1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_MIB_RSC_RAM_CONTROLr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MIB_RSC_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_MIB_RSC_RAM_CONTROLr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MIB_RSC_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_MIB_TSC0_ECC_STATUSr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MIB_TSC0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_MIB_TSC0_ECC_STATUSr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MIB_TSC0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_MIB_TSC1_ECC_STATUSr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MIB_TSC1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_MIB_TSC1_ECC_STATUSr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MIB_TSC1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_MIB_TSC_RAM_CONTROLr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MIB_TSC_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_MIB_TSC_RAM_CONTROLr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MIB_TSC_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_MODE_REGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_MODE_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_MODE_REGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_MODE_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_POWER_SAVEr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_POWER_SAVEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_POWER_SAVEr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_POWER_SAVEr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_SBUS_CONTROLr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_SBUS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_SBUS_CONTROLr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_SBUS_CONTROLr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_SGNDET_EARLYCRSr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_SGNDET_EARLYCRSr, port, 0, rvp)
#define REG_WRITE_XLPORT_SGNDET_EARLYCRSr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_SGNDET_EARLYCRSr, port, 0, rv)

#define REG_READ_XLPORT_SOFT_RESETr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_SOFT_RESETr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_SOFT_RESETr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_SOFT_RESETr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_SPARE0_REGr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_SPARE0_REGr, port, 0, rvp)
#define REG_WRITE_XLPORT_SPARE0_REGr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_SPARE0_REGr, port, 0, rv)

#define REG_READ_XLPORT_SW_FLOW_CONTROLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_SW_FLOW_CONTROLr, port, 0, rvp)
#define REG_WRITE_XLPORT_SW_FLOW_CONTROLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_SW_FLOW_CONTROLr, port, 0, rv)

#define REG_READ_XLPORT_TSC_PLL_LOCK_STATUSr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_TSC_PLL_LOCK_STATUSr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_TSC_PLL_LOCK_STATUSr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_TSC_PLL_LOCK_STATUSr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_TS_TIMER_31_0_REGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_TS_TIMER_31_0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_TS_TIMER_31_0_REGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_TS_TIMER_31_0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_TS_TIMER_47_32_REGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_TS_TIMER_47_32_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_TS_TIMER_47_32_REGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_TS_TIMER_47_32_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_WC_UCMEM_CTRLr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_WC_UCMEM_CTRLr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_WC_UCMEM_CTRLr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_WC_UCMEM_CTRLr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_XGXS0_CTRL_REGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_XGXS0_CTRL_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_XGXS0_CTRL_REGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_XGXS0_CTRL_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_XGXS0_LN0_STATUS0_REGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_XGXS0_LN0_STATUS0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_XGXS0_LN0_STATUS0_REGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_XGXS0_LN0_STATUS0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_XGXS0_LN1_STATUS0_REGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_XGXS0_LN1_STATUS0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_XGXS0_LN1_STATUS0_REGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_XGXS0_LN1_STATUS0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_XGXS0_LN2_STATUS0_REGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_XGXS0_LN2_STATUS0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_XGXS0_LN2_STATUS0_REGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_XGXS0_LN2_STATUS0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_XGXS0_LN3_STATUS0_REGr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_XGXS0_LN3_STATUS0_REGr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_XGXS0_LN3_STATUS0_REGr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_XGXS0_LN3_STATUS0_REGr, REG_PORT_ANY, 0, rv)

#define REG_READ_XLPORT_XGXS_COUNTER_MODEr(unit, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XLPORT_XGXS_COUNTER_MODEr, REG_PORT_ANY, 0, rvp)
#define REG_WRITE_XLPORT_XGXS_COUNTER_MODEr(unit, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XLPORT_XGXS_COUNTER_MODEr, REG_PORT_ANY, 0, rv)

#define REG_READ_XTHOLr(unit, port, rvp) \
	ROBO2_REG_APB2PBUS_READ(unit, XTHOLr, port, 0, rvp)
#define REG_WRITE_XTHOLr(unit, port, rv) \
	ROBO2_REG_APB2PBUS_WRITE(unit, XTHOLr, port, 0, rv)



/*****************************************************************************
 **
 **	MEMORY READ and WRITE MACROS
 **
 *****************************************************************************/


#endif	/* !_SOC_ROBO2_MEMREGS_H */
