<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Actel</spirit:vendor>
  <spirit:library>DirectCore</spirit:library>
  <spirit:name>COREDES</spirit:name>
  <spirit:version>3.0.106</spirit:version>
  <spirit:busInterfaces>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>fs-VerilogSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-Base-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>USER_TB_VERILOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>TB_VERIF_VERILOG_STIMULUS_FILESET-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_ANY_SIMULATION_FILESET"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="user"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_VERIF_VERILOG_STIMULUS_FILESET-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="user"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>fs-VHDLSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-Base-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>USER_TB_VHDL_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VHDL_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VHDL_STIMULUS_FILESET-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_ANY_SIMULATION_FILESET"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VHDL_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="user"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VHDL_STIMULUS_FILESET-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="user"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>fs-Docs-All</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs-All"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>NRESET</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CLK</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>EN</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CLR</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>ED</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PCHK</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>K</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>64</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>D</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>64</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>Q</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>64</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>QVAL</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PERR</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA Family:" spirit:dataType="int" spirit:choiceRef="Choice_FamilyValue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig" spirit:resolve="user">17</spirit:hwParameter>
    </spirit:hwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="Choice_HDL_license" spirit:resolve="user">U</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench:" spirit:dataType="string" actel-cc:choiceRef="Choice_testbench" spirit:resolve="user">user</actel-cc:variantParameter>
    </actel-cc:variantParameters></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="Fusion">17</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3">15</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3E">16</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3L">22</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO">20</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOOe">21</spirit:enumeration>
      <spirit:enumeration spirit:text="PA">14</spirit:enumeration>
      <spirit:enumeration spirit:text="Axcelerator">11</spirit:enumeration>
      <spirit:enumeration spirit:text="RTAX-S">12</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO+">23</spirit:enumeration>
      <spirit:enumeration spirit:text="54SXA">8</spirit:enumeration>
      <spirit:enumeration spirit:text="RTSX-S">9</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_HDL_license</spirit:name>
      <spirit:enumeration spirit:text="Obfuscated">O</spirit:enumeration>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_testbench</spirit:name>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
      <spirit:enumeration spirit:text="user">user</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>vlog/core/coredes.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core/desmain.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core/desmisc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core/dsched.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core/icnt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core/ksched.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core/lxf.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core/parcheck.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core/r2exk.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core/s2p.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>vhdl/core/components.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/coredes.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/desmain.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/desmisc.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/dsched.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/icnt.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/ksched.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/lxf.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/parcheck.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/r2exk.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core/s2p.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-O">
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/coredes.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/desmain.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/desmisc.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/dsched.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/icnt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/ksched.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/lxf.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/parcheck.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/r2exk.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/core_obfuscated/s2p.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-O">
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/components.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/coredes.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/desmain.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/desmisc.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/dsched.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/icnt.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/ksched.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/lxf.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/parcheck.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/r2exk.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/core_obfuscated/s2p.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-Docs-All">
    <spirit:file>
      <spirit:name>docs/CoreDES_HB.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>docs/CoreDES_RN.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>sim/wave_vlog.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VHDL_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>sim/wave_vhdl.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_STIMULUS_FILESET-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/test/user_coredes.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/test/tb_user_coredes.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_VERIF_VERILOG_STIMULUS_FILESET-O">
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/test/user_coredes.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vlog/test/tb_user_coredes.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VHDL_STIMULUS_FILESET-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/test/coredes_pkg.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/test/user_coredes.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/test/tb_user_coredes.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VHDL_STIMULUS_FILESET-O">
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/test/coredes_pkg.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/test/user_coredes.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>vhdl/test/tb_user_coredes.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>CoreDES_lib</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  </spirit:fileSet>
  </spirit:fileSets>
<spirit:vendorExtensions>
  <actel-cc:displayName>CoreDES</actel-cc:displayName>
  <actel-cc:description>The CoreDES macro implements the Data Encryption Standard (DES), which provides a means of securing data. The DES algorithm is described in Federal Information Processing Standards (FIPS) Publication (PUB) 46-3.</actel-cc:description>
  <actel-cc:packageTimestamp>20090430161652</actel-cc:packageTimestamp>
  <actel-cc:categories categoryName="OS" style="hidden">
    <actel-cc:category name="PC">
    </actel-cc:category>
    <actel-cc:category name="Linux">
    </actel-cc:category>
  </actel-cc:categories>
  <actel-cc:categories categoryName="Core Provider">
    <actel-cc:category name="Actel">
    </actel-cc:category>
  </actel-cc:categories>
  <actel-cc:categories categoryName="Functional Category">
    <actel-cc:category name="Peripherals">
    </actel-cc:category>
  </actel-cc:categories>
  <actel-cc:categories categoryName="Market Segment">
    <actel-cc:category name="Aerospace">
    </actel-cc:category>
    <actel-cc:category name="Automotive">
    </actel-cc:category>
    <actel-cc:category name="Military">
    </actel-cc:category>
    <actel-cc:category name="Industrial">
    </actel-cc:category>
    <actel-cc:category name="Medical">
    </actel-cc:category>
    <actel-cc:category name="Consumer">
    </actel-cc:category>
    <actel-cc:category name="Multimedia">
    </actel-cc:category>
    <actel-cc:category name="Gaming">
    </actel-cc:category>
  </actel-cc:categories>
  <actel-cc:categories categoryName="Temperature Grade" style="hidden">
    <actel-cc:category name="Automotive">
    </actel-cc:category>
    <actel-cc:category name="Commercial">
    </actel-cc:category>
    <actel-cc:category name="Industrial">
    </actel-cc:category>
    <actel-cc:category name="Military">
    </actel-cc:category>
  </actel-cc:categories>
  <actel-cc:categories categoryName="Interface Type">
  </actel-cc:categories>
  <actel-cc:categories categoryName="Product Family" style="checkbox">
    <actel-cc:category name="Fusion">
    </actel-cc:category>
    <actel-cc:category name="ProASIC3">
    </actel-cc:category>
    <actel-cc:category name="ProASIC3E">
    </actel-cc:category>
    <actel-cc:category name="ProASIC3L">
    </actel-cc:category>
    <actel-cc:category name="IGLOO">
    </actel-cc:category>
    <actel-cc:category name="IGLOOe">
    </actel-cc:category>
    <actel-cc:category name="PA">
    </actel-cc:category>
    <actel-cc:category name="Axcelerator">
    </actel-cc:category>
    <actel-cc:category name="RTAX-S">
    </actel-cc:category>
    <actel-cc:category name="IGLOO+">
    </actel-cc:category>
    <actel-cc:category name="54SXA">
    </actel-cc:category>
    <actel-cc:category name="RTSX-S">
    </actel-cc:category>
  </actel-cc:categories></spirit:vendorExtensions>
</spirit:component>
