Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 21:26:27 2022
| Host         : BlackTeaIrse running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fsmd_timing_summary_routed.rpt -pb fsmd_timing_summary_routed.pb -rpx fsmd_timing_summary_routed.rpx -warn_on_violation
| Design       : fsmd
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   100         
LUTAR-1    Warning           LUT drives async reset alert  12          
TIMING-20  Warning           Non-clocked latch             6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (298)
5. checking no_input_delay (8)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: RESET (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: n[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: n[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: n[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: n[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: n[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: n[5] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (298)
--------------------------------------------------
 There are 298 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  342          inf        0.000                      0                  342           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           342 Endpoints
Min Delay           342 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.361ns  (logic 3.211ns (43.618%)  route 4.150ns (56.382%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_state_reg[0]/Q
                         net (fo=50, routed)          2.479     2.935    state[0]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.124     3.059 r  ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     4.730    ready_OBUF
    L14                  OBUF (Prop_obuf_I_O)         2.631     7.361 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.361    ready
    L14                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fib_n_reg_reg[5]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 1.110ns (17.299%)  route 5.305ns (82.701%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  RESET_IBUF_inst/O
                         net (fo=100, routed)         4.758     5.744    RESET_IBUF
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.868 f  fib_n_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.547     6.415    fib_n_reg_reg[5]_LDC_i_2_n_0
    SLICE_X4Y96          FDCE                                         f  fib_n_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fib_n_reg_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.399ns  (logic 1.110ns (17.342%)  route 5.289ns (82.658%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  RESET_IBUF_inst/O
                         net (fo=100, routed)         4.756     5.742    RESET_IBUF
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     5.866 f  fib_n_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.533     6.399    fib_n_reg_reg[5]_LDC_i_1_n_0
    SLICE_X3Y96          FDPE                                         f  fib_n_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fib_n_reg_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.110ns (17.542%)  route 5.216ns (82.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  RESET_IBUF_inst/O
                         net (fo=100, routed)         4.570     5.555    RESET_IBUF
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.124     5.679 f  fib_n_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.646     6.326    fib_n_reg_reg[3]_LDC_i_1_n_0
    SLICE_X4Y94          FDPE                                         f  fib_n_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fib_n_reg_reg[4]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 1.110ns (17.569%)  route 5.206ns (82.431%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  RESET_IBUF_inst/O
                         net (fo=100, routed)         4.860     5.845    RESET_IBUF
    SLICE_X2Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.969 f  fib_n_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.347     6.316    fib_n_reg_reg[4]_LDC_i_2_n_0
    SLICE_X3Y97          FDCE                                         f  fib_n_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fib_n_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 1.110ns (17.569%)  route 5.206ns (82.431%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  RESET_IBUF_inst/O
                         net (fo=100, routed)         4.860     5.845    RESET_IBUF
    SLICE_X2Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.969 f  fib_n_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.347     6.316    fib_n_reg_reg[4]_LDC_i_2_n_0
    SLICE_X2Y97          LDCE                                         f  fib_n_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fib_n_reg_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 1.110ns (17.706%)  route 5.158ns (82.294%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  RESET_IBUF_inst/O
                         net (fo=100, routed)         4.758     5.744    RESET_IBUF
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.868 f  fib_n_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.399     6.267    fib_n_reg_reg[5]_LDC_i_2_n_0
    SLICE_X1Y96          LDCE                                         f  fib_n_reg_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fib_n_reg_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 1.110ns (17.706%)  route 5.157ns (82.294%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  RESET_IBUF_inst/O
                         net (fo=100, routed)         4.507     5.493    RESET_IBUF
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.124     5.617 f  fib_n_reg_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.650     6.267    fib_n_reg_reg[4]_LDC_i_1_n_0
    SLICE_X2Y96          FDPE                                         f  fib_n_reg_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fib_n_reg_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 1.110ns (17.925%)  route 5.081ns (82.075%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  RESET_IBUF_inst/O
                         net (fo=100, routed)         4.533     5.519    RESET_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.643 f  fib_n_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.548     6.191    fib_n_reg_reg[0]_LDC_i_2_n_0
    SLICE_X0Y94          FDCE                                         f  fib_n_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fib_n_reg_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.173ns  (logic 1.110ns (17.977%)  route 5.063ns (82.023%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  RESET_IBUF_inst/O
                         net (fo=100, routed)         4.262     5.247    RESET_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.124     5.371 f  fib_n_reg_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.801     6.173    fib_n_reg_reg[0]_LDC_i_1_n_0
    SLICE_X1Y94          FDPE                                         f  fib_n_reg_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fib_n_reg_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            fib_n_reg_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE                         0.000     0.000 r  fib_n_reg_reg[3]_C/C
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fib_n_reg_reg[3]_C/Q
                         net (fo=3, routed)           0.109     0.250    fib_n_reg_reg[3]_C_n_0
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.045     0.295 r  fib_n_reg[3]_P_i_1/O
                         net (fo=1, routed)           0.000     0.295    minusOp[3]
    SLICE_X4Y94          FDPE                                         r  fib_n_reg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_n_reg_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            fib_n_reg_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE                         0.000     0.000 r  fib_n_reg_reg[0]_C/C
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  fib_n_reg_reg[0]_C/Q
                         net (fo=5, routed)           0.110     0.251    fib_n_reg_reg[0]_C_n_0
    SLICE_X1Y94          LUT3 (Prop_lut3_I0_O)        0.045     0.296 r  fib_n_reg[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.296    minusOp[0]
    SLICE_X1Y94          FDPE                                         r  fib_n_reg_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_n_reg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            fib_n_reg_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.203ns (64.660%)  route 0.111ns (35.340%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE                         0.000     0.000 r  fib_n_reg_reg[0]_LDC/G
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  fib_n_reg_reg[0]_LDC/Q
                         net (fo=5, routed)           0.111     0.269    fib_n_reg_reg[0]_LDC_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  fib_n_reg[1]_P_i_1/O
                         net (fo=1, routed)           0.000     0.314    minusOp[1]
    SLICE_X1Y95          FDPE                                         r  fib_n_reg_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1_reg_reg[33]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t0_reg_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.189ns (54.237%)  route 0.159ns (45.763%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE                         0.000     0.000 r  t1_reg_reg[33]/C
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1_reg_reg[33]/Q
                         net (fo=3, routed)           0.159     0.300    fib_OBUF[33]
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.048     0.348 r  t0_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     0.348    t0_reg[33]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  t0_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1_reg_reg[41]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t0_reg_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.189ns (54.237%)  route 0.159ns (45.763%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  t1_reg_reg[41]/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1_reg_reg[41]/Q
                         net (fo=3, routed)           0.159     0.300    fib_OBUF[41]
    SLICE_X2Y79          LUT3 (Prop_lut3_I2_O)        0.048     0.348 r  t0_reg[41]_i_1/O
                         net (fo=1, routed)           0.000     0.348    t0_reg[41]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  t0_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_n_reg_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            fib_n_reg_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.281%)  route 0.163ns (46.719%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE                         0.000     0.000 r  fib_n_reg_reg[3]_C/C
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fib_n_reg_reg[3]_C/Q
                         net (fo=3, routed)           0.108     0.249    fib_n_reg_reg[3]_C_n_0
    SLICE_X4Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.294 r  fib_n_reg[3]_C_i_1/O
                         net (fo=1, routed)           0.055     0.349    fib_n_reg[3]_C_i_1_n_0
    SLICE_X5Y94          FDCE                                         r  fib_n_reg_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1_reg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t0_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.189ns (53.622%)  route 0.163ns (46.378%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE                         0.000     0.000 r  t1_reg_reg[15]/C
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1_reg_reg[15]/Q
                         net (fo=3, routed)           0.163     0.304    fib_OBUF[15]
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.048     0.352 r  t0_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.352    t0_reg[15]_i_1_n_0
    SLICE_X2Y72          FDCE                                         r  t0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_n_reg_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            fib_n_reg_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.373%)  route 0.169ns (47.627%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  fib_n_reg_reg[5]_C/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fib_n_reg_reg[5]_C/Q
                         net (fo=3, routed)           0.169     0.310    fib_n_reg_reg[5]_C_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I2_O)        0.045     0.355 r  fib_n_reg[5]_P_i_2/O
                         net (fo=1, routed)           0.000     0.355    minusOp[5]
    SLICE_X3Y96          FDPE                                         r  fib_n_reg_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_n_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            fib_n_reg_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.189ns (52.899%)  route 0.168ns (47.101%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  fib_n_reg_reg[2]_C/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fib_n_reg_reg[2]_C/Q
                         net (fo=6, routed)           0.168     0.309    fib_n_reg_reg[2]_C_n_0
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.048     0.357 r  fib_n_reg[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.357    minusOp[2]
    SLICE_X2Y94          FDPE                                         r  fib_n_reg_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1_reg_reg[42]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t0_reg_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.226ns (61.610%)  route 0.141ns (38.390%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  t1_reg_reg[42]/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  t1_reg_reg[42]/Q
                         net (fo=3, routed)           0.141     0.269    fib_OBUF[42]
    SLICE_X2Y79          LUT3 (Prop_lut3_I2_O)        0.098     0.367 r  t0_reg[42]_i_1/O
                         net (fo=1, routed)           0.000     0.367    t0_reg[42]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  t0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------





