//
// Copyright (c) 2015 University of Cambridge
// All rights reserved.
//
//
//  File:
//        sss_output_queues_regs_defines.txt
//
//  Description:
//        This file is automatically generated with header defines for the software
//
// This software was developed by
// Stanford University and the University of Cambridge Computer Laboratory
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
// license agreements.  See the NOTICE file distributed with this work for
// additional information regarding copyright ownership.  NetFPGA licenses this
// file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License.  You may obtain a copy of the License at:
//
//   http://www.netfpga-cic.org
//
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied.  See the License for the
// specific language governing permissions and limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//

#define SUME OUTPUT_QUEUES ID OFFSET 0x0
#define SUME OUTPUT_QUEUES ID DEFAULT 0x0000DA03
#define SUME OUTPUT_QUEUES ID WIDTH 32
#define SUME OUTPUT_QUEUES VERSION OFFSET 0x4
#define SUME OUTPUT_QUEUES VERSION DEFAULT 0x1
#define SUME OUTPUT_QUEUES VERSION WIDTH 32
#define SUME OUTPUT_QUEUES RESET OFFSET 0x8
#define SUME OUTPUT_QUEUES RESET DEFAULT 0x0
#define SUME OUTPUT_QUEUES RESET WIDTH 16
#define SUME OUTPUT_QUEUES FLIP OFFSET 0xC
#define SUME OUTPUT_QUEUES FLIP DEFAULT 0x0
#define SUME OUTPUT_QUEUES FLIP WIDTH 32
#define SUME OUTPUT_QUEUES DEBUG OFFSET 0x10
#define SUME OUTPUT_QUEUES DEBUG DEFAULT 0x0
#define SUME OUTPUT_QUEUES DEBUG WIDTH 32
#define SUME OUTPUT_QUEUES PKTIN OFFSET 0x14
#define SUME OUTPUT_QUEUES PKTIN DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTIN WIDTH 32
#define SUME OUTPUT_QUEUES PKTOUT OFFSET 0x18
#define SUME OUTPUT_QUEUES PKTOUT DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTOUT WIDTH 32
#define SUME OUTPUT_QUEUES PKTSTOREDPORT0 OFFSET 0x1C
#define SUME OUTPUT_QUEUES PKTSTOREDPORT0 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTSTOREDPORT0 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT0 OFFSET 0x20
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT0 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT0 WIDTH 32
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT0 OFFSET 0x24
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT0 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT0 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT0 OFFSET 0x28
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT0 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT0 WIDTH 32
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT0 OFFSET 0x2C
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT0 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT0 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT0 OFFSET 0x30
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT0 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT0 WIDTH 32
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT0 OFFSET 0x34
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT0 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT0 WIDTH 32
#define SUME OUTPUT_QUEUES PKTSTOREDPORT1 OFFSET 0x38
#define SUME OUTPUT_QUEUES PKTSTOREDPORT1 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTSTOREDPORT1 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT1 OFFSET 0x3C
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT1 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT1 WIDTH 32
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT1 OFFSET 0x40
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT1 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT1 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT1 OFFSET 0x44
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT1 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT1 WIDTH 32
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT1 OFFSET 0x48
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT1 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT1 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT1 OFFSET 0x4C
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT1 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT1 WIDTH 32
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT1 OFFSET 0x50
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT1 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT1 WIDTH 32
#define SUME OUTPUT_QUEUES PKTSTOREDPORT2 OFFSET 0x54
#define SUME OUTPUT_QUEUES PKTSTOREDPORT2 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTSTOREDPORT2 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT2 OFFSET 0x58
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT2 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT2 WIDTH 32
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT2 OFFSET 0x5C
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT2 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT2 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT2 OFFSET 0x60
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT2 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT2 WIDTH 32
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT2 OFFSET 0x64
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT2 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT2 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT2 OFFSET 0x68
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT2 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT2 WIDTH 32
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT2 OFFSET 0x6C
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT2 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT2 WIDTH 32
#define SUME OUTPUT_QUEUES PKTSTOREDPORT3 OFFSET 0x70
#define SUME OUTPUT_QUEUES PKTSTOREDPORT3 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTSTOREDPORT3 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT3 OFFSET 0x74
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT3 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT3 WIDTH 32
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT3 OFFSET 0x78
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT3 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT3 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT3 OFFSET 0x7C
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT3 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT3 WIDTH 32
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT3 OFFSET 0x80
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT3 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT3 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT3 OFFSET 0x84
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT3 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT3 WIDTH 32
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT3 OFFSET 0x88
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT3 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT3 WIDTH 32
#define SUME OUTPUT_QUEUES PKTSTOREDPORT4 OFFSET 0x8C
#define SUME OUTPUT_QUEUES PKTSTOREDPORT4 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTSTOREDPORT4 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT4 OFFSET 0x90
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT4 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESSTOREDPORT4 WIDTH 32
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT4 OFFSET 0x94
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT4 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTREMOVEDPORT4 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT4 OFFSET 0x98
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT4 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESREMOVEDPORT4 WIDTH 32
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT4 OFFSET 0x9C
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT4 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTDROPPEDPORT4 WIDTH 32
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT4 OFFSET 0xA0
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT4 DEFAULT 0x0
#define SUME OUTPUT_QUEUES BYTESDROPPEDPORT4 WIDTH 32
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT4 OFFSET 0xA4
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT4 DEFAULT 0x0
#define SUME OUTPUT_QUEUES PKTINQUEUEPORT4 WIDTH 32
