
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//client_002.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Bingo PHT WAYS: 16 and PHT_SIZE: 16384
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 2817078 heartbeat IPC: 3.54978 cumulative IPC: 3.54978 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5652610 heartbeat IPC: 3.52668 cumulative IPC: 3.53819 (Simulation time: 0 hr 5 min 6 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8483963 heartbeat IPC: 3.53188 cumulative IPC: 3.53608 (Simulation time: 0 hr 7 min 27 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11320143 heartbeat IPC: 3.52587 cumulative IPC: 3.53352 (Simulation time: 0 hr 9 min 29 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 14142571 heartbeat IPC: 3.54305 cumulative IPC: 3.53543 (Simulation time: 0 hr 11 min 32 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 14142571 (Simulation time: 0 hr 11 min 32 sec) 

% increase in all ip prefetch 274.652
% increase in all ip prefetch -2.5384
Heartbeat CPU 0 instructions: 60000001 cycles: 27034026 heartbeat IPC: 0.775708 cumulative IPC: 0.775708 (Simulation time: 0 hr 13 min 57 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 39960225 heartbeat IPC: 0.773623 cumulative IPC: 0.774664 (Simulation time: 0 hr 16 min 15 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 52662091 heartbeat IPC: 0.787286 cumulative IPC: 0.778826 (Simulation time: 0 hr 18 min 35 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 66147826 heartbeat IPC: 0.741524 cumulative IPC: 0.769153 (Simulation time: 0 hr 20 min 52 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 78875489 heartbeat IPC: 0.78569 cumulative IPC: 0.772405 (Simulation time: 0 hr 23 min 9 sec) 
Finished CPU 0 instructions: 50000001 cycles: 64732918 cumulative IPC: 0.772404 (Simulation time: 0 hr 23 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.772404 instructions: 50000001 cycles: 64732918

CPU 0 Average Load ROB stall cycles: 1.77686e+07
CPU 0 Fraction of times ROB stalled by Loads: 38.2533
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.711e+08
Issued all: 27054385
Issued LT all: 21392440
rob_not_full_when_issued_lt_all: 20968729
Issued LT one: 16044074
rob_not_full_when_issued_lt_one: 15678396
critical_ip_candidate_identification_operations: 6050172
critical_ip_candidate_identification_operation_per_cycle: 0.0934636
 Total stall cycles: 51831275
 Total load stall cycles: 140514718351758
Unique Load IPs: 28376
CPU 0 NUM of IPS identified critical: 34
CPU 0 Num of Load IPs stalling ROB: 19229
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 32
Trouble in retire width: 0.877085
MaC = Marked as critical.
lt_50_percent_before_Mac: 27
gt_90_percent_before_Mac: 1
gt_75_percent_before_Mac: 2
gt_50_percent_before_Mac: 4
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0518292
average_stall_proportion_after: 0.0530095
Critical IP stalls, total frequency: 237756
Non-critical IP stalls, total frequency: 2787330
Total Freq all stalling IPs: 3025086
Critical_IP_Detector_Accuracy_70: 0.764706
Critical_IP_Detector_Accuracy_80: 0.852941
Critical_IP_Detector_Accuracy_90: 1
Critical_IP_Detector_Coverage_70: 0.0565217
Critical_IP_Detector_Coverage_80: 0.0365239
Critical_IP_Detector_Coverage_90: 0.0211706
stat_90_percent_critical_ip_stalls_freq: 2722624
stat_90_percent_non_critical_ip_stalls_freq: 302462
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 61.7925
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 36.6702
Critical_IP_ROB_Stalls_Bucket_0: 99031
Non-critical_IP_ROB_Stalls_Bucket_0: 1547569
Critical_IP_ROB_Stalls_Bucket_1: 66600
Non-critical_IP_ROB_Stalls_Bucket_1: 859713
Critical_IP_ROB_Stalls_Bucket_2: 29049
Non-critical_IP_ROB_Stalls_Bucket_2: 287157
Critical_IP_ROB_Stalls_Bucket_3: 13477
Non-critical_IP_ROB_Stalls_Bucket_3: 68143
Critical_IP_ROB_Stalls_Bucket_4: 8010
Non-critical_IP_ROB_Stalls_Bucket_4: 15024
Critical_IP_ROB_Stalls_Bucket_5: 5008
Non-critical_IP_ROB_Stalls_Bucket_5: 4737
Critical_IP_ROB_Stalls_Bucket_6: 16581
Non-critical_IP_ROB_Stalls_Bucket_6: 4987
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0723 num IPs:  147
percent55: 55.0025 num IPs: 193
percent60: 60.0058 num IPs: 256
percent65: 65.0175 num IPs: 342
percent70: 70.0253 num IPs: 460
percent75: 75.0106 num IPs: 612
percent80: 80.0212 num IPs: 794
percent85: 85.006 num IPs: 1053
percent90: 90.0019 num IPs: 1606
Critical_ROB_Stalls_Percent_0_Bucket_0: 754671
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 891929
Critical_ROB_Stalls_Percent_0_Bucket_1: 496684
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 429629
Critical_ROB_Stalls_Percent_0_Bucket_2: 184948
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 131258
Critical_ROB_Stalls_Percent_0_Bucket_3: 44873
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 36747
Critical_ROB_Stalls_Percent_0_Bucket_4: 14018
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 9016
Critical_ROB_Stalls_Percent_0_Bucket_5: 5382
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 4363
Critical_ROB_Stalls_Percent_0_Bucket_6: 14154
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 7414
Critical_ROB_Stalls_Percent_1_Bucket_0: 829773
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 816827
Critical_ROB_Stalls_Percent_1_Bucket_1: 545709
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 380604
Critical_ROB_Stalls_Percent_1_Bucket_2: 205238
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 110968
Critical_ROB_Stalls_Percent_1_Bucket_3: 48116
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 33504
Critical_ROB_Stalls_Percent_1_Bucket_4: 14882
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 8152
Critical_ROB_Stalls_Percent_1_Bucket_5: 5737
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 4008
Critical_ROB_Stalls_Percent_1_Bucket_6: 14417
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 7151
Critical_ROB_Stalls_Percent_2_Bucket_0: 904728
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 741872
Critical_ROB_Stalls_Percent_2_Bucket_1: 591004
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 335309
Critical_ROB_Stalls_Percent_2_Bucket_2: 225213
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 90993
Critical_ROB_Stalls_Percent_2_Bucket_3: 55797
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 25823
Critical_ROB_Stalls_Percent_2_Bucket_4: 16495
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 6539
Critical_ROB_Stalls_Percent_2_Bucket_5: 6473
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 3272
Critical_ROB_Stalls_Percent_2_Bucket_6: 15516
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 6052
Critical_ROB_Stalls_Percent_3_Bucket_0: 972978
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 673622
Critical_ROB_Stalls_Percent_3_Bucket_1: 652688
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 273625
Critical_ROB_Stalls_Percent_3_Bucket_2: 240492
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 75714
Critical_ROB_Stalls_Percent_3_Bucket_3: 59774
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 21846
Critical_ROB_Stalls_Percent_3_Bucket_4: 17679
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 5355
Critical_ROB_Stalls_Percent_3_Bucket_5: 7139
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 2606
Critical_ROB_Stalls_Percent_3_Bucket_6: 16085
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 5483
Critical_ROB_Stalls_Percent_4_Bucket_0: 1052472
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 594128
Critical_ROB_Stalls_Percent_4_Bucket_1: 706808
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 219505
Critical_ROB_Stalls_Percent_4_Bucket_2: 254294
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 61912
Critical_ROB_Stalls_Percent_4_Bucket_3: 62237
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 19383
Critical_ROB_Stalls_Percent_4_Bucket_4: 18559
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 4475
Critical_ROB_Stalls_Percent_4_Bucket_5: 7523
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 2222
Critical_ROB_Stalls_Percent_4_Bucket_6: 16432
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 5136
Critical_ROB_Stalls_Percent_5_Bucket_0: 1133894
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 512706
Critical_ROB_Stalls_Percent_5_Bucket_1: 752904
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 173409
Critical_ROB_Stalls_Percent_5_Bucket_2: 268883
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 47323
Critical_ROB_Stalls_Percent_5_Bucket_3: 66717
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 14903
Critical_ROB_Stalls_Percent_5_Bucket_4: 19472
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 3562
Critical_ROB_Stalls_Percent_5_Bucket_5: 8149
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 1596
Critical_ROB_Stalls_Percent_5_Bucket_6: 19115
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 2453
Critical_ROB_Stalls_Percent_6_Bucket_0: 1210893
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 435707
Critical_ROB_Stalls_Percent_6_Bucket_1: 802085
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 124228
Critical_ROB_Stalls_Percent_6_Bucket_2: 286180
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 30026
Critical_ROB_Stalls_Percent_6_Bucket_3: 73129
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 8491
Critical_ROB_Stalls_Percent_6_Bucket_4: 20342
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 2692
Critical_ROB_Stalls_Percent_6_Bucket_5: 8314
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 1431
Critical_ROB_Stalls_Percent_6_Bucket_6: 19762
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 1806
Critical_ROB_Stalls_Percent_7_Bucket_0: 1310581
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 336019
Critical_ROB_Stalls_Percent_7_Bucket_1: 842345
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 83968
Critical_ROB_Stalls_Percent_7_Bucket_2: 293795
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 22411
Critical_ROB_Stalls_Percent_7_Bucket_3: 75042
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 6578
Critical_ROB_Stalls_Percent_7_Bucket_4: 20996
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 2038
Critical_ROB_Stalls_Percent_7_Bucket_5: 8698
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 1047
Critical_ROB_Stalls_Percent_7_Bucket_6: 20045
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 1523
Critical_ROB_Stalls_Percent_8_Bucket_0: 1411985
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 234615
Critical_ROB_Stalls_Percent_8_Bucket_1: 878858
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 47455
Critical_ROB_Stalls_Percent_8_Bucket_2: 302366
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 13840
Critical_ROB_Stalls_Percent_8_Bucket_3: 77404
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 4216
Critical_ROB_Stalls_Percent_8_Bucket_4: 22025
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 1009
Critical_ROB_Stalls_Percent_8_Bucket_5: 9116
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 629
Critical_ROB_Stalls_Percent_8_Bucket_6: 20870
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 698
Average ROB occupancy Load Stall Begin: 49.8178
Average ROB occupancy Load Stall End: 59.2806
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 85.9473
Average ROB occupancy Critical Load Stall End: 96.4002
Min ROB occupancy Critical Load Stall Begin: 2
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 2
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 1957654
 ROB Load Stall End Bucket Count 0: 1646600
 ROB Critical Load Stall Begin Bucket Count 0: 103032
 ROB Critical Load Stall End Bucket Count 0: 84893
 ROB Load Stall Begin Bucket Count 1: 727994
 ROB Load Stall End Bucket Count 1: 926313
 ROB Critical Load Stall Begin Bucket Count 1: 45522
 ROB Critical Load Stall End Bucket Count 1: 54758
 ROB Load Stall Begin Bucket Count 2: 234951
 ROB Load Stall End Bucket Count 2: 316206
 ROB Critical Load Stall Begin Bucket Count 2: 18574
 ROB Critical Load Stall End Bucket Count 2: 23666
 ROB Load Stall Begin Bucket Count 3: 59277
 ROB Load Stall End Bucket Count 3: 81620
 ROB Critical Load Stall Begin Bucket Count 3: 9636
 ROB Critical Load Stall End Bucket Count 3: 11375
 ROB Load Stall Begin Bucket Count 4: 17199
 ROB Load Stall End Bucket Count 4: 23034
 ROB Critical Load Stall Begin Bucket Count 4: 5188
 ROB Critical Load Stall End Bucket Count 4: 6308
 ROB Load Stall Begin Bucket Count 5: 8218
 ROB Load Stall End Bucket Count 5: 9745
 ROB Critical Load Stall Begin Bucket Count 5: 3752
 ROB Critical Load Stall End Bucket Count 5: 4080
 ROB Load Stall Begin Bucket Count 6: 19793
 ROB Load Stall End Bucket Count 6: 21568
 ROB Critical Load Stall Begin Bucket Count 6: 14527
 ROB Critical Load Stall End Bucket Count 6: 15151
PIST Tag Read Accesses: 3134802
PIST Read Accesses: 1567401
PIST Tag Write Accesses: 3134802
PIST Write Accesses: 1567401
Criticality detector called times: 2824855
Max global_stall_cycles_count: 3001998
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 94
CIC Tag Read Accesses: 82638748
CIC Read Accesses: 0
CIC Tag Write Accesses: 2777
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:    9213866  HIT:    9084245  MISS:     129621  HIT %:    98.5932  MISS %:     1.4068   MPKI: 2.59242
ITLB LOAD TRANSLATION ACCESS:    8314723  HIT:    8270032  MISS:      44691  HIT %:    99.4625  MISS %:   0.537492   MPKI: 0.89382
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:     899143  HIT:     814213  MISS:      84930  HIT %:    90.5543  MISS %:    9.44566   MPKI: 1.6986
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      70643  USELESS:      14285
ITLB USEFUL LOAD PREFETCHES:      70643 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:      70643 LATE PREFETCHES: 305 DROPPED PREFETCHES: 254
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 108219 cycles
ITLB RQ	ACCESS:   12637688	FORWARD:          0	MERGED:    3405525	TO_CACHE:    9232163

DTLB TOTAL     ACCESS:   10058235  HIT:    9899722  MISS:     158513  HIT %:     98.424  MISS %:    1.57595   MPKI: 3.17026
DTLB LOAD TRANSLATION ACCESS:   10058235  HIT:    9899722  MISS:     158513  HIT %:     98.424  MISS %:    1.57595   MPKI: 3.17026
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 11.0484 cycles
DTLB RQ	ACCESS:   13618822	FORWARD:          0	MERGED:    3543154	TO_CACHE:   10075668

STLB TOTAL     ACCESS:     288134  HIT:     279832  MISS:       8302  HIT %:    97.1187  MISS %:     2.8813   MPKI: 0.16604
STLB LOAD TRANSLATION ACCESS:     202899  HIT:     195507  MISS:       7392  HIT %:    96.3568  MISS %:    3.64319   MPKI: 0.14784
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      85235  HIT:      84325  MISS:        910  HIT %:    98.9324  MISS %:    1.06764   MPKI: 0.0182
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        323  USELESS:        587
STLB USEFUL LOAD PREFETCHES:        323 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:        323 LATE PREFETCHES: 0 DROPPED PREFETCHES: 254
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 45.5676 cycles
STLB RQ	ACCESS:     288388	FORWARD:          0	MERGED:          0	TO_CACHE:     288388

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   13395442  HIT:   13154634  MISS:     240808  HIT %:    98.2023  MISS %:    1.79769   MPKI: 4.81616
L1D LOAD      ACCESS:    7014758  HIT:    6871289  MISS:     143469  HIT %:    97.9548  MISS %:    2.04525   MPKI: 2.86938
L1D RFO       ACCESS:    6380684  HIT:    6283345  MISS:      97339  HIT %:    98.4745  MISS %:    1.52553   MPKI: 1.94678
L1Dprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 54.3445 cycles
L1D RQ	ACCESS:   11302801	FORWARD:          0	MERGED:    4099714	TO_CACHE:    7028019
L1D WQ	ACCESS:    6777772	FORWARD:     175068	MERGED:     186969	TO_CACHE:    6590803

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   12548637  HIT:   11602655  MISS:     945982  HIT %:    92.4615  MISS %:    7.53852   MPKI: 18.9196
L1I LOAD      ACCESS:    9990519  HIT:    9813952  MISS:     176567  HIT %:    98.2327  MISS %:    1.76735   MPKI: 3.53134
L1I PREFETCH  ACCESS:    2558118  HIT:    1788703  MISS:     769415  HIT %:    69.9226  MISS %:    30.0774   MPKI: 15.3883
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    2739450  ISSUED:    2734033  USEFUL:     521126  USELESS:     248289
L1I USEFUL LOAD PREFETCHES:     521126 PREFETCH ISSUED TO LOWER LEVEL:     786164  ACCURACY: 66.2872
L1I TIMELY PREFETCHES:     521126 LATE PREFETCHES: 16582 DROPPED PREFETCHES: 511
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 786164 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 809522 cycles
L1I RQ	ACCESS:   15032473	FORWARD:          0	MERGED:    5017855	TO_CACHE:   10014618
L1I PQ	ACCESS:    2734033	FORWARD:          0	MERGED:     110963	TO_CACHE:    2623070

BTB TOTAL     ACCESS:    6850856  HIT:    6216517  MISS:     634339  HIT %:    90.7407  MISS %:    9.25927   MPKI: 12.6868
BTB BRANCH_DIRECT_JUMP	ACCESS:     517397  HIT:     498758  MISS:      18639
BTB BRANCH_INDIRECT	ACCESS:     112347  HIT:      56826  MISS:      55521
BTB BRANCH_CONDITIONAL	ACCESS:    4051503  HIT:    3997511  MISS:      53992
BTB BRANCH_DIRECT_CALL	ACCESS:     960973  HIT:     922167  MISS:      38806
BTB BRANCH_INDIRECT_CALL	ACCESS:     123707  HIT:      94699  MISS:      29008
BTB BRANCH_RETURN	ACCESS:    1084929  HIT:     646556  MISS:     438373
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1331510  HIT:    1113676  MISS:     217834  HIT %:    83.6401  MISS %:    16.3599   MPKI: 4.35668
L2C LOAD      ACCESS:     303452  HIT:     226699  MISS:      76753  HIT %:    74.7067  MISS %:    25.2933   MPKI: 1.53506
L2C DATA LOAD MPKI: 0.9196
L2C INSTRUCTION LOAD MPKI: 0.61546
L2C RFO       ACCESS:      97338  HIT:      32162  MISS:      65176  HIT %:    33.0416  MISS %:    66.9584   MPKI: 1.30352
L2C PREFETCH  ACCESS:     803555  HIT:     735031  MISS:      68524  HIT %:    91.4724  MISS %:    8.52761   MPKI: 1.37048
L2C DATA PREFETCH MPKI: 0.2365
L2C INSTRUCTION PREFETCH MPKI: 1.13398
L2C WRITEBACK ACCESS:     118336  HIT:     112733  MISS:       5603  HIT %:    95.2652  MISS %:    4.73482   MPKI: 0.11206
L2C LOAD TRANSLATION ACCESS:       7649  HIT:       6020  MISS:       1629  HIT %:    78.7031  MISS %:    21.2969   MPKI: 0.03258
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:       1180  HIT:       1031  MISS:        149  HIT %:    87.3729  MISS %:    12.6271   MPKI: 0.00298
L2Cprefetch_cycle_count: 2113 prefetches_per_prefetch_cycle: 8.34974
L2C PREFETCH  REQUESTED:      17643  ISSUED:      17643  USEFUL:      11494  USELESS:      56808
L2C USEFUL LOAD PREFETCHES:      11494 PREFETCH ISSUED TO LOWER LEVEL:      68555  ACCURACY: 16.7661
L2C TIMELY PREFETCHES:      11494 LATE PREFETCHES: 31 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 11856 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 68.8696 cycles
L2C RQ	ACCESS:     409622	FORWARD:          0	MERGED:          0	TO_CACHE:     409619
L2C WQ	ACCESS:     118336	FORWARD:          3	MERGED:          0	TO_CACHE:     118336
L2C PQ	ACCESS:     803640	FORWARD:          0	MERGED:          0	TO_CACHE:     803640

L2C Instructions Evicting Data 52684
L2C Translations Evicting Data 1007
L2C Data Evicting Data 72037
L2C Instructions Evicting Instructions 34119
L2C Translations Evicting Instructions 732
L2C Data Evicting Instructions 49912
L2C Instructions Evicting Translations 669
L2C Translations Evicting Translations 39
L2C Data Evicting Translations 1032
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       8556  HIT:       8556  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       7392  HIT:       7392  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:       1164  HIT:       1164  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       8556  HIT:       8556  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       7392  HIT:       7392  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:       1164  HIT:       1164  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       8548  HIT:       8539  MISS:          9  HIT %:    99.8947  MISS %:   0.105288   MPKI: 0.00018
PSCL3 LOAD TRANSLATION ACCESS:       7386  HIT:       7377  MISS:          9  HIT %:    99.8781  MISS %:   0.121852   MPKI: 0.00018
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:       1162  HIT:       1162  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       8556  HIT:       8289  MISS:        267  HIT %:    96.8794  MISS %:    3.12062   MPKI: 0.00534
PSCL2 LOAD TRANSLATION ACCESS:       7407  HIT:       7140  MISS:        267  HIT %:    96.3953  MISS %:     3.6047   MPKI: 0.00534
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:       1149  HIT:       1149  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     284404  HIT:     223259  MISS:      61145  HIT %:    78.5007  MISS %:    21.4993   MPKI: 1.2229
LLC LOAD      ACCESS:      76722  HIT:      62080  MISS:      14642  HIT %:    80.9155  MISS %:    19.0845   MPKI: 0.29284
LLC RFO       ACCESS:      65176  HIT:      30928  MISS:      34248  HIT %:    47.4531  MISS %:    52.5469   MPKI: 0.68496
LLC PREFETCH  ACCESS:      68555  HIT:      57262  MISS:      11293  HIT %:    83.5271  MISS %:    16.4729   MPKI: 0.22586
LLC WRITEBACK ACCESS:      72173  HIT:      71518  MISS:        655  HIT %:    99.0925  MISS %:   0.907542   MPKI: 0.0131
LLC LOAD TRANSLATION ACCESS:       1629  HIT:       1326  MISS:        303  HIT %:    81.3996  MISS %:    18.6004   MPKI: 0.00606
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        149  HIT:        145  MISS:          4  HIT %:    97.3154  MISS %:    2.68456   MPKI: 8e-05
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        259  USELESS:       5770
LLC USEFUL LOAD PREFETCHES:        259 PREFETCH ISSUED TO LOWER LEVEL:      11293  ACCURACY: 2.29346
LLC TIMELY PREFETCHES:        259 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 140.744 cycles
LLC RQ	ACCESS:     143676	FORWARD:          0	MERGED:          0	TO_CACHE:     143676
LLC WQ	ACCESS:      72174	FORWARD:          0	MERGED:          0	TO_CACHE:      72174
LLC PQ	ACCESS:      68555	FORWARD:          0	MERGED:          0	TO_CACHE:      68555

LLC Dense regions hint to LLC: 0

RAW hits: 1752563
Loads Generated: 13055366
Loads sent to L1D: 11302801
Stores Generated: 6777761
Stores sent to L1D: 6777772
Major fault: 0 Minor fault: 3152
Allocated PAGES: 3152
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
total_pref_operate_instances_l2: 742945
dynamic_config_counter_instances_l2_1: 711963
dynamic_config_counter_instances_l2_2: 19716
dynamic_config_counter_instances_l2_3: 11266
dynamic_config_counter_instances_l2_4: 0
dynamic_config_counter_instances_l2_5: 0
[Bingo] PHT Access: 4290
[Bingo] PHT Hit PC+Addr: 806
[Bingo] PHT Hit PC+Offs: 1400
[Bingo] PHT Miss: 2084
[Bingo] Prefetch PC+Addr: 0
[Bingo] Prefetch PC+Offs: 0
[Bingo] Useful PC+Addr: 0
[Bingo] Useful PC+Offs: 0
[Bingo] Useless PC+Addr: 0
[Bingo] Useless PC+Offs: 0
[Bingo] L1 Prefetch per Region: 0
[Bingo] L2 Prefetch per Region: 12.8128
[Bingo] L3 Prefetch per Region: 0
[Bingo] No Prefetch per Region: 19.1872
[Bingo] Number of Voters Mean: 4.61714
[Bingo] Number of Voters SD: 4.92971
PHT read accesses: 12782
PHT write accesses: 2225
AT read accesses: 22985
AT write accesses: 23198
FT read accesses: 8812
FT write accesses: 4290
PS read accesses: 4459
PS write accesses: 2206
PHT tag read accesses: 101015
PHT tag write accesses: 3031
AT tag read accesses: 3981278
AT tag write accesses: 25205
FT tag read accesses: 3735619
FT tag write accesses: 10418
PS tag read accesses: 486430
PS tag write accesses: 6640

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      26434  ROW_BUFFER_MISS:      34056
 DBUS_CONGESTED:         48
 WQ ROW_BUFFER_HIT:       7845  ROW_BUFFER_MISS:      32364  FULL:          0

 AVG_CONGESTED_CYCLE: 2
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 58331634
0banks busy for write cycles: 12358
1banks busy for read cycles: 2742988
1banks busy for write cycles: 1712246
2banks busy for read cycles: 367936
2banks busy for write cycles: 365718
3banks busy for read cycles: 118998
3banks busy for write cycles: 132935
4banks busy for read cycles: 69185
4banks busy for write cycles: 92577
5banks busy for read cycles: 67371
5banks busy for write cycles: 73985
6banks busy for read cycles: 70056
6banks busy for write cycles: 71854
7banks busy for read cycles: 72135
7banks busy for write cycles: 90049
8banks busy for read cycles: 132350
8banks busy for write cycles: 208544

CPU 0 Branch Prediction Accuracy: 99.2117% MPKI: 1.49752 Average ROB Occupancy at Mispredict: 49.4436
Branch types
NOT_BRANCH: 40501574 81.0031%
BRANCH_DIRECT_JUMP: 517397 1.03479%
BRANCH_INDIRECT: 112347 0.224694%
BRANCH_CONDITIONAL: 6698733 13.3975%
BRANCH_DIRECT_CALL: 960973 1.92195%
BRANCH_INDIRECT_CALL: 123707 0.247414%
BRANCH_RETURN: 1084929 2.16986%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 3152
