// Seed: 3597397336
module module_0;
  wire  id_1;
  logic id_2 = 1'd0 > id_2;
  genvar id_3;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply1 id_4
);
  reg id_6;
  for (id_7 = -1; id_7 != {1, -1}; id_6 = id_2 !=? (!id_6)) begin : LABEL_0
    assign id_6 = id_3;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output wand id_0,
    input tri id_1,
    input wand id_2,
    output tri0 id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply0 id_8,
    input uwire id_9,
    output supply1 id_10
);
  assign id_10 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
