ARM_BASE_WCR,VAR_0
ARM_BASE_WVR,VAR_1
ARM_BREAKPOINT_LEN_8,VAR_2
ARM_DEBUG_ARCH_V7_1,VAR_3
ARM_FSR_ACCESS_MASK,VAR_4
BUG_ON,FUNC_0
HW_BREAKPOINT_R,VAR_5
HW_BREAKPOINT_W,VAR_6
core_num_wrps,VAR_7
counter_arch_bp,FUNC_1
debug_arch,VAR_8
debug_exception_updates_fsr,FUNC_2
decode_ctrl_reg,FUNC_3
enable_single_step,FUNC_4
hw_breakpoint_type,FUNC_5
instruction_pointer,FUNC_6
is_default_overflow_handler,FUNC_7
perf_bp_event,FUNC_8
pr_debug,FUNC_9
rcu_read_lock,FUNC_10
rcu_read_unlock,FUNC_11
read_wb_reg,FUNC_12
this_cpu_ptr,FUNC_13
wp_on_reg,VAR_9
watchpoint_handler,FUNC_14
addr,VAR_10
fsr,VAR_11
regs,VAR_12
i,VAR_13
access,VAR_14
val,VAR_15
ctrl_reg,VAR_16
alignment_mask,VAR_17
wp,VAR_18
slots,VAR_19
info,VAR_20
ctrl,VAR_21
