#pragma once
#include "vcd_writer.hpp"

struct Sample2_stage {
  uint64_t hidx;

  UInt<1>  to1_aValid;
  UInt<32> to1_a;

  UInt<1>  to2_eValid;
  UInt<32> to2_e;

  UInt<1>  to3_dValid;
  UInt<32> to3_d;

  UInt<32> tmp;

//  void cycle(UInt<1> s1_to2_aValid, UInt<32> s1_to2_a, UInt<32> s1_to2_b) {
//    to3_dValid =  !(tmp.bit<0>());
//    to3_d = tmp.addw(s1_to2_b);
//
//    to2_eValid =  tmp.bit<0>() && s1_to2_aValid && to1_aValid;
//    UInt<32> tmp3 = tmp.addw(s1_to2_a);
//
//    to2_e = tmp3.addw(to1_a);
//
//    //to1_aValid =  (tmp & UInt<32>(2)) == UInt<32>(2);
//    to1_aValid =  tmp.bit<1>();
//    to1_a = tmp.addw(UInt<32>(3));
//
//    tmp = tmp.addw(UInt<32>(13));
//  }
#ifdef SIMLIB_VCD
  std::string     scope_name;
  vcd::VCDWriter* vcd_writer;
  // vcd::VCDWriter* vcd_writer = vcd::initialize_vcd_writer();
  vcd::VarPtr vcd_clk        = vcd_writer->register_passed_var(scope_name, "clk", vcd::VariableType::wire, 1);
  vcd::VarPtr vcd_reset      = vcd_writer->register_passed_var(scope_name, "reset", vcd::VariableType::wire, 1);
  vcd::VarPtr vcd_to2_aValid = vcd_writer->register_passed_var(scope_name, "to2_aValid", vcd::VariableType::wire, 1);
  vcd::VarPtr vcd_to2_a      = vcd_writer->register_passed_var(scope_name, "to2_a[31:0]", vcd::VariableType::wire, 32);
  vcd::VarPtr vcd_tmp        = vcd_writer->register_var(scope_name, "tmp[31:0]", vcd::VariableType::wire, 32);
  vcd::VarPtr vcd_to2_b      = vcd_writer->register_passed_var(scope_name, "to2_b[31:0]", vcd::VariableType::wire, 32);
  vcd::VarPtr vcd_to1_aValid = vcd_writer->register_passed_var(scope_name, "to1_aValid", vcd::VariableType::wire, 1);
  vcd::VarPtr vcd_to1_a      = vcd_writer->register_passed_var(scope_name, "to1_a[31:0]", vcd::VariableType::wire, 32);
  vcd::VarPtr vcd_to2_eValid = vcd_writer->register_passed_var(scope_name, "to2_eValid", vcd::VariableType::wire, 1);
  vcd::VarPtr vcd_to2_e      = vcd_writer->register_passed_var(scope_name, "to2_e[31:0]", vcd::VariableType::wire, 32);
  vcd::VarPtr vcd_to3_dValid = vcd_writer->register_passed_var(scope_name, "to3_dValid", vcd::VariableType::wire, 1);
  vcd::VarPtr vcd_to3_d      = vcd_writer->register_passed_var(scope_name, "to3_d[31:0]", vcd::VariableType::wire, 32);
  Sample2_stage(uint64_t _hidx, const std::string& parent_name, vcd::VCDWriter* writer);
  void vcd_reset_cycle();
  void vcd_posedge();
  void vcd_negedge();
  void vcd_comb(UInt<1> s1_to2_aValid, UInt<32> s1_to2_a, UInt<32> s1_to2_b) {
    // vcd_writer->change(vcd_reset, t,"0");
    // vcd_writer->change(vcd_clk, t, "1");
    to3_dValid = !(tmp.bit<0>());
    vcd_writer->change(vcd_to3_dValid, to3_dValid.to_string_binary());
    to3_d = tmp.addw(s1_to2_b);
    vcd_writer->change(vcd_to3_d, to3_d.to_string_binary());

    to2_eValid = tmp.bit<0>() && s1_to2_aValid && to1_aValid;
    vcd_writer->change(vcd_to2_eValid, to2_eValid.to_string_binary());
    UInt<32> tmp3 = tmp.addw(s1_to2_a);

    to2_e = tmp3.addw(to1_a);
    vcd_writer->change(vcd_to2_e, to2_e.to_string_binary());

    // to1_aValid =  (tmp & UInt<32>(2)) == UInt<32>(2);
    to1_aValid = tmp.bit<1>();
    vcd_writer->change(vcd_to1_aValid, to1_aValid.to_string_binary());
    to1_a = tmp.addw(UInt<32>(3));
    vcd_writer->change(vcd_to1_a, to1_a.to_string_binary());

    tmp = tmp.addw(UInt<32>(13));
    vcd_writer->change(vcd_tmp, tmp.to_string_binary());
  }
#else
  Sample2_stage(uint64_t _hidx);
  void reset_cycle();
  void cycle(UInt<1> s1_to2_aValid, UInt<32> s1_to2_a, UInt<32> s1_to2_b) {
    to3_dValid = !(tmp.bit<0>());
    to3_d      = tmp.addw(s1_to2_b);

    to2_eValid    = tmp.bit<0>() && s1_to2_aValid && to1_aValid;
    UInt<32> tmp3 = tmp.addw(s1_to2_a);

    to2_e = tmp3.addw(to1_a);

    // to1_aValid =  (tmp & UInt<32>(2)) == UInt<32>(2);
    to1_aValid = tmp.bit<1>();
    to1_a      = tmp.addw(UInt<32>(3));

    tmp = tmp.addw(UInt<32>(13));
  }
#endif
#ifdef SIMLIB_TRACE
  void add_signature(Simlib_signature& sign);
#endif
};
