#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001cc59e1c240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001cc59d6a5c0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_000001cc59d3c310 .functor NOT 1, L_000001cc59dc1ef0, C4<0>, C4<0>, C4<0>;
L_000001cc59d3c380 .functor XOR 2, L_000001cc59dc1770, L_000001cc59dc1270, C4<00>, C4<00>;
L_000001cc59d3ba50 .functor XOR 2, L_000001cc59d3c380, L_000001cc59dc0690, C4<00>, C4<00>;
v000001cc59dc0af0_0 .net *"_ivl_10", 1 0, L_000001cc59dc0690;  1 drivers
v000001cc59dc0b90_0 .net *"_ivl_12", 1 0, L_000001cc59d3ba50;  1 drivers
v000001cc59dc22b0_0 .net *"_ivl_2", 1 0, L_000001cc59dc2490;  1 drivers
v000001cc59dc1db0_0 .net *"_ivl_4", 1 0, L_000001cc59dc1770;  1 drivers
v000001cc59dc2210_0 .net *"_ivl_6", 1 0, L_000001cc59dc1270;  1 drivers
v000001cc59dc18b0_0 .net *"_ivl_8", 1 0, L_000001cc59d3c380;  1 drivers
v000001cc59dc2350_0 .net "areset", 0 0, L_000001cc59d3bba0;  1 drivers
v000001cc59dc1f90_0 .var "clk", 0 0;
v000001cc59dc14f0_0 .net "state_dut", 1 0, v000001cc59dc1450_0;  1 drivers
v000001cc59dc16d0_0 .net "state_ref", 1 0, v000001cc59d3fae0_0;  1 drivers
v000001cc59dc13b0_0 .var/2u "stats1", 159 0;
v000001cc59dc1310_0 .var/2u "strobe", 0 0;
v000001cc59dc1c70_0 .net "tb_match", 0 0, L_000001cc59dc1ef0;  1 drivers
v000001cc59dc1e50_0 .net "tb_mismatch", 0 0, L_000001cc59d3c310;  1 drivers
v000001cc59dc2170_0 .net "train_taken", 0 0, L_000001cc59dc1810;  1 drivers
v000001cc59dc2030_0 .net "train_valid", 0 0, v000001cc59d3f360_0;  1 drivers
v000001cc59dc0d70_0 .net "wavedrom_enable", 0 0, v000001cc59d3f400_0;  1 drivers
v000001cc59dc11d0_0 .net/2s "wavedrom_hide_after_time", 31 0, v000001cc59dc0c30_0;  1 drivers
v000001cc59dc0e10_0 .net "wavedrom_title", 511 0, v000001cc59dc0cd0_0;  1 drivers
L_000001cc59dc2490 .concat [ 2 0 0 0], v000001cc59d3fae0_0;
L_000001cc59dc1770 .concat [ 2 0 0 0], v000001cc59d3fae0_0;
L_000001cc59dc1270 .concat [ 2 0 0 0], v000001cc59dc1450_0;
L_000001cc59dc0690 .concat [ 2 0 0 0], v000001cc59d3fae0_0;
L_000001cc59dc1ef0 .cmp/eeq 2, L_000001cc59dc2490, L_000001cc59d3ba50;
S_000001cc59d6a750 .scope module, "good1" "RefModule" 3 144, 4 2 0, S_000001cc59d6a5c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "train_valid";
    .port_info 3 /INPUT 1 "train_taken";
    .port_info 4 /OUTPUT 2 "state";
v000001cc59d3f900_0 .net "areset", 0 0, L_000001cc59d3bba0;  alias, 1 drivers
v000001cc59d3f040_0 .net "clk", 0 0, v000001cc59dc1f90_0;  1 drivers
v000001cc59d3fae0_0 .var "state", 1 0;
v000001cc59d3fb80_0 .net "train_taken", 0 0, L_000001cc59dc1810;  alias, 1 drivers
v000001cc59d3fcc0_0 .net "train_valid", 0 0, v000001cc59d3f360_0;  alias, 1 drivers
E_000001cc59d3b360 .event posedge, v000001cc59d3f900_0, v000001cc59d3f040_0;
S_000001cc59e1e170 .scope module, "stim1" "stimulus_gen" 3 138, 3 6 0, S_000001cc59d6a5c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "train_valid";
    .port_info 3 /OUTPUT 1 "train_taken";
    .port_info 4 /INPUT 1 "tb_match";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /OUTPUT 32 "wavedrom_hide_after_time";
L_000001cc59d3bba0 .functor BUFZ 1, v000001cc59d3f540_0, C4<0>, C4<0>, C4<0>;
L_000001cc5a160088 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v000001cc59d3f680_0 .net *"_ivl_2", 0 0, L_000001cc5a160088;  1 drivers
v000001cc59d3f7c0_0 .net "areset", 0 0, L_000001cc59d3bba0;  alias, 1 drivers
v000001cc59d3f5e0_0 .net "clk", 0 0, v000001cc59dc1f90_0;  alias, 1 drivers
v000001cc59d3f540_0 .var "reset", 0 0;
v000001cc59d3ef00_0 .net "tb_match", 0 0, L_000001cc59dc1ef0;  alias, 1 drivers
v000001cc59d3efa0_0 .net "train_taken", 0 0, L_000001cc59dc1810;  alias, 1 drivers
v000001cc59d3f180_0 .var "train_taken_r", 0 0;
v000001cc59d3f360_0 .var "train_valid", 0 0;
v000001cc59d3f400_0 .var "wavedrom_enable", 0 0;
v000001cc59dc0c30_0 .var/2s "wavedrom_hide_after_time", 31 0;
v000001cc59dc0cd0_0 .var "wavedrom_title", 511 0;
E_000001cc59d3b460/0 .event negedge, v000001cc59d3f040_0;
E_000001cc59d3b460/1 .event posedge, v000001cc59d3f040_0;
E_000001cc59d3b460 .event/or E_000001cc59d3b460/0, E_000001cc59d3b460/1;
L_000001cc59dc1810 .functor MUXZ 1, L_000001cc5a160088, v000001cc59d3f180_0, v000001cc59d3f360_0, C4<>;
S_000001cc59e1e300 .scope task, "reset_test" "reset_test" 3 32, 3 32 0, S_000001cc59e1e170;
 .timescale -12 -12;
v000001cc59d3fd60_0 .var/2u "arfail", 0 0;
v000001cc59d3f220_0 .var "async", 0 0;
v000001cc59d3fc20_0 .var/2u "datafail", 0 0;
v000001cc59d3f860_0 .var/2u "srfail", 0 0;
E_000001cc59d3b4e0 .event posedge, v000001cc59d3f040_0;
E_000001cc59d3b520 .event negedge, v000001cc59d3f040_0;
TD_tb.stim1.reset_test ;
    %wait E_000001cc59d3b4e0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f540_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001cc59d3b4e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001cc59d3b520;
    %load/vec4 v000001cc59d3ef00_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001cc59d3fc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f540_0, 0;
    %wait E_000001cc59d3b4e0;
    %load/vec4 v000001cc59d3ef00_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001cc59d3fd60_0, 0, 1;
    %wait E_000001cc59d3b4e0;
    %load/vec4 v000001cc59d3ef00_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001cc59d3f860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f540_0, 0;
    %load/vec4 v000001cc59d3f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 46 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001cc59d3fd60_0;
    %load/vec4 v000001cc59d3f220_0;
    %load/vec4 v000001cc59d3fc20_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001cc59d3f220_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 48 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001cc59e1e490 .scope task, "wavedrom_start" "wavedrom_start" 3 23, 3 23 0, S_000001cc59e1e170;
 .timescale -12 -12;
v000001cc59d3f2c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001cc59d61f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 26, 3 26 0, S_000001cc59e1e170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001cc59d620c0 .scope module, "top_module1" "TopModule" 3 151, 5 3 0, S_000001cc59d6a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "train_valid";
    .port_info 3 /INPUT 1 "train_taken";
    .port_info 4 /OUTPUT 2 "state";
v000001cc59dc23f0_0 .net "areset", 0 0, L_000001cc59d3bba0;  alias, 1 drivers
v000001cc59dc1130_0 .net "clk", 0 0, v000001cc59dc1f90_0;  alias, 1 drivers
v000001cc59dc1450_0 .var "state", 1 0;
v000001cc59dc1a90_0 .net "train_taken", 0 0, L_000001cc59dc1810;  alias, 1 drivers
v000001cc59dc0f50_0 .net "train_valid", 0 0, v000001cc59d3f360_0;  alias, 1 drivers
S_000001cc59d62250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 160, 3 160 0, S_000001cc59d6a5c0;
 .timescale -12 -12;
E_000001cc59d3b5a0 .event edge, v000001cc59dc1310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001cc59dc1310_0;
    %nor/r;
    %assign/vec4 v000001cc59dc1310_0, 0;
    %wait E_000001cc59d3b5a0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001cc59e1e170;
T_4 ;
    %wait E_000001cc59d3b4e0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f540_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc59d3f220_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001cc59e1e300;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_000001cc59d61f30;
    %join;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f180_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f180_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %wait E_000001cc59d3b4e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001cc59d61f30;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001cc59d3b460;
    %vpi_func 3 94 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v000001cc59d3f180_0, 0;
    %assign/vec4 v000001cc59d3f360_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001cc59d6a750;
T_5 ;
    %wait E_000001cc59d3b360;
    %load/vec4 v000001cc59d3f900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cc59d3fae0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001cc59d3fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001cc59d3fae0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001cc59d3fb80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001cc59d3fae0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001cc59d3fae0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cc59d3fae0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000001cc59d3fb80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000001cc59d3fae0_0;
    %subi 1, 0, 2;
    %assign/vec4 v000001cc59d3fae0_0, 0;
T_5.6 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cc59d620c0;
T_6 ;
    %wait E_000001cc59d3b360;
    %load/vec4 v000001cc59dc23f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cc59dc1450_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001cc59dc0f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001cc59dc1450_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cc59dc1a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001cc59dc1450_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001cc59dc1450_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cc59dc1a90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cc59dc1450_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000001cc59dc1a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v000001cc59dc1450_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001cc59dc1450_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000001cc59dc1450_0;
    %subi 1, 0, 2;
    %assign/vec4 v000001cc59dc1450_0, 0;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001cc59d6a5c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc59dc1f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc59dc1310_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_000001cc59d6a5c0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001cc59dc1f90_0;
    %inv;
    %store/vec4 v000001cc59dc1f90_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001cc59d6a5c0;
T_9 ;
    %vpi_call/w 3 130 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000001, v000001cc59d3f5e0_0, v000001cc59dc1e50_0, v000001cc59dc1f90_0, v000001cc59dc2350_0, v000001cc59dc2030_0, v000001cc59dc2170_0, v000001cc59dc16d0_0, v000001cc59dc14f0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001cc59d6a5c0;
T_10 ;
    %load/vec4 v000001cc59dc13b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 169 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "state", &PV<v000001cc59dc13b0_0, 64, 32>, &PV<v000001cc59dc13b0_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 170 "$display", "Hint: Output '%s' has no mismatches.", "state" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 172 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001cc59dc13b0_0, 128, 32>, &PV<v000001cc59dc13b0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 173 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 174 "$display", "Mismatches: %1d in %1d samples", &PV<v000001cc59dc13b0_0, 128, 32>, &PV<v000001cc59dc13b0_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_000001cc59d6a5c0;
T_11 ;
    %wait E_000001cc59d3b460;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cc59dc13b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cc59dc13b0_0, 4, 32;
    %load/vec4 v000001cc59dc1c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001cc59dc13b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cc59dc13b0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cc59dc13b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cc59dc13b0_0, 4, 32;
T_11.0 ;
    %load/vec4 v000001cc59dc16d0_0;
    %load/vec4 v000001cc59dc16d0_0;
    %load/vec4 v000001cc59dc14f0_0;
    %xor;
    %load/vec4 v000001cc59dc16d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v000001cc59dc13b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 189 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cc59dc13b0_0, 4, 32;
T_11.6 ;
    %load/vec4 v000001cc59dc13b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cc59dc13b0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001cc59d6a5c0;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 197 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 198 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob075_counter_2bc_test.sv";
    "dataset_code-complete-iccad2023/Prob075_counter_2bc_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob075_counter_2bc/Prob075_counter_2bc_sample01.sv";
