/***************************************************************************************
* Copyright (c) 2020-2021 Institute of Computing Technology, Chinese Academy of Sciences
* Copyright (c) 2020-2021 Peng Cheng Laboratory
*
* XiangShan is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

package xiangshan.backend.fu

import chisel3._
import chisel3.util._
import org.chipsalliance.cde.config.Parameters
import utility.XSDebug
import xiangshan.ExceptionNO.{illegalInstr, virtualInstr}
import xiangshan._
import xiangshan.backend.fu.matrix.Bundles.AmuReleaseIO
class FenceIO(implicit p: Parameters) extends XSBundle {
  val sfence = Output(new SfenceBundle)
  val fencei = Output(Bool())
  val sbuffer = new FenceToSbuffer
  val amuRelease = Flipped(Decoupled(new AmuReleaseIO))
}

class FenceToSbuffer extends Bundle {
  val flushSb = Output(Bool())
  val sbIsEmpty = Input(Bool())
}

class Fence(cfg: FuConfig)(implicit p: Parameters) extends FuncUnit(cfg) {

  val sfence = io.fenceio.get.sfence
  val fencei = io.fenceio.get.fencei
  val toSbuffer = io.fenceio.get.sbuffer
  val amuRelease = io.fenceio.get.amuRelease
  val (valid, src1) = (
    io.in.valid,
    io.in.bits.data.src(0)
  )

  val (s_idle :: s_wait :: s_tlb :: s_icache :: s_fence :: s_nofence ::
    s_wait_macquire :: s_macquire :: s_msyncregreset ::Nil) = Enum(9)

  val state = RegInit(s_idle)
  /* fsm
   * s_idle    : init state, send sbflush
   * s_wait  : send sbflush, wait for sbEmpty
   * s_tlb   : flush tlb, just hold one cycle
   * s_icache: flush icache, just hold one cycle
   * s_fence : do nothing, for timing optimiaztion
   * s_nofence: do nothing , for Svinval extension
   * s_wait_macquire : wait for macquire condition
   * s_macquire : do nothing
   * s_msyncregreset : reset token register
   */

  // tokens regs for mrelease & macquire
  val tokens = RegInit(VecInit(Seq.fill(8)(0.U(64.W))))

  // Registers for macquire
  val macquire_r1 = Reg(UInt(64.W))
  val macquire_t1_idx = Reg(UInt(3.W))
  val condition_satisfied = tokens(macquire_t1_idx) >= macquire_r1

  // Registers for msyncregreset
  // In rename stage,
  //   io.out(i).bits.imm := Cat(io.in(i).bits.lsrc(1), io.in(i).bits.lsrc(0))
  // for fence. To get the token index, we need to read lsrc(1).
  val msyncregreset_token_idx = RegEnable(io.in.bits.data.imm(10, 6), io.in.fire)

  val sbuffer = toSbuffer.flushSb
  val sbEmpty = toSbuffer.sbIsEmpty
  val uop = RegEnable(io.in.bits, io.in.fire)
  val func = uop.ctrl.fuOpType

  // NOTE: icache & tlb & sbuffer must receive flush signal at any time
  sbuffer      := state === s_wait
  fencei       := state === s_icache
  sfence.valid := state === s_tlb && (func === FenceOpType.sfence || func === FenceOpType.hfence_v || func === FenceOpType.hfence_g)
  sfence.bits.rs1  := uop.data.imm(4, 0) === 0.U
  sfence.bits.rs2  := uop.data.imm(9, 5) === 0.U
  sfence.bits.flushPipe := uop.ctrl.flushPipe.get
  sfence.bits.hv := func === FenceOpType.hfence_v
  sfence.bits.hg := func === FenceOpType.hfence_g
  sfence.bits.addr := RegEnable(io.in.bits.data.src(0), io.in.fire)
  sfence.bits.id   := RegEnable(io.in.bits.data.src(1), io.in.fire)
  amuRelease.ready := true.B

  when (state === s_idle && io.in.valid && !FenceOpType.isMatrix(io.in.bits.ctrl.fuOpType)) { state := s_wait }
  when (state === s_idle && io.in.valid && io.in.bits.ctrl.fuOpType === FenceOpType.msyncregreset) { state := s_msyncregreset }
  when (state === s_idle && io.in.valid && io.in.bits.ctrl.fuOpType === FenceOpType.macquire) { state := s_wait_macquire }
  when (state === s_wait && func === FenceOpType.fencei && sbEmpty) { state := s_icache }
  when (state === s_wait && ((func === FenceOpType.sfence || func === FenceOpType.hfence_g || func === FenceOpType.hfence_v) && sbEmpty)) { state := s_tlb }
  when (state === s_wait && func === FenceOpType.fence  && sbEmpty) { state := s_fence }
  when (state === s_wait && func === FenceOpType.nofence  && sbEmpty) { state := s_nofence }
  when (state === s_wait_macquire && condition_satisfied) { state := s_macquire }
  when (state =/= s_idle && state =/= s_wait && state =/= s_wait_macquire) { state := s_idle }

  io.in.ready := state === s_idle
  io.out.valid := state =/= s_idle && state =/= s_wait && state =/= s_wait_macquire
  io.out.bits.res.data := 0.U
  io.out.bits.ctrl.robIdx := uop.ctrl.robIdx
  io.out.bits.ctrl.pdest := uop.ctrl.pdest
  io.out.bits.ctrl.flushPipe.get := uop.ctrl.flushPipe.get
  io.out.bits.ctrl.exceptionVec.get := 0.U.asTypeOf(io.out.bits.ctrl.exceptionVec.get)
  io.out.bits.perfDebugInfo := io.in.bits.perfDebugInfo
  io.out.bits.debug_seqNum := io.in.bits.debug_seqNum

  // store macquire info
  when (state === s_idle && io.in.valid && io.in.bits.ctrl.fuOpType === FenceOpType.macquire) {
    macquire_r1 := io.in.bits.data.src(0)
    macquire_t1_idx := io.in.bits.data.imm(10, 6)
  }

  // maintain token registers
  when (state === s_msyncregreset) {
    tokens(msyncregreset_token_idx) := 0.U
  }
  
  when (amuRelease.fire) {
    // check if there is address conflict
    val hasConflict = state === s_msyncregreset && 
                      msyncregreset_token_idx === amuRelease.bits.tokenRd

    when (!hasConflict) {
      // no conflict, normal execution
      tokens(amuRelease.bits.tokenRd) := tokens(amuRelease.bits.tokenRd) + 1.U
    }
  }

  XSDebug(io.in.valid, p"In(${io.in.valid} ${io.in.ready}) state:${state} InrobIdx:${io.in.bits.ctrl.robIdx}\n")
  XSDebug(state =/= s_idle, p"state:${state} sbuffer(flush:${sbuffer} empty:${sbEmpty}) fencei:${fencei} sfence:${sfence}\n")
  XSDebug(io.out.valid, p" Out(${io.out.valid} ${io.out.ready}) state:${state} OutrobIdx:${io.out.bits.ctrl.robIdx}\n")
  XSDebug(state === s_macquire,
    p"macquire: r1=${macquire_r1}, t1=${tokens(macquire_t1_idx)}, satisfied=${tokens(macquire_t1_idx) >= macquire_r1}\n")

  assert(!io.out.valid || io.out.ready, "when fence is out valid, out ready should always be true")
}
