=====
SETUP
-2.010
9.261
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.534
2.566
SPI_MCP3202/n12_s5
3.385
4.207
SPI_MCP3202/n257_s6
5.507
6.568
SPI_MCP3202/n303_s10
6.991
8.017
SPI_MCP3202/n304_s6
8.439
9.261
SPI_MCP3202/r_STATE_0_s2
9.261
=====
SETUP
-2.010
9.261
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.534
2.566
SPI_MCP3202/n12_s5
3.385
4.207
SPI_MCP3202/n257_s6
5.507
6.568
SPI_MCP3202/n303_s10
6.991
8.017
SPI_MCP3202/n303_s6
8.439
9.261
SPI_MCP3202/r_STATE_1_s1
9.261
=====
SETUP
-1.869
9.447
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
2.691
3.317
SPI_MCP3202/n292_s7
4.138
5.237
SPI_MCP3202/n293_s7
6.547
7.173
SPI_MCP3202/n297_s5
7.184
8.245
SPI_MCP3202/r_DATA_4_s0
9.447
=====
SETUP
-1.800
9.378
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
2.691
3.317
SPI_MCP3202/n292_s7
4.138
5.237
SPI_MCP3202/n293_s7
6.547
7.173
SPI_MCP3202/n293_s5
7.982
9.008
SPI_MCP3202/r_DATA_8_s0
9.378
=====
SETUP
-1.774
9.025
7.251
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.211
2.243
SPI_MCP3202/n257_s10
4.028
5.060
SPI_MCP3202/n257_s8
5.864
6.490
SPI_MCP3202/n257_s7
7.295
8.394
SPI_MCP3202/n257_s5
8.399
9.025
SPI_MCP3202/r_MOSI_s1
9.025
=====
SETUP
-1.755
9.333
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
2.691
3.317
SPI_MCP3202/n292_s7
4.138
5.237
SPI_MCP3202/n294_s6
6.392
7.214
SPI_MCP3202/n294_s5
8.194
8.996
SPI_MCP3202/r_DATA_7_s0
9.333
=====
SETUP
-1.434
9.012
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
2.691
3.317
SPI_MCP3202/n292_s7
4.138
5.237
SPI_MCP3202/n294_s6
6.392
7.194
SPI_MCP3202/n295_s7
7.615
8.676
SPI_MCP3202/r_DATA_6_s0
9.012
=====
SETUP
-0.802
8.380
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
2.691
3.317
SPI_MCP3202/n290_s6
4.634
5.695
SPI_MCP3202/n290_s5
6.117
7.178
SPI_MCP3202/r_DATA_11_s0
8.380
=====
SETUP
-0.771
8.023
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.534
2.566
SPI_MCP3202/n12_s5
3.385
4.207
SPI_MCP3202/n257_s6
5.507
6.568
SPI_MCP3202/r_CS_s14
6.991
8.023
SPI_MCP3202/r_CS_s10
8.023
=====
SETUP
-0.720
8.298
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
2.691
3.317
SPI_MCP3202/n290_s6
4.634
5.695
SPI_MCP3202/n291_s5
6.117
7.178
SPI_MCP3202/r_DATA_10_s0
8.298
=====
SETUP
-0.387
7.639
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.534
2.566
SPI_MCP3202/n12_s5
3.385
4.187
SPI_MCP3202/n9_s5
4.610
5.709
SPI_MCP3202/n7_s2
6.540
7.639
SPI_MCP3202/sample_counter_11_s0
7.639
=====
SETUP
-0.056
7.308
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.534
2.566
SPI_MCP3202/n12_s5
3.385
4.187
SPI_MCP3202/n9_s5
4.610
5.709
SPI_MCP3202/n9_s3
6.209
7.308
SPI_MCP3202/sample_counter_9_s0
7.308
=====
SETUP
-0.017
7.269
7.251
SPI_MCP3202/sample_counter_10_s0
0.244
0.702
SPI_MCP3202/n290_s7
1.541
2.640
SPI_MCP3202/n256_s8
3.476
4.575
SPI_MCP3202/n256_s7
4.581
5.680
SPI_MCP3202/n256_s6
6.170
7.269
SPI_MCP3202/r_SCK_enable_s1
7.269
=====
SETUP
0.158
7.420
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
2.691
3.317
SPI_MCP3202/n292_s7
4.138
5.237
SPI_MCP3202/n292_s5
6.058
7.084
SPI_MCP3202/r_DATA_9_s0
7.420
=====
SETUP
0.249
7.002
7.251
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.211
2.243
SPI_MCP3202/n32_s3
2.260
3.286
SPI_MCP3202/n32_s2
3.705
4.507
SPI_MCP3202/n32_s4
4.926
5.952
SPI_MCP3202/sample_counter_0_s3
6.376
7.002
SPI_MCP3202/sample_counter_0_s1
7.002
=====
SETUP
0.419
7.189
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n293_s6
2.175
3.274
SPI_MCP3202/r_STATE_1_s10
3.296
4.357
SPI_MCP3202/r_STATE_1_s4
4.776
5.401
SPI_MCP3202/r_STATE_1_s3
5.820
6.846
SPI_MCP3202/r_STATE_0_s2
7.189
=====
SETUP
0.419
7.189
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n293_s6
2.175
3.274
SPI_MCP3202/r_STATE_1_s10
3.296
4.357
SPI_MCP3202/r_STATE_1_s4
4.776
5.401
SPI_MCP3202/r_STATE_1_s3
5.820
6.846
SPI_MCP3202/r_STATE_1_s1
7.189
=====
SETUP
0.433
6.819
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n15_s7
1.534
2.566
SPI_MCP3202/n12_s5
3.385
4.187
SPI_MCP3202/n9_s5
4.610
5.709
SPI_MCP3202/n8_s3
5.720
6.819
SPI_MCP3202/sample_counter_10_s0
6.819
=====
SETUP
0.506
7.072
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
2.691
3.317
SPI_MCP3202/n292_s7
4.138
5.237
SPI_MCP3202/n298_s5
5.743
6.368
SPI_MCP3202/r_DATA_3_s0
7.072
=====
SETUP
0.555
7.023
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s13
2.691
3.317
SPI_MCP3202/n292_s7
4.138
5.237
SPI_MCP3202/n296_s5
6.062
6.687
SPI_MCP3202/r_DATA_5_s0
7.023
=====
SETUP
0.851
6.757
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.211
2.243
SPI_MCP3202/n32_s3
2.260
3.286
SPI_MCP3202/n32_s2
3.705
4.507
SPI_MCP3202/n32_s4
4.926
5.952
SPI_MCP3202/sample_counter_3_s0
6.757
=====
SETUP
0.851
6.757
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.211
2.243
SPI_MCP3202/n32_s3
2.260
3.286
SPI_MCP3202/n32_s2
3.705
4.507
SPI_MCP3202/n32_s4
4.926
5.952
SPI_MCP3202/sample_counter_6_s0
6.757
=====
SETUP
0.851
6.757
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.211
2.243
SPI_MCP3202/n32_s3
2.260
3.286
SPI_MCP3202/n32_s2
3.705
4.507
SPI_MCP3202/n32_s4
4.926
5.952
SPI_MCP3202/sample_counter_7_s0
6.757
=====
SETUP
0.851
6.757
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.211
2.243
SPI_MCP3202/n32_s3
2.260
3.286
SPI_MCP3202/n32_s2
3.705
4.507
SPI_MCP3202/n32_s4
4.926
5.952
SPI_MCP3202/sample_counter_8_s0
6.757
=====
SETUP
0.856
6.752
7.608
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/n294_s8
1.211
2.243
SPI_MCP3202/n32_s3
2.260
3.286
SPI_MCP3202/n32_s2
3.705
4.507
SPI_MCP3202/n32_s4
4.926
5.952
SPI_MCP3202/sample_counter_1_s0
6.752
=====
HOLD
-0.685
0.374
1.059
n432_s1
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.373
1.432
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.432
=====
HOLD
0.374
1.433
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.433
=====
HOLD
0.392
1.451
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.451
=====
HOLD
0.393
1.452
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.452
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.414
1.473
1.059
sample_3_s0
0.185
0.518
audio_sample_word0[1]_3_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.473
=====
HOLD
0.416
1.474
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.474
=====
HOLD
0.416
1.474
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.474
=====
HOLD
0.416
1.475
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.475
=====
HOLD
0.417
1.476
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.476
=====
HOLD
0.429
2.232
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
2.232
=====
HOLD
0.429
2.232
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
2.232
=====
HOLD
0.429
2.232
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
2.232
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.512
1.627
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.627
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_1_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
