

================================================================
== Vivado HLS Report for 'moments_atan2_range_redux_cordic'
================================================================
* Date:           Thu Jan 09 04:42:07 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   32|  269|   32|  269|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  261|  261|         3|          -|          -|    87|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 42
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp_5)
	11  / (tmp_5)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond_i)
	7  / (exitcond_i & !tmp_8)
	42  / (exitcond_i & tmp_8)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	42  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
* FSM state operations: 

 <State 1>: 6.09ns
ST_1: x_in_read [1/1] 1.04ns
:0  %x_in_read = call double @_ssdm_op_Read.ap_auto.double(double %x_in) nounwind

ST_1: y_in_read [1/1] 1.04ns
:1  %y_in_read = call double @_ssdm_op_Read.ap_auto.double(double %y_in) nounwind

ST_1: p_Val2_1 [1/1] 0.00ns
:2  %p_Val2_1 = bitcast double %x_in_read to i64

ST_1: loc_V [1/1] 0.00ns
:3  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62)

ST_1: loc_V_1 [1/1] 0.00ns
:4  %loc_V_1 = trunc i64 %p_Val2_1 to i52

ST_1: p_Val2_4 [1/1] 0.00ns
:5  %p_Val2_4 = bitcast double %y_in_read to i64

ST_1: loc_V_2 [1/1] 0.00ns
:6  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_4, i32 52, i32 62)

ST_1: loc_V_3 [1/1] 0.00ns
:7  %loc_V_3 = trunc i64 %p_Val2_4 to i52

ST_1: rhs_V [1/1] 0.00ns
:8  %rhs_V = zext i11 %loc_V_2 to i12

ST_1: r_V [1/1] 1.84ns
:9  %r_V = add i12 26, %rhs_V

ST_1: lhs_V [1/1] 0.00ns
:10  %lhs_V = zext i11 %loc_V to i12

ST_1: tmp_5 [1/1] 2.14ns
:11  %tmp_5 = icmp ult i12 %r_V, %lhs_V

ST_1: stg_55 [1/1] 0.00ns
:12  br i1 %tmp_5, label %1, label %_ifconv1

ST_1: r_V_1 [1/1] 1.84ns
_ifconv1:0  %r_V_1 = sub i12 %lhs_V, %rhs_V

ST_1: tmp_s [1/1] 2.11ns
_ifconv1:3  %tmp_s = icmp eq i11 %loc_V, %loc_V_2

ST_1: isNeg [1/1] 0.00ns
_ifconv1:4  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %r_V_1, i32 11)

ST_1: tmp_1 [1/1] 1.84ns
_ifconv1:5  %tmp_1 = sub i12 0, %r_V_1

ST_1: sh_assign [1/1] 1.37ns
_ifconv1:6  %sh_assign = select i1 %isNeg, i12 %tmp_1, i12 %r_V_1


 <State 2>: 7.21ns
ST_2: p_Result_s [1/1] 0.00ns
_ifconv1:1  %p_Result_s = call i87 @_ssdm_op_BitConcatenate.i87.i5.i52.i30(i5 1, i52 %loc_V_3, i30 0)

ST_2: sh_assign_1_cast [1/1] 0.00ns
_ifconv1:7  %sh_assign_1_cast = sext i12 %sh_assign to i32

ST_2: tmp_2 [1/1] 0.00ns
_ifconv1:8  %tmp_2 = zext i32 %sh_assign_1_cast to i87

ST_2: tmp_3 [1/1] 0.00ns (grouped into LUT with out node p_Val2_2_ph)
_ifconv1:9  %tmp_3 = shl i87 %p_Result_s, %tmp_2

ST_2: tmp_7 [1/1] 0.00ns (grouped into LUT with out node sel_tmp)
_ifconv1:10  %tmp_7 = ashr i87 %p_Result_s, %tmp_2

ST_2: sel_tmp [1/1] 3.60ns (out node of the LUT)
_ifconv1:11  %sel_tmp = select i1 %tmp_s, i87 %p_Result_s, i87 %tmp_7

ST_2: sel_tmp2 [1/1] 0.00ns (grouped into LUT with out node p_Val2_2_ph)
_ifconv1:12  %sel_tmp2 = xor i1 %tmp_s, true

ST_2: sel_tmp3 [1/1] 0.00ns (grouped into LUT with out node p_Val2_2_ph)
_ifconv1:13  %sel_tmp3 = and i1 %isNeg, %sel_tmp2

ST_2: p_Val2_2_ph [1/1] 3.60ns (out node of the LUT)
_ifconv1:14  %p_Val2_2_ph = select i1 %sel_tmp3, i87 %tmp_3, i87 %sel_tmp


 <State 3>: 1.57ns
ST_3: p_Result_12 [1/1] 0.00ns
_ifconv1:2  %p_Result_12 = call i87 @_ssdm_op_BitConcatenate.i87.i5.i52.i30(i5 1, i52 %loc_V_1, i30 0)

ST_3: stg_71 [1/1] 1.57ns
_ifconv1:15  br label %"operator>>=.exit"


 <State 4>: 4.50ns
ST_4: p_Val2_3 [1/1] 0.00ns
operator>>=.exit:0  %p_Val2_3 = phi i87 [ %tz_V, %_ifconv ], [ 0, %_ifconv1 ]

ST_4: p_Val2_2 [1/1] 0.00ns
operator>>=.exit:1  %p_Val2_2 = phi i87 [ %ty_V, %_ifconv ], [ %p_Val2_2_ph, %_ifconv1 ]

ST_4: p_Val2_5 [1/1] 0.00ns
operator>>=.exit:2  %p_Val2_5 = phi i87 [ %tx_V, %_ifconv ], [ %p_Result_12, %_ifconv1 ]

ST_4: sh_assign_1 [1/1] 0.00ns
operator>>=.exit:3  %sh_assign_1 = phi i7 [ %k, %_ifconv ], [ 0, %_ifconv1 ]

ST_4: exitcond_i [1/1] 1.97ns
operator>>=.exit:4  %exitcond_i = icmp eq i7 %sh_assign_1, -41

ST_4: stg_77 [1/1] 0.00ns
operator>>=.exit:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 87, i64 87, i64 87)

ST_4: k [1/1] 1.72ns
operator>>=.exit:6  %k = add i7 %sh_assign_1, 1

ST_4: stg_79 [1/1] 0.00ns
operator>>=.exit:7  br i1 %exitcond_i, label %"cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit", label %_ifconv

ST_4: tmp_4 [1/1] 0.00ns
_ifconv:1  %tmp_4 = zext i7 %sh_assign_1 to i87

ST_4: y_s_V [1/1] 3.60ns
_ifconv:2  %y_s_V = ashr i87 %p_Val2_2, %tmp_4

ST_4: x_s_V [1/1] 3.60ns
_ifconv:9  %x_s_V = ashr i87 %p_Val2_5, %tmp_4

ST_4: tmp_13 [1/1] 0.00ns
_ifconv:16  %tmp_13 = zext i7 %sh_assign_1 to i64

ST_4: hls_cordic_ctab_table_128_V_a [1/1] 0.00ns
_ifconv:17  %hls_cordic_ctab_table_128_V_a = getelementptr [128 x i126]* @hls_cordic_ctab_table_128_V, i64 0, i64 %tmp_13

ST_4: p_Val2_8 [2/2] 2.39ns
_ifconv:18  %p_Val2_8 = load i126* %hls_cordic_ctab_table_128_V_a, align 16

ST_4: tmp_8 [1/1] 2.93ns
cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit:0  %tmp_8 = icmp eq i87 %p_Val2_3, 0

ST_4: stg_87 [1/1] 1.57ns
cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit:1  br i1 %tmp_8, label %to_double.exit, label %._crit_edge117.i_ifconv

ST_4: tmp_10 [1/1] 4.12ns
._crit_edge117.i_ifconv:1  %tmp_10 = sub nsw i87 0, %p_Val2_3


 <State 5>: 8.24ns
ST_5: tmp [1/1] 0.00ns
_ifconv:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i87.i32(i87 %p_Val2_2, i32 86)

ST_5: rbegin [1/1] 0.00ns
_ifconv:3  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_1) nounwind

ST_5: stg_91 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: p_Val2_i [1/1] 4.12ns
_ifconv:5  %p_Val2_i = sub i87 0, %y_s_V

ST_5: p_Val2_6 [1/1] 0.00ns (grouped into LUT with out node tx_V)
_ifconv:6  %p_Val2_6 = select i1 %tmp, i87 %p_Val2_i, i87 %y_s_V

ST_5: tx_V [1/1] 4.12ns (out node of the LUT)
_ifconv:7  %tx_V = add i87 %p_Val2_5, %p_Val2_6

ST_5: rend [1/1] 0.00ns
_ifconv:8  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_1, i32 %rbegin) nounwind

ST_5: rbegin1 [1/1] 0.00ns
_ifconv:10  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([135 x i8]* @hls_KD_KD_cordic_KD_KD_addsu) nounwind

ST_5: stg_97 [1/1] 0.00ns
_ifconv:11  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: p_Val2_i1 [1/1] 4.12ns
_ifconv:12  %p_Val2_i1 = sub i87 0, %x_s_V

ST_5: p_Val2_7 [1/1] 0.00ns (grouped into LUT with out node ty_V)
_ifconv:13  %p_Val2_7 = select i1 %tmp, i87 %x_s_V, i87 %p_Val2_i1

ST_5: ty_V [1/1] 4.12ns (out node of the LUT)
_ifconv:14  %ty_V = add i87 %p_Val2_2, %p_Val2_7

ST_5: rend27 [1/1] 0.00ns
_ifconv:15  %rend27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([135 x i8]* @hls_KD_KD_cordic_KD_KD_addsu, i32 %rbegin1) nounwind

ST_5: p_Val2_8 [1/2] 2.39ns
_ifconv:18  %p_Val2_8 = load i126* %hls_cordic_ctab_table_128_V_a, align 16

ST_5: p_Val2_8_cast [1/1] 0.00ns
_ifconv:19  %p_Val2_8_cast = call i85 @_ssdm_op_PartSelect.i85.i126.i32.i32(i126 %p_Val2_8, i32 41, i32 125)

ST_5: tmp_19 [1/1] 0.00ns
_ifconv:20  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_8, i32 40)

ST_5: tmp_25_cast [1/1] 0.00ns
_ifconv:21  %tmp_25_cast = zext i1 %tmp_19 to i85

ST_5: p_Val2_11 [1/1] 4.12ns
_ifconv:22  %p_Val2_11 = add i85 %tmp_25_cast, %p_Val2_8_cast


 <State 6>: 8.24ns
ST_6: p_Val2_12_cast [1/1] 0.00ns
_ifconv:23  %p_Val2_12_cast = zext i85 %p_Val2_11 to i86

ST_6: rbegin2 [1/1] 0.00ns
_ifconv:24  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_2) nounwind

ST_6: stg_109 [1/1] 0.00ns
_ifconv:25  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: p_Val2_i2 [1/1] 4.12ns
_ifconv:26  %p_Val2_i2 = sub i86 0, %p_Val2_12_cast

ST_6: p_Val2_s [1/1] 0.00ns (grouped into LUT with out node tz_V)
_ifconv:27  %p_Val2_s = select i1 %tmp, i86 %p_Val2_i2, i86 %p_Val2_12_cast

ST_6: p_Val2_cast [1/1] 0.00ns (grouped into LUT with out node tz_V)
_ifconv:28  %p_Val2_cast = sext i86 %p_Val2_s to i87

ST_6: tz_V [1/1] 4.12ns (out node of the LUT)
_ifconv:29  %tz_V = add i87 %p_Val2_3, %p_Val2_cast

ST_6: rend33 [1/1] 0.00ns
_ifconv:30  %rend33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_2, i32 %rbegin2) nounwind

ST_6: stg_115 [1/1] 0.00ns
_ifconv:31  br label %"operator>>=.exit"


 <State 7>: 5.37ns
ST_7: isneg [1/1] 0.00ns
._crit_edge117.i_ifconv:0  %isneg = call i1 @_ssdm_op_BitSelect.i1.i87.i32(i87 %p_Val2_3, i32 86)

ST_7: tmp_16_s [1/1] 1.37ns
._crit_edge117.i_ifconv:2  %tmp_16_s = select i1 %isneg, i87 %tmp_10, i87 %p_Val2_3

ST_7: tmp_11 [1/1] 0.00ns
._crit_edge117.i_ifconv:4  %tmp_11 = call i63 @_ssdm_op_PartSelect.i63.i87.i32.i32(i87 %tmp_16_s, i32 24, i32 86)

ST_7: p_Result_7 [1/1] 0.00ns
._crit_edge117.i_ifconv:5  %p_Result_7 = sext i63 %tmp_11 to i64

ST_7: tmp_14 [1/1] 4.00ns
._crit_edge117.i_ifconv:6  %tmp_14 = call i64 @llvm.ctlz.i64(i64 %p_Result_7, i1 true) nounwind

ST_7: tmp_30 [1/1] 0.00ns
._crit_edge117.i_ifconv:7  %tmp_30 = trunc i64 %tmp_14 to i32

ST_7: tmp_15 [1/1] 2.70ns
._crit_edge117.i_ifconv:8  %tmp_15 = icmp eq i63 %tmp_11, 0

ST_7: p_Result_5 [1/1] 0.00ns
._crit_edge117.i_ifconv:9  %p_Result_5 = call i24 @_ssdm_op_PartSelect.i24.i87.i32.i32(i87 %tmp_16_s, i32 23, i32 0)

ST_7: p_Result_13 [1/1] 0.00ns
._crit_edge117.i_ifconv:10  %p_Result_13 = call i64 @llvm.part.set.i64.i24(i64 -1, i24 %p_Result_5, i32 63, i32 40)

ST_7: tmp_16 [1/1] 4.00ns
._crit_edge117.i_ifconv:11  %tmp_16 = call i64 @llvm.ctlz.i64(i64 %p_Result_13, i1 true) nounwind

ST_7: tmp_31 [1/1] 0.00ns
._crit_edge117.i_ifconv:12  %tmp_31 = trunc i64 %tmp_16 to i32


 <State 8>: 6.33ns
ST_8: NZeros [1/1] 2.44ns
._crit_edge117.i_ifconv:13  %NZeros = add nsw i32 %tmp_30, %tmp_31

ST_8: NZeros_i_1_i [1/1] 1.37ns
._crit_edge117.i_ifconv:14  %NZeros_i_1_i = select i1 %tmp_15, i32 %NZeros, i32 %tmp_30

ST_8: j [1/1] 2.44ns
._crit_edge117.i_ifconv:15  %j = sub nsw i32 87, %NZeros_i_1_i

ST_8: tmp_32 [1/1] 0.00ns
._crit_edge117.i_ifconv:16  %tmp_32 = trunc i32 %NZeros_i_1_i to i11

ST_8: tmp_17 [1/1] 2.52ns
._crit_edge117.i_ifconv:18  %tmp_17 = icmp eq i32 %NZeros_i_1_i, 87


 <State 9>: 6.41ns
ST_9: tmp_18 [1/1] 2.52ns
._crit_edge117.i_ifconv:20  %tmp_18 = icmp sgt i32 %j, 52

ST_9: tmp_20 [1/1] 2.44ns
._crit_edge117.i_ifconv:21  %tmp_20 = add nsw i32 -52, %j

ST_9: tmp_21 [1/1] 1.37ns
._crit_edge117.i_ifconv:22  %tmp_21 = select i1 %tmp_18, i32 %tmp_20, i32 0

ST_9: tmp_22 [1/1] 2.44ns
._crit_edge117.i_ifconv:23  %tmp_22 = add nsw i32 -1, %j

ST_9: tmp_33 [1/1] 2.52ns
._crit_edge117.i_ifconv:24  %tmp_33 = icmp ugt i32 %tmp_21, %tmp_22

ST_9: tmp_34 [1/1] 0.00ns
._crit_edge117.i_ifconv:25  %tmp_34 = trunc i32 %tmp_21 to i7

ST_9: tmp_35 [1/1] 0.00ns
._crit_edge117.i_ifconv:26  %tmp_35 = trunc i32 %tmp_22 to i7

ST_9: tmp_38 [1/1] 1.72ns
._crit_edge117.i_ifconv:29  %tmp_38 = sub i7 -41, %tmp_34


 <State 10>: 8.73ns
ST_10: tmp_V [1/1] 0.00ns
._crit_edge117.i_ifconv:3  %tmp_V = sext i87 %tmp_16_s to i88

ST_10: p_Repl2_9_trunc [1/1] 1.84ns
._crit_edge117.i_ifconv:17  %p_Repl2_9_trunc = sub i11 -1023, %tmp_32

ST_10: p_Result_14 [1/1] 0.00ns (grouped into LUT with out node res_V)
._crit_edge117.i_ifconv:19  %p_Result_14 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_9_trunc, i52 0)

ST_10: tmp_36 [1/1] 0.00ns (grouped into LUT with out node tmp_46)
._crit_edge117.i_ifconv:27  %tmp_36 = call i88 @llvm.part.select.i88(i88 %tmp_V, i32 87, i32 0)

ST_10: tmp_37 [1/1] 1.72ns
._crit_edge117.i_ifconv:28  %tmp_37 = sub i7 %tmp_34, %tmp_35

ST_10: tmp_39 [1/1] 1.72ns
._crit_edge117.i_ifconv:30  %tmp_39 = sub i7 %tmp_35, %tmp_34

ST_10: tmp_40 [1/1] 0.00ns (grouped into LUT with out node tmp_43)
._crit_edge117.i_ifconv:31  %tmp_40 = select i1 %tmp_33, i7 %tmp_37, i7 %tmp_39

ST_10: tmp_41 [1/1] 0.00ns (grouped into LUT with out node tmp_46)
._crit_edge117.i_ifconv:32  %tmp_41 = select i1 %tmp_33, i88 %tmp_36, i88 %tmp_V

ST_10: tmp_42 [1/1] 0.00ns (grouped into LUT with out node tmp_46)
._crit_edge117.i_ifconv:33  %tmp_42 = select i1 %tmp_33, i7 %tmp_38, i7 %tmp_34

ST_10: tmp_43 [1/1] 1.72ns (out node of the LUT)
._crit_edge117.i_ifconv:34  %tmp_43 = sub i7 -41, %tmp_40

ST_10: tmp_44 [1/1] 0.00ns (grouped into LUT with out node tmp_46)
._crit_edge117.i_ifconv:35  %tmp_44 = zext i7 %tmp_42 to i88

ST_10: tmp_45 [1/1] 0.00ns (grouped into LUT with out node res_V)
._crit_edge117.i_ifconv:36  %tmp_45 = zext i7 %tmp_43 to i88

ST_10: tmp_46 [1/1] 3.60ns (out node of the LUT)
._crit_edge117.i_ifconv:37  %tmp_46 = lshr i88 %tmp_41, %tmp_44

ST_10: tmp_47 [1/1] 0.00ns (grouped into LUT with out node res_V)
._crit_edge117.i_ifconv:38  %tmp_47 = lshr i88 -1, %tmp_45

ST_10: p_Result_10 [1/1] 0.00ns (grouped into LUT with out node res_V)
._crit_edge117.i_ifconv:39  %p_Result_10 = and i88 %tmp_46, %tmp_47

ST_10: man_V [1/1] 0.00ns (grouped into LUT with out node res_V)
._crit_edge117.i_ifconv:40  %man_V = trunc i88 %p_Result_10 to i52

ST_10: tmp_23 [1/1] 2.52ns
._crit_edge117.i_ifconv:41  %tmp_23 = icmp slt i32 %j, 52

ST_10: tmp_24 [1/1] 2.44ns
._crit_edge117.i_ifconv:42  %tmp_24 = sub nsw i32 52, %j

ST_10: tmp_25 [1/1] 0.00ns (grouped into LUT with out node res_V)
._crit_edge117.i_ifconv:43  %tmp_25 = select i1 %tmp_23, i32 %tmp_24, i32 0

ST_10: tmp_26 [1/1] 0.00ns (grouped into LUT with out node res_V)
._crit_edge117.i_ifconv:44  %tmp_26 = zext i32 %tmp_25 to i52

ST_10: man_V_2 [1/1] 0.00ns (grouped into LUT with out node res_V)
._crit_edge117.i_ifconv:45  %man_V_2 = shl i52 %man_V, %tmp_26

ST_10: p_Result_15 [1/1] 0.00ns (grouped into LUT with out node res_V)
._crit_edge117.i_ifconv:46  %p_Result_15 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_9_trunc, i52 %man_V_2)

ST_10: res_V [1/1] 3.56ns (out node of the LUT)
._crit_edge117.i_ifconv:47  %res_V = select i1 %tmp_17, i64 %p_Result_14, i64 %p_Result_15

ST_10: dp [1/1] 0.00ns
._crit_edge117.i_ifconv:48  %dp = bitcast i64 %res_V to double

ST_10: stg_164 [1/1] 1.57ns
._crit_edge117.i_ifconv:49  br label %to_double.exit


 <State 11>: 8.62ns
ST_11: tmp_6 [31/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 12>: 8.62ns
ST_12: tmp_6 [30/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 13>: 8.62ns
ST_13: tmp_6 [29/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 14>: 8.62ns
ST_14: tmp_6 [28/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 15>: 8.62ns
ST_15: tmp_6 [27/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 16>: 8.62ns
ST_16: tmp_6 [26/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 17>: 8.62ns
ST_17: tmp_6 [25/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 18>: 8.62ns
ST_18: tmp_6 [24/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 19>: 8.62ns
ST_19: tmp_6 [23/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 20>: 8.62ns
ST_20: tmp_6 [22/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 21>: 8.62ns
ST_21: tmp_6 [21/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 22>: 8.62ns
ST_22: tmp_6 [20/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 23>: 8.62ns
ST_23: tmp_6 [19/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 24>: 8.62ns
ST_24: tmp_6 [18/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 25>: 8.62ns
ST_25: tmp_6 [17/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 26>: 8.62ns
ST_26: tmp_6 [16/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 27>: 8.62ns
ST_27: tmp_6 [15/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 28>: 8.62ns
ST_28: tmp_6 [14/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 29>: 8.62ns
ST_29: tmp_6 [13/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 30>: 8.62ns
ST_30: tmp_6 [12/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 31>: 8.62ns
ST_31: tmp_6 [11/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 32>: 8.62ns
ST_32: tmp_6 [10/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 33>: 8.62ns
ST_33: tmp_6 [9/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 34>: 8.62ns
ST_34: tmp_6 [8/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 35>: 8.62ns
ST_35: tmp_6 [7/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 36>: 8.62ns
ST_36: tmp_6 [6/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 37>: 8.62ns
ST_37: tmp_6 [5/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 38>: 8.62ns
ST_38: tmp_6 [4/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 39>: 8.62ns
ST_39: tmp_6 [3/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 40>: 8.62ns
ST_40: tmp_6 [2/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 41>: 8.62ns
ST_41: tmp_6 [1/31] 8.62ns
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read


 <State 42>: 1.57ns
ST_42: stg_196 [1/1] 1.57ns
:1  br label %to_double.exit

ST_42: p_s [1/1] 0.00ns
to_double.exit:0  %p_s = phi double [ %tmp_6, %1 ], [ %dp, %._crit_edge117.i_ifconv ], [ 0.000000e+00, %"cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit" ]

ST_42: stg_198 [1/1] 0.00ns
to_double.exit:1  ret double %p_s



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
