{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733168470507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733168470510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 11:41:10 2024 " "Processing started: Mon Dec  2 11:41:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733168470510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168470510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DesignProject2 -c DesignProject2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DesignProject2 -c DesignProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168470510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733168472211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733168472211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designproject2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designproject2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DesignProject2 " "Found entity 1: DesignProject2" {  } { { "DesignProject2.bdf" "" { Schematic "//depot.engr.oregonstate.edu/users/marreele/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/DesignProject2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733168488345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168488345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmCheck " "Found entity 1: AlarmCheck" {  } { { "AlarmCheck.sv" "" { Text "//depot.engr.oregonstate.edu/users/marreele/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/AlarmCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733168488411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168488411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmtime.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmtime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmTime " "Found entity 1: AlarmTime" {  } { { "AlarmTime.sv" "" { Text "//depot.engr.oregonstate.edu/users/marreele/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/AlarmTime.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733168488473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168488473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parser.sv" "" { Text "//depot.engr.oregonstate.edu/users/marreele/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733168488537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168488537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDriver " "Found entity 1: SevenSegmentDriver" {  } { { "SevenSegmentDriver.sv" "" { Text "//depot.engr.oregonstate.edu/users/marreele/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/SevenSegmentDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733168488602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168488602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "//depot.engr.oregonstate.edu/users/marreele/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733168488665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168488665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktime.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTime " "Found entity 1: ClockTime" {  } { { "ClockTime.sv" "" { Text "//depot.engr.oregonstate.edu/users/marreele/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/ClockTime.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733168488730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168488730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "directclockinputs.sv 1 1 " "Found 1 design units, including 1 entities, in source file directclockinputs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DirectClockInputs " "Found entity 1: DirectClockInputs" {  } { { "DirectClockInputs.sv" "" { Text "//depot.engr.oregonstate.edu/users/marreele/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/DirectClockInputs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733168488795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168488795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ringer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ringer " "Found entity 1: ringer" {  } { { "ringer.sv" "" { Text "//depot.engr.oregonstate.edu/users/marreele/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/ringer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733168488858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168488858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DesignProject2 " "Elaborating entity \"DesignProject2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733168488971 ""}
{ "Error" "EMSG_PDB_INVALID_PATH" "/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/db/DesignProject2.(0).cnf.cdb.wrk " "Can't find database file /Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/db/DesignProject2.(0).cnf.cdb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168489005 ""}
{ "Error" "EMSG_PDB_INVALID_PATH" "/Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/db/DesignProject2.(0).cnf.cdb.wrk " "Can't find database file /Windows.Documents/My Documents/GitHub/design_project_2/DesignProject2/db/DesignProject2.(0).cnf.cdb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733168489043 ""}
