EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# CirrusLogic_DAC_CS4344-CZZ
#
DEF CirrusLogic_DAC_CS4344-CZZ U 0 40 Y Y 1 F N
F0 "U" 0 100 50 H V C CNN
F1 "CirrusLogic_DAC_CS4344-CZZ" 0 0 50 H V C CNN
F2 "Package_SO:TSSOP-10_3x3mm_P0.5mm" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S -400 -50 350 -1000 0 1 0 f
X SDIN 1 -500 -400 100 R 50 50 1 1 I
X AOUTR 10 450 -250 100 L 50 50 1 1 O
X ~DEM/SCLK 2 -500 -500 100 R 50 50 1 1 I
X LRCK 3 -500 -650 100 R 50 50 1 1 I
X MCLK 4 -500 -750 100 R 50 50 1 1 I
X VQ 5 450 -400 100 L 50 50 1 1 O
X FILT+ 6 450 -500 100 L 50 50 1 1 O
X AOUTL 7 450 -150 100 L 50 50 1 1 O
X GND 8 0 -1100 100 U 50 50 1 1 P
X AVCC 9 -500 -150 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# Microchip_SAMD_ATSAMD21E15B-AU
#
DEF Microchip_SAMD_ATSAMD21E15B-AU U 0 40 Y Y 1 F N
F0 "U" 0 200 50 H V C CNN
F1 "Microchip_SAMD_ATSAMD21E15B-AU" 0 100 50 H V C CNN
F2 "Package_QFP:TQFP-32_7x7mm_P0.8mm" 0 200 50 H I C CNN
F3 "" 0 200 50 H I C CNN
DRAW
S -400 50 450 -2450 0 1 0 f
X PA00/XIN32 1 -500 -1400 100 R 50 50 1 1 B
X GND 10 -50 -2550 100 U 50 50 1 1 P
X PA08 11 550 -800 100 L 50 50 1 1 B
X PA09 12 550 -900 100 L 50 50 1 1 B
X PA10 13 550 -1000 100 L 50 50 1 1 B
X PA11 14 550 -1100 100 L 50 50 1 1 B
X PA14/XIN 15 -500 -950 100 R 50 50 1 1 B
X PA15/XOUT 16 -500 -850 100 R 50 50 1 1 B
X PA16 17 550 -1200 100 L 50 50 1 1 B
X PA17 18 550 -1350 100 L 50 50 1 1 B
X PA18 19 550 -1450 100 L 50 50 1 1 B
X PA01/XOUT32 2 -500 -1300 100 R 50 50 1 1 B
X PA19 20 550 -1550 100 L 50 50 1 1 B
X PA22 21 550 -1650 100 L 50 50 1 1 B
X PA23 22 550 -1750 100 L 50 50 1 1 B
X PA24 23 550 -1850 100 L 50 50 1 1 B
X PA25 24 550 -1950 100 L 50 50 1 1 B
X PA27 25 550 -2050 100 L 50 50 1 1 B
X ~RESET 26 -500 -600 100 R 50 50 1 1 I
X PA28 27 550 -2150 100 L 50 50 1 1 B
X GND 28 100 -2550 100 U 50 50 1 1 P
X VDDCORE 29 550 -50 100 L 50 50 1 1 w
X PA02 3 550 -200 100 L 50 50 1 1 B
X VDDIN 30 -500 -50 100 R 50 50 1 1 W
X PA30 31 550 -2250 100 L 50 50 1 1 B
X PA31 32 550 -2350 100 L 50 50 1 1 B
X PA03 4 550 -300 100 L 50 50 1 1 B
X PA04 5 550 -400 100 L 50 50 1 1 B
X PA05 6 550 -500 100 L 50 50 1 1 B
X PA06 7 550 -600 100 L 50 50 1 1 B
X PA07 8 550 -700 100 L 50 50 1 1 B
X VDDANA 9 -500 -150 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# VLSI_Codecs_VS1053B
#
DEF VLSI_Codecs_VS1053B U 0 40 Y Y 1 F N
F0 "U" 0 -1800 50 H V C CNN
F1 "VLSI_Codecs_VS1053B" 0 -1900 50 H V C CNN
F2 "Package_QFP:LQFP-48_7x7mm_P0.5mm" 0 -1750 50 H I C CNN
F3 "" 0 -1750 50 H I C CNN
DRAW
S -900 -850 850 -3150 0 1 0 f
X MIC+ 1 -1000 -1100 100 R 50 50 1 1 I
X GPIO3/SDATA 10 950 -2150 100 L 50 50 1 1 B
X GPIO6/I2C_SCLK 11 950 -2550 100 L 50 50 1 1 B
X GPIO7/I2C_SDATA 12 950 -2650 100 L 50 50 1 1 B
X XDCS/BSYNC 13 -1000 -1650 100 R 50 50 1 1 I
X IOVCC1 14 -400 -750 100 D 50 50 1 1 W
X VCO 15 950 -1500 100 L 50 50 1 1 O
X DGND1 16 -350 -3250 100 U 50 50 1 1 P
X XOUT 17 -1000 -1950 100 R 50 50 1 1 I
X XIN 18 -1000 -2050 100 R 50 50 1 1 I
X IOVCC2 19 -300 -750 100 D 50 50 1 1 W
X MIC- 2 -1000 -1200 100 R 50 50 1 1 I
X DGND2 20 -250 -3250 100 U 50 50 1 1 P
X DGND3 21 -150 -3250 100 U 50 50 1 1 P
X DGND4 22 -50 -3250 100 U 50 50 1 1 P
X ~XCS 23 -1000 -1800 100 R 50 50 1 1 I
X CVCC2 24 50 -750 100 D 50 50 1 1 W
X GPIO5/I2S_MCLK 25 950 -2400 100 L 50 50 1 1 B
X RX 26 -1000 -2200 100 R 50 50 1 1 I
X TX 27 -1000 -2300 100 R 50 50 1 1 O
X SCLK 28 -1000 -2450 100 R 50 50 1 1 I
X MOSI 29 -1000 -2550 100 R 50 50 1 1 I
X ~RESET 3 -1000 -1350 100 R 50 50 1 1 I
X MISO 30 -1000 -2650 100 R 50 50 1 1 T
X CVCC3 31 150 -750 100 D 50 50 1 1 W
X XTEST 32 -1000 -2800 100 R 50 50 1 1 I
X GPIO0 33 950 -1800 100 L 50 50 1 1 B
X GPIO1 34 950 -1900 100 L 50 50 1 1 B
X GND 35 100 -3250 100 U 50 50 1 1 P
X GPIO4/I2S_LROUT 36 950 -2300 100 L 50 50 1 1 B
X AGND0 37 250 -3250 100 U 50 50 1 1 P
X AVCC0 38 300 -750 100 D 50 50 1 1 W
X AVCC0 38 300 -750 100 D 50 50 1 1 W
X RIGHT 39 950 -1100 100 L 50 50 1 1 O
X DGND0 4 -450 -3250 100 U 50 50 1 1 P
X AGND1 40 350 -3250 100 U 50 50 1 1 P
X AGND2 41 450 -3250 100 U 50 50 1 1 P
X GBUF 42 950 -1350 100 L 50 50 1 1 O
X AVCC1 43 400 -750 100 D 50 50 1 1 W
X AVCC1 43 400 -750 100 D 50 50 1 1 W
X RCAP 44 -1000 -2950 100 R 50 50 1 1 I
X AVCC2 45 500 -750 100 D 50 50 1 1 W
X AVCC2 45 500 -750 100 D 50 50 1 1 W
X LEFT 46 950 -1200 100 L 50 50 1 1 O
X AGND3 47 550 -3250 100 U 50 50 1 1 P
X LINE2 48 950 -1650 100 L 50 50 1 1 I
X CVCC0 5 -150 -750 100 D 50 50 1 1 W
X IOVCC0 6 -500 -750 100 D 50 50 1 1 W
X CVCC1 7 -50 -750 100 D 50 50 1 1 W
X DREQ 8 -1000 -1500 100 R 50 50 1 1 O
X GPIO2/DCLK 9 950 -2050 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
