###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         1078   # Number of WRITE/WRITEP commands
num_reads_done                 =       227007   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       201893   # Number of read row buffer hits
num_read_cmds                  =       227007   # Number of READ/READP commands
num_writes_done                =         1087   # Number of read requests issued
num_write_row_hits             =          702   # Number of write row buffer hits
num_act_cmds                   =        25516   # Number of ACT commands
num_pre_cmds                   =        25496   # Number of PRE commands
num_ondemand_pres              =         8021   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8973141   # Cyles of rank active rank.0
rank_active_cycles.1           =      8491245   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1026859   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1508755   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       204135   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          593   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          166   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          162   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          364   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          767   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1673   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          628   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           21   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           19   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19566   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           28   # Write cmd latency (cycles)
write_latency[100-119]         =           34   # Write cmd latency (cycles)
write_latency[120-139]         =           27   # Write cmd latency (cycles)
write_latency[140-159]         =           23   # Write cmd latency (cycles)
write_latency[160-179]         =            3   # Write cmd latency (cycles)
write_latency[180-199]         =            8   # Write cmd latency (cycles)
write_latency[200-]            =          935   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       135081   # Read request latency (cycles)
read_latency[40-59]            =        46048   # Read request latency (cycles)
read_latency[60-79]            =        16827   # Read request latency (cycles)
read_latency[80-99]            =         4561   # Read request latency (cycles)
read_latency[100-119]          =         3124   # Read request latency (cycles)
read_latency[120-139]          =         2455   # Read request latency (cycles)
read_latency[140-159]          =         1646   # Read request latency (cycles)
read_latency[160-179]          =         1361   # Read request latency (cycles)
read_latency[180-199]          =         1296   # Read request latency (cycles)
read_latency[200-]             =        14608   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.38138e+06   # Write energy
read_energy                    =  9.15292e+08   # Read energy
act_energy                     =  6.98118e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.92892e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.24202e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.59924e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.29854e+09   # Active standby energy rank.1
average_read_latency           =      65.2506   # Average read request latency (cycles)
average_interarrival           =      43.8411   # Average request interarrival latency (cycles)
total_energy                   =    1.381e+10   # Total energy (pJ)
average_power                  =         1381   # Average power (mW)
average_bandwidth              =       1.9464   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         1809   # Number of WRITE/WRITEP commands
num_reads_done                 =       238811   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       210896   # Number of read row buffer hits
num_read_cmds                  =       238811   # Number of READ/READP commands
num_writes_done                =         1814   # Number of read requests issued
num_write_row_hits             =         1300   # Number of write row buffer hits
num_act_cmds                   =        28456   # Number of ACT commands
num_pre_cmds                   =        28430   # Number of PRE commands
num_ondemand_pres              =        10760   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8690124   # Cyles of rank active rank.0
rank_active_cycles.1           =      8583848   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1309876   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1416152   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       216796   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          618   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          165   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          168   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          332   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          786   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1672   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          608   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           12   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           18   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19450   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           31   # Write cmd latency (cycles)
write_latency[100-119]         =           52   # Write cmd latency (cycles)
write_latency[120-139]         =           53   # Write cmd latency (cycles)
write_latency[140-159]         =           32   # Write cmd latency (cycles)
write_latency[160-179]         =           58   # Write cmd latency (cycles)
write_latency[180-199]         =           23   # Write cmd latency (cycles)
write_latency[200-]            =         1532   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       135894   # Read request latency (cycles)
read_latency[40-59]            =        48036   # Read request latency (cycles)
read_latency[60-79]            =        21075   # Read request latency (cycles)
read_latency[80-99]            =         6037   # Read request latency (cycles)
read_latency[100-119]          =         3906   # Read request latency (cycles)
read_latency[120-139]          =         3042   # Read request latency (cycles)
read_latency[140-159]          =         1736   # Read request latency (cycles)
read_latency[160-179]          =         1535   # Read request latency (cycles)
read_latency[180-199]          =         1417   # Read request latency (cycles)
read_latency[200-]             =        16133   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.03053e+06   # Write energy
read_energy                    =  9.62886e+08   # Read energy
act_energy                     =  7.78556e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   6.2874e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.79753e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.42264e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.35632e+09   # Active standby energy rank.1
average_read_latency           =      66.5869   # Average read request latency (cycles)
average_interarrival           =       41.558   # Average request interarrival latency (cycles)
total_energy                   =  1.38419e+10   # Total energy (pJ)
average_power                  =      1384.19   # Average power (mW)
average_bandwidth              =      2.05333   # Average bandwidth
