                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Wed Dec  6 17:18:29 2023

Design Information
------------------

Command line:   map -i FinalProject_impl_1_syn.udb -pdc
     C:/Users/aoreil02/Documents/GitHub/JumboDash/device_constraint.pdc -o
     FinalProject_impl_1_map.udb -mp FinalProject_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  99 out of  5280 (2%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           426 out of  5280 (8%)
      Number of logic LUT4s:             323
      Number of inserted feedthru LUT4s:  14
      Number of replicated LUT4s:          1
      Number of ripple logic:             44 (88 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIO: 12
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 12 out of 36 (33%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 12 out of 39 (31%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             2 out of 30 (6%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  7
      Net rollClk: 2 loads, 2 rising, 0 falling (Driver: Pin
     spikeMove1.rollClk_I_0/Q)
      Net controller1.clk: 9 loads, 9 rising, 0 falling (Driver: Pin
     controller1.osc/CLKHF)
      Net controlClk_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     controller1.controlClk_c_I_0/Z)
      Net jump1.slowClk: 19 loads, 19 rising, 0 falling (Driver: Pin
     jump1.slowClk_I_0/Q)
      Net vga_clk: 24 loads, 24 rising, 0 falling (Driver: Pin
     mypll_1.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net fpga_clk_c: 1 loads, 1 rising, 0 falling (Driver: Port fpga_clk)
      Net frame2Clk: 10 loads, 10 rising, 0 falling (Driver: Pin

                                    Page 1





Design Summary (cont)
---------------------
     vga_1.row_1__I_0/Z)
   Number of Clock Enables:  2
      Net VCC_net: 7 loads, 0 SLICEs
      Net row_0__N_21: 6 loads, 6 SLICEs
   Number of LSRs:  6
      Net col_0__N_41: 6 loads, 6 SLICEs
      Net frameClk: 6 loads, 6 SLICEs
      Net cube_bot_4__N_53: 3 loads, 3 SLICEs
      Net jump1.cube_bot_2__N_57: 4 loads, 4 SLICEs
      Net jump1.lastPosition_0__N_123: 7 loads, 7 SLICEs
      Net jump1.lastPosition_4__N_119: 3 loads, 3 SLICEs
   Top 10 highest fanout non-clock nets:
      Net col[9]: 41 loads
      Net col[8]: 38 loads
      Net col[7]: 36 loads
      Net col[6]: 33 loads
      Net col[5]: 26 loads
      Net row[5]: 19 loads
      Net col[4]: 18 loads
      Net row[3]: 18 loads
      Net cube_gen1.n77: 17 loads
      Net row[2]: 17 loads




   Number of warnings:  32
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING <1026001> - map:
     C:/Users/aoreil02/Documents/GitHub/JumboDash/device_constraint.pdc (7) : No
     port matched 'ledController[0]'.
WARNING <1026001> - map:
     C:/Users/aoreil02/Documents/GitHub/JumboDash/device_constraint.pdc (8) : No
     port matched 'ledController[1]'.
WARNING <1026001> - map:
     C:/Users/aoreil02/Documents/GitHub/JumboDash/device_constraint.pdc (9) : No
     port matched 'ledController[2]'.
WARNING <1026001> - map:
     C:/Users/aoreil02/Documents/GitHub/JumboDash/device_constraint.pdc (10) :
     No port matched 'ledController[3]'.
WARNING <1026001> - map:
     C:/Users/aoreil02/Documents/GitHub/JumboDash/device_constraint.pdc (11) :
     No port matched 'ledController[4]'.
WARNING <1026001> - map:
     C:/Users/aoreil02/Documents/GitHub/JumboDash/device_constraint.pdc (12) :
     No port matched 'ledController[5]'.
WARNING <1026001> - map:
     C:/Users/aoreil02/Documents/GitHub/JumboDash/device_constraint.pdc (13) :
     No port matched 'ledController[6]'.
WARNING <1026001> - map:
     C:/Users/aoreil02/Documents/GitHub/JumboDash/device_constraint.pdc (14) :
     No port matched 'ledController[7]'.
WARNING <1027013> - map: No port matched 'ledController[0]'.

                                    Page 2





Design Errors/Warnings (cont)
-----------------------------
WARNING <1014301> - map: Can't resolve object 'ledController[0]' in constraint
     'ldc_set_location -site {26} [get_ports {ledController[0]}]'.
WARNING <1027013> - map: No port matched 'ledController[1]'.
WARNING <1014301> - map: Can't resolve object 'ledController[1]' in constraint
     'ldc_set_location -site {27} [get_ports {ledController[1]}]'.
WARNING <1027013> - map: No port matched 'ledController[2]'.
WARNING <1014301> - map: Can't resolve object 'ledController[2]' in constraint
     'ldc_set_location -site {32} [get_ports {ledController[2]}]'.
WARNING <1027013> - map: No port matched 'ledController[3]'.
WARNING <1014301> - map: Can't resolve object 'ledController[3]' in constraint
     'ldc_set_location -site {35} [get_ports {ledController[3]}]'.
WARNING <1027013> - map: No port matched 'ledController[4]'.
WARNING <1014301> - map: Can't resolve object 'ledController[4]' in constraint
     'ldc_set_location -site {31} [get_ports {ledController[4]}]'.
WARNING <1027013> - map: No port matched 'ledController[5]'.
WARNING <1014301> - map: Can't resolve object 'ledController[5]' in constraint
     'ldc_set_location -site {37} [get_ports {ledController[5]}]'.
WARNING <1027013> - map: No port matched 'ledController[6]'.
WARNING <1014301> - map: Can't resolve object 'ledController[6]' in constraint
     'ldc_set_location -site {34} [get_ports {ledController[6]}]'.
WARNING <1027013> - map: No port matched 'ledController[7]'.
WARNING <1014301> - map: Can't resolve object 'ledController[7]' in constraint
     'ldc_set_location -site {43} [get_ports {ledController[7]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {26}
     [get_ports {ledController[0]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {27}
     [get_ports {ledController[1]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {32}
     [get_ports {ledController[2]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {35}
     [get_ports {ledController[3]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {31}
     [get_ports {ledController[4]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {37}
     [get_ports {ledController[5]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {34}
     [get_ports {ledController[6]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {43}
     [get_ports {ledController[7]}]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| controllerIn        | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| fpga_clk            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controlClk          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controlLatch        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 3





IO (PIO) Attributes (cont)
--------------------------
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            mypll_1/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      fpga_clk_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     vga_clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     mypll_1.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     mypll_1.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value

                                    Page 4





OSC Summary (cont)
------------------
  OSC Instance Name:                            controller1/osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     controller1.clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: int_rightMost_0__I_0
         Type: EBR
Instance Name: controller1/osc
         Type: HFOSC
Instance Name: int_rightMost_0__I_0_2
         Type: EBR
Instance Name: mypll_1/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 22
   Total number of constraints dropped: 8

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 63 MB




























                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
