[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/RiscV/slpp_all/surelog.log.

[WRN:CM0010] Command line argument "-full64" ignored.

[WRN:CM0010] Command line argument "-notice" ignored.

[WRN:CM0010] Command line argument "-line" ignored.

[NTE:CM0009] Command line argument "+lint=all,noVCDE,noUI" ignored.

[NTE:CM0009] Command line argument "+v2k" ignored.

[WRN:CM0010] Command line argument "-quiet" ignored.

[WRN:CM0005] Include path "${SURELOG_DIR}/third_party/tests/RiscV/include" does not exist.

[NTE:PP0105] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:42:1: Multiply defined macro "MEM_TYPE_WIDTH",
             ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:33:9: previous definition.

[NTE:PP0105] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:33:1: Multiply defined macro "MEM_TYPE_WIDTH",
             ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:42:9: previous definition.

[INF:CM0029] Using global timescale: "1ns/10ps".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v:4:1: Compile module "work@vscale_PC_mux".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v:4:1: Compile module "work@vscale_alu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v:6:1: Compile module "work@vscale_core".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v:6:1: Compile module "work@vscale_csr_file".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v:7:1: Compile module "work@vscale_ctrl".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v:3:1: Compile module "work@vscale_dp_hasti_sram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v:3:1: Compile module "work@vscale_hasti_bridge".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:4:1: Compile module "work@vscale_hex_tb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v:4:1: Compile module "work@vscale_imm_gen".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v:5:1: Compile module "work@vscale_mul_div".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v:8:1: Compile module "work@vscale_pipeline".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v:3:1: Compile module "work@vscale_regfile".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v:5:1: Compile module "work@vscale_sim_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v:4:1: Compile module "work@vscale_src_a_mux".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v:4:1: Compile module "work@vscale_src_b_mux".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v:12:46: Implicit port type (wire) for "PC_PIF".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v:9:37: Implicit port type (wire) for "imem_haddr",
there are 22 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v:14:38: Implicit port type (wire) for "illegal_access",
there are 6 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v:19:55: Implicit port type (wire) for "bypass_rs1",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v:14:46: Implicit port type (wire) for "p0_hrdata",
there are 5 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v:4:45: Implicit port type (wire) for "haddr",
there are 10 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v:9:53: Implicit port type (wire) for "req_ready",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v:13:45: Implicit port type (wire) for "imem_addr",
there are 8 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v:6:45: Implicit port type (wire) for "rd1",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v:9:52: Implicit port type (wire) for "htif_pcr_req_ready",
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:4:1: Top level module "work@vscale_hex_tb".

[ERR:EL0541] Unknown parameter in command line override "P".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 16.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                40
array_net                                              3
assign_stmt                                            3
assignment                                           417
begin                                                192
bit_select                                            61
case_item                                            171
case_stmt                                             24
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            4135
cont_assign                                          265
delay_control                                          2
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         39
for_stmt                                               3
func_call                                              4
function                                              12
hier_path                                              1
if_else                                               38
if_stmt                                               41
include_file_info                                     40
indexed_part_select                                   35
initial                                                3
int_typespec                                          31
int_var                                                4
integer_typespec                                       4
integer_var                                            4
io_decl                                               19
logic_net                                           1049
logic_typespec                                      1053
logic_var                                             16
module_inst                                           57
operation                                           1490
package                                                2
param_assign                                          32
parameter                                             32
part_select                                           55
port                                                 487
range                                                865
ref_module                                            15
ref_obj                                             2323
ref_var                                                3
sys_func_call                                         22
task                                                   9
var_select                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/RiscV/slpp_all/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 5
[   NOTE] : 19
