circuit BranchUnit : @[:@2.0]
  module BranchUnit : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_func3 : UInt<3> @[:@6.4]
    input io_rs1 : SInt<32> @[:@6.4]
    input io_rs2 : SInt<32> @[:@6.4]
    output io_branch : UInt<1> @[:@6.4]
  
    node _T_14 = eq(io_func3, UInt<1>("h0")) @[BranchUnit.scala 15:24:@8.4]
    node _T_15 = eq(io_rs1, io_rs2) @[BranchUnit.scala 16:30:@10.6]
    node _GEN_0 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[BranchUnit.scala 16:41:@11.6]
    node _T_19 = eq(io_func3, UInt<1>("h1")) @[BranchUnit.scala 19:29:@19.6]
    node _T_20 = neq(io_rs1, io_rs2) @[BranchUnit.scala 20:30:@21.8]
    node _GEN_1 = mux(_T_20, UInt<1>("h1"), UInt<1>("h0")) @[BranchUnit.scala 20:41:@22.8]
    node _T_24 = eq(io_func3, UInt<3>("h4")) @[BranchUnit.scala 23:29:@30.8]
    node _T_25 = lt(io_rs1, io_rs2) @[BranchUnit.scala 24:30:@32.10]
    node _GEN_2 = mux(_T_25, UInt<1>("h1"), UInt<1>("h0")) @[BranchUnit.scala 24:39:@33.10]
    node _T_29 = eq(io_func3, UInt<3>("h5")) @[BranchUnit.scala 27:29:@41.10]
    node _T_30 = geq(io_rs1, io_rs2) @[BranchUnit.scala 28:30:@43.12]
    node _GEN_3 = mux(_T_30, UInt<1>("h1"), UInt<1>("h0")) @[BranchUnit.scala 28:40:@44.12]
    node _T_34 = eq(io_func3, UInt<3>("h6")) @[BranchUnit.scala 31:29:@52.12]
    node _T_35 = asUInt(io_rs1) @[BranchUnit.scala 32:30:@54.14]
    node _T_36 = asUInt(io_rs2) @[BranchUnit.scala 32:46:@55.14]
    node _T_37 = lt(_T_35, _T_36) @[BranchUnit.scala 32:37:@56.14]
    node _GEN_4 = mux(_T_37, UInt<1>("h1"), UInt<1>("h0")) @[BranchUnit.scala 32:53:@57.14]
    node _T_41 = eq(io_func3, UInt<3>("h7")) @[BranchUnit.scala 35:29:@65.14]
    node _T_42 = asUInt(io_rs1) @[BranchUnit.scala 36:30:@67.16]
    node _T_43 = asUInt(io_rs2) @[BranchUnit.scala 36:47:@68.16]
    node _T_44 = geq(_T_42, _T_43) @[BranchUnit.scala 36:37:@69.16]
    node _GEN_5 = mux(_T_44, UInt<1>("h1"), UInt<1>("h0")) @[BranchUnit.scala 36:54:@70.16]
    node _GEN_6 = mux(_T_41, _GEN_5, UInt<1>("h0")) @[BranchUnit.scala 35:42:@66.14]
    node _GEN_7 = mux(_T_34, _GEN_4, _GEN_6) @[BranchUnit.scala 31:42:@53.12]
    node _GEN_8 = mux(_T_29, _GEN_3, _GEN_7) @[BranchUnit.scala 27:42:@42.10]
    node _GEN_9 = mux(_T_24, _GEN_2, _GEN_8) @[BranchUnit.scala 23:42:@31.8]
    node _GEN_10 = mux(_T_19, _GEN_1, _GEN_9) @[BranchUnit.scala 19:42:@20.6]
    node _GEN_11 = mux(_T_14, _GEN_0, _GEN_10) @[BranchUnit.scala 15:37:@9.4]
    io_branch <= _GEN_11 @[BranchUnit.scala 16:52:@12.8 BranchUnit.scala 17:39:@15.8 BranchUnit.scala 20:52:@23.10 BranchUnit.scala 21:39:@26.10 BranchUnit.scala 24:50:@34.12 BranchUnit.scala 25:39:@37.12 BranchUnit.scala 28:51:@45.14 BranchUnit.scala 29:39:@48.14 BranchUnit.scala 32:64:@58.16 BranchUnit.scala 33:39:@61.16 BranchUnit.scala 36:65:@71.18 BranchUnit.scala 37:39:@74.18 BranchUnit.scala 39:31:@78.16]
