\hypertarget{group___g_p_i_o___register___masks}{}\doxysection{GPIO Register Masks}
\label{group___g_p_i_o___register___masks}\index{GPIO Register Masks@{GPIO Register Masks}}
Collaboration diagram for GPIO Register Masks\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___g_p_i_o___register___masks}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+MASK}}~0x\+FFFFFFFFu
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+SHIFT}}~0u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga7dcc3c999fc1581a1abd170be6671b66}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+WIDTH}}~32u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga4071beeff4d9b5c200686972dd52d855}{GPIO\+\_\+\+PDOR\+\_\+\+PDO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+MASK}}~0x\+FFFFFFFFu
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+SHIFT}}~0u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga37bfb99494469858ed3d6966fcd3efc3}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+WIDTH}}~32u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga6b16f5841a5c5f20311eafc574f814e4}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+MASK}}~0x\+FFFFFFFFu
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+SHIFT}}~0u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga56ff73b92dd4960635f00775acadb98d}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+WIDTH}}~32u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga3a9c3710923cd50fc2df4e678180eb1d}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+MASK}}~0x\+FFFFFFFFu
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+SHIFT}}~0u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga9bbc03b8c68684123b1c5ecf54047881}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+WIDTH}}~32u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga40757476c8889ca9d4cb7017b6c5ab60}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+MASK}}~0x\+FFFFFFFFu
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+SHIFT}}~0u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga90a8226d4951b43432a5a0709ee5cb24}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+WIDTH}}~32u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga8f80c8e42743151c73569b5cef49f2b2}{GPIO\+\_\+\+PDIR\+\_\+\+PDI}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+MASK}}~0x\+FFFFFFFFu
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+SHIFT}}~0u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gab220d23aa328c445f6fbc3f5085135bc}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+WIDTH}}~32u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga9836cb3ac719630f741fe6a0292083fc}{GPIO\+\_\+\+PDDR\+\_\+\+PDD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga7def35f5eba09937a9453b17efcf4907}{GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+MASK}}~0x\+FFFFFFFFu
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga5756b546e12b2e835111e41423cd915a}{GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+SHIFT}}~0u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga1d6a8a0b1d83d1ffae429ffc672799e1}{GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+WIDTH}}~32u
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga6be6cc487bea1982cedb1464e4925e88}{GPIO\+\_\+\+PIDR\+\_\+\+PID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga5756b546e12b2e835111e41423cd915a}{GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_ga7def35f5eba09937a9453b17efcf4907}{GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+MASK}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga3a9c3710923cd50fc2df4e678180eb1d}\label{group___g_p_i_o___register___masks_ga3a9c3710923cd50fc2df4e678180eb1d}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PCOR\_PTCO@{GPIO\_PCOR\_PTCO}}
\index{GPIO\_PCOR\_PTCO@{GPIO\_PCOR\_PTCO}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PCOR\_PTCO}{GPIO\_PCOR\_PTCO}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PCOR\+\_\+\+PTCO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}\label{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PCOR\_PTCO\_MASK@{GPIO\_PCOR\_PTCO\_MASK}}
\index{GPIO\_PCOR\_PTCO\_MASK@{GPIO\_PCOR\_PTCO\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PCOR\_PTCO\_MASK}{GPIO\_PCOR\_PTCO\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+MASK~0x\+FFFFFFFFu}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}\label{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PCOR\_PTCO\_SHIFT@{GPIO\_PCOR\_PTCO\_SHIFT}}
\index{GPIO\_PCOR\_PTCO\_SHIFT@{GPIO\_PCOR\_PTCO\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PCOR\_PTCO\_SHIFT}{GPIO\_PCOR\_PTCO\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+SHIFT~0u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga56ff73b92dd4960635f00775acadb98d}\label{group___g_p_i_o___register___masks_ga56ff73b92dd4960635f00775acadb98d}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PCOR\_PTCO\_WIDTH@{GPIO\_PCOR\_PTCO\_WIDTH}}
\index{GPIO\_PCOR\_PTCO\_WIDTH@{GPIO\_PCOR\_PTCO\_WIDTH}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PCOR\_PTCO\_WIDTH}{GPIO\_PCOR\_PTCO\_WIDTH}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+WIDTH~32u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga9836cb3ac719630f741fe6a0292083fc}\label{group___g_p_i_o___register___masks_ga9836cb3ac719630f741fe6a0292083fc}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDDR\_PDD@{GPIO\_PDDR\_PDD}}
\index{GPIO\_PDDR\_PDD@{GPIO\_PDDR\_PDD}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDDR\_PDD}{GPIO\_PDDR\_PDD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDDR\+\_\+\+PDD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}\label{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDDR\_PDD\_MASK@{GPIO\_PDDR\_PDD\_MASK}}
\index{GPIO\_PDDR\_PDD\_MASK@{GPIO\_PDDR\_PDD\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDDR\_PDD\_MASK}{GPIO\_PDDR\_PDD\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+MASK~0x\+FFFFFFFFu}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}\label{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDDR\_PDD\_SHIFT@{GPIO\_PDDR\_PDD\_SHIFT}}
\index{GPIO\_PDDR\_PDD\_SHIFT@{GPIO\_PDDR\_PDD\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDDR\_PDD\_SHIFT}{GPIO\_PDDR\_PDD\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+SHIFT~0u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gab220d23aa328c445f6fbc3f5085135bc}\label{group___g_p_i_o___register___masks_gab220d23aa328c445f6fbc3f5085135bc}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDDR\_PDD\_WIDTH@{GPIO\_PDDR\_PDD\_WIDTH}}
\index{GPIO\_PDDR\_PDD\_WIDTH@{GPIO\_PDDR\_PDD\_WIDTH}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDDR\_PDD\_WIDTH}{GPIO\_PDDR\_PDD\_WIDTH}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+WIDTH~32u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga8f80c8e42743151c73569b5cef49f2b2}\label{group___g_p_i_o___register___masks_ga8f80c8e42743151c73569b5cef49f2b2}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDIR\_PDI@{GPIO\_PDIR\_PDI}}
\index{GPIO\_PDIR\_PDI@{GPIO\_PDIR\_PDI}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDIR\_PDI}{GPIO\_PDIR\_PDI}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDIR\+\_\+\+PDI(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}\label{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDIR\_PDI\_MASK@{GPIO\_PDIR\_PDI\_MASK}}
\index{GPIO\_PDIR\_PDI\_MASK@{GPIO\_PDIR\_PDI\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDIR\_PDI\_MASK}{GPIO\_PDIR\_PDI\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+MASK~0x\+FFFFFFFFu}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}\label{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDIR\_PDI\_SHIFT@{GPIO\_PDIR\_PDI\_SHIFT}}
\index{GPIO\_PDIR\_PDI\_SHIFT@{GPIO\_PDIR\_PDI\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDIR\_PDI\_SHIFT}{GPIO\_PDIR\_PDI\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+SHIFT~0u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga90a8226d4951b43432a5a0709ee5cb24}\label{group___g_p_i_o___register___masks_ga90a8226d4951b43432a5a0709ee5cb24}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDIR\_PDI\_WIDTH@{GPIO\_PDIR\_PDI\_WIDTH}}
\index{GPIO\_PDIR\_PDI\_WIDTH@{GPIO\_PDIR\_PDI\_WIDTH}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDIR\_PDI\_WIDTH}{GPIO\_PDIR\_PDI\_WIDTH}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+WIDTH~32u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga4071beeff4d9b5c200686972dd52d855}\label{group___g_p_i_o___register___masks_ga4071beeff4d9b5c200686972dd52d855}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDOR\_PDO@{GPIO\_PDOR\_PDO}}
\index{GPIO\_PDOR\_PDO@{GPIO\_PDOR\_PDO}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDOR\_PDO}{GPIO\_PDOR\_PDO}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDOR\+\_\+\+PDO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}\label{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDOR\_PDO\_MASK@{GPIO\_PDOR\_PDO\_MASK}}
\index{GPIO\_PDOR\_PDO\_MASK@{GPIO\_PDOR\_PDO\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDOR\_PDO\_MASK}{GPIO\_PDOR\_PDO\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+MASK~0x\+FFFFFFFFu}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}\label{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDOR\_PDO\_SHIFT@{GPIO\_PDOR\_PDO\_SHIFT}}
\index{GPIO\_PDOR\_PDO\_SHIFT@{GPIO\_PDOR\_PDO\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDOR\_PDO\_SHIFT}{GPIO\_PDOR\_PDO\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+SHIFT~0u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga7dcc3c999fc1581a1abd170be6671b66}\label{group___g_p_i_o___register___masks_ga7dcc3c999fc1581a1abd170be6671b66}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDOR\_PDO\_WIDTH@{GPIO\_PDOR\_PDO\_WIDTH}}
\index{GPIO\_PDOR\_PDO\_WIDTH@{GPIO\_PDOR\_PDO\_WIDTH}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDOR\_PDO\_WIDTH}{GPIO\_PDOR\_PDO\_WIDTH}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+WIDTH~32u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga6be6cc487bea1982cedb1464e4925e88}\label{group___g_p_i_o___register___masks_ga6be6cc487bea1982cedb1464e4925e88}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PIDR\_PID@{GPIO\_PIDR\_PID}}
\index{GPIO\_PIDR\_PID@{GPIO\_PIDR\_PID}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PIDR\_PID}{GPIO\_PIDR\_PID}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PIDR\+\_\+\+PID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga5756b546e12b2e835111e41423cd915a}{GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_ga7def35f5eba09937a9453b17efcf4907}{GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga7def35f5eba09937a9453b17efcf4907}\label{group___g_p_i_o___register___masks_ga7def35f5eba09937a9453b17efcf4907}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PIDR\_PID\_MASK@{GPIO\_PIDR\_PID\_MASK}}
\index{GPIO\_PIDR\_PID\_MASK@{GPIO\_PIDR\_PID\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PIDR\_PID\_MASK}{GPIO\_PIDR\_PID\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+MASK~0x\+FFFFFFFFu}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga5756b546e12b2e835111e41423cd915a}\label{group___g_p_i_o___register___masks_ga5756b546e12b2e835111e41423cd915a}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PIDR\_PID\_SHIFT@{GPIO\_PIDR\_PID\_SHIFT}}
\index{GPIO\_PIDR\_PID\_SHIFT@{GPIO\_PIDR\_PID\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PIDR\_PID\_SHIFT}{GPIO\_PIDR\_PID\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+SHIFT~0u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga1d6a8a0b1d83d1ffae429ffc672799e1}\label{group___g_p_i_o___register___masks_ga1d6a8a0b1d83d1ffae429ffc672799e1}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PIDR\_PID\_WIDTH@{GPIO\_PIDR\_PID\_WIDTH}}
\index{GPIO\_PIDR\_PID\_WIDTH@{GPIO\_PIDR\_PID\_WIDTH}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PIDR\_PID\_WIDTH}{GPIO\_PIDR\_PID\_WIDTH}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PIDR\+\_\+\+PID\+\_\+\+WIDTH~32u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga6b16f5841a5c5f20311eafc574f814e4}\label{group___g_p_i_o___register___masks_ga6b16f5841a5c5f20311eafc574f814e4}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PSOR\_PTSO@{GPIO\_PSOR\_PTSO}}
\index{GPIO\_PSOR\_PTSO@{GPIO\_PSOR\_PTSO}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PSOR\_PTSO}{GPIO\_PSOR\_PTSO}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PSOR\+\_\+\+PTSO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}\label{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PSOR\_PTSO\_MASK@{GPIO\_PSOR\_PTSO\_MASK}}
\index{GPIO\_PSOR\_PTSO\_MASK@{GPIO\_PSOR\_PTSO\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PSOR\_PTSO\_MASK}{GPIO\_PSOR\_PTSO\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+MASK~0x\+FFFFFFFFu}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}\label{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PSOR\_PTSO\_SHIFT@{GPIO\_PSOR\_PTSO\_SHIFT}}
\index{GPIO\_PSOR\_PTSO\_SHIFT@{GPIO\_PSOR\_PTSO\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PSOR\_PTSO\_SHIFT}{GPIO\_PSOR\_PTSO\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+SHIFT~0u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga37bfb99494469858ed3d6966fcd3efc3}\label{group___g_p_i_o___register___masks_ga37bfb99494469858ed3d6966fcd3efc3}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PSOR\_PTSO\_WIDTH@{GPIO\_PSOR\_PTSO\_WIDTH}}
\index{GPIO\_PSOR\_PTSO\_WIDTH@{GPIO\_PSOR\_PTSO\_WIDTH}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PSOR\_PTSO\_WIDTH}{GPIO\_PSOR\_PTSO\_WIDTH}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+WIDTH~32u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga40757476c8889ca9d4cb7017b6c5ab60}\label{group___g_p_i_o___register___masks_ga40757476c8889ca9d4cb7017b6c5ab60}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PTOR\_PTTO@{GPIO\_PTOR\_PTTO}}
\index{GPIO\_PTOR\_PTTO@{GPIO\_PTOR\_PTTO}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PTOR\_PTTO}{GPIO\_PTOR\_PTTO}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PTOR\+\_\+\+PTTO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$\mbox{\hyperlink{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+SHIFT}}))\&\mbox{\hyperlink{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}\label{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PTOR\_PTTO\_MASK@{GPIO\_PTOR\_PTTO\_MASK}}
\index{GPIO\_PTOR\_PTTO\_MASK@{GPIO\_PTOR\_PTTO\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PTOR\_PTTO\_MASK}{GPIO\_PTOR\_PTTO\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+MASK~0x\+FFFFFFFFu}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}\label{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PTOR\_PTTO\_SHIFT@{GPIO\_PTOR\_PTTO\_SHIFT}}
\index{GPIO\_PTOR\_PTTO\_SHIFT@{GPIO\_PTOR\_PTTO\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PTOR\_PTTO\_SHIFT}{GPIO\_PTOR\_PTTO\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+SHIFT~0u}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga9bbc03b8c68684123b1c5ecf54047881}\label{group___g_p_i_o___register___masks_ga9bbc03b8c68684123b1c5ecf54047881}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PTOR\_PTTO\_WIDTH@{GPIO\_PTOR\_PTTO\_WIDTH}}
\index{GPIO\_PTOR\_PTTO\_WIDTH@{GPIO\_PTOR\_PTTO\_WIDTH}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PTOR\_PTTO\_WIDTH}{GPIO\_PTOR\_PTTO\_WIDTH}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+WIDTH~32u}

