RV32I SoC â€” Version 3.0

Fetch  modules redesigned.

sim - rv_fetch_TB.v for rv_fetch.v simulation code.

Icarus - TB_rv_fetech.v --65 testcases done with Claude AI Test cases.

Previous versions available through tags v1.0 and v2.0.

---

To run the icarus verilog simulation run the following command:

```
iverilog -o sim TB_rv_fetch.v rv_fetch.v rv_header.vh && vvp sim      

```
---
Reference -"Angelo Jacobo - https://github.com/AngeloJacobo/RISC-V "
---
---
Codes are under update
