<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="clock_check" device="LFE5U-45F-8BG381C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="tb_initial_try"/>
        <Source name="initial_try.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="tb_initial_try.v" type="Verilog" type_short="Verilog">
            <Options top_module="tb_initial_try"/>
        </Source>
        <Source name="asdf/asdf.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="clock_check.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="try/try.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="clock_check1.sty"/>
</BaliProject>
