

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4'
================================================================
* Date:           Wed May 25 16:34:15 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        normalRNG.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.272 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  2.040 us|  2.040 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_3_VITIS_LOOP_41_4  |       32|       32|         3|          2|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     142|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     160|    -|
|Register             |        -|     -|      157|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      157|     302|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_160_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln40_fu_172_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln41_fu_232_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln47_fu_216_p2       |         +|   0|  0|  12|           4|           4|
    |icmp_ln40_fu_154_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln41_fu_178_p2      |      icmp|   0|  0|   9|           3|           4|
    |or_ln40_fu_313_p2        |        or|   0|  0|   3|           3|           1|
    |or_ln48_fu_288_p2        |        or|   0|  0|   3|           3|           1|
    |select_ln40_1_fu_192_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln40_fu_184_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln48_fu_277_p2       |       xor|   0|  0|  65|          64|          65|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 142|          96|          90|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |H_rvd_address0                          |  14|          3|    6|         18|
    |H_rvd_address1                          |  14|          3|    6|         18|
    |H_rvd_d0                                |  14|          3|   64|        192|
    |H_rvd_d1                                |  14|          3|   64|        192|
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten11_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |i_fu_60                                 |   9|          2|    3|          6|
    |indvar_flatten11_fu_64                  |   9|          2|    5|         10|
    |j_fu_56                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 160|         35|  167|        475|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Hi_load_reg_407              |  64|   0|   64|          0|
    |Hr_load_reg_402              |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_60                      |   3|   0|    3|          0|
    |icmp_ln40_reg_366            |   1|   0|    1|          0|
    |indvar_flatten11_fu_64       |   5|   0|    5|          0|
    |j_fu_56                      |   3|   0|    3|          0|
    |or_ln48_reg_412              |   2|   0|    3|          1|
    |select_ln40_1_reg_375        |   3|   0|    3|          0|
    |select_ln40_reg_370          |   3|   0|    3|          0|
    |trunc_ln47_1_reg_396         |   2|   0|    2|          0|
    |trunc_ln47_reg_380           |   2|   0|    2|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 157|   0|  158|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|Hr_address0     |  out|    4|   ap_memory|                                                 Hr|         array|
|Hr_ce0          |  out|    1|   ap_memory|                                                 Hr|         array|
|Hr_q0           |   in|   64|   ap_memory|                                                 Hr|         array|
|Hi_address0     |  out|    4|   ap_memory|                                                 Hi|         array|
|Hi_ce0          |  out|    1|   ap_memory|                                                 Hi|         array|
|Hi_q0           |   in|   64|   ap_memory|                                                 Hi|         array|
|H_rvd_address0  |  out|    6|   ap_memory|                                              H_rvd|         array|
|H_rvd_ce0       |  out|    1|   ap_memory|                                              H_rvd|         array|
|H_rvd_we0       |  out|    1|   ap_memory|                                              H_rvd|         array|
|H_rvd_d0        |  out|   64|   ap_memory|                                              H_rvd|         array|
|H_rvd_address1  |  out|    6|   ap_memory|                                              H_rvd|         array|
|H_rvd_ce1       |  out|    1|   ap_memory|                                              H_rvd|         array|
|H_rvd_we1       |  out|    1|   ap_memory|                                              H_rvd|         array|
|H_rvd_d1        |  out|   64|   ap_memory|                                              H_rvd|         array|
+----------------+-----+-----+------------+---------------------------------------------------+--------------+

