

================================================================
== Vitis HLS Report for 'transmitter_Pipeline_VITIS_LOOP_214_10'
================================================================
* Date:           Thu Apr 11 20:12:38 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        transmitter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10590|    10590|  0.106 ms|  0.106 ms|  10590|  10590|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_214_10  |    10588|    10588|        95|          2|          2|  5248|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 95


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 95
* Pipeline : 1
  Pipeline-0 : II = 2, D = 95, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 98 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc216"   --->   Operation 100 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [tx_src/transmitter.cpp:224]   --->   Operation 101 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (2.09ns)   --->   "%icmp_ln214 = icmp_eq  i13 %i_1, i13 5248" [tx_src/transmitter.cpp:214]   --->   Operation 102 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5248, i64 5248, i64 5248"   --->   Operation 103 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.67ns)   --->   "%add_ln214 = add i13 %i_1, i13 1" [tx_src/transmitter.cpp:214]   --->   Operation 104 'add' 'add_ln214' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %for.inc216.split, void %for.inc231.preheader.exitStub" [tx_src/transmitter.cpp:214]   --->   Operation 105 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i13 %i_1" [tx_src/transmitter.cpp:217]   --->   Operation 106 'zext' 'zext_ln217' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_1 : Operation 107 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln217" [tx_src/transmitter.cpp:217]   --->   Operation 107 'sitodp' 'conv' <Predicate = (!icmp_ln214)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln214 = store i13 %add_ln214, i13 %i" [tx_src/transmitter.cpp:214]   --->   Operation 108 'store' 'store_ln214' <Predicate = (!icmp_ln214)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 109 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln217" [tx_src/transmitter.cpp:217]   --->   Operation 109 'sitodp' 'conv' <Predicate = (!icmp_ln214)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 110 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln217" [tx_src/transmitter.cpp:217]   --->   Operation 110 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 111 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln217" [tx_src/transmitter.cpp:217]   --->   Operation 111 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 112 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln217" [tx_src/transmitter.cpp:217]   --->   Operation 112 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 113 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln217" [tx_src/transmitter.cpp:217]   --->   Operation 113 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.55>
ST_7 : Operation 114 [59/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 114 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.55>
ST_8 : Operation 115 [58/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 115 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.55>
ST_9 : Operation 116 [57/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 116 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.55>
ST_10 : Operation 117 [56/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 117 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.55>
ST_11 : Operation 118 [55/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 118 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.55>
ST_12 : Operation 119 [54/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 119 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.55>
ST_13 : Operation 120 [53/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 120 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.55>
ST_14 : Operation 121 [52/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 121 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.55>
ST_15 : Operation 122 [51/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 122 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.55>
ST_16 : Operation 123 [50/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 123 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.55>
ST_17 : Operation 124 [49/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 124 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.55>
ST_18 : Operation 125 [48/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 125 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.55>
ST_19 : Operation 126 [47/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 126 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.55>
ST_20 : Operation 127 [46/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 127 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.55>
ST_21 : Operation 128 [45/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 128 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.55>
ST_22 : Operation 129 [44/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 129 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.55>
ST_23 : Operation 130 [43/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 130 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.55>
ST_24 : Operation 131 [42/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 131 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.55>
ST_25 : Operation 132 [41/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 132 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.55>
ST_26 : Operation 133 [40/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 133 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 134 [39/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 134 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 135 [38/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 135 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 136 [37/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 136 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 137 [36/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 137 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 138 [35/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 138 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 139 [34/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 139 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 140 [33/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 140 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 141 [32/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 141 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 142 [31/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 142 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 143 [30/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 143 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 144 [29/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 144 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 145 [28/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 145 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 146 [27/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 146 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 147 [26/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 147 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 148 [25/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 148 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 149 [24/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 149 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 150 [23/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 150 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 151 [22/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 151 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 152 [21/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 152 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 153 [20/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 153 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 154 [19/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 154 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 155 [18/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 155 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 156 [17/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 156 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 157 [16/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 157 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 158 [15/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 158 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 159 [14/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 159 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 160 [13/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 160 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 161 [12/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 161 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 162 [11/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 162 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 163 [10/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 163 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 164 [9/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 164 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 165 [8/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 165 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 166 [7/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 166 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 167 [6/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 167 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 168 [5/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 168 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 169 [4/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 169 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 170 [3/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 170 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 171 [2/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 171 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 172 [1/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 128000" [tx_src/transmitter.cpp:217]   --->   Operation 172 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.20>
ST_66 : Operation 173 [2/2] (5.20ns)   --->   "%t = fptrunc i64 %div" [tx_src/transmitter.cpp:218]   --->   Operation 173 'fptrunc' 't' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.20>
ST_67 : Operation 174 [1/2] (5.20ns)   --->   "%t = fptrunc i64 %div" [tx_src/transmitter.cpp:218]   --->   Operation 174 'fptrunc' 't' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.70>
ST_68 : Operation 175 [4/4] (5.70ns)   --->   "%theta = fmul i32 %t, i32 40000" [tx_src/transmitter.cpp:218]   --->   Operation 175 'fmul' 'theta' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.70>
ST_69 : Operation 176 [3/4] (5.70ns)   --->   "%theta = fmul i32 %t, i32 40000" [tx_src/transmitter.cpp:218]   --->   Operation 176 'fmul' 'theta' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.70>
ST_70 : Operation 177 [2/4] (5.70ns)   --->   "%theta = fmul i32 %t, i32 40000" [tx_src/transmitter.cpp:218]   --->   Operation 177 'fmul' 'theta' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.70>
ST_71 : Operation 178 [1/4] (5.70ns)   --->   "%theta = fmul i32 %t, i32 40000" [tx_src/transmitter.cpp:218]   --->   Operation 178 'fmul' 'theta' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.43>
ST_72 : Operation 179 [2/2] (4.43ns)   --->   "%conv3 = fpext i32 %theta" [tx_src/transmitter.cpp:220]   --->   Operation 179 'fpext' 'conv3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.43>
ST_73 : Operation 180 [1/2] (4.43ns)   --->   "%conv3 = fpext i32 %theta" [tx_src/transmitter.cpp:220]   --->   Operation 180 'fpext' 'conv3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.71>
ST_74 : Operation 181 [7/7] (6.71ns)   --->   "%dc = dmul i64 %conv3, i64 32" [tx_src/transmitter.cpp:220]   --->   Operation 181 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.71>
ST_75 : Operation 182 [6/7] (6.71ns)   --->   "%dc = dmul i64 %conv3, i64 32" [tx_src/transmitter.cpp:220]   --->   Operation 182 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.71>
ST_76 : Operation 183 [5/7] (6.71ns)   --->   "%dc = dmul i64 %conv3, i64 32" [tx_src/transmitter.cpp:220]   --->   Operation 183 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.71>
ST_77 : Operation 184 [4/7] (6.71ns)   --->   "%dc = dmul i64 %conv3, i64 32" [tx_src/transmitter.cpp:220]   --->   Operation 184 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.71>
ST_78 : Operation 185 [3/7] (6.71ns)   --->   "%dc = dmul i64 %conv3, i64 32" [tx_src/transmitter.cpp:220]   --->   Operation 185 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.71>
ST_79 : Operation 186 [2/7] (6.71ns)   --->   "%dc = dmul i64 %conv3, i64 32" [tx_src/transmitter.cpp:220]   --->   Operation 186 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.71>
ST_80 : Operation 187 [1/7] (6.71ns)   --->   "%dc = dmul i64 %conv3, i64 32" [tx_src/transmitter.cpp:220]   --->   Operation 187 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.94>
ST_81 : Operation 188 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 188 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 189 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 190 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 190 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 191 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i64 %data_V"   --->   Operation 191 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 192 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_1, i1 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 192 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 193 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 194 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 195 [1/1] (1.63ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 195 'add' 'add_ln515' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 196 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 196 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 197 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V"   --->   Operation 197 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 198 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 199 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 199 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 200 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 201 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 202 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 203 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 204 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 205 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i137.i32.i32, i137 %r_V_1, i32 53, i32 57"   --->   Operation 206 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 207 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i5 %zext_ln818, i5 %tmp_1"   --->   Operation 207 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 208 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %i_1, i32 4, i32 12" [tx_src/transmitter.cpp:224]   --->   Operation 208 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i9 %lshr_ln1" [tx_src/transmitter.cpp:224]   --->   Operation 209 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 210 [1/1] (0.00ns)   --->   "%dataPulseShapedI_addr = getelementptr i32 %dataPulseShapedI, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 210 'getelementptr' 'dataPulseShapedI_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 211 [1/1] (0.00ns)   --->   "%dataPulseShapedI_1_addr = getelementptr i32 %dataPulseShapedI_1, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 211 'getelementptr' 'dataPulseShapedI_1_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 212 [1/1] (0.00ns)   --->   "%dataPulseShapedI_2_addr = getelementptr i32 %dataPulseShapedI_2, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 212 'getelementptr' 'dataPulseShapedI_2_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 213 [1/1] (0.00ns)   --->   "%dataPulseShapedI_3_addr = getelementptr i32 %dataPulseShapedI_3, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 213 'getelementptr' 'dataPulseShapedI_3_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 214 [1/1] (0.00ns)   --->   "%dataPulseShapedI_4_addr = getelementptr i32 %dataPulseShapedI_4, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 214 'getelementptr' 'dataPulseShapedI_4_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 215 [1/1] (0.00ns)   --->   "%dataPulseShapedI_5_addr = getelementptr i32 %dataPulseShapedI_5, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 215 'getelementptr' 'dataPulseShapedI_5_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 216 [1/1] (0.00ns)   --->   "%dataPulseShapedI_6_addr = getelementptr i32 %dataPulseShapedI_6, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 216 'getelementptr' 'dataPulseShapedI_6_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 217 [1/1] (0.00ns)   --->   "%dataPulseShapedI_7_addr = getelementptr i32 %dataPulseShapedI_7, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 217 'getelementptr' 'dataPulseShapedI_7_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 218 [1/1] (0.00ns)   --->   "%dataPulseShapedI_8_addr = getelementptr i32 %dataPulseShapedI_8, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 218 'getelementptr' 'dataPulseShapedI_8_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 219 [1/1] (0.00ns)   --->   "%dataPulseShapedI_9_addr = getelementptr i32 %dataPulseShapedI_9, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 219 'getelementptr' 'dataPulseShapedI_9_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 220 [1/1] (0.00ns)   --->   "%dataPulseShapedI_10_addr = getelementptr i32 %dataPulseShapedI_10, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 220 'getelementptr' 'dataPulseShapedI_10_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 221 [1/1] (0.00ns)   --->   "%dataPulseShapedI_11_addr = getelementptr i32 %dataPulseShapedI_11, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 221 'getelementptr' 'dataPulseShapedI_11_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 222 [1/1] (0.00ns)   --->   "%dataPulseShapedI_12_addr = getelementptr i32 %dataPulseShapedI_12, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 222 'getelementptr' 'dataPulseShapedI_12_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 223 [1/1] (0.00ns)   --->   "%dataPulseShapedI_13_addr = getelementptr i32 %dataPulseShapedI_13, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 223 'getelementptr' 'dataPulseShapedI_13_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 224 [1/1] (0.00ns)   --->   "%dataPulseShapedI_14_addr = getelementptr i32 %dataPulseShapedI_14, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 224 'getelementptr' 'dataPulseShapedI_14_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 225 [1/1] (0.00ns)   --->   "%dataPulseShapedI_15_addr = getelementptr i32 %dataPulseShapedI_15, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 225 'getelementptr' 'dataPulseShapedI_15_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 226 [2/2] (3.25ns)   --->   "%dataPulseShapedI_load = load i9 %dataPulseShapedI_addr" [tx_src/transmitter.cpp:224]   --->   Operation 226 'load' 'dataPulseShapedI_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 227 [2/2] (3.25ns)   --->   "%dataPulseShapedI_1_load = load i9 %dataPulseShapedI_1_addr" [tx_src/transmitter.cpp:224]   --->   Operation 227 'load' 'dataPulseShapedI_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 228 [2/2] (3.25ns)   --->   "%dataPulseShapedI_2_load = load i9 %dataPulseShapedI_2_addr" [tx_src/transmitter.cpp:224]   --->   Operation 228 'load' 'dataPulseShapedI_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 229 [2/2] (3.25ns)   --->   "%dataPulseShapedI_3_load = load i9 %dataPulseShapedI_3_addr" [tx_src/transmitter.cpp:224]   --->   Operation 229 'load' 'dataPulseShapedI_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 230 [2/2] (3.25ns)   --->   "%dataPulseShapedI_4_load = load i9 %dataPulseShapedI_4_addr" [tx_src/transmitter.cpp:224]   --->   Operation 230 'load' 'dataPulseShapedI_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 231 [2/2] (3.25ns)   --->   "%dataPulseShapedI_5_load = load i9 %dataPulseShapedI_5_addr" [tx_src/transmitter.cpp:224]   --->   Operation 231 'load' 'dataPulseShapedI_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 232 [2/2] (3.25ns)   --->   "%dataPulseShapedI_6_load = load i9 %dataPulseShapedI_6_addr" [tx_src/transmitter.cpp:224]   --->   Operation 232 'load' 'dataPulseShapedI_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 233 [2/2] (3.25ns)   --->   "%dataPulseShapedI_7_load = load i9 %dataPulseShapedI_7_addr" [tx_src/transmitter.cpp:224]   --->   Operation 233 'load' 'dataPulseShapedI_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 234 [2/2] (3.25ns)   --->   "%dataPulseShapedI_8_load = load i9 %dataPulseShapedI_8_addr" [tx_src/transmitter.cpp:224]   --->   Operation 234 'load' 'dataPulseShapedI_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 235 [2/2] (3.25ns)   --->   "%dataPulseShapedI_9_load = load i9 %dataPulseShapedI_9_addr" [tx_src/transmitter.cpp:224]   --->   Operation 235 'load' 'dataPulseShapedI_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 236 [2/2] (3.25ns)   --->   "%dataPulseShapedI_10_load = load i9 %dataPulseShapedI_10_addr" [tx_src/transmitter.cpp:224]   --->   Operation 236 'load' 'dataPulseShapedI_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 237 [2/2] (3.25ns)   --->   "%dataPulseShapedI_11_load = load i9 %dataPulseShapedI_11_addr" [tx_src/transmitter.cpp:224]   --->   Operation 237 'load' 'dataPulseShapedI_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 238 [2/2] (3.25ns)   --->   "%dataPulseShapedI_12_load = load i9 %dataPulseShapedI_12_addr" [tx_src/transmitter.cpp:224]   --->   Operation 238 'load' 'dataPulseShapedI_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 239 [2/2] (3.25ns)   --->   "%dataPulseShapedI_13_load = load i9 %dataPulseShapedI_13_addr" [tx_src/transmitter.cpp:224]   --->   Operation 239 'load' 'dataPulseShapedI_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 240 [2/2] (3.25ns)   --->   "%dataPulseShapedI_14_load = load i9 %dataPulseShapedI_14_addr" [tx_src/transmitter.cpp:224]   --->   Operation 240 'load' 'dataPulseShapedI_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 241 [2/2] (3.25ns)   --->   "%dataPulseShapedI_15_load = load i9 %dataPulseShapedI_15_addr" [tx_src/transmitter.cpp:224]   --->   Operation 241 'load' 'dataPulseShapedI_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 242 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_addr = getelementptr i32 %dataPulseShapedQ, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 242 'getelementptr' 'dataPulseShapedQ_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 243 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_1_addr = getelementptr i32 %dataPulseShapedQ_1, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 243 'getelementptr' 'dataPulseShapedQ_1_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 244 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_2_addr = getelementptr i32 %dataPulseShapedQ_2, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 244 'getelementptr' 'dataPulseShapedQ_2_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 245 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_3_addr = getelementptr i32 %dataPulseShapedQ_3, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 245 'getelementptr' 'dataPulseShapedQ_3_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 246 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_4_addr = getelementptr i32 %dataPulseShapedQ_4, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 246 'getelementptr' 'dataPulseShapedQ_4_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 247 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_5_addr = getelementptr i32 %dataPulseShapedQ_5, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 247 'getelementptr' 'dataPulseShapedQ_5_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 248 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_6_addr = getelementptr i32 %dataPulseShapedQ_6, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 248 'getelementptr' 'dataPulseShapedQ_6_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 249 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_7_addr = getelementptr i32 %dataPulseShapedQ_7, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 249 'getelementptr' 'dataPulseShapedQ_7_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 250 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_8_addr = getelementptr i32 %dataPulseShapedQ_8, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 250 'getelementptr' 'dataPulseShapedQ_8_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 251 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_9_addr = getelementptr i32 %dataPulseShapedQ_9, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 251 'getelementptr' 'dataPulseShapedQ_9_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 252 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_10_addr = getelementptr i32 %dataPulseShapedQ_10, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 252 'getelementptr' 'dataPulseShapedQ_10_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 253 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_11_addr = getelementptr i32 %dataPulseShapedQ_11, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 253 'getelementptr' 'dataPulseShapedQ_11_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 254 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_12_addr = getelementptr i32 %dataPulseShapedQ_12, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 254 'getelementptr' 'dataPulseShapedQ_12_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 255 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_13_addr = getelementptr i32 %dataPulseShapedQ_13, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 255 'getelementptr' 'dataPulseShapedQ_13_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 256 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_14_addr = getelementptr i32 %dataPulseShapedQ_14, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 256 'getelementptr' 'dataPulseShapedQ_14_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 257 [1/1] (0.00ns)   --->   "%dataPulseShapedQ_15_addr = getelementptr i32 %dataPulseShapedQ_15, i64 0, i64 %zext_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 257 'getelementptr' 'dataPulseShapedQ_15_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 258 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_load = load i9 %dataPulseShapedQ_addr" [tx_src/transmitter.cpp:225]   --->   Operation 258 'load' 'dataPulseShapedQ_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 259 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_1_load = load i9 %dataPulseShapedQ_1_addr" [tx_src/transmitter.cpp:225]   --->   Operation 259 'load' 'dataPulseShapedQ_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 260 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_2_load = load i9 %dataPulseShapedQ_2_addr" [tx_src/transmitter.cpp:225]   --->   Operation 260 'load' 'dataPulseShapedQ_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 261 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_3_load = load i9 %dataPulseShapedQ_3_addr" [tx_src/transmitter.cpp:225]   --->   Operation 261 'load' 'dataPulseShapedQ_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 262 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_4_load = load i9 %dataPulseShapedQ_4_addr" [tx_src/transmitter.cpp:225]   --->   Operation 262 'load' 'dataPulseShapedQ_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 263 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_5_load = load i9 %dataPulseShapedQ_5_addr" [tx_src/transmitter.cpp:225]   --->   Operation 263 'load' 'dataPulseShapedQ_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 264 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_6_load = load i9 %dataPulseShapedQ_6_addr" [tx_src/transmitter.cpp:225]   --->   Operation 264 'load' 'dataPulseShapedQ_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 265 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_7_load = load i9 %dataPulseShapedQ_7_addr" [tx_src/transmitter.cpp:225]   --->   Operation 265 'load' 'dataPulseShapedQ_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 266 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_8_load = load i9 %dataPulseShapedQ_8_addr" [tx_src/transmitter.cpp:225]   --->   Operation 266 'load' 'dataPulseShapedQ_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 267 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_9_load = load i9 %dataPulseShapedQ_9_addr" [tx_src/transmitter.cpp:225]   --->   Operation 267 'load' 'dataPulseShapedQ_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 268 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_10_load = load i9 %dataPulseShapedQ_10_addr" [tx_src/transmitter.cpp:225]   --->   Operation 268 'load' 'dataPulseShapedQ_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 269 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_11_load = load i9 %dataPulseShapedQ_11_addr" [tx_src/transmitter.cpp:225]   --->   Operation 269 'load' 'dataPulseShapedQ_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 270 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_12_load = load i9 %dataPulseShapedQ_12_addr" [tx_src/transmitter.cpp:225]   --->   Operation 270 'load' 'dataPulseShapedQ_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 271 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_13_load = load i9 %dataPulseShapedQ_13_addr" [tx_src/transmitter.cpp:225]   --->   Operation 271 'load' 'dataPulseShapedQ_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 272 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_14_load = load i9 %dataPulseShapedQ_14_addr" [tx_src/transmitter.cpp:225]   --->   Operation 272 'load' 'dataPulseShapedQ_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_81 : Operation 273 [2/2] (3.25ns)   --->   "%dataPulseShapedQ_15_load = load i9 %dataPulseShapedQ_15_addr" [tx_src/transmitter.cpp:225]   --->   Operation 273 'load' 'dataPulseShapedQ_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>

State 82 <SV = 81> <Delay = 6.20>
ST_82 : Operation 274 [1/1] (1.78ns)   --->   "%result_V_1 = sub i5 0, i5 %val"   --->   Operation 274 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 275 [1/1] (1.21ns)   --->   "%select_ln59 = select i1 %p_Result_s, i5 %result_V_1, i5 %val" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 275 'select' 'select_ln59' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 276 [1/1] (3.20ns)   --->   "%cos = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 1, i32 0.980785, i32 0.92388, i32 0.83147, i32 0.707107, i32 0.55557, i32 0.382683, i32 0.19509, i32 0, i32 -0.19509, i32 -0.382683, i32 -0.55557, i32 -0.707107, i32 -0.83147, i32 -0.92388, i32 -0.980785, i32 -1, i32 -0.980785, i32 -0.92388, i32 -0.83147, i32 -0.707107, i32 -0.55557, i32 -0.382683, i32 -0.19509, i32 -0, i32 0.19509, i32 0.382683, i32 0.55557, i32 0.707107, i32 0.83147, i32 0.92388, i32 0.980785, i5 %select_ln59" [tx_src/transmitter.cpp:222]   --->   Operation 276 'mux' 'cos' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln223)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 0, i32 -0.19509, i32 -0.382683, i32 -0.55557, i32 -0.707107, i32 -0.83147, i32 -0.92388, i32 -0.980785, i32 -1, i32 -0.980785, i32 -0.92388, i32 -0.83147, i32 -0.707107, i32 -0.55557, i32 -0.382683, i32 -0.19509, i32 -0, i32 0.19509, i32 0.382683, i32 0.55557, i32 0.707107, i32 0.83147, i32 0.92388, i32 0.980785, i32 1, i32 0.980785, i32 0.92388, i32 0.83147, i32 0.707107, i32 0.55557, i32 0.382683, i32 0.19509, i5 %select_ln59" [tx_src/transmitter.cpp:223]   --->   Operation 277 'mux' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln223)   --->   "%bitcast_ln223 = bitcast i32 %tmp_s" [tx_src/transmitter.cpp:223]   --->   Operation 278 'bitcast' 'bitcast_ln223' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 279 [1/1] (3.20ns) (out node of the LUT)   --->   "%xor_ln223 = xor i32 %bitcast_ln223, i32 2147483648" [tx_src/transmitter.cpp:223]   --->   Operation 279 'xor' 'xor_ln223' <Predicate = true> <Delay = 3.20> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i13 %i_1" [tx_src/transmitter.cpp:224]   --->   Operation 280 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 281 [1/2] (3.25ns)   --->   "%dataPulseShapedI_load = load i9 %dataPulseShapedI_addr" [tx_src/transmitter.cpp:224]   --->   Operation 281 'load' 'dataPulseShapedI_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 282 [1/2] (3.25ns)   --->   "%dataPulseShapedI_1_load = load i9 %dataPulseShapedI_1_addr" [tx_src/transmitter.cpp:224]   --->   Operation 282 'load' 'dataPulseShapedI_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 283 [1/2] (3.25ns)   --->   "%dataPulseShapedI_2_load = load i9 %dataPulseShapedI_2_addr" [tx_src/transmitter.cpp:224]   --->   Operation 283 'load' 'dataPulseShapedI_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 284 [1/2] (3.25ns)   --->   "%dataPulseShapedI_3_load = load i9 %dataPulseShapedI_3_addr" [tx_src/transmitter.cpp:224]   --->   Operation 284 'load' 'dataPulseShapedI_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 285 [1/2] (3.25ns)   --->   "%dataPulseShapedI_4_load = load i9 %dataPulseShapedI_4_addr" [tx_src/transmitter.cpp:224]   --->   Operation 285 'load' 'dataPulseShapedI_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 286 [1/2] (3.25ns)   --->   "%dataPulseShapedI_5_load = load i9 %dataPulseShapedI_5_addr" [tx_src/transmitter.cpp:224]   --->   Operation 286 'load' 'dataPulseShapedI_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 287 [1/2] (3.25ns)   --->   "%dataPulseShapedI_6_load = load i9 %dataPulseShapedI_6_addr" [tx_src/transmitter.cpp:224]   --->   Operation 287 'load' 'dataPulseShapedI_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 288 [1/2] (3.25ns)   --->   "%dataPulseShapedI_7_load = load i9 %dataPulseShapedI_7_addr" [tx_src/transmitter.cpp:224]   --->   Operation 288 'load' 'dataPulseShapedI_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 289 [1/2] (3.25ns)   --->   "%dataPulseShapedI_8_load = load i9 %dataPulseShapedI_8_addr" [tx_src/transmitter.cpp:224]   --->   Operation 289 'load' 'dataPulseShapedI_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 290 [1/2] (3.25ns)   --->   "%dataPulseShapedI_9_load = load i9 %dataPulseShapedI_9_addr" [tx_src/transmitter.cpp:224]   --->   Operation 290 'load' 'dataPulseShapedI_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 291 [1/2] (3.25ns)   --->   "%dataPulseShapedI_10_load = load i9 %dataPulseShapedI_10_addr" [tx_src/transmitter.cpp:224]   --->   Operation 291 'load' 'dataPulseShapedI_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 292 [1/2] (3.25ns)   --->   "%dataPulseShapedI_11_load = load i9 %dataPulseShapedI_11_addr" [tx_src/transmitter.cpp:224]   --->   Operation 292 'load' 'dataPulseShapedI_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 293 [1/2] (3.25ns)   --->   "%dataPulseShapedI_12_load = load i9 %dataPulseShapedI_12_addr" [tx_src/transmitter.cpp:224]   --->   Operation 293 'load' 'dataPulseShapedI_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 294 [1/2] (3.25ns)   --->   "%dataPulseShapedI_13_load = load i9 %dataPulseShapedI_13_addr" [tx_src/transmitter.cpp:224]   --->   Operation 294 'load' 'dataPulseShapedI_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 295 [1/2] (3.25ns)   --->   "%dataPulseShapedI_14_load = load i9 %dataPulseShapedI_14_addr" [tx_src/transmitter.cpp:224]   --->   Operation 295 'load' 'dataPulseShapedI_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 296 [1/2] (3.25ns)   --->   "%dataPulseShapedI_15_load = load i9 %dataPulseShapedI_15_addr" [tx_src/transmitter.cpp:224]   --->   Operation 296 'load' 'dataPulseShapedI_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 297 [1/1] (2.06ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %dataPulseShapedI_load, i32 %dataPulseShapedI_1_load, i32 %dataPulseShapedI_2_load, i32 %dataPulseShapedI_3_load, i32 %dataPulseShapedI_4_load, i32 %dataPulseShapedI_5_load, i32 %dataPulseShapedI_6_load, i32 %dataPulseShapedI_7_load, i32 %dataPulseShapedI_8_load, i32 %dataPulseShapedI_9_load, i32 %dataPulseShapedI_10_load, i32 %dataPulseShapedI_11_load, i32 %dataPulseShapedI_12_load, i32 %dataPulseShapedI_13_load, i32 %dataPulseShapedI_14_load, i32 %dataPulseShapedI_15_load, i4 %trunc_ln224" [tx_src/transmitter.cpp:224]   --->   Operation 297 'mux' 'tmp_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 298 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_load = load i9 %dataPulseShapedQ_addr" [tx_src/transmitter.cpp:225]   --->   Operation 298 'load' 'dataPulseShapedQ_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 299 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_1_load = load i9 %dataPulseShapedQ_1_addr" [tx_src/transmitter.cpp:225]   --->   Operation 299 'load' 'dataPulseShapedQ_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 300 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_2_load = load i9 %dataPulseShapedQ_2_addr" [tx_src/transmitter.cpp:225]   --->   Operation 300 'load' 'dataPulseShapedQ_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 301 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_3_load = load i9 %dataPulseShapedQ_3_addr" [tx_src/transmitter.cpp:225]   --->   Operation 301 'load' 'dataPulseShapedQ_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 302 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_4_load = load i9 %dataPulseShapedQ_4_addr" [tx_src/transmitter.cpp:225]   --->   Operation 302 'load' 'dataPulseShapedQ_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 303 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_5_load = load i9 %dataPulseShapedQ_5_addr" [tx_src/transmitter.cpp:225]   --->   Operation 303 'load' 'dataPulseShapedQ_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 304 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_6_load = load i9 %dataPulseShapedQ_6_addr" [tx_src/transmitter.cpp:225]   --->   Operation 304 'load' 'dataPulseShapedQ_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 305 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_7_load = load i9 %dataPulseShapedQ_7_addr" [tx_src/transmitter.cpp:225]   --->   Operation 305 'load' 'dataPulseShapedQ_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 306 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_8_load = load i9 %dataPulseShapedQ_8_addr" [tx_src/transmitter.cpp:225]   --->   Operation 306 'load' 'dataPulseShapedQ_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 307 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_9_load = load i9 %dataPulseShapedQ_9_addr" [tx_src/transmitter.cpp:225]   --->   Operation 307 'load' 'dataPulseShapedQ_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 308 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_10_load = load i9 %dataPulseShapedQ_10_addr" [tx_src/transmitter.cpp:225]   --->   Operation 308 'load' 'dataPulseShapedQ_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 309 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_11_load = load i9 %dataPulseShapedQ_11_addr" [tx_src/transmitter.cpp:225]   --->   Operation 309 'load' 'dataPulseShapedQ_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 310 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_12_load = load i9 %dataPulseShapedQ_12_addr" [tx_src/transmitter.cpp:225]   --->   Operation 310 'load' 'dataPulseShapedQ_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 311 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_13_load = load i9 %dataPulseShapedQ_13_addr" [tx_src/transmitter.cpp:225]   --->   Operation 311 'load' 'dataPulseShapedQ_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 312 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_14_load = load i9 %dataPulseShapedQ_14_addr" [tx_src/transmitter.cpp:225]   --->   Operation 312 'load' 'dataPulseShapedQ_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 313 [1/2] (3.25ns)   --->   "%dataPulseShapedQ_15_load = load i9 %dataPulseShapedQ_15_addr" [tx_src/transmitter.cpp:225]   --->   Operation 313 'load' 'dataPulseShapedQ_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 328> <RAM>
ST_82 : Operation 314 [1/1] (2.06ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %dataPulseShapedQ_load, i32 %dataPulseShapedQ_1_load, i32 %dataPulseShapedQ_2_load, i32 %dataPulseShapedQ_3_load, i32 %dataPulseShapedQ_4_load, i32 %dataPulseShapedQ_5_load, i32 %dataPulseShapedQ_6_load, i32 %dataPulseShapedQ_7_load, i32 %dataPulseShapedQ_8_load, i32 %dataPulseShapedQ_9_load, i32 %dataPulseShapedQ_10_load, i32 %dataPulseShapedQ_11_load, i32 %dataPulseShapedQ_12_load, i32 %dataPulseShapedQ_13_load, i32 %dataPulseShapedQ_14_load, i32 %dataPulseShapedQ_15_load, i4 %trunc_ln224" [tx_src/transmitter.cpp:225]   --->   Operation 314 'mux' 'tmp_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.70>
ST_83 : Operation 315 [1/1] (0.00ns)   --->   "%sin = bitcast i32 %xor_ln223" [tx_src/transmitter.cpp:223]   --->   Operation 315 'bitcast' 'sin' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 316 [4/4] (5.70ns)   --->   "%modI = fmul i32 %tmp_2, i32 %cos" [tx_src/transmitter.cpp:224]   --->   Operation 316 'fmul' 'modI' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 317 [4/4] (5.70ns)   --->   "%modQ = fmul i32 %tmp_3, i32 %sin" [tx_src/transmitter.cpp:225]   --->   Operation 317 'fmul' 'modQ' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.70>
ST_84 : Operation 318 [3/4] (5.70ns)   --->   "%modI = fmul i32 %tmp_2, i32 %cos" [tx_src/transmitter.cpp:224]   --->   Operation 318 'fmul' 'modI' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 319 [3/4] (5.70ns)   --->   "%modQ = fmul i32 %tmp_3, i32 %sin" [tx_src/transmitter.cpp:225]   --->   Operation 319 'fmul' 'modQ' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.70>
ST_85 : Operation 320 [2/4] (5.70ns)   --->   "%modI = fmul i32 %tmp_2, i32 %cos" [tx_src/transmitter.cpp:224]   --->   Operation 320 'fmul' 'modI' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 321 [2/4] (5.70ns)   --->   "%modQ = fmul i32 %tmp_3, i32 %sin" [tx_src/transmitter.cpp:225]   --->   Operation 321 'fmul' 'modQ' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.70>
ST_86 : Operation 322 [1/4] (5.70ns)   --->   "%modI = fmul i32 %tmp_2, i32 %cos" [tx_src/transmitter.cpp:224]   --->   Operation 322 'fmul' 'modI' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 323 [1/4] (5.70ns)   --->   "%modQ = fmul i32 %tmp_3, i32 %sin" [tx_src/transmitter.cpp:225]   --->   Operation 323 'fmul' 'modQ' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 324 [5/5] (7.25ns)   --->   "%add = fadd i32 %modI, i32 %modQ" [tx_src/transmitter.cpp:227]   --->   Operation 324 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 325 [4/5] (7.25ns)   --->   "%add = fadd i32 %modI, i32 %modQ" [tx_src/transmitter.cpp:227]   --->   Operation 325 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 326 [3/5] (7.25ns)   --->   "%add = fadd i32 %modI, i32 %modQ" [tx_src/transmitter.cpp:227]   --->   Operation 326 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 327 [2/5] (7.25ns)   --->   "%add = fadd i32 %modI, i32 %modQ" [tx_src/transmitter.cpp:227]   --->   Operation 327 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 328 [1/5] (7.25ns)   --->   "%add = fadd i32 %modI, i32 %modQ" [tx_src/transmitter.cpp:227]   --->   Operation 328 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 0.00>

State 93 <SV = 92> <Delay = 4.43>
ST_93 : Operation 329 [2/2] (4.43ns)   --->   "%conv4 = fpext i32 %add" [tx_src/transmitter.cpp:227]   --->   Operation 329 'fpext' 'conv4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 339 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 339 'ret' 'ret_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>

State 94 <SV = 93> <Delay = 4.43>
ST_94 : Operation 330 [1/2] (4.43ns)   --->   "%conv4 = fpext i32 %add" [tx_src/transmitter.cpp:227]   --->   Operation 330 'fpext' 'conv4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln227 = bitcast i64 %conv4" [tx_src/transmitter.cpp:227]   --->   Operation 331 'bitcast' 'bitcast_ln227' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i64 %bitcast_ln227" [tx_src/transmitter.cpp:227]   --->   Operation 332 'trunc' 'trunc_ln227' <Predicate = true> <Delay = 0.00>

State 95 <SV = 94> <Delay = 3.25>
ST_95 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i13 %i_1" [tx_src/transmitter.cpp:214]   --->   Operation 333 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 334 [1/1] (0.00ns)   --->   "%specpipeline_ln215 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_2" [tx_src/transmitter.cpp:215]   --->   Operation 334 'specpipeline' 'specpipeline_ln215' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [tx_src/transmitter.cpp:214]   --->   Operation 335 'specloopname' 'specloopname_ln214' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 336 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i16 %real_output, i64 0, i64 %zext_ln214" [tx_src/transmitter.cpp:227]   --->   Operation 336 'getelementptr' 'real_output_addr' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 337 [1/1] (3.25ns)   --->   "%store_ln227 = store i16 %trunc_ln227, i13 %real_output_addr" [tx_src/transmitter.cpp:227]   --->   Operation 337 'store' 'store_ln227' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5248> <RAM>
ST_95 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln214 = br void %for.inc216" [tx_src/transmitter.cpp:214]   --->   Operation 338 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.28ns
The critical path consists of the following:
	'alloca' operation ('i') [34]  (0 ns)
	'load' operation ('i', tx_src/transmitter.cpp:224) on local variable 'i' [38]  (0 ns)
	'sitodp' operation ('conv', tx_src/transmitter.cpp:217) [48]  (6.28 ns)

 <State 2>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', tx_src/transmitter.cpp:217) [48]  (6.28 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', tx_src/transmitter.cpp:217) [48]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', tx_src/transmitter.cpp:217) [48]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', tx_src/transmitter.cpp:217) [48]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', tx_src/transmitter.cpp:217) [48]  (6.28 ns)

 <State 7>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 8>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 9>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 10>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 11>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 12>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 13>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 14>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 15>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 16>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 17>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 18>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 19>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 20>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 21>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 22>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 23>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 24>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 25>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 26>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 27>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 28>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 29>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 30>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 31>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 32>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 33>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 34>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 35>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 36>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 37>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 38>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 39>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 40>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 41>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 42>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 43>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 44>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 45>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 46>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 47>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 48>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 49>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 50>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 51>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 52>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 53>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 54>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 55>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 56>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 57>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 58>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 59>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 60>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 61>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 62>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 63>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 64>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 65>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', tx_src/transmitter.cpp:217) [49]  (4.55 ns)

 <State 66>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('t', tx_src/transmitter.cpp:218) [50]  (5.2 ns)

 <State 67>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('t', tx_src/transmitter.cpp:218) [50]  (5.2 ns)

 <State 68>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('theta', tx_src/transmitter.cpp:218) [51]  (5.7 ns)

 <State 69>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('theta', tx_src/transmitter.cpp:218) [51]  (5.7 ns)

 <State 70>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('theta', tx_src/transmitter.cpp:218) [51]  (5.7 ns)

 <State 71>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('theta', tx_src/transmitter.cpp:218) [51]  (5.7 ns)

 <State 72>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv3', tx_src/transmitter.cpp:220) [52]  (4.44 ns)

 <State 73>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv3', tx_src/transmitter.cpp:220) [52]  (4.44 ns)

 <State 74>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', tx_src/transmitter.cpp:220) [53]  (6.72 ns)

 <State 75>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', tx_src/transmitter.cpp:220) [53]  (6.72 ns)

 <State 76>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', tx_src/transmitter.cpp:220) [53]  (6.72 ns)

 <State 77>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', tx_src/transmitter.cpp:220) [53]  (6.72 ns)

 <State 78>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', tx_src/transmitter.cpp:220) [53]  (6.72 ns)

 <State 79>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', tx_src/transmitter.cpp:220) [53]  (6.72 ns)

 <State 80>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', tx_src/transmitter.cpp:220) [53]  (6.72 ns)

 <State 81>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515) [61]  (1.64 ns)
	'select' operation ('ush') [65]  (0.697 ns)
	'lshr' operation ('r.V') [68]  (0 ns)
	'select' operation ('val') [73]  (4.61 ns)

 <State 82>: 6.2ns
The critical path consists of the following:
	'sub' operation ('result.V') [74]  (1.78 ns)
	'select' operation ('select_ln59', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [75]  (1.22 ns)
	'mux' operation ('cos', tx_src/transmitter.cpp:222) [76]  (3.21 ns)

 <State 83>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('modI', tx_src/transmitter.cpp:224) [117]  (5.7 ns)

 <State 84>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('modI', tx_src/transmitter.cpp:224) [117]  (5.7 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('modI', tx_src/transmitter.cpp:224) [117]  (5.7 ns)

 <State 86>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('modI', tx_src/transmitter.cpp:224) [117]  (5.7 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', tx_src/transmitter.cpp:227) [152]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', tx_src/transmitter.cpp:227) [152]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', tx_src/transmitter.cpp:227) [152]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', tx_src/transmitter.cpp:227) [152]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', tx_src/transmitter.cpp:227) [152]  (7.26 ns)

 <State 92>: 0ns
The critical path consists of the following:

 <State 93>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv4', tx_src/transmitter.cpp:227) [153]  (4.44 ns)

 <State 94>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv4', tx_src/transmitter.cpp:227) [153]  (4.44 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('real_output_addr', tx_src/transmitter.cpp:227) [156]  (0 ns)
	'store' operation ('store_ln227', tx_src/transmitter.cpp:227) of variable 'trunc_ln227', tx_src/transmitter.cpp:227 on array 'real_output' [157]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
