#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 22 09:13:41 2023
# Process ID: 3040
# Current directory: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16756 C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.xpr
# Log file: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/vivado.log
# Journal file: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/wrapper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1091.316 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1091.316 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A43888A
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:module_ref:rmii_rx:1.0 - rmii_rx
Adding component instance block -- xilinx.com:module_ref:eth_rx_wrapper:1.0 - eth_rx_wrapper_0
Adding component instance block -- xilinx.com:module_ref:uart_wrapper:1.0 - uart_wrapper_0
Successfully read diagram <design_1> from block design file <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.699 ; gain = 110.426
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {100}] [get_bd_cells uart_wrapper_0]
endgroup
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /rmii_ref_clk(25000000) and /clk_wiz_0/clk_out1(100000000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_proc_sys_reset_1_0, cache-ID = 6653b9a30db87b4b; cache size = 48.689 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports /rmii_ref_clk]
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_wrapper_0 .
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_proc_sys_reset_1_0, cache-ID = 6653b9a30db87b4b; cache size = 48.689 MB.
[Mon May 22 09:30:39 2023] Launched design_1_clk_wiz_0_1_synth_1, design_1_uart_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_1_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_uart_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_uart_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
[Mon May 22 09:30:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 3062.746 ; gain = 122.168
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3123.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3772.152 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3772.152 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3772.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3878.684 ; gain = 772.438
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A43888A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A43888A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_CLKFBOUT_MULT_F {9.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.500} CONFIG.CLKOUT1_JITTER {181.828} CONFIG.CLKOUT1_PHASE_ERROR {104.359}] [get_bd_cells clk_wiz_0]
endgroup
set_property CONFIG.FREQ_HZ 25000000 [get_bd_ports /rmii_ref_clk]
copy_bd_objs /  [get_bd_cells {clk_wiz_0}]
set_property location {3 704 456} [get_bd_cells clk_wiz_1]
connect_bd_net [get_bd_ports sys_clk] [get_bd_pins clk_wiz_1/clk_in1]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_1/resetn]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_1]
endgroup
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins eth_rx_wrapper_0/sys_clk]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins eth_rx_wrapper_0/sys_clk]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins proc_sys_reset_2/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins proc_sys_reset_2/slowest_sync_clk]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins uart_wrapper_0/clk]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_2}]
set_property location {5.5 1622 531} [get_bd_cells proc_sys_reset_3]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_3/slowest_sync_clk]
connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_3/ext_reset_in]
set_property location {5 1427 512} [get_bd_cells proc_sys_reset_3]
disconnect_bd_net /proc_sys_reset_2_peripheral_aresetn [get_bd_ports rmii_rx_rstn]
connect_bd_net [get_bd_ports rmii_rx_rstn] [get_bd_pins proc_sys_reset_3/peripheral_aresetn]
regenerate_bd_layout
set_property name clk_100MHz [get_bd_cells clk_wiz_1]
set_property name rst_sys_clk [get_bd_cells proc_sys_reset_2]
set_property name sys_clk [get_bd_cells clk_100MHz]
set_property name ref_clk [get_bd_cells clk_wiz_0]
set_property name rst_ref_clk [get_bd_cells proc_sys_reset_3]
set_property name uart_wrapper [get_bd_cells uart_wrapper_0]
set_property name eth_rx_wrapper [get_bd_cells eth_rx_wrapper_0]
set_property name rst_phy_clk [get_bd_cells proc_sys_reset_1]
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins sys_clk/clk_out1] [get_bd_pins uart_wrapper/clk]
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_clk_wiz_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /ref_clk clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /sys_clk clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block ref_clk .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ref_clk .
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_2_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_1, cache-ID = bcc4560f16c9b3e7; cache size = 48.753 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_proc_sys_reset_2_0, cache-ID = 5b951612c8d6b772; cache size = 48.753 MB.
[Mon May 22 09:42:41 2023] Launched design_1_clk_wiz_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_2_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_clk_wiz_0_2_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
[Mon May 22 09:42:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3996.582 ; gain = 2.754
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_CLKOUT1_DIVIDE {40} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {175.402} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells sys_clk]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins sys_clk/clk_out2] [get_bd_pins rst_ref_clk/slowest_sync_clk]
connect_bd_net [get_bd_ports rmii_ref_clk] [get_bd_pins sys_clk/clk_out2]
delete_bd_objs [get_bd_cells ref_clk]
startgroup
set_property -dict [list CONFIG.USE_LOCKED {false}] [get_bd_cells sys_clk]
endgroup
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
set_property name pll_sys_ref_clk [get_bd_cells sys_clk]
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_clk_wiz_0_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /pll_sys_ref_clk clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_sys_ref_clk .
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May 22 09:47:07 2023] Launched design_1_clk_wiz_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_2_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_clk_wiz_0_2_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
[Mon May 22 09:47:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4042.977 ; gain = 5.574
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_CLKFBOUT_MULT_F {9.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.500} CONFIG.MMCM_CLKOUT1_DIVIDE {39} CONFIG.CLKOUT1_JITTER {120.394} CONFIG.CLKOUT1_PHASE_ERROR {99.281} CONFIG.CLKOUT2_JITTER {174.188} CONFIG.CLKOUT2_PHASE_ERROR {99.281}] [get_bd_cells pll_sys_ref_clk]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {150}] [get_bd_cells uart_wrapper]
endgroup
save_bd_design
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_uart_wrapper_0_0_synth_1
reset_run design_1_clk_wiz_0_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /pll_sys_ref_clk clk_wiz propagate
Wrote  : <C:\Users\mfall\Desktop\sandbox\projects\rmii_rx\vivado\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_sys_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_wrapper .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_sys_ref_clk .
Exporting to file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_1_0
[Mon May 22 09:52:25 2023] Launched design_1_uart_wrapper_0_0_synth_1, design_1_clk_wiz_0_2_synth_1, design_1_proc_sys_reset_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_wrapper_0_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_uart_wrapper_0_0_synth_1/runme.log
design_1_clk_wiz_0_2_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_clk_wiz_0_2_synth_1/runme.log
design_1_proc_sys_reset_1_0_synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_proc_sys_reset_1_0_synth_1/runme.log
synth_1: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/synth_1/runme.log
[Mon May 22 09:52:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4056.930 ; gain = 0.648
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/wrapper.v C:/Users/mfall/Desktop/sandbox/primitives/rmii/hdl/rmii_rx.sv}
export_ip_user_files -of_objects  [get_files C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/counter.sv] -no_script -reset -force -quiet
remove_files  C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/counter.sv
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 22 15:01:59 2023...
