QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 06:31:28 on Jun 09,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
** Warning: testcases/alwaysff_packed_svi_orderedPortCon.sv(33): (vopt-2241) Connection width does not match width of port 'i_a'. The port definition is at: testcases/alwayslatch_misc_svi_noModport.sv(7).
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 3, found 0.
** Warning: testcases/alwaysff_packed_svi_orderedPortCon.sv(33): (vopt-2685) [TFMPC] - Too few port connections for 'u_I'.  Expected 4, found 3.
** Warning: testcases/alwaysff_packed_svi_orderedPortCon.sv(33): (vopt-2871) [TFMPC] - Missing connection for port 'o_a' (4th connection).
Incremental compilation check found 1 design-unit (out of 4) may be reused.
Optimizing 3 design-units (inlining 2/3 module instances):
-- Inlining interface I(fast__1)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
Optimized design name is design_unit
End time: 06:31:29 on Jun 09,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 4
