Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 10 04:22:24 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                      Path #1                                                                                                      |                                                                   WorstPath from Dst                                                                  |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                            12.500 |                                                                                                                                                12.500 |
| Path Delay                |               0.690 |                                                                                                                                                                                                            18.315 |                                                                                                                                                14.460 |
| Logic Delay               | 0.098(15%)          | 4.670(26%)                                                                                                                                                                                                        | 3.606(25%)                                                                                                                                            |
| Net Delay                 | 0.592(85%)          | 13.645(74%)                                                                                                                                                                                                       | 10.854(75%)                                                                                                                                           |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                            -0.121 |                                                                                                                                                -0.197 |
| Slack                     |              11.667 |                                                                                                                                                                                                            -5.944 |                                                                                                                                                -2.165 |
| Timing Exception          |                     |                                                                                                                                                                                                                   |                                                                                                                                                       |
| Bounding Box Size         | 0% x 2%             | 11% x 6%                                                                                                                                                                                                          | 16% x 5%                                                                                                                                              |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                            | (0, 1)                                                                                                                                                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                               255 |                                                                                                                                                   161 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                40 |                                                                                                                                                    28 |
| Routes                    |                   1 |                                                                                                                                                                                                                40 |                                                                                                                                                    28 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                               | clk                                                                                                                                                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                               | clk                                                                                                                                                   |
| DSP Block                 | None                | None                                                                                                                                                                                                              | None                                                                                                                                                  |
| BRAM                      | None                | None                                                                                                                                                                                                              | None                                                                                                                                                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                39 |                                                                                                                                                    15 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                |
| Start Point Pin           | sr_p.sr_15[100]/C   | muon_cand_6.pt[0]/C                                                                                                                                                                                               | sector_ret_16758/C                                                                                                                                    |
| End Point Pin             | muon_cand_6.pt[0]/D | sector_ret_16758/D                                                                                                                                                                                                | pt_ret_2632/D                                                                                                                                         |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                           Path #2                                                                                                           |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                      12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |               0.690 |                                                                                                                                                                                                                      18.306 |                                                                                                                                                                         16.163 |
| Logic Delay               | 0.098(15%)          | 4.870(27%)                                                                                                                                                                                                                  | 4.277(27%)                                                                                                                                                                     |
| Net Delay                 | 0.592(85%)          | 13.436(73%)                                                                                                                                                                                                                 | 11.886(73%)                                                                                                                                                                    |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                                      -0.130 |                                                                                                                                                                         -0.121 |
| Slack                     |              11.667 |                                                                                                                                                                                                                      -5.944 |                                                                                                                                                                         -3.792 |
| Timing Exception          |                     |                                                                                                                                                                                                                             |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 2%             | 11% x 6%                                                                                                                                                                                                                    | 15% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                      | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                         256 |                                                                                                                                                                            197 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                           0 |                                                                                                                                                                              0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                           0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                           0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                           0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                   0 |                                                                                                                                                                                                                          42 |                                                                                                                                                                             33 |
| Routes                    |                   1 |                                                                                                                                                                                                                          42 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT4 LUT6 LUT2 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                         | clk                                                                                                                                                                            |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                         | clk                                                                                                                                                                            |
| DSP Block                 | None                | None                                                                                                                                                                                                                        | None                                                                                                                                                                           |
| BRAM                      | None                | None                                                                                                                                                                                                                        | None                                                                                                                                                                           |
| IO Crossings              |                   0 |                                                                                                                                                                                                                           0 |                                                                                                                                                                              0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                           0 |                                                                                                                                                                              0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                           0 |                                                                                                                                                                              0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                          39 |                                                                                                                                                                             16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                           0 |                                                                                                                                                                              0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                           0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                      | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                      | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[100]/C   | muon_cand_6.pt[0]/C                                                                                                                                                                                                         | sector_ret_12934/C                                                                                                                                                             |
| End Point Pin             | muon_cand_6.pt[0]/D | sector_ret_12934/D                                                                                                                                                                                                          | pt_ret_1184/D                                                                                                                                                                  |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                 Path #3                                                                                                 |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                  12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |               0.690 |                                                                                                                                                                                                  18.636 |                                                                                                                                                                         16.413 |
| Logic Delay               | 0.098(15%)          | 4.872(27%)                                                                                                                                                                                              | 4.276(27%)                                                                                                                                                                     |
| Net Delay                 | 0.592(85%)          | 13.764(73%)                                                                                                                                                                                             | 12.137(73%)                                                                                                                                                                    |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                   0.203 |                                                                                                                                                                         -0.499 |
| Slack                     |              11.667 |                                                                                                                                                                                                  -5.941 |                                                                                                                                                                         -4.420 |
| Timing Exception          |                     |                                                                                                                                                                                                         |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 2%             | 12% x 7%                                                                                                                                                                                                | 17% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                     261 |                                                                                                                                                                            186 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                   0 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Routes                    |                   1 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                     | clk                                                                                                                                                                            |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                     | clk                                                                                                                                                                            |
| DSP Block                 | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| BRAM                      | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| IO Crossings              |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| High Fanout               |                   1 |                                                                                                                                                                                                      39 |                                                                                                                                                                             16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[100]/C   | muon_cand_6.pt[0]/C                                                                                                                                                                                     | roi_ret_4817/C                                                                                                                                                                 |
| End Point Pin             | muon_cand_6.pt[0]/D | roi_ret_4817/D                                                                                                                                                                                          | pt_ret_1184/D                                                                                                                                                                  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                    Path #4                                                                                                   |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                       12.500 |                                                                                                                                                                              12.500 |
| Path Delay                |               0.690 |                                                                                                                                                                                                       18.359 |                                                                                                                                                                              16.789 |
| Logic Delay               | 0.098(15%)          | 4.630(26%)                                                                                                                                                                                                   | 4.409(27%)                                                                                                                                                                          |
| Net Delay                 | 0.592(85%)          | 13.729(74%)                                                                                                                                                                                                  | 12.380(73%)                                                                                                                                                                         |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                       -0.073 |                                                                                                                                                                              -0.187 |
| Slack                     |              11.667 |                                                                                                                                                                                                       -5.940 |                                                                                                                                                                              -4.484 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                                     |
| Bounding Box Size         | 0% x 2%             | 11% x 7%                                                                                                                                                                                                     | 17% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          247 |                                                                                                                                                                                 200 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                  34 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                 |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                 |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                  16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[100]/C   | muon_cand_6.pt[0]/C                                                                                                                                                                                          | roi_ret_2120/C                                                                                                                                                                      |
| End Point Pin             | muon_cand_6.pt[0]/D | roi_ret_2120/D                                                                                                                                                                                               | pt_ret_1184/D                                                                                                                                                                       |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                      Path #5                                                                                                      |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                            12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |               0.690 |                                                                                                                                                                                                            18.307 |                                                                                                                                                                         16.150 |
| Logic Delay               | 0.098(15%)          | 4.558(25%)                                                                                                                                                                                                        | 4.209(27%)                                                                                                                                                                     |
| Net Delay                 | 0.592(85%)          | 13.749(75%)                                                                                                                                                                                                       | 11.941(73%)                                                                                                                                                                    |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                            -0.124 |                                                                                                                                                                         -0.132 |
| Slack                     |              11.667 |                                                                                                                                                                                                            -5.939 |                                                                                                                                                                         -3.790 |
| Timing Exception          |                     |                                                                                                                                                                                                                   |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 2%             | 11% x 7%                                                                                                                                                                                                          | 17% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                            | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                               252 |                                                                                                                                                                            192 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                   0 |                                                                                                                                                                                                                40 |                                                                                                                                                                             33 |
| Routes                    |                   1 |                                                                                                                                                                                                                40 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                               | clk                                                                                                                                                                            |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                               | clk                                                                                                                                                                            |
| DSP Block                 | None                | None                                                                                                                                                                                                              | None                                                                                                                                                                           |
| BRAM                      | None                | None                                                                                                                                                                                                              | None                                                                                                                                                                           |
| IO Crossings              |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                39 |                                                                                                                                                                             16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[100]/C   | muon_cand_6.pt[0]/C                                                                                                                                                                                               | sector_ret_18597/C                                                                                                                                                             |
| End Point Pin             | muon_cand_6.pt[0]/D | sector_ret_18597/D                                                                                                                                                                                                | pt_ret_1184/D                                                                                                                                                                  |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                    Path #6                                                                                                   |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                       12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |               0.690 |                                                                                                                                                                                                       18.253 |                                                                                                                                                                         17.122 |
| Logic Delay               | 0.098(15%)          | 4.635(26%)                                                                                                                                                                                                   | 3.915(23%)                                                                                                                                                                     |
| Net Delay                 | 0.592(85%)          | 13.618(74%)                                                                                                                                                                                                  | 13.207(77%)                                                                                                                                                                    |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                       -0.177 |                                                                                                                                                                         -0.074 |
| Slack                     |              11.667 |                                                                                                                                                                                                       -5.938 |                                                                                                                                                                         -4.704 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 2%             | 11% x 6%                                                                                                                                                                                                     | 16% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          247 |                                                                                                                                                                            194 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                             33 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                            |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                            |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                           |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                           |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                             16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[100]/C   | muon_cand_6.pt[0]/C                                                                                                                                                                                          | sector_ret_18876_1_2/C                                                                                                                                                         |
| End Point Pin             | muon_cand_6.pt[0]/D | sector_ret_18876_1_2/D                                                                                                                                                                                       | pt_ret_1184/D                                                                                                                                                                  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                   WorstPath to Src                                                                                  |                                                                                          Path #7                                                                                         |       WorstPath from Dst      |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                              12.500 |                                                                                                                                                                                   12.500 |                        12.500 |
| Path Delay                |                                                                                                                                                                              16.764 |                                                                                                                                                                                   18.280 |                         2.568 |
| Logic Delay               | 4.176(25%)                                                                                                                                                                          | 4.502(25%)                                                                                                                                                                               | 0.770(30%)                    |
| Net Delay                 | 12.588(75%)                                                                                                                                                                         | 13.778(75%)                                                                                                                                                                              | 1.798(70%)                    |
| Clock Skew                |                                                                                                                                                                              -0.124 |                                                                                                                                                                                   -0.139 |                        -0.052 |
| Slack                     |                                                                                                                                                                              -4.396 |                                                                                                                                                                                   -5.927 |                         9.871 |
| Timing Exception          |                                                                                                                                                                                     |                                                                                                                                                                                          |                               |
| Bounding Box Size         | 12% x 7%                                                                                                                                                                            | 15% x 5%                                                                                                                                                                                 | 9% x 1%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                                              | (0, 1)                                                                                                                                                                                   | (1, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                 267 |                                                                                                                                                                                      200 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |                             4 |
| Routes                    |                                                                                                                                                                                  35 |                                                                                                                                                                                       35 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                                                                                                                                                                                | None                                                                                                                                                                                     | None                          |
| BRAM                      | None                                                                                                                                                                                | None                                                                                                                                                                                     | None                          |
| IO Crossings              |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                                                                                                                                                                                  39 |                                                                                                                                                                                       16 |                            16 |
| Dont Touch                |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                   | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                   | FDRE/D                        |
| Start Point Pin           | muon_cand_6.pt[0]/C                                                                                                                                                                 | sector_ret_10779/C                                                                                                                                                                       | pt_ret_1184/C                 |
| End Point Pin             | sector_ret_10779/D                                                                                                                                                                  | pt_ret_1184/D                                                                                                                                                                            | sr_3_15.sector[3]/D           |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                    Path #8                                                                                                   |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                       12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |               0.690 |                                                                                                                                                                                                       18.232 |                                                                                                                                                                         17.274 |
| Logic Delay               | 0.098(15%)          | 4.604(26%)                                                                                                                                                                                                   | 3.992(24%)                                                                                                                                                                     |
| Net Delay                 | 0.592(85%)          | 13.628(74%)                                                                                                                                                                                                  | 13.282(76%)                                                                                                                                                                    |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                       -0.186 |                                                                                                                                                                         -0.063 |
| Slack                     |              11.667 |                                                                                                                                                                                                       -5.926 |                                                                                                                                                                         -4.845 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 2%             | 11% x 7%                                                                                                                                                                                                     | 16% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          247 |                                                                                                                                                                            206 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                             33 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                            |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                            |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                           |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                           |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                             16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[100]/C   | muon_cand_6.pt[0]/C                                                                                                                                                                                          | sector_ret_18876_1_1/C                                                                                                                                                         |
| End Point Pin             | muon_cand_6.pt[0]/D | sector_ret_18876_1_1/D                                                                                                                                                                                       | pt_ret_1184/D                                                                                                                                                                  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                            Path #9                                                                                            |  WorstPath from Dst |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |               12.500 |                                                                                                                                                                                        12.500 |              12.500 |
| Path Delay                |                0.832 |                                                                                                                                                                                        18.407 |               2.225 |
| Logic Delay               | 0.093(12%)           | 4.366(24%)                                                                                                                                                                                    | 0.218(10%)          |
| Net Delay                 | 0.739(88%)           | 14.041(76%)                                                                                                                                                                                   | 2.007(90%)          |
| Clock Skew                |               -0.073 |                                                                                                                                                                                        -0.009 |              -0.266 |
| Slack                     |               11.586 |                                                                                                                                                                                        -5.924 |              10.001 |
| Timing Exception          |                      |                                                                                                                                                                                               |                     |
| Bounding Box Size         | 3% x 0%              | 11% x 7%                                                                                                                                                                                      | 13% x 6%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                        | (1, 1)              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                           264 |                   3 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                             0 |                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                             0 |                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                             0 |                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                             0 |                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                  | Safely Timed        |
| Logic Levels              |                    0 |                                                                                                                                                                                            36 |                   2 |
| Routes                    |                    1 |                                                                                                                                                                                            36 |                   2 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT2 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                           | clk                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                                           | clk                 |
| DSP Block                 | None                 | None                                                                                                                                                                                          | None                |
| BRAM                      | None                 | None                                                                                                                                                                                          | None                |
| IO Crossings              |                    0 |                                                                                                                                                                                             0 |                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                             0 |                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                             0 |                   0 |
| High Fanout               |                    1 |                                                                                                                                                                                            48 |                   1 |
| Dont Touch                |                    0 |                                                                                                                                                                                             0 |                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                             0 |                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                        | FDRE/C              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                        | FDRE/D              |
| Start Point Pin           | sr_p.sr_15[245]/C    | muon_cand_15.pt[1]/C                                                                                                                                                                          | roi_ret_5756/C      |
| End Point Pin             | muon_cand_15.pt[1]/D | roi_ret_5756/D                                                                                                                                                                                | sr_2_7.roi[6]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                   Path #10                                                                                                   |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                       12.500 |                                                                                                                                                                                   12.500 |
| Path Delay                |               0.690 |                                                                                                                                                                                                       18.228 |                                                                                                                                                                                   17.226 |
| Logic Delay               | 0.098(15%)          | 4.603(26%)                                                                                                                                                                                                   | 4.480(27%)                                                                                                                                                                               |
| Net Delay                 | 0.592(85%)          | 13.625(74%)                                                                                                                                                                                                  | 12.746(73%)                                                                                                                                                                              |
| Clock Skew                |              -0.134 |                                                                                                                                                                                                       -0.186 |                                                                                                                                                                                   -0.063 |
| Slack                     |              11.667 |                                                                                                                                                                                                       -5.922 |                                                                                                                                                                                   -4.797 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                                          |
| Bounding Box Size         | 0% x 2%             | 11% x 7%                                                                                                                                                                                                     | 17% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          247 |                                                                                                                                                                                      207 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                       35 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                      |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                     |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                       18 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[100]/C   | muon_cand_6.pt[0]/C                                                                                                                                                                                          | pt_ret_2963/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_6.pt[0]/D | pt_ret_2963/D                                                                                                                                                                                                | pt_ret_1184/D                                                                                                                                                                            |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 29 | 30 | 31 | 32 |  33 |  34 |  35 |  36 |  37 |  38 | 39 | 40 | 41 | 42 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+-----+----+----+----+----+
| clk             | 12.500ns    |  2 | 23 | 15 | 24 | 104 | 130 | 141 | 152 | 130 | 108 | 65 | 62 | 41 |  3 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.70 |           3.47 |           38584 | 0(0.0%) | 370(1.7%) | 1305(5.9%) | 2381(10.7%) | 5864(26.3%) | 12342(55.4%) |        104 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D003-freq80retfan16_rev_1 | 0.99 |           4.35 |           25588 | 0(0.0%) | 368(1.7%) | 1305(5.9%) | 2292(10.3%) | 5860(26.4%) | 12331(55.7%) |        104 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |             Congestion Window             |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       109% | (CLE_CLE_M_DECAP_FT_X57Y438,CLEM_X59Y441) | muon_sorter_1(80%),wrapper(19%) |            0% |       4.63542 | 83%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                4 |       134% | (CLEM_X50Y371,CLEL_R_X57Y386)             | muon_sorter_1(98%)              |            0% |       5.32813 | 98%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                5 |       119% | (CLEL_R_X46Y403,CLEM_X61Y434)             | muon_sorter_1(96%)              |            0% |       4.56797 | 85%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                4 |       109% | (CLEM_X47Y396,CLEM_X54Y411)               | muon_sorter_1(99%)              |            0% |       4.98438 | 93%          | 0%         |  16% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           1.342% | (CLEM_X45Y354,CLEM_X60Y465)   | muon_sorter_1(88%),wrapper(11%) |            0% |       3.84522 | 72%          | 0%         |   8% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.160% | (CLEM_X56Y410,CLEM_X59Y433)   | muon_sorter_1(95%)              |            0% |       5.31424 | 98%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.964% | (CLEM_X41Y415,CLEM_X56Y462)   | muon_sorter_1(85%),wrapper(14%) |            0% |       3.46995 | 66%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.547% | (CLEM_X48Y388,CLEM_X63Y419)   | muon_sorter_1(94%)              |            0% |       3.68213 | 68%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.841% | (CLEM_X44Y381,CLEM_X59Y460)   | muon_sorter_1(92%),wrapper(7%)  |            0% |       4.15671 | 77%          | 0%         |   8% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                3 |           0.078% | (CLEM_X56Y412,CLEM_X59Y431)   | muon_sorter_1(97%)              |            0% |       5.33646 | 98%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.404% | (CLEM_X48Y372,CLEM_X63Y387)   | muon_sorter_1(97%)              |            0% |       5.14844 | 94%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.186% | (CLEM_X48Y398,CLEM_X63Y413)   | muon_sorter_1(95%)              |            0% |       4.25814 | 79%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.483% | (CLEL_R_X32Y356,CLEM_X63Y451) | muon_sorter_1(92%),wrapper(7%)  |            0% |       2.46571 | 46%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.470% | (CLEM_X48Y372,CLEM_X63Y387)   | muon_sorter_1(97%)              |            0% |       5.14844 | 94%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.387% | (CLEL_R_X32Y377,CLEM_X63Y440) | muon_sorter_1(93%),wrapper(6%)  |            0% |       2.54974 | 47%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.128% | (CLEL_R_X32Y393,CLEM_X63Y424) | muon_sorter_1(93%),wrapper(6%)  |            0% |       2.35627 | 43%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        92% | (CLEM_X44Y456,CLEM_X47Y459)   | muon_sorter_1(77%),wrapper(22%) |            0% |       4.64732 | 99%          | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        90% | (CLEM_X44Y452,CLEM_X47Y455)   | muon_sorter_1(87%),wrapper(12%) |            0% |       4.98661 | 99%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        87% | (CLEM_X48Y452,CLEM_X51Y455)   | muon_sorter_1(98%)              |            0% |       4.63839 | 83%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        91% | (CLEM_X44Y448,CLEM_X47Y451)   | muon_sorter_1(97%)              |            0% |       5.18304 | 99%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        88% | (CLEM_X48Y448,CLEM_X51Y451)   | muon_sorter_1(99%)              |            0% |       5.18304 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        86% | (CLEM_X48Y372,CLEL_R_X55Y379) | muon_sorter_1(98%)              |            0% |        5.2488 | 97%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                0 |        88% | (CLEM_X48Y374,CLEM_X48Y374)   | muon_sorter_1(100%)             |            0% |         5.125 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        86% | (CLEM_X52Y400,CLEL_R_X55Y403) | muon_sorter_1(99%)              |            0% |       5.16146 | 95%          | 0%         |   5% |   0% | 0%   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X47Y399 | 309             | 518          | 77%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X54Y421 | 339             | 495          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X54Y422 | 339             | 494          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X47Y400 | 309             | 517          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X47Y398 | 309             | 519          | 74%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X55Y419 | 343             | 498          | 73%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X54Y420 | 339             | 496          | 73%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X55Y417 | 343             | 500          | 73%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEM_X48Y399   | 310             | 518          | 73%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X47Y401 | 309             | 516          | 73%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEM_X50Y379   | 319             | 539          | 60%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X57Y379   | 350             | 539          | 60%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X50Y379 | 321             | 539          | 60%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X49Y379 | 317             | 539          | 59%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X50Y380 | 321             | 538          | 59%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X50Y380   | 319             | 538          | 59%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X50Y381 | 321             | 537          | 59%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X51Y379   | 324             | 539          | 59%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X49Y380 | 317             | 538          | 59%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X50Y381   | 319             | 537          | 59%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


