
ZegarDuzy13.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c30  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08007dc4  08007dc4  00008dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ea4  08007ea4  0000903c  2**0
                  CONTENTS
  4 .ARM          00000008  08007ea4  08007ea4  00008ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007eac  08007eac  0000903c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007eac  08007eac  00008eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007eb0  08007eb0  00008eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000003c  20000000  08007eb4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b8  2000003c  08007ef0  0000903c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008f4  08007ef0  000098f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000199de  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ec6  00000000  00000000  00022a4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  00026910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001190  00000000  00000000  00027f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b37b  00000000  00000000  00029120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ea32  00000000  00000000  0004449b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4778  00000000  00000000  00062ecd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107645  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e70  00000000  00000000  00107688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  0010d4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000003c 	.word	0x2000003c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08007dac 	.word	0x08007dac

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000040 	.word	0x20000040
 80001d0:	08007dac 	.word	0x08007dac

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b96a 	b.w	80004c0 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	460c      	mov	r4, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14e      	bne.n	80002ae <__udivmoddi4+0xaa>
 8000210:	4694      	mov	ip, r2
 8000212:	458c      	cmp	ip, r1
 8000214:	4686      	mov	lr, r0
 8000216:	fab2 f282 	clz	r2, r2
 800021a:	d962      	bls.n	80002e2 <__udivmoddi4+0xde>
 800021c:	b14a      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 800021e:	f1c2 0320 	rsb	r3, r2, #32
 8000222:	4091      	lsls	r1, r2
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	fa0c fc02 	lsl.w	ip, ip, r2
 800022c:	4319      	orrs	r1, r3
 800022e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000232:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000236:	fa1f f68c 	uxth.w	r6, ip
 800023a:	fbb1 f4f7 	udiv	r4, r1, r7
 800023e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000242:	fb07 1114 	mls	r1, r7, r4, r1
 8000246:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024a:	fb04 f106 	mul.w	r1, r4, r6
 800024e:	4299      	cmp	r1, r3
 8000250:	d90a      	bls.n	8000268 <__udivmoddi4+0x64>
 8000252:	eb1c 0303 	adds.w	r3, ip, r3
 8000256:	f104 30ff 	add.w	r0, r4, #4294967295
 800025a:	f080 8112 	bcs.w	8000482 <__udivmoddi4+0x27e>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 810f 	bls.w	8000482 <__udivmoddi4+0x27e>
 8000264:	3c02      	subs	r4, #2
 8000266:	4463      	add	r3, ip
 8000268:	1a59      	subs	r1, r3, r1
 800026a:	fa1f f38e 	uxth.w	r3, lr
 800026e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000272:	fb07 1110 	mls	r1, r7, r0, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb00 f606 	mul.w	r6, r0, r6
 800027e:	429e      	cmp	r6, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x94>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f100 31ff 	add.w	r1, r0, #4294967295
 800028a:	f080 80fc 	bcs.w	8000486 <__udivmoddi4+0x282>
 800028e:	429e      	cmp	r6, r3
 8000290:	f240 80f9 	bls.w	8000486 <__udivmoddi4+0x282>
 8000294:	4463      	add	r3, ip
 8000296:	3802      	subs	r0, #2
 8000298:	1b9b      	subs	r3, r3, r6
 800029a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa6>
 80002a2:	40d3      	lsrs	r3, r2
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xba>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb4>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa6>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x150>
 80002c6:	42a3      	cmp	r3, r4
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xcc>
 80002ca:	4290      	cmp	r0, r2
 80002cc:	f0c0 80f0 	bcc.w	80004b0 <__udivmoddi4+0x2ac>
 80002d0:	1a86      	subs	r6, r0, r2
 80002d2:	eb64 0303 	sbc.w	r3, r4, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	2d00      	cmp	r5, #0
 80002da:	d0e6      	beq.n	80002aa <__udivmoddi4+0xa6>
 80002dc:	e9c5 6300 	strd	r6, r3, [r5]
 80002e0:	e7e3      	b.n	80002aa <__udivmoddi4+0xa6>
 80002e2:	2a00      	cmp	r2, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x204>
 80002e8:	eba1 040c 	sub.w	r4, r1, ip
 80002ec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f0:	fa1f f78c 	uxth.w	r7, ip
 80002f4:	2101      	movs	r1, #1
 80002f6:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb08 4416 	mls	r4, r8, r6, r4
 8000302:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000306:	fb07 f006 	mul.w	r0, r7, r6
 800030a:	4298      	cmp	r0, r3
 800030c:	d908      	bls.n	8000320 <__udivmoddi4+0x11c>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 34ff 	add.w	r4, r6, #4294967295
 8000316:	d202      	bcs.n	800031e <__udivmoddi4+0x11a>
 8000318:	4298      	cmp	r0, r3
 800031a:	f200 80cd 	bhi.w	80004b8 <__udivmoddi4+0x2b4>
 800031e:	4626      	mov	r6, r4
 8000320:	1a1c      	subs	r4, r3, r0
 8000322:	fa1f f38e 	uxth.w	r3, lr
 8000326:	fbb4 f0f8 	udiv	r0, r4, r8
 800032a:	fb08 4410 	mls	r4, r8, r0, r4
 800032e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000332:	fb00 f707 	mul.w	r7, r0, r7
 8000336:	429f      	cmp	r7, r3
 8000338:	d908      	bls.n	800034c <__udivmoddi4+0x148>
 800033a:	eb1c 0303 	adds.w	r3, ip, r3
 800033e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x146>
 8000344:	429f      	cmp	r7, r3
 8000346:	f200 80b0 	bhi.w	80004aa <__udivmoddi4+0x2a6>
 800034a:	4620      	mov	r0, r4
 800034c:	1bdb      	subs	r3, r3, r7
 800034e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x9c>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa20 fc06 	lsr.w	ip, r0, r6
 8000364:	fa04 f301 	lsl.w	r3, r4, r1
 8000368:	ea43 030c 	orr.w	r3, r3, ip
 800036c:	40f4      	lsrs	r4, r6
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	0c38      	lsrs	r0, r7, #16
 8000374:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000378:	fbb4 fef0 	udiv	lr, r4, r0
 800037c:	fa1f fc87 	uxth.w	ip, r7
 8000380:	fb00 441e 	mls	r4, r0, lr, r4
 8000384:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000388:	fb0e f90c 	mul.w	r9, lr, ip
 800038c:	45a1      	cmp	r9, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d90a      	bls.n	80003aa <__udivmoddi4+0x1a6>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039a:	f080 8084 	bcs.w	80004a6 <__udivmoddi4+0x2a2>
 800039e:	45a1      	cmp	r9, r4
 80003a0:	f240 8081 	bls.w	80004a6 <__udivmoddi4+0x2a2>
 80003a4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a8:	443c      	add	r4, r7
 80003aa:	eba4 0409 	sub.w	r4, r4, r9
 80003ae:	fa1f f983 	uxth.w	r9, r3
 80003b2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ba:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003be:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d907      	bls.n	80003d6 <__udivmoddi4+0x1d2>
 80003c6:	193c      	adds	r4, r7, r4
 80003c8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003cc:	d267      	bcs.n	800049e <__udivmoddi4+0x29a>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d965      	bls.n	800049e <__udivmoddi4+0x29a>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003da:	fba0 9302 	umull	r9, r3, r0, r2
 80003de:	eba4 040c 	sub.w	r4, r4, ip
 80003e2:	429c      	cmp	r4, r3
 80003e4:	46ce      	mov	lr, r9
 80003e6:	469c      	mov	ip, r3
 80003e8:	d351      	bcc.n	800048e <__udivmoddi4+0x28a>
 80003ea:	d04e      	beq.n	800048a <__udivmoddi4+0x286>
 80003ec:	b155      	cbz	r5, 8000404 <__udivmoddi4+0x200>
 80003ee:	ebb8 030e 	subs.w	r3, r8, lr
 80003f2:	eb64 040c 	sbc.w	r4, r4, ip
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	40cb      	lsrs	r3, r1
 80003fc:	431e      	orrs	r6, r3
 80003fe:	40cc      	lsrs	r4, r1
 8000400:	e9c5 6400 	strd	r6, r4, [r5]
 8000404:	2100      	movs	r1, #0
 8000406:	e750      	b.n	80002aa <__udivmoddi4+0xa6>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f103 	lsr.w	r1, r0, r3
 8000410:	fa0c fc02 	lsl.w	ip, ip, r2
 8000414:	fa24 f303 	lsr.w	r3, r4, r3
 8000418:	4094      	lsls	r4, r2
 800041a:	430c      	orrs	r4, r1
 800041c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000420:	fa00 fe02 	lsl.w	lr, r0, r2
 8000424:	fa1f f78c 	uxth.w	r7, ip
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3110 	mls	r1, r8, r0, r3
 8000430:	0c23      	lsrs	r3, r4, #16
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f107 	mul.w	r1, r0, r7
 800043a:	4299      	cmp	r1, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x24c>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 36ff 	add.w	r6, r0, #4294967295
 8000446:	d22c      	bcs.n	80004a2 <__udivmoddi4+0x29e>
 8000448:	4299      	cmp	r1, r3
 800044a:	d92a      	bls.n	80004a2 <__udivmoddi4+0x29e>
 800044c:	3802      	subs	r0, #2
 800044e:	4463      	add	r3, ip
 8000450:	1a5b      	subs	r3, r3, r1
 8000452:	b2a4      	uxth	r4, r4
 8000454:	fbb3 f1f8 	udiv	r1, r3, r8
 8000458:	fb08 3311 	mls	r3, r8, r1, r3
 800045c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000460:	fb01 f307 	mul.w	r3, r1, r7
 8000464:	42a3      	cmp	r3, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x276>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000470:	d213      	bcs.n	800049a <__udivmoddi4+0x296>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d911      	bls.n	800049a <__udivmoddi4+0x296>
 8000476:	3902      	subs	r1, #2
 8000478:	4464      	add	r4, ip
 800047a:	1ae4      	subs	r4, r4, r3
 800047c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000480:	e739      	b.n	80002f6 <__udivmoddi4+0xf2>
 8000482:	4604      	mov	r4, r0
 8000484:	e6f0      	b.n	8000268 <__udivmoddi4+0x64>
 8000486:	4608      	mov	r0, r1
 8000488:	e706      	b.n	8000298 <__udivmoddi4+0x94>
 800048a:	45c8      	cmp	r8, r9
 800048c:	d2ae      	bcs.n	80003ec <__udivmoddi4+0x1e8>
 800048e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000492:	eb63 0c07 	sbc.w	ip, r3, r7
 8000496:	3801      	subs	r0, #1
 8000498:	e7a8      	b.n	80003ec <__udivmoddi4+0x1e8>
 800049a:	4631      	mov	r1, r6
 800049c:	e7ed      	b.n	800047a <__udivmoddi4+0x276>
 800049e:	4603      	mov	r3, r0
 80004a0:	e799      	b.n	80003d6 <__udivmoddi4+0x1d2>
 80004a2:	4630      	mov	r0, r6
 80004a4:	e7d4      	b.n	8000450 <__udivmoddi4+0x24c>
 80004a6:	46d6      	mov	lr, sl
 80004a8:	e77f      	b.n	80003aa <__udivmoddi4+0x1a6>
 80004aa:	4463      	add	r3, ip
 80004ac:	3802      	subs	r0, #2
 80004ae:	e74d      	b.n	800034c <__udivmoddi4+0x148>
 80004b0:	4606      	mov	r6, r0
 80004b2:	4623      	mov	r3, r4
 80004b4:	4608      	mov	r0, r1
 80004b6:	e70f      	b.n	80002d8 <__udivmoddi4+0xd4>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	4463      	add	r3, ip
 80004bc:	e730      	b.n	8000320 <__udivmoddi4+0x11c>
 80004be:	bf00      	nop

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b084      	sub	sp, #16
 80004c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004ca:	463b      	mov	r3, r7
 80004cc:	2200      	movs	r2, #0
 80004ce:	601a      	str	r2, [r3, #0]
 80004d0:	605a      	str	r2, [r3, #4]
 80004d2:	609a      	str	r2, [r3, #8]
 80004d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80004d6:	4b21      	ldr	r3, [pc, #132]	@ (800055c <MX_ADC1_Init+0x98>)
 80004d8:	4a21      	ldr	r2, [pc, #132]	@ (8000560 <MX_ADC1_Init+0x9c>)
 80004da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80004dc:	4b1f      	ldr	r3, [pc, #124]	@ (800055c <MX_ADC1_Init+0x98>)
 80004de:	2200      	movs	r2, #0
 80004e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80004e2:	4b1e      	ldr	r3, [pc, #120]	@ (800055c <MX_ADC1_Init+0x98>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80004e8:	4b1c      	ldr	r3, [pc, #112]	@ (800055c <MX_ADC1_Init+0x98>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004ee:	4b1b      	ldr	r3, [pc, #108]	@ (800055c <MX_ADC1_Init+0x98>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004f4:	4b19      	ldr	r3, [pc, #100]	@ (800055c <MX_ADC1_Init+0x98>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004fc:	4b17      	ldr	r3, [pc, #92]	@ (800055c <MX_ADC1_Init+0x98>)
 80004fe:	2200      	movs	r2, #0
 8000500:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000502:	4b16      	ldr	r3, [pc, #88]	@ (800055c <MX_ADC1_Init+0x98>)
 8000504:	4a17      	ldr	r2, [pc, #92]	@ (8000564 <MX_ADC1_Init+0xa0>)
 8000506:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000508:	4b14      	ldr	r3, [pc, #80]	@ (800055c <MX_ADC1_Init+0x98>)
 800050a:	2200      	movs	r2, #0
 800050c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800050e:	4b13      	ldr	r3, [pc, #76]	@ (800055c <MX_ADC1_Init+0x98>)
 8000510:	2201      	movs	r2, #1
 8000512:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000514:	4b11      	ldr	r3, [pc, #68]	@ (800055c <MX_ADC1_Init+0x98>)
 8000516:	2200      	movs	r2, #0
 8000518:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800051c:	4b0f      	ldr	r3, [pc, #60]	@ (800055c <MX_ADC1_Init+0x98>)
 800051e:	2201      	movs	r2, #1
 8000520:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000522:	480e      	ldr	r0, [pc, #56]	@ (800055c <MX_ADC1_Init+0x98>)
 8000524:	f002 fea8 	bl	8003278 <HAL_ADC_Init>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800052e:	f002 f93f 	bl	80027b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000532:	2303      	movs	r3, #3
 8000534:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000536:	2301      	movs	r3, #1
 8000538:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800053a:	2300      	movs	r3, #0
 800053c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800053e:	463b      	mov	r3, r7
 8000540:	4619      	mov	r1, r3
 8000542:	4806      	ldr	r0, [pc, #24]	@ (800055c <MX_ADC1_Init+0x98>)
 8000544:	f002 ff90 	bl	8003468 <HAL_ADC_ConfigChannel>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800054e:	f002 f92f 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000552:	bf00      	nop
 8000554:	3710      	adds	r7, #16
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	20000058 	.word	0x20000058
 8000560:	40012000 	.word	0x40012000
 8000564:	0f000001 	.word	0x0f000001

08000568 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	@ 0x28
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000570:	f107 0314 	add.w	r3, r7, #20
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	609a      	str	r2, [r3, #8]
 800057c:	60da      	str	r2, [r3, #12]
 800057e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a17      	ldr	r2, [pc, #92]	@ (80005e4 <HAL_ADC_MspInit+0x7c>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d127      	bne.n	80005da <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800058a:	2300      	movs	r3, #0
 800058c:	613b      	str	r3, [r7, #16]
 800058e:	4b16      	ldr	r3, [pc, #88]	@ (80005e8 <HAL_ADC_MspInit+0x80>)
 8000590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000592:	4a15      	ldr	r2, [pc, #84]	@ (80005e8 <HAL_ADC_MspInit+0x80>)
 8000594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000598:	6453      	str	r3, [r2, #68]	@ 0x44
 800059a:	4b13      	ldr	r3, [pc, #76]	@ (80005e8 <HAL_ADC_MspInit+0x80>)
 800059c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800059e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80005a2:	613b      	str	r3, [r7, #16]
 80005a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	2300      	movs	r3, #0
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	4b0f      	ldr	r3, [pc, #60]	@ (80005e8 <HAL_ADC_MspInit+0x80>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ae:	4a0e      	ldr	r2, [pc, #56]	@ (80005e8 <HAL_ADC_MspInit+0x80>)
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b6:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <HAL_ADC_MspInit+0x80>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	f003 0301 	and.w	r3, r3, #1
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005c2:	2308      	movs	r3, #8
 80005c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005c6:	2303      	movs	r3, #3
 80005c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ca:	2300      	movs	r3, #0
 80005cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ce:	f107 0314 	add.w	r3, r7, #20
 80005d2:	4619      	mov	r1, r3
 80005d4:	4805      	ldr	r0, [pc, #20]	@ (80005ec <HAL_ADC_MspInit+0x84>)
 80005d6:	f003 fe09 	bl	80041ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80005da:	bf00      	nop
 80005dc:	3728      	adds	r7, #40	@ 0x28
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40012000 	.word	0x40012000
 80005e8:	40023800 	.word	0x40023800
 80005ec:	40020000 	.word	0x40020000

080005f0 <Button_RegisterPressCallback>:
		0, 0, 0, false, 0, 0, false, NULL, NULL, NULL, NULL, NULL } //,
		//{BUTTON2_PORT, BUTTON2_PIN, BUTTON_RELEASED, 0, 0, 0, false, 0, 0, false, NULL, NULL, NULL, NULL, NULL}
};

// Implementacja funkcji rejestrujących callbacky
void Button_RegisterPressCallback(uint8_t buttonIndex, ButtonCallback cb) {
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	6039      	str	r1, [r7, #0]
 80005fa:	71fb      	strb	r3, [r7, #7]
	if (buttonIndex < NUM_BUTTONS) {
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d109      	bne.n	8000616 <Button_RegisterPressCallback+0x26>
		buttons[buttonIndex].onPress = cb;
 8000602:	79fa      	ldrb	r2, [r7, #7]
 8000604:	4907      	ldr	r1, [pc, #28]	@ (8000624 <Button_RegisterPressCallback+0x34>)
 8000606:	4613      	mov	r3, r2
 8000608:	005b      	lsls	r3, r3, #1
 800060a:	4413      	add	r3, r2
 800060c:	011b      	lsls	r3, r3, #4
 800060e:	440b      	add	r3, r1
 8000610:	331c      	adds	r3, #28
 8000612:	683a      	ldr	r2, [r7, #0]
 8000614:	601a      	str	r2, [r3, #0]
	}
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	20000000 	.word	0x20000000

08000628 <Button_RegisterHoldCallback>:
	if (buttonIndex < NUM_BUTTONS) {
		buttons[buttonIndex].onRelease = cb;
	}
}

void Button_RegisterHoldCallback(uint8_t buttonIndex, ButtonCallback cb) {
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	6039      	str	r1, [r7, #0]
 8000632:	71fb      	strb	r3, [r7, #7]
	if (buttonIndex < NUM_BUTTONS) {
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d109      	bne.n	800064e <Button_RegisterHoldCallback+0x26>
		buttons[buttonIndex].onHold = cb;
 800063a:	79fa      	ldrb	r2, [r7, #7]
 800063c:	4907      	ldr	r1, [pc, #28]	@ (800065c <Button_RegisterHoldCallback+0x34>)
 800063e:	4613      	mov	r3, r2
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	4413      	add	r3, r2
 8000644:	011b      	lsls	r3, r3, #4
 8000646:	440b      	add	r3, r1
 8000648:	3324      	adds	r3, #36	@ 0x24
 800064a:	683a      	ldr	r2, [r7, #0]
 800064c:	601a      	str	r2, [r3, #0]
	}
}
 800064e:	bf00      	nop
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	20000000 	.word	0x20000000

08000660 <Button_RegisterDoubleClickCallback>:
	if (buttonIndex < NUM_BUTTONS) {
		buttons[buttonIndex].onRepeat = cb;
	}
}

void Button_RegisterDoubleClickCallback(uint8_t buttonIndex, ButtonCallback cb) {
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	6039      	str	r1, [r7, #0]
 800066a:	71fb      	strb	r3, [r7, #7]
	if (buttonIndex < NUM_BUTTONS) {
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d109      	bne.n	8000686 <Button_RegisterDoubleClickCallback+0x26>
		buttons[buttonIndex].onDoubleClick = cb;
 8000672:	79fa      	ldrb	r2, [r7, #7]
 8000674:	4907      	ldr	r1, [pc, #28]	@ (8000694 <Button_RegisterDoubleClickCallback+0x34>)
 8000676:	4613      	mov	r3, r2
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	4413      	add	r3, r2
 800067c:	011b      	lsls	r3, r3, #4
 800067e:	440b      	add	r3, r1
 8000680:	332c      	adds	r3, #44	@ 0x2c
 8000682:	683a      	ldr	r2, [r7, #0]
 8000684:	601a      	str	r2, [r3, #0]
	}
}
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	20000000 	.word	0x20000000

08000698 <Button_Process>:

// Logika w przerwaniu timera
extern volatile uint32_t systemTicks;  // Globalny licznik taktów czasu

void Button_Process(void) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++) {
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	e0d3      	b.n	800084c <Button_Process+0x1b4>
		Button_t *btn = &buttons[i];
 80006a4:	68fa      	ldr	r2, [r7, #12]
 80006a6:	4613      	mov	r3, r2
 80006a8:	005b      	lsls	r3, r3, #1
 80006aa:	4413      	add	r3, r2
 80006ac:	011b      	lsls	r3, r3, #4
 80006ae:	4a6c      	ldr	r2, [pc, #432]	@ (8000860 <Button_Process+0x1c8>)
 80006b0:	4413      	add	r3, r2
 80006b2:	60bb      	str	r3, [r7, #8]

		// Odczytaj aktualny stan przycisku
		bool rawState =
				(HAL_GPIO_ReadPin(btn->port, btn->pin) == GPIO_PIN_RESET);
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	681a      	ldr	r2, [r3, #0]
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	889b      	ldrh	r3, [r3, #4]
 80006bc:	4619      	mov	r1, r3
 80006be:	4610      	mov	r0, r2
 80006c0:	f003 ff18 	bl	80044f4 <HAL_GPIO_ReadPin>
 80006c4:	4603      	mov	r3, r0
		bool rawState =
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	bf0c      	ite	eq
 80006ca:	2301      	moveq	r3, #1
 80006cc:	2300      	movne	r3, #0
 80006ce:	71fb      	strb	r3, [r7, #7]

		// Debounce
		if (rawState != (btn->state == BUTTON_PRESSED)) {
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	7992      	ldrb	r2, [r2, #6]
 80006d6:	2a01      	cmp	r2, #1
 80006d8:	bf0c      	ite	eq
 80006da:	2201      	moveq	r2, #1
 80006dc:	2200      	movne	r2, #0
 80006de:	b2d2      	uxtb	r2, r2
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d056      	beq.n	8000792 <Button_Process+0xfa>
			btn->debounceCounter++;
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	79db      	ldrb	r3, [r3, #7]
 80006e8:	3301      	adds	r3, #1
 80006ea:	b2da      	uxtb	r2, r3
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	71da      	strb	r2, [r3, #7]
			if (btn->debounceCounter >= DEBOUNCE_TICKS) {
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	79db      	ldrb	r3, [r3, #7]
 80006f4:	2b04      	cmp	r3, #4
 80006f6:	d94f      	bls.n	8000798 <Button_Process+0x100>
				btn->debounceCounter = 0;
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	2200      	movs	r2, #0
 80006fc:	71da      	strb	r2, [r3, #7]
				if (rawState) {
 80006fe:	79fb      	ldrb	r3, [r7, #7]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d00a      	beq.n	800071a <Button_Process+0x82>
					// Naciśnięcie
					btn->state = BUTTON_PRESSED;
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	2201      	movs	r2, #1
 8000708:	719a      	strb	r2, [r3, #6]
					btn->pressTime = systemTicks;
 800070a:	4b56      	ldr	r3, [pc, #344]	@ (8000864 <Button_Process+0x1cc>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	609a      	str	r2, [r3, #8]
					btn->holdTriggered = false;
 8000712:	68bb      	ldr	r3, [r7, #8]
 8000714:	2200      	movs	r2, #0
 8000716:	741a      	strb	r2, [r3, #16]
 8000718:	e03e      	b.n	8000798 <Button_Process+0x100>
				} else {
					// Puszczenie
					btn->state = BUTTON_RELEASED;
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	2200      	movs	r2, #0
 800071e:	719a      	strb	r2, [r3, #6]

					// Obsługa kliknięć
					if (btn->waitingForDoubleClick) {
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	7e1b      	ldrb	r3, [r3, #24]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d011      	beq.n	800074c <Button_Process+0xb4>
						if ((systemTicks - btn->lastClickTime)
 8000728:	4b4e      	ldr	r3, [pc, #312]	@ (8000864 <Button_Process+0x1cc>)
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	695b      	ldr	r3, [r3, #20]
 8000730:	1ad3      	subs	r3, r2, r3
 8000732:	2b1e      	cmp	r3, #30
 8000734:	d806      	bhi.n	8000744 <Button_Process+0xac>
								<= DOUBLE_CLICK_THRESHOLD) {
							btn->clickCount++;
 8000736:	68bb      	ldr	r3, [r7, #8]
 8000738:	7c5b      	ldrb	r3, [r3, #17]
 800073a:	3301      	adds	r3, #1
 800073c:	b2da      	uxtb	r2, r3
 800073e:	68bb      	ldr	r3, [r7, #8]
 8000740:	745a      	strb	r2, [r3, #17]
 8000742:	e00d      	b.n	8000760 <Button_Process+0xc8>
						} else {
							// Minął czas na dwuklik
							btn->clickCount = 1;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	2201      	movs	r2, #1
 8000748:	745a      	strb	r2, [r3, #17]
 800074a:	e009      	b.n	8000760 <Button_Process+0xc8>
						}
					} else {
						btn->clickCount = 1;
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	2201      	movs	r2, #1
 8000750:	745a      	strb	r2, [r3, #17]
						btn->waitingForDoubleClick = true;
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	2201      	movs	r2, #1
 8000756:	761a      	strb	r2, [r3, #24]
						btn->lastClickTime = systemTicks;
 8000758:	4b42      	ldr	r3, [pc, #264]	@ (8000864 <Button_Process+0x1cc>)
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	615a      	str	r2, [r3, #20]
					}

					if (btn->clickCount == 2) {
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	7c5b      	ldrb	r3, [r3, #17]
 8000764:	2b02      	cmp	r3, #2
 8000766:	d10c      	bne.n	8000782 <Button_Process+0xea>
						// Dwuklik
						btn->waitingForDoubleClick = false;
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	2200      	movs	r2, #0
 800076c:	761a      	strb	r2, [r3, #24]
						btn->clickCount = 0;
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	2200      	movs	r2, #0
 8000772:	745a      	strb	r2, [r3, #17]
						if (btn->onDoubleClick)
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000778:	2b00      	cmp	r3, #0
 800077a:	d002      	beq.n	8000782 <Button_Process+0xea>
							btn->onDoubleClick();
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000780:	4798      	blx	r3
					}

					// Callback onRelease
					if (btn->onRelease)
 8000782:	68bb      	ldr	r3, [r7, #8]
 8000784:	6a1b      	ldr	r3, [r3, #32]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d006      	beq.n	8000798 <Button_Process+0x100>
						btn->onRelease();
 800078a:	68bb      	ldr	r3, [r7, #8]
 800078c:	6a1b      	ldr	r3, [r3, #32]
 800078e:	4798      	blx	r3
 8000790:	e002      	b.n	8000798 <Button_Process+0x100>
				}
			}
		} else {
			btn->debounceCounter = 0;
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	2200      	movs	r2, #0
 8000796:	71da      	strb	r2, [r3, #7]
		}

		// Obsługa timeoutu dwukliku
		if (btn->waitingForDoubleClick
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	7e1b      	ldrb	r3, [r3, #24]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d017      	beq.n	80007d0 <Button_Process+0x138>
				&& ((systemTicks - btn->lastClickTime) > DOUBLE_CLICK_THRESHOLD)) {
 80007a0:	4b30      	ldr	r3, [pc, #192]	@ (8000864 <Button_Process+0x1cc>)
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	695b      	ldr	r3, [r3, #20]
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	2b1e      	cmp	r3, #30
 80007ac:	d910      	bls.n	80007d0 <Button_Process+0x138>
			if (btn->clickCount == 1) {
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	7c5b      	ldrb	r3, [r3, #17]
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d106      	bne.n	80007c4 <Button_Process+0x12c>
				// Pojedynczy klik
				if (btn->onPress)
 80007b6:	68bb      	ldr	r3, [r7, #8]
 80007b8:	69db      	ldr	r3, [r3, #28]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d002      	beq.n	80007c4 <Button_Process+0x12c>
					btn->onPress();
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	69db      	ldr	r3, [r3, #28]
 80007c2:	4798      	blx	r3
			}
			btn->waitingForDoubleClick = false;
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	2200      	movs	r2, #0
 80007c8:	761a      	strb	r2, [r3, #24]
			btn->clickCount = 0;
 80007ca:	68bb      	ldr	r3, [r7, #8]
 80007cc:	2200      	movs	r2, #0
 80007ce:	745a      	strb	r2, [r3, #17]
		}

		// Obsługa hold i repeat
		if (btn->state == BUTTON_PRESSED) {
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	799b      	ldrb	r3, [r3, #6]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d136      	bne.n	8000846 <Button_Process+0x1ae>
			uint32_t elapsed = systemTicks - btn->pressTime;
 80007d8:	4b22      	ldr	r3, [pc, #136]	@ (8000864 <Button_Process+0x1cc>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	689b      	ldr	r3, [r3, #8]
 80007e0:	1ad3      	subs	r3, r2, r3
 80007e2:	603b      	str	r3, [r7, #0]
			if (!btn->holdTriggered && (elapsed >= HOLD_THRESHOLD)) {
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	7c1b      	ldrb	r3, [r3, #16]
 80007e8:	f083 0301 	eor.w	r3, r3, #1
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d012      	beq.n	8000818 <Button_Process+0x180>
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	2b63      	cmp	r3, #99	@ 0x63
 80007f6:	d90f      	bls.n	8000818 <Button_Process+0x180>
				btn->holdTriggered = true;
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	2201      	movs	r2, #1
 80007fc:	741a      	strb	r2, [r3, #16]
				if (btn->onHold)
 80007fe:	68bb      	ldr	r3, [r7, #8]
 8000800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000802:	2b00      	cmp	r3, #0
 8000804:	d002      	beq.n	800080c <Button_Process+0x174>
					btn->onHold();
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800080a:	4798      	blx	r3
				btn->nextRepeatTime = systemTicks + REPEAT_INTERVAL;
 800080c:	4b15      	ldr	r3, [pc, #84]	@ (8000864 <Button_Process+0x1cc>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f103 0214 	add.w	r2, r3, #20
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	60da      	str	r2, [r3, #12]
			}
			if (btn->holdTriggered && (systemTicks >= btn->nextRepeatTime)) {
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	7c1b      	ldrb	r3, [r3, #16]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d012      	beq.n	8000846 <Button_Process+0x1ae>
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	68da      	ldr	r2, [r3, #12]
 8000824:	4b0f      	ldr	r3, [pc, #60]	@ (8000864 <Button_Process+0x1cc>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	429a      	cmp	r2, r3
 800082a:	d80c      	bhi.n	8000846 <Button_Process+0x1ae>
				if (btn->onRepeat)
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000830:	2b00      	cmp	r3, #0
 8000832:	d002      	beq.n	800083a <Button_Process+0x1a2>
					btn->onRepeat();
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000838:	4798      	blx	r3
				btn->nextRepeatTime += REPEAT_INTERVAL;
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	68db      	ldr	r3, [r3, #12]
 800083e:	f103 0214 	add.w	r2, r3, #20
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	60da      	str	r2, [r3, #12]
	for (int i = 0; i < NUM_BUTTONS; i++) {
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	3301      	adds	r3, #1
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	2b00      	cmp	r3, #0
 8000850:	f77f af28 	ble.w	80006a4 <Button_Process+0xc>
			}
		}
	}
}
 8000854:	bf00      	nop
 8000856:	bf00      	nop
 8000858:	3710      	adds	r7, #16
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000000 	.word	0x20000000
 8000864:	2000067c 	.word	0x2000067c

08000868 <HAL_TIM_PeriodElapsedCallback>:

// Funkcja wywoływana w przerwaniu timera
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5) {
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a12      	ldr	r2, [pc, #72]	@ (80008c0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d104      	bne.n	8000884 <HAL_TIM_PeriodElapsedCallback+0x1c>
		systemTicks++;  // Inkrementacja globalnego licznika czasu
 800087a:	4b12      	ldr	r3, [pc, #72]	@ (80008c4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	3301      	adds	r3, #1
 8000880:	4a10      	ldr	r2, [pc, #64]	@ (80008c4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000882:	6013      	str	r3, [r2, #0]
	}
	if (colon == 1) {
 8000884:	4b10      	ldr	r3, [pc, #64]	@ (80008c8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	b2db      	uxtb	r3, r3
 800088a:	2b01      	cmp	r3, #1
 800088c:	d112      	bne.n	80008b4 <HAL_TIM_PeriodElapsedCallback+0x4c>
	        if (counter > 0) {
 800088e:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	b2db      	uxtb	r3, r3
 8000894:	2b00      	cmp	r3, #0
 8000896:	d007      	beq.n	80008a8 <HAL_TIM_PeriodElapsedCallback+0x40>
	            counter--; // Odliczanie licznika
 8000898:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <HAL_TIM_PeriodElapsedCallback+0x64>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	b2db      	uxtb	r3, r3
 800089e:	3b01      	subs	r3, #1
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	4b0a      	ldr	r3, [pc, #40]	@ (80008cc <HAL_TIM_PeriodElapsedCallback+0x64>)
 80008a4:	701a      	strb	r2, [r3, #0]
	        }
	    }



}
 80008a6:	e005      	b.n	80008b4 <HAL_TIM_PeriodElapsedCallback+0x4c>
	            counter = 50; // Reset licznika na 50
 80008a8:	4b08      	ldr	r3, [pc, #32]	@ (80008cc <HAL_TIM_PeriodElapsedCallback+0x64>)
 80008aa:	2232      	movs	r2, #50	@ 0x32
 80008ac:	701a      	strb	r2, [r3, #0]
	            colon = 0;    // Ustawienie colon na 0
 80008ae:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	701a      	strb	r2, [r3, #0]
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	40000c00 	.word	0x40000c00
 80008c4:	2000067c 	.word	0x2000067c
 80008c8:	200000bd 	.word	0x200000bd
 80008cc:	200000a0 	.word	0x200000a0

080008d0 <charToSegment>:
//static Bits192 regValue;         // Przechowuje 192 bity rozbite na 12×16

// Implementacja tablicy segmentMap i funkcji charToSegment.
// (Zwykle segmentMap mamy w Display.h jako static const,
//  ale jeśli wolisz mieć ją w .c, możesz przenieść tutaj.)
uint8_t charToSegment(char c) {
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	71fb      	strb	r3, [r7, #7]

    switch (c) {
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	3b2a      	subs	r3, #42	@ 0x2a
 80008de:	2b50      	cmp	r3, #80	@ 0x50
 80008e0:	f200 80d7 	bhi.w	8000a92 <charToSegment+0x1c2>
 80008e4:	a201      	add	r2, pc, #4	@ (adr r2, 80008ec <charToSegment+0x1c>)
 80008e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008ea:	bf00      	nop
 80008ec:	08000a3f 	.word	0x08000a3f
 80008f0:	08000a93 	.word	0x08000a93
 80008f4:	08000a93 	.word	0x08000a93
 80008f8:	08000a3b 	.word	0x08000a3b
 80008fc:	08000a93 	.word	0x08000a93
 8000900:	08000a93 	.word	0x08000a93
 8000904:	08000a31 	.word	0x08000a31
 8000908:	08000a31 	.word	0x08000a31
 800090c:	08000a31 	.word	0x08000a31
 8000910:	08000a31 	.word	0x08000a31
 8000914:	08000a31 	.word	0x08000a31
 8000918:	08000a31 	.word	0x08000a31
 800091c:	08000a31 	.word	0x08000a31
 8000920:	08000a31 	.word	0x08000a31
 8000924:	08000a31 	.word	0x08000a31
 8000928:	08000a31 	.word	0x08000a31
 800092c:	08000a93 	.word	0x08000a93
 8000930:	08000a93 	.word	0x08000a93
 8000934:	08000a93 	.word	0x08000a93
 8000938:	08000a93 	.word	0x08000a93
 800093c:	08000a93 	.word	0x08000a93
 8000940:	08000a93 	.word	0x08000a93
 8000944:	08000a93 	.word	0x08000a93
 8000948:	08000a5b 	.word	0x08000a5b
 800094c:	08000a8f 	.word	0x08000a8f
 8000950:	08000a43 	.word	0x08000a43
 8000954:	08000a93 	.word	0x08000a93
 8000958:	08000a6f 	.word	0x08000a6f
 800095c:	08000a57 	.word	0x08000a57
 8000960:	08000a93 	.word	0x08000a93
 8000964:	08000a93 	.word	0x08000a93
 8000968:	08000a93 	.word	0x08000a93
 800096c:	08000a93 	.word	0x08000a93
 8000970:	08000a93 	.word	0x08000a93
 8000974:	08000a87 	.word	0x08000a87
 8000978:	08000a93 	.word	0x08000a93
 800097c:	08000a67 	.word	0x08000a67
 8000980:	08000a7f 	.word	0x08000a7f
 8000984:	08000a77 	.word	0x08000a77
 8000988:	08000a93 	.word	0x08000a93
 800098c:	08000a4b 	.word	0x08000a4b
 8000990:	08000a53 	.word	0x08000a53
 8000994:	08000a93 	.word	0x08000a93
 8000998:	08000a63 	.word	0x08000a63
 800099c:	08000a63 	.word	0x08000a63
 80009a0:	08000a83 	.word	0x08000a83
 80009a4:	08000a93 	.word	0x08000a93
 80009a8:	08000a93 	.word	0x08000a93
 80009ac:	08000a8b 	.word	0x08000a8b
 80009b0:	08000a93 	.word	0x08000a93
 80009b4:	08000a93 	.word	0x08000a93
 80009b8:	08000a93 	.word	0x08000a93
 80009bc:	08000a93 	.word	0x08000a93
 80009c0:	08000a93 	.word	0x08000a93
 80009c4:	08000a93 	.word	0x08000a93
 80009c8:	08000a5b 	.word	0x08000a5b
 80009cc:	08000a8f 	.word	0x08000a8f
 80009d0:	08000a47 	.word	0x08000a47
 80009d4:	08000a73 	.word	0x08000a73
 80009d8:	08000a6f 	.word	0x08000a6f
 80009dc:	08000a93 	.word	0x08000a93
 80009e0:	08000a93 	.word	0x08000a93
 80009e4:	08000a4f 	.word	0x08000a4f
 80009e8:	08000a6b 	.word	0x08000a6b
 80009ec:	08000a93 	.word	0x08000a93
 80009f0:	08000a93 	.word	0x08000a93
 80009f4:	08000a93 	.word	0x08000a93
 80009f8:	08000a93 	.word	0x08000a93
 80009fc:	08000a67 	.word	0x08000a67
 8000a00:	08000a7b 	.word	0x08000a7b
 8000a04:	08000a77 	.word	0x08000a77
 8000a08:	08000a93 	.word	0x08000a93
 8000a0c:	08000a4b 	.word	0x08000a4b
 8000a10:	08000a53 	.word	0x08000a53
 8000a14:	08000a5f 	.word	0x08000a5f
 8000a18:	08000a83 	.word	0x08000a83
 8000a1c:	08000a93 	.word	0x08000a93
 8000a20:	08000a83 	.word	0x08000a83
 8000a24:	08000a93 	.word	0x08000a93
 8000a28:	08000a93 	.word	0x08000a93
 8000a2c:	08000a8b 	.word	0x08000a8b
    case '0' ... '9':
        return segmentMap[c - '0'];
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	3b30      	subs	r3, #48	@ 0x30
 8000a34:	4a1a      	ldr	r2, [pc, #104]	@ (8000aa0 <charToSegment+0x1d0>)
 8000a36:	5cd3      	ldrb	r3, [r2, r3]
 8000a38:	e02c      	b.n	8000a94 <charToSegment+0x1c4>
    case '-':
        return segmentMap[11];
 8000a3a:	2340      	movs	r3, #64	@ 0x40
 8000a3c:	e02a      	b.n	8000a94 <charToSegment+0x1c4>
    case '*':
        return segmentMap[12];
 8000a3e:	2363      	movs	r3, #99	@ 0x63
 8000a40:	e028      	b.n	8000a94 <charToSegment+0x1c4>
    case 'C':
        return segmentMap[13];
 8000a42:	2339      	movs	r3, #57	@ 0x39
 8000a44:	e026      	b.n	8000a94 <charToSegment+0x1c4>
    case 'c':
        return segmentMap[29];
 8000a46:	2300      	movs	r3, #0
 8000a48:	e024      	b.n	8000a94 <charToSegment+0x1c4>
    case 'r':
    case 'R':
        return segmentMap[14];
 8000a4a:	2350      	movs	r3, #80	@ 0x50
 8000a4c:	e022      	b.n	8000a94 <charToSegment+0x1c4>
    case 'h':
        return segmentMap[15];
 8000a4e:	2374      	movs	r3, #116	@ 0x74
 8000a50:	e020      	b.n	8000a94 <charToSegment+0x1c4>
    case 's':
    case 'S':
        return segmentMap[5];
 8000a52:	236d      	movs	r3, #109	@ 0x6d
 8000a54:	e01e      	b.n	8000a94 <charToSegment+0x1c4>
    case 'F':
        return segmentMap[16];
 8000a56:	2371      	movs	r3, #113	@ 0x71
 8000a58:	e01c      	b.n	8000a94 <charToSegment+0x1c4>
    case 'A':
    case 'a':
        return segmentMap[17];
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	e01a      	b.n	8000a94 <charToSegment+0x1c4>
    case 't':
        return segmentMap[18];
 8000a5e:	2300      	movs	r3, #0
 8000a60:	e018      	b.n	8000a94 <charToSegment+0x1c4>
    case 'V':
    case 'U':
        return segmentMap[19];
 8000a62:	2300      	movs	r3, #0
 8000a64:	e016      	b.n	8000a94 <charToSegment+0x1c4>
    case 'n':
    case 'N':
        return segmentMap[20];
 8000a66:	2300      	movs	r3, #0
 8000a68:	e014      	b.n	8000a94 <charToSegment+0x1c4>
    case 'i':
        return segmentMap[21];
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	e012      	b.n	8000a94 <charToSegment+0x1c4>
    case 'E':
    case 'e':
        return segmentMap[22];
 8000a6e:	2300      	movs	r3, #0
 8000a70:	e010      	b.n	8000a94 <charToSegment+0x1c4>
    case 'd':
        return segmentMap[23];
 8000a72:	2300      	movs	r3, #0
 8000a74:	e00e      	b.n	8000a94 <charToSegment+0x1c4>
    case 'P':
    case 'p':
        return segmentMap[24];
 8000a76:	2300      	movs	r3, #0
 8000a78:	e00c      	b.n	8000a94 <charToSegment+0x1c4>
    case 'o':
        return segmentMap[25];
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	e00a      	b.n	8000a94 <charToSegment+0x1c4>
    case 'O':
        return segmentMap[0];
 8000a7e:	233f      	movs	r3, #63	@ 0x3f
 8000a80:	e008      	b.n	8000a94 <charToSegment+0x1c4>
    case 'u':
    case 'w':
    case 'W':
        return segmentMap[26];
 8000a82:	2300      	movs	r3, #0
 8000a84:	e006      	b.n	8000a94 <charToSegment+0x1c4>
    case 'L':
        return segmentMap[27];
 8000a86:	2300      	movs	r3, #0
 8000a88:	e004      	b.n	8000a94 <charToSegment+0x1c4>
    case 'z':
    case 'Z':
        return segmentMap[2];
 8000a8a:	235b      	movs	r3, #91	@ 0x5b
 8000a8c:	e002      	b.n	8000a94 <charToSegment+0x1c4>
    case 'b':
    case 'B':
        return segmentMap[28];
 8000a8e:	2300      	movs	r3, #0
 8000a90:	e000      	b.n	8000a94 <charToSegment+0x1c4>
    default:
        // spacja lub nieobsługiwany znak
        return segmentMap[10];
 8000a92:	2300      	movs	r3, #0
    }
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	08007de4 	.word	0x08007de4

08000aa4 <HAL_SPI_TxCpltCallback>:
 * ---------------------------------------------------------------------------
 * Implementacja funkcji obsługujących 192-bitowy rejestr wyświetlaczy
 * ---------------------------------------------------------------------------
 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  if(hspi->Instance == SPI1)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a09      	ldr	r2, [pc, #36]	@ (8000ad8 <HAL_SPI_TxCpltCallback+0x34>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d10c      	bne.n	8000ad0 <HAL_SPI_TxCpltCallback+0x2c>
  {
    // Krótki impuls na pin LATCH
    HAL_GPIO_WritePin(SPI1_LATCH_GPIO_Port, SPI1_LATCH_Pin, GPIO_PIN_SET);
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	2140      	movs	r1, #64	@ 0x40
 8000aba:	4808      	ldr	r0, [pc, #32]	@ (8000adc <HAL_SPI_TxCpltCallback+0x38>)
 8000abc:	f003 fd32 	bl	8004524 <HAL_GPIO_WritePin>
    // Ewentualnie opóźnienie
    HAL_GPIO_WritePin(SPI1_LATCH_GPIO_Port, SPI1_LATCH_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2140      	movs	r1, #64	@ 0x40
 8000ac4:	4805      	ldr	r0, [pc, #20]	@ (8000adc <HAL_SPI_TxCpltCallback+0x38>)
 8000ac6:	f003 fd2d 	bl	8004524 <HAL_GPIO_WritePin>
    spiTransferInProgress = false;  // Zakończono transmisję
 8000aca:	4b05      	ldr	r3, [pc, #20]	@ (8000ae0 <HAL_SPI_TxCpltCallback+0x3c>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
  }

}
 8000ad0:	bf00      	nop
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	40013000 	.word	0x40013000
 8000adc:	40020000 	.word	0x40020000
 8000ae0:	200000a1 	.word	0x200000a1

08000ae4 <ClearClockBits>:
  HAL_SPI_Transmit_DMA(&hspi1, spiTxBuffer, 24);
}


void ClearClockBits(MyClockBitFields* clockBits)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  memset(clockBits, 0, sizeof(MyClockBitFields));
 8000aec:	2218      	movs	r2, #24
 8000aee:	2100      	movs	r1, #0
 8000af0:	6878      	ldr	r0, [r7, #4]
 8000af2:	f007 f91d 	bl	8007d30 <memset>
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <SetSecondLedSingle>:

void SetSecondLedSingle(MyClockBitFields* clockBits, uint8_t second)
{
 8000afe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b00:	b085      	sub	sp, #20
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
 8000b06:	70f9      	strb	r1, [r7, #3]
    if (second >= 60) second = 59;
 8000b08:	78f9      	ldrb	r1, [r7, #3]
 8000b0a:	293b      	cmp	r1, #59	@ 0x3b
 8000b0c:	d901      	bls.n	8000b12 <SetSecondLedSingle+0x14>
 8000b0e:	213b      	movs	r1, #59	@ 0x3b
 8000b10:	70f9      	strb	r1, [r7, #3]

    clockBits->secondsRing = 0ULL;
 8000b12:	6879      	ldr	r1, [r7, #4]
 8000b14:	2000      	movs	r0, #0
 8000b16:	7008      	strb	r0, [r1, #0]
 8000b18:	2000      	movs	r0, #0
 8000b1a:	7048      	strb	r0, [r1, #1]
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	7088      	strb	r0, [r1, #2]
 8000b20:	2000      	movs	r0, #0
 8000b22:	70c8      	strb	r0, [r1, #3]
 8000b24:	2000      	movs	r0, #0
 8000b26:	7108      	strb	r0, [r1, #4]
 8000b28:	2000      	movs	r0, #0
 8000b2a:	7148      	strb	r0, [r1, #5]
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	7188      	strb	r0, [r1, #6]
 8000b30:	79c8      	ldrb	r0, [r1, #7]
 8000b32:	f020 000f 	bic.w	r0, r0, #15
 8000b36:	71c8      	strb	r0, [r1, #7]
    uint64_t mask = (1ULL << second);
 8000b38:	78fe      	ldrb	r6, [r7, #3]
 8000b3a:	f04f 0001 	mov.w	r0, #1
 8000b3e:	f04f 0100 	mov.w	r1, #0
 8000b42:	f1a6 0e20 	sub.w	lr, r6, #32
 8000b46:	f1c6 0c20 	rsb	ip, r6, #32
 8000b4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000b4e:	fa00 fe0e 	lsl.w	lr, r0, lr
 8000b52:	ea43 030e 	orr.w	r3, r3, lr
 8000b56:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b5a:	ea43 030c 	orr.w	r3, r3, ip
 8000b5e:	fa00 f206 	lsl.w	r2, r0, r6
 8000b62:	e9c7 2302 	strd	r2, r3, [r7, #8]
    clockBits->secondsRing = mask;
 8000b66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000b6a:	4614      	mov	r4, r2
 8000b6c:	f023 4570 	bic.w	r5, r3, #4026531840	@ 0xf0000000
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	601c      	str	r4, [r3, #0]
 8000b74:	462a      	mov	r2, r5
 8000b76:	b2d2      	uxtb	r2, r2
 8000b78:	2100      	movs	r1, #0
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	711a      	strb	r2, [r3, #4]
 8000b7e:	0a2a      	lsrs	r2, r5, #8
 8000b80:	b2d2      	uxtb	r2, r2
 8000b82:	2100      	movs	r1, #0
 8000b84:	430a      	orrs	r2, r1
 8000b86:	715a      	strb	r2, [r3, #5]
 8000b88:	0c2a      	lsrs	r2, r5, #16
 8000b8a:	b2d2      	uxtb	r2, r2
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	430a      	orrs	r2, r1
 8000b90:	719a      	strb	r2, [r3, #6]
 8000b92:	0e2a      	lsrs	r2, r5, #24
 8000b94:	f002 020f 	and.w	r2, r2, #15
 8000b98:	f002 000f 	and.w	r0, r2, #15
 8000b9c:	79da      	ldrb	r2, [r3, #7]
 8000b9e:	f022 020f 	bic.w	r2, r2, #15
 8000ba2:	4611      	mov	r1, r2
 8000ba4:	4602      	mov	r2, r0
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	71da      	strb	r2, [r3, #7]
}
 8000baa:	bf00      	nop
 8000bac:	3714      	adds	r7, #20
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000bb2 <SetSecondLedAccumulating>:

void SetSecondLedAccumulating(MyClockBitFields* clockBits, uint8_t second)
{
 8000bb2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	70f9      	strb	r1, [r7, #3]
    if (second >= 60) second = 59;
 8000bbe:	78f9      	ldrb	r1, [r7, #3]
 8000bc0:	293b      	cmp	r1, #59	@ 0x3b
 8000bc2:	d901      	bls.n	8000bc8 <SetSecondLedAccumulating+0x16>
 8000bc4:	213b      	movs	r1, #59	@ 0x3b
 8000bc6:	70f9      	strb	r1, [r7, #3]
    if (second == 0) {
 8000bc8:	78f9      	ldrb	r1, [r7, #3]
 8000bca:	2900      	cmp	r1, #0
 8000bcc:	d113      	bne.n	8000bf6 <SetSecondLedAccumulating+0x44>
        clockBits->secondsRing = 0ULL;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	705a      	strb	r2, [r3, #1]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	709a      	strb	r2, [r3, #2]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	70da      	strb	r2, [r3, #3]
 8000be0:	2200      	movs	r2, #0
 8000be2:	711a      	strb	r2, [r3, #4]
 8000be4:	2200      	movs	r2, #0
 8000be6:	715a      	strb	r2, [r3, #5]
 8000be8:	2200      	movs	r2, #0
 8000bea:	719a      	strb	r2, [r3, #6]
 8000bec:	79da      	ldrb	r2, [r3, #7]
 8000bee:	f022 020f 	bic.w	r2, r2, #15
 8000bf2:	71da      	strb	r2, [r3, #7]
    } else {
        clockBits->secondsRing |= (1ULL << second);
    }
}
 8000bf4:	e048      	b.n	8000c88 <SetSecondLedAccumulating+0xd6>
        clockBits->secondsRing |= (1ULL << second);
 8000bf6:	6879      	ldr	r1, [r7, #4]
 8000bf8:	f8d1 a000 	ldr.w	sl, [r1]
 8000bfc:	7908      	ldrb	r0, [r1, #4]
 8000bfe:	794e      	ldrb	r6, [r1, #5]
 8000c00:	0236      	lsls	r6, r6, #8
 8000c02:	4330      	orrs	r0, r6
 8000c04:	798e      	ldrb	r6, [r1, #6]
 8000c06:	0436      	lsls	r6, r6, #16
 8000c08:	4330      	orrs	r0, r6
 8000c0a:	79c9      	ldrb	r1, [r1, #7]
 8000c0c:	f001 010f 	and.w	r1, r1, #15
 8000c10:	0609      	lsls	r1, r1, #24
 8000c12:	4301      	orrs	r1, r0
 8000c14:	468b      	mov	fp, r1
 8000c16:	78fe      	ldrb	r6, [r7, #3]
 8000c18:	f04f 0001 	mov.w	r0, #1
 8000c1c:	f04f 0100 	mov.w	r1, #0
 8000c20:	f1a6 0e20 	sub.w	lr, r6, #32
 8000c24:	f1c6 0c20 	rsb	ip, r6, #32
 8000c28:	fa01 f306 	lsl.w	r3, r1, r6
 8000c2c:	fa00 fe0e 	lsl.w	lr, r0, lr
 8000c30:	ea43 030e 	orr.w	r3, r3, lr
 8000c34:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c38:	ea43 030c 	orr.w	r3, r3, ip
 8000c3c:	fa00 f206 	lsl.w	r2, r0, r6
 8000c40:	ea4a 0802 	orr.w	r8, sl, r2
 8000c44:	ea4b 0903 	orr.w	r9, fp, r3
 8000c48:	4644      	mov	r4, r8
 8000c4a:	f029 4570 	bic.w	r5, r9, #4026531840	@ 0xf0000000
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	601c      	str	r4, [r3, #0]
 8000c52:	462a      	mov	r2, r5
 8000c54:	b2d2      	uxtb	r2, r2
 8000c56:	2100      	movs	r1, #0
 8000c58:	430a      	orrs	r2, r1
 8000c5a:	711a      	strb	r2, [r3, #4]
 8000c5c:	0a2a      	lsrs	r2, r5, #8
 8000c5e:	b2d2      	uxtb	r2, r2
 8000c60:	2100      	movs	r1, #0
 8000c62:	430a      	orrs	r2, r1
 8000c64:	715a      	strb	r2, [r3, #5]
 8000c66:	0c2a      	lsrs	r2, r5, #16
 8000c68:	b2d2      	uxtb	r2, r2
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	430a      	orrs	r2, r1
 8000c6e:	719a      	strb	r2, [r3, #6]
 8000c70:	0e2a      	lsrs	r2, r5, #24
 8000c72:	f002 020f 	and.w	r2, r2, #15
 8000c76:	f002 000f 	and.w	r0, r2, #15
 8000c7a:	79da      	ldrb	r2, [r3, #7]
 8000c7c:	f022 020f 	bic.w	r2, r2, #15
 8000c80:	4611      	mov	r1, r2
 8000c82:	4602      	mov	r2, r0
 8000c84:	430a      	orrs	r2, r1
 8000c86:	71da      	strb	r2, [r3, #7]
}
 8000c88:	bf00      	nop
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000c92 <SetSecondLedAccumulating2>:

void SetSecondLedAccumulating2(MyClockBitFields* clockBits, uint8_t second)
{
 8000c92:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	70f9      	strb	r1, [r7, #3]
    if (second >= 60) second = 59;
 8000c9e:	78f9      	ldrb	r1, [r7, #3]
 8000ca0:	293b      	cmp	r1, #59	@ 0x3b
 8000ca2:	d901      	bls.n	8000ca8 <SetSecondLedAccumulating2+0x16>
 8000ca4:	213b      	movs	r1, #59	@ 0x3b
 8000ca6:	70f9      	strb	r1, [r7, #3]
    clockBits->secondsRing = 0ULL;
 8000ca8:	6879      	ldr	r1, [r7, #4]
 8000caa:	2000      	movs	r0, #0
 8000cac:	7008      	strb	r0, [r1, #0]
 8000cae:	2000      	movs	r0, #0
 8000cb0:	7048      	strb	r0, [r1, #1]
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	7088      	strb	r0, [r1, #2]
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	70c8      	strb	r0, [r1, #3]
 8000cba:	2000      	movs	r0, #0
 8000cbc:	7108      	strb	r0, [r1, #4]
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	7148      	strb	r0, [r1, #5]
 8000cc2:	2000      	movs	r0, #0
 8000cc4:	7188      	strb	r0, [r1, #6]
 8000cc6:	79c8      	ldrb	r0, [r1, #7]
 8000cc8:	f020 000f 	bic.w	r0, r0, #15
 8000ccc:	71c8      	strb	r0, [r1, #7]
    for (uint8_t i = 0; i <= second; i++) {
 8000cce:	2100      	movs	r1, #0
 8000cd0:	73f9      	strb	r1, [r7, #15]
 8000cd2:	e04b      	b.n	8000d6c <SetSecondLedAccumulating2+0xda>
        clockBits->secondsRing |= (1ULL << i);
 8000cd4:	6879      	ldr	r1, [r7, #4]
 8000cd6:	f8d1 a000 	ldr.w	sl, [r1]
 8000cda:	7908      	ldrb	r0, [r1, #4]
 8000cdc:	794e      	ldrb	r6, [r1, #5]
 8000cde:	0236      	lsls	r6, r6, #8
 8000ce0:	4330      	orrs	r0, r6
 8000ce2:	798e      	ldrb	r6, [r1, #6]
 8000ce4:	0436      	lsls	r6, r6, #16
 8000ce6:	4330      	orrs	r0, r6
 8000ce8:	79c9      	ldrb	r1, [r1, #7]
 8000cea:	f001 010f 	and.w	r1, r1, #15
 8000cee:	0609      	lsls	r1, r1, #24
 8000cf0:	4301      	orrs	r1, r0
 8000cf2:	468b      	mov	fp, r1
 8000cf4:	7bfe      	ldrb	r6, [r7, #15]
 8000cf6:	f04f 0001 	mov.w	r0, #1
 8000cfa:	f04f 0100 	mov.w	r1, #0
 8000cfe:	f1a6 0e20 	sub.w	lr, r6, #32
 8000d02:	f1c6 0c20 	rsb	ip, r6, #32
 8000d06:	fa01 f306 	lsl.w	r3, r1, r6
 8000d0a:	fa00 fe0e 	lsl.w	lr, r0, lr
 8000d0e:	ea43 030e 	orr.w	r3, r3, lr
 8000d12:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d16:	ea43 030c 	orr.w	r3, r3, ip
 8000d1a:	fa00 f206 	lsl.w	r2, r0, r6
 8000d1e:	ea4a 0802 	orr.w	r8, sl, r2
 8000d22:	ea4b 0903 	orr.w	r9, fp, r3
 8000d26:	4644      	mov	r4, r8
 8000d28:	f029 4570 	bic.w	r5, r9, #4026531840	@ 0xf0000000
 8000d2c:	6879      	ldr	r1, [r7, #4]
 8000d2e:	600c      	str	r4, [r1, #0]
 8000d30:	4628      	mov	r0, r5
 8000d32:	b2c0      	uxtb	r0, r0
 8000d34:	2600      	movs	r6, #0
 8000d36:	4330      	orrs	r0, r6
 8000d38:	7108      	strb	r0, [r1, #4]
 8000d3a:	0a28      	lsrs	r0, r5, #8
 8000d3c:	b2c0      	uxtb	r0, r0
 8000d3e:	2600      	movs	r6, #0
 8000d40:	4330      	orrs	r0, r6
 8000d42:	7148      	strb	r0, [r1, #5]
 8000d44:	0c28      	lsrs	r0, r5, #16
 8000d46:	b2c0      	uxtb	r0, r0
 8000d48:	2600      	movs	r6, #0
 8000d4a:	4330      	orrs	r0, r6
 8000d4c:	7188      	strb	r0, [r1, #6]
 8000d4e:	0e28      	lsrs	r0, r5, #24
 8000d50:	f000 000f 	and.w	r0, r0, #15
 8000d54:	f000 0c0f 	and.w	ip, r0, #15
 8000d58:	79c8      	ldrb	r0, [r1, #7]
 8000d5a:	f020 000f 	bic.w	r0, r0, #15
 8000d5e:	4606      	mov	r6, r0
 8000d60:	4660      	mov	r0, ip
 8000d62:	4330      	orrs	r0, r6
 8000d64:	71c8      	strb	r0, [r1, #7]
    for (uint8_t i = 0; i <= second; i++) {
 8000d66:	7bf9      	ldrb	r1, [r7, #15]
 8000d68:	3101      	adds	r1, #1
 8000d6a:	73f9      	strb	r1, [r7, #15]
 8000d6c:	7bf8      	ldrb	r0, [r7, #15]
 8000d6e:	78f9      	ldrb	r1, [r7, #3]
 8000d70:	4288      	cmp	r0, r1
 8000d72:	d9af      	bls.n	8000cd4 <SetSecondLedAccumulating2+0x42>
    }
}
 8000d74:	bf00      	nop
 8000d76:	bf00      	nop
 8000d78:	3714      	adds	r7, #20
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000d80 <SetHourRing>:
    SetDots(clockBits, true, true);
  }
}

void SetHourRing(MyClockBitFields* clockBits, uint8_t hour, bool outerRing, bool innerRing)
{
 8000d80:	b490      	push	{r4, r7}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	4608      	mov	r0, r1
 8000d8a:	4611      	mov	r1, r2
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4603      	mov	r3, r0
 8000d90:	70fb      	strb	r3, [r7, #3]
 8000d92:	460b      	mov	r3, r1
 8000d94:	70bb      	strb	r3, [r7, #2]
 8000d96:	4613      	mov	r3, r2
 8000d98:	707b      	strb	r3, [r7, #1]
  uint8_t h12 = hour % 12;
 8000d9a:	78fa      	ldrb	r2, [r7, #3]
 8000d9c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e48 <SetHourRing+0xc8>)
 8000d9e:	fba3 1302 	umull	r1, r3, r3, r2
 8000da2:	08d9      	lsrs	r1, r3, #3
 8000da4:	460b      	mov	r3, r1
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	440b      	add	r3, r1
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	73fb      	strb	r3, [r7, #15]
  if (outerRing)
 8000db0:	78bb      	ldrb	r3, [r7, #2]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d018      	beq.n	8000de8 <SetHourRing+0x68>
    clockBits->hoursRingOuter = (1U << h12);
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	2201      	movs	r2, #1
 8000dba:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f002 010f 	and.w	r1, r2, #15
 8000dca:	010c      	lsls	r4, r1, #4
 8000dcc:	79d9      	ldrb	r1, [r3, #7]
 8000dce:	f001 010f 	and.w	r1, r1, #15
 8000dd2:	4608      	mov	r0, r1
 8000dd4:	4621      	mov	r1, r4
 8000dd6:	4301      	orrs	r1, r0
 8000dd8:	71d9      	strb	r1, [r3, #7]
 8000dda:	0912      	lsrs	r2, r2, #4
 8000ddc:	b292      	uxth	r2, r2
 8000dde:	b2d2      	uxtb	r2, r2
 8000de0:	2100      	movs	r1, #0
 8000de2:	430a      	orrs	r2, r1
 8000de4:	721a      	strb	r2, [r3, #8]
 8000de6:	e006      	b.n	8000df6 <SetHourRing+0x76>
  else
    clockBits->hoursRingOuter = 0;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	79da      	ldrb	r2, [r3, #7]
 8000dec:	f002 020f 	and.w	r2, r2, #15
 8000df0:	71da      	strb	r2, [r3, #7]
 8000df2:	2200      	movs	r2, #0
 8000df4:	721a      	strb	r2, [r3, #8]

  if (innerRing)
 8000df6:	787b      	ldrb	r3, [r7, #1]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d019      	beq.n	8000e30 <SetHourRing+0xb0>
    clockBits->hoursRingInner = (1U << h12);
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	2201      	movs	r2, #1
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e08:	b29a      	uxth	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	b2d1      	uxtb	r1, r2
 8000e0e:	2000      	movs	r0, #0
 8000e10:	4301      	orrs	r1, r0
 8000e12:	7259      	strb	r1, [r3, #9]
 8000e14:	0a12      	lsrs	r2, r2, #8
 8000e16:	b292      	uxth	r2, r2
 8000e18:	f002 020f 	and.w	r2, r2, #15
 8000e1c:	f002 000f 	and.w	r0, r2, #15
 8000e20:	7a9a      	ldrb	r2, [r3, #10]
 8000e22:	f022 020f 	bic.w	r2, r2, #15
 8000e26:	4611      	mov	r1, r2
 8000e28:	4602      	mov	r2, r0
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	729a      	strb	r2, [r3, #10]
  else
    clockBits->hoursRingInner = 0;
}
 8000e2e:	e006      	b.n	8000e3e <SetHourRing+0xbe>
    clockBits->hoursRingInner = 0;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	725a      	strb	r2, [r3, #9]
 8000e36:	7a9a      	ldrb	r2, [r3, #10]
 8000e38:	f022 020f 	bic.w	r2, r2, #15
 8000e3c:	729a      	strb	r2, [r3, #10]
}
 8000e3e:	bf00      	nop
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc90      	pop	{r4, r7}
 8000e46:	4770      	bx	lr
 8000e48:	aaaaaaab 	.word	0xaaaaaaab

08000e4c <SetTime7Seg_Top>:

/**
 * Ustawia 6 wyświetlaczy 7-seg (top lub bottom) na HH:MM:SS
 */
void SetTime7Seg_Top(MyClockBitFields* clockBits, uint8_t h, uint8_t m, uint8_t s)
{
 8000e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e50:	b09d      	sub	sp, #116	@ 0x74
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8000e56:	4618      	mov	r0, r3
 8000e58:	460b      	mov	r3, r1
 8000e5a:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8000e5e:	4613      	mov	r3, r2
 8000e60:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 8000e64:	4603      	mov	r3, r0
 8000e66:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59

	  // Bufor na segmenty wyświetlacza (6 pozycji)
	    uint8_t backBuffer[6] = {0};
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	    // Obsługa godzin
	    if (h < 10) {
 8000e74:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8000e78:	2b09      	cmp	r3, #9
 8000e7a:	d80d      	bhi.n	8000e98 <SetTime7Seg_Top+0x4c>
	        backBuffer[0] = segmentMap[10]; // Puste dziesiątki godzin
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
	        backBuffer[1] = charToSegment('0' + h); // Jednostki godzin
 8000e82:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8000e86:	3330      	adds	r3, #48	@ 0x30
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fd20 	bl	80008d0 <charToSegment>
 8000e90:	4603      	mov	r3, r0
 8000e92:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
 8000e96:	e022      	b.n	8000ede <SetTime7Seg_Top+0x92>
	    } else {
	        backBuffer[0] = charToSegment('0' + (h / 10)); // Dziesiątki godzin
 8000e98:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 8000e9c:	4b87      	ldr	r3, [pc, #540]	@ (80010bc <SetTime7Seg_Top+0x270>)
 8000e9e:	fba3 2302 	umull	r2, r3, r3, r2
 8000ea2:	08db      	lsrs	r3, r3, #3
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	3330      	adds	r3, #48	@ 0x30
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fd10 	bl	80008d0 <charToSegment>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
	        backBuffer[1] = charToSegment('0' + (h % 10)); // Jednostki godzin
 8000eb6:	f897 105b 	ldrb.w	r1, [r7, #91]	@ 0x5b
 8000eba:	4b80      	ldr	r3, [pc, #512]	@ (80010bc <SetTime7Seg_Top+0x270>)
 8000ebc:	fba3 2301 	umull	r2, r3, r3, r1
 8000ec0:	08da      	lsrs	r2, r3, #3
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	4413      	add	r3, r2
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	1acb      	subs	r3, r1, r3
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	3330      	adds	r3, #48	@ 0x30
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fcfc 	bl	80008d0 <charToSegment>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
	    }

	    // Obsługa minut
	    backBuffer[2] = charToSegment('0' + (m / 10)); // Dziesiątki minut
 8000ede:	f897 205a 	ldrb.w	r2, [r7, #90]	@ 0x5a
 8000ee2:	4b76      	ldr	r3, [pc, #472]	@ (80010bc <SetTime7Seg_Top+0x270>)
 8000ee4:	fba3 2302 	umull	r2, r3, r3, r2
 8000ee8:	08db      	lsrs	r3, r3, #3
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	3330      	adds	r3, #48	@ 0x30
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fced 	bl	80008d0 <charToSegment>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
	    backBuffer[3] = charToSegment('0' + (m % 10)); // Jednostki minut
 8000efc:	f897 105a 	ldrb.w	r1, [r7, #90]	@ 0x5a
 8000f00:	4b6e      	ldr	r3, [pc, #440]	@ (80010bc <SetTime7Seg_Top+0x270>)
 8000f02:	fba3 2301 	umull	r2, r3, r3, r1
 8000f06:	08da      	lsrs	r2, r3, #3
 8000f08:	4613      	mov	r3, r2
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	4413      	add	r3, r2
 8000f0e:	005b      	lsls	r3, r3, #1
 8000f10:	1acb      	subs	r3, r1, r3
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	3330      	adds	r3, #48	@ 0x30
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff fcd9 	bl	80008d0 <charToSegment>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

	    // Obsługa sekund
	    backBuffer[4] = charToSegment('0' + (s / 10)); // Dziesiątki sekund
 8000f24:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 8000f28:	4b64      	ldr	r3, [pc, #400]	@ (80010bc <SetTime7Seg_Top+0x270>)
 8000f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8000f2e:	08db      	lsrs	r3, r3, #3
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	3330      	adds	r3, #48	@ 0x30
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff fcca 	bl	80008d0 <charToSegment>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	    backBuffer[5] = charToSegment('0' + (s % 10)); // Jednostki sekund
 8000f42:	f897 1059 	ldrb.w	r1, [r7, #89]	@ 0x59
 8000f46:	4b5d      	ldr	r3, [pc, #372]	@ (80010bc <SetTime7Seg_Top+0x270>)
 8000f48:	fba3 2301 	umull	r2, r3, r3, r1
 8000f4c:	08da      	lsrs	r2, r3, #3
 8000f4e:	4613      	mov	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	4413      	add	r3, r2
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	1acb      	subs	r3, r1, r3
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	3330      	adds	r3, #48	@ 0x30
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff fcb6 	bl	80008d0 <charToSegment>
 8000f64:	4603      	mov	r3, r0
 8000f66:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

	    // Zbudowanie wartości 48-bitowej na podstawie bufora
	    uint64_t displayVal = 0ULL;
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	f04f 0300 	mov.w	r3, #0
 8000f72:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[5] << 40);
 8000f76:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8000f80:	657a      	str	r2, [r7, #84]	@ 0x54
 8000f82:	f04f 0000 	mov.w	r0, #0
 8000f86:	f04f 0100 	mov.w	r1, #0
 8000f8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000f8c:	0219      	lsls	r1, r3, #8
 8000f8e:	2000      	movs	r0, #0
 8000f90:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8000f94:	ea42 0600 	orr.w	r6, r2, r0
 8000f98:	62be      	str	r6, [r7, #40]	@ 0x28
 8000f9a:	430b      	orrs	r3, r1
 8000f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000fa2:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[4] << 32);
 8000fa6:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	2200      	movs	r2, #0
 8000fae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000fb0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000fb2:	f04f 0000 	mov.w	r0, #0
 8000fb6:	f04f 0100 	mov.w	r1, #0
 8000fba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000fbc:	0019      	movs	r1, r3
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8000fc4:	ea42 0600 	orr.w	r6, r2, r0
 8000fc8:	623e      	str	r6, [r7, #32]
 8000fca:	430b      	orrs	r3, r1
 8000fcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000fd2:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[0] << 24);
 8000fd6:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2200      	movs	r2, #0
 8000fde:	643b      	str	r3, [r7, #64]	@ 0x40
 8000fe0:	647a      	str	r2, [r7, #68]	@ 0x44
 8000fe2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	0a1d      	lsrs	r5, r3, #8
 8000fea:	460b      	mov	r3, r1
 8000fec:	061c      	lsls	r4, r3, #24
 8000fee:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8000ff2:	ea42 0104 	orr.w	r1, r2, r4
 8000ff6:	61b9      	str	r1, [r7, #24]
 8000ff8:	432b      	orrs	r3, r5
 8000ffa:	61fb      	str	r3, [r7, #28]
 8000ffc:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001000:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[1] << 16);
 8001004:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2200      	movs	r2, #0
 800100c:	4698      	mov	r8, r3
 800100e:	4691      	mov	r9, r2
 8001010:	f04f 0000 	mov.w	r0, #0
 8001014:	f04f 0100 	mov.w	r1, #0
 8001018:	ea4f 4109 	mov.w	r1, r9, lsl #16
 800101c:	ea41 4118 	orr.w	r1, r1, r8, lsr #16
 8001020:	ea4f 4008 	mov.w	r0, r8, lsl #16
 8001024:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001028:	ea42 0400 	orr.w	r4, r2, r0
 800102c:	613c      	str	r4, [r7, #16]
 800102e:	430b      	orrs	r3, r1
 8001030:	617b      	str	r3, [r7, #20]
 8001032:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001036:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[2] << 8);
 800103a:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 800103e:	b2db      	uxtb	r3, r3
 8001040:	2200      	movs	r2, #0
 8001042:	469a      	mov	sl, r3
 8001044:	4693      	mov	fp, r2
 8001046:	f04f 0200 	mov.w	r2, #0
 800104a:	f04f 0300 	mov.w	r3, #0
 800104e:	ea4f 230b 	mov.w	r3, fp, lsl #8
 8001052:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 8001056:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800105a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800105e:	ea40 0402 	orr.w	r4, r0, r2
 8001062:	60bc      	str	r4, [r7, #8]
 8001064:	430b      	orrs	r3, r1
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800106c:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[3] << 0);
 8001070:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001074:	b2db      	uxtb	r3, r3
 8001076:	2200      	movs	r2, #0
 8001078:	63bb      	str	r3, [r7, #56]	@ 0x38
 800107a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800107c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001080:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8001084:	4621      	mov	r1, r4
 8001086:	4311      	orrs	r1, r2
 8001088:	6039      	str	r1, [r7, #0]
 800108a:	4629      	mov	r1, r5
 800108c:	4319      	orrs	r1, r3
 800108e:	6079      	str	r1, [r7, #4]
 8001090:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001094:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68

	    clockBits->topDisplay = displayVal;
 8001098:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800109c:	633a      	str	r2, [r7, #48]	@ 0x30
 800109e:	b29b      	uxth	r3, r3
 80010a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80010a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010a4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80010a8:	4602      	mov	r2, r0
 80010aa:	60da      	str	r2, [r3, #12]
 80010ac:	460a      	mov	r2, r1
 80010ae:	821a      	strh	r2, [r3, #16]
}
 80010b0:	bf00      	nop
 80010b2:	3774      	adds	r7, #116	@ 0x74
 80010b4:	46bd      	mov	sp, r7
 80010b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80010ba:	bf00      	nop
 80010bc:	cccccccd 	.word	0xcccccccd

080010c0 <SetTime7Seg_Void>:



void SetTime7Seg_Void(MyClockBitFields* clockBits)
{
 80010c0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80010c4:	b09c      	sub	sp, #112	@ 0x70
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	65f8      	str	r0, [r7, #92]	@ 0x5c

	  // Bufor na segmenty wyświetlacza (6 pozycji)
	    uint8_t backBuffer[6] = {0};
 80010ca:	2300      	movs	r3, #0
 80010cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80010ce:	2300      	movs	r3, #0
 80010d0:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	    // Obsługa godzin

	        backBuffer[0] = segmentMap[10]; // Puste dziesiątki godzin
 80010d4:	2300      	movs	r3, #0
 80010d6:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
	        backBuffer[1] = segmentMap[10]; // Jednostki godzin
 80010da:	2300      	movs	r3, #0
 80010dc:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61


	    // Obsługa minut
	    backBuffer[2] = segmentMap[10]; // Dziesiątki minut
 80010e0:	2300      	movs	r3, #0
 80010e2:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
	    backBuffer[3] = segmentMap[10]; // Jednostki minut
 80010e6:	2300      	movs	r3, #0
 80010e8:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

	    // Obsługa sekund
	    backBuffer[4] = segmentMap[10]; // Dziesiątki sekund
 80010ec:	2300      	movs	r3, #0
 80010ee:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	    backBuffer[5] = segmentMap[10]; // Jednostki sekund
 80010f2:	2300      	movs	r3, #0
 80010f4:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

	    // Zbudowanie wartości 48-bitowej na podstawie bufora
	    uint64_t displayVal = 0ULL;
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	f04f 0300 	mov.w	r3, #0
 8001100:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[5] << 40);
 8001104:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2200      	movs	r2, #0
 800110c:	653b      	str	r3, [r7, #80]	@ 0x50
 800110e:	657a      	str	r2, [r7, #84]	@ 0x54
 8001110:	f04f 0000 	mov.w	r0, #0
 8001114:	f04f 0100 	mov.w	r1, #0
 8001118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800111a:	0219      	lsls	r1, r3, #8
 800111c:	2000      	movs	r0, #0
 800111e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001122:	ea42 0800 	orr.w	r8, r2, r0
 8001126:	ea43 0901 	orr.w	r9, r3, r1
 800112a:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[4] << 32);
 800112e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2200      	movs	r2, #0
 8001136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001138:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	f04f 0100 	mov.w	r1, #0
 8001142:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001144:	0019      	movs	r1, r3
 8001146:	2000      	movs	r0, #0
 8001148:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800114c:	ea42 0600 	orr.w	r6, r2, r0
 8001150:	623e      	str	r6, [r7, #32]
 8001152:	430b      	orrs	r3, r1
 8001154:	627b      	str	r3, [r7, #36]	@ 0x24
 8001156:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800115a:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[0] << 24);
 800115e:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2200      	movs	r2, #0
 8001166:	643b      	str	r3, [r7, #64]	@ 0x40
 8001168:	647a      	str	r2, [r7, #68]	@ 0x44
 800116a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800116e:	460b      	mov	r3, r1
 8001170:	0a1d      	lsrs	r5, r3, #8
 8001172:	460b      	mov	r3, r1
 8001174:	061c      	lsls	r4, r3, #24
 8001176:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800117a:	ea42 0104 	orr.w	r1, r2, r4
 800117e:	61b9      	str	r1, [r7, #24]
 8001180:	432b      	orrs	r3, r5
 8001182:	61fb      	str	r3, [r7, #28]
 8001184:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001188:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[1] << 16);
 800118c:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8001190:	b2db      	uxtb	r3, r3
 8001192:	2200      	movs	r2, #0
 8001194:	469a      	mov	sl, r3
 8001196:	4693      	mov	fp, r2
 8001198:	f04f 0000 	mov.w	r0, #0
 800119c:	f04f 0100 	mov.w	r1, #0
 80011a0:	ea4f 410b 	mov.w	r1, fp, lsl #16
 80011a4:	ea41 411a 	orr.w	r1, r1, sl, lsr #16
 80011a8:	ea4f 400a 	mov.w	r0, sl, lsl #16
 80011ac:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80011b0:	ea42 0400 	orr.w	r4, r2, r0
 80011b4:	613c      	str	r4, [r7, #16]
 80011b6:	430b      	orrs	r3, r1
 80011b8:	617b      	str	r3, [r7, #20]
 80011ba:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80011be:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[2] << 8);
 80011c2:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	2200      	movs	r2, #0
 80011ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80011cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	f04f 0300 	mov.w	r3, #0
 80011d6:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 80011da:	4629      	mov	r1, r5
 80011dc:	020b      	lsls	r3, r1, #8
 80011de:	4621      	mov	r1, r4
 80011e0:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 80011e4:	4621      	mov	r1, r4
 80011e6:	020a      	lsls	r2, r1, #8
 80011e8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80011ec:	ea40 0402 	orr.w	r4, r0, r2
 80011f0:	60bc      	str	r4, [r7, #8]
 80011f2:	430b      	orrs	r3, r1
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80011fa:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	    displayVal |= ((uint64_t)backBuffer[3] << 0);
 80011fe:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001202:	b2db      	uxtb	r3, r3
 8001204:	2200      	movs	r2, #0
 8001206:	633b      	str	r3, [r7, #48]	@ 0x30
 8001208:	637a      	str	r2, [r7, #52]	@ 0x34
 800120a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800120e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001212:	4621      	mov	r1, r4
 8001214:	4311      	orrs	r1, r2
 8001216:	6039      	str	r1, [r7, #0]
 8001218:	4629      	mov	r1, r5
 800121a:	4319      	orrs	r1, r3
 800121c:	6079      	str	r1, [r7, #4]
 800121e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001222:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68

	    clockBits->topDisplay = displayVal;
 8001226:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800122a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800122c:	b29b      	uxth	r3, r3
 800122e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001230:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001232:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001236:	4602      	mov	r2, r0
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	460a      	mov	r2, r1
 800123c:	821a      	strh	r2, [r3, #16]
}
 800123e:	bf00      	nop
 8001240:	3770      	adds	r7, #112	@ 0x70
 8001242:	46bd      	mov	sp, r7
 8001244:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001248:	4770      	bx	lr
	...

0800124c <UpdateAllDisplays>:




void UpdateAllDisplays(const MyClockBitFields* clockBits)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
    // Sprawdź, czy SPI jest zajęte
    if (spiTransferInProgress) {
 8001254:	4b1c      	ldr	r3, [pc, #112]	@ (80012c8 <UpdateAllDisplays+0x7c>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	b2db      	uxtb	r3, r3
 800125a:	2b00      	cmp	r3, #0
 800125c:	d130      	bne.n	80012c0 <UpdateAllDisplays+0x74>
        return;
    }

    spiTransferInProgress = true;
 800125e:	4b1a      	ldr	r3, [pc, #104]	@ (80012c8 <UpdateAllDisplays+0x7c>)
 8001260:	2201      	movs	r2, #1
 8001262:	701a      	strb	r2, [r3, #0]

    static uint8_t spiTxBuffer[24];
    memset(spiTxBuffer, 0, sizeof(spiTxBuffer));
 8001264:	2218      	movs	r2, #24
 8001266:	2100      	movs	r1, #0
 8001268:	4818      	ldr	r0, [pc, #96]	@ (80012cc <UpdateAllDisplays+0x80>)
 800126a:	f006 fd61 	bl	8007d30 <memset>

    const uint8_t* p = (const uint8_t*)clockBits;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	60fb      	str	r3, [r7, #12]
    int byteIndex = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]

    for (int partIndex = 11; partIndex >= 0; partIndex--)
 8001276:	230b      	movs	r3, #11
 8001278:	613b      	str	r3, [r7, #16]
 800127a:	e018      	b.n	80012ae <UpdateAllDisplays+0x62>
    {
        spiTxBuffer[byteIndex++] = p[2 * partIndex + 1];
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	3301      	adds	r3, #1
 8001282:	68fa      	ldr	r2, [r7, #12]
 8001284:	441a      	add	r2, r3
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	1c59      	adds	r1, r3, #1
 800128a:	6179      	str	r1, [r7, #20]
 800128c:	7811      	ldrb	r1, [r2, #0]
 800128e:	4a0f      	ldr	r2, [pc, #60]	@ (80012cc <UpdateAllDisplays+0x80>)
 8001290:	54d1      	strb	r1, [r2, r3]
        spiTxBuffer[byteIndex++] = p[2 * partIndex + 0];
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	441a      	add	r2, r3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	1c59      	adds	r1, r3, #1
 80012a0:	6179      	str	r1, [r7, #20]
 80012a2:	7811      	ldrb	r1, [r2, #0]
 80012a4:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <UpdateAllDisplays+0x80>)
 80012a6:	54d1      	strb	r1, [r2, r3]
    for (int partIndex = 11; partIndex >= 0; partIndex--)
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	613b      	str	r3, [r7, #16]
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	dae3      	bge.n	800127c <UpdateAllDisplays+0x30>
    }

    HAL_SPI_Transmit_DMA(&hspi1, spiTxBuffer, 24);
 80012b4:	2218      	movs	r2, #24
 80012b6:	4905      	ldr	r1, [pc, #20]	@ (80012cc <UpdateAllDisplays+0x80>)
 80012b8:	4805      	ldr	r0, [pc, #20]	@ (80012d0 <UpdateAllDisplays+0x84>)
 80012ba:	f004 fb81 	bl	80059c0 <HAL_SPI_Transmit_DMA>
 80012be:	e000      	b.n	80012c2 <UpdateAllDisplays+0x76>
        return;
 80012c0:	bf00      	nop
}
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200000a1 	.word	0x200000a1
 80012cc:	200000a4 	.word	0x200000a4
 80012d0:	200006b8 	.word	0x200006b8

080012d4 <SetPWMPercentGamma>:
  uint32_t period = __HAL_TIM_GET_AUTORELOAD(&htim1);
  uint32_t compare_value = (period + 1) - ((period + 1) * percent / 100);
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, compare_value);
}

void SetPWMPercentGamma(uint8_t percent) {
 80012d4:	b480      	push	{r7}
 80012d6:	b087      	sub	sp, #28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	71fb      	strb	r3, [r7, #7]
  if (percent > 100) {
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	2b64      	cmp	r3, #100	@ 0x64
 80012e2:	d901      	bls.n	80012e8 <SetPWMPercentGamma+0x14>
      percent = 100;
 80012e4:	2364      	movs	r3, #100	@ 0x64
 80012e6:	71fb      	strb	r3, [r7, #7]
  }
  uint32_t period = __HAL_TIM_GET_AUTORELOAD(&htim1);
 80012e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001320 <SetPWMPercentGamma+0x4c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012ee:	617b      	str	r3, [r7, #20]
  uint8_t gamma_percent = gamma_table[percent];
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001324 <SetPWMPercentGamma+0x50>)
 80012f4:	5cd3      	ldrb	r3, [r2, r3]
 80012f6:	74fb      	strb	r3, [r7, #19]
  uint32_t compare_value = (period + 1) * gamma_percent / 100;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	3301      	adds	r3, #1
 80012fc:	7cfa      	ldrb	r2, [r7, #19]
 80012fe:	fb02 f303 	mul.w	r3, r2, r3
 8001302:	4a09      	ldr	r2, [pc, #36]	@ (8001328 <SetPWMPercentGamma+0x54>)
 8001304:	fba2 2303 	umull	r2, r3, r2, r3
 8001308:	095b      	lsrs	r3, r3, #5
 800130a:	60fb      	str	r3, [r7, #12]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, compare_value);
 800130c:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <SetPWMPercentGamma+0x4c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	68fa      	ldr	r2, [r7, #12]
 8001312:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001314:	bf00      	nop
 8001316:	371c      	adds	r7, #28
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	20000770 	.word	0x20000770
 8001324:	08007e10 	.word	0x08007e10
 8001328:	51eb851f 	.word	0x51eb851f

0800132c <SetSecondLedEvenOdd>:
        HAL_Delay(50);
    }
}

void SetSecondLedEvenOdd(MyClockBitFields* clockBits, uint8_t second, uint8_t minute)
{
 800132c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001330:	b08c      	sub	sp, #48	@ 0x30
 8001332:	af00      	add	r7, sp, #0
 8001334:	6278      	str	r0, [r7, #36]	@ 0x24
 8001336:	460b      	mov	r3, r1
 8001338:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800133c:	4613      	mov	r3, r2
 800133e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (second >= 60) {
 8001342:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001346:	2b3b      	cmp	r3, #59	@ 0x3b
 8001348:	d902      	bls.n	8001350 <SetSecondLedEvenOdd+0x24>
        second = 59;
 800134a:	233b      	movs	r3, #59	@ 0x3b
 800134c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    }
    if ((minute % 2) == 0)
 8001350:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	b2db      	uxtb	r3, r3
 800135a:	2b00      	cmp	r3, #0
 800135c:	d178      	bne.n	8001450 <SetSecondLedEvenOdd+0x124>
    {
        clockBits->secondsRing = 0ULL;
 800135e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001360:	2200      	movs	r2, #0
 8001362:	701a      	strb	r2, [r3, #0]
 8001364:	2200      	movs	r2, #0
 8001366:	705a      	strb	r2, [r3, #1]
 8001368:	2200      	movs	r2, #0
 800136a:	709a      	strb	r2, [r3, #2]
 800136c:	2200      	movs	r2, #0
 800136e:	70da      	strb	r2, [r3, #3]
 8001370:	2200      	movs	r2, #0
 8001372:	711a      	strb	r2, [r3, #4]
 8001374:	2200      	movs	r2, #0
 8001376:	715a      	strb	r2, [r3, #5]
 8001378:	2200      	movs	r2, #0
 800137a:	719a      	strb	r2, [r3, #6]
 800137c:	79da      	ldrb	r2, [r3, #7]
 800137e:	f022 020f 	bic.w	r2, r2, #15
 8001382:	71da      	strb	r2, [r3, #7]
        for (uint8_t i = 0; i <= second; i++)
 8001384:	2300      	movs	r3, #0
 8001386:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800138a:	e05a      	b.n	8001442 <SetSecondLedEvenOdd+0x116>
        {
            clockBits->secondsRing |= (1ULL << i);
 800138c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800138e:	6818      	ldr	r0, [r3, #0]
 8001390:	791a      	ldrb	r2, [r3, #4]
 8001392:	795c      	ldrb	r4, [r3, #5]
 8001394:	0224      	lsls	r4, r4, #8
 8001396:	4322      	orrs	r2, r4
 8001398:	799c      	ldrb	r4, [r3, #6]
 800139a:	0424      	lsls	r4, r4, #16
 800139c:	4322      	orrs	r2, r4
 800139e:	79db      	ldrb	r3, [r3, #7]
 80013a0:	f003 030f 	and.w	r3, r3, #15
 80013a4:	061b      	lsls	r3, r3, #24
 80013a6:	4313      	orrs	r3, r2
 80013a8:	4619      	mov	r1, r3
 80013aa:	4680      	mov	r8, r0
 80013ac:	4689      	mov	r9, r1
 80013ae:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80013b2:	f04f 0201 	mov.w	r2, #1
 80013b6:	f04f 0300 	mov.w	r3, #0
 80013ba:	f1a1 0420 	sub.w	r4, r1, #32
 80013be:	f1c1 0020 	rsb	r0, r1, #32
 80013c2:	fa03 f601 	lsl.w	r6, r3, r1
 80013c6:	fa02 f404 	lsl.w	r4, r2, r4
 80013ca:	4326      	orrs	r6, r4
 80013cc:	fa22 f000 	lsr.w	r0, r2, r0
 80013d0:	4306      	orrs	r6, r0
 80013d2:	fa02 f501 	lsl.w	r5, r2, r1
 80013d6:	ea48 0305 	orr.w	r3, r8, r5
 80013da:	61bb      	str	r3, [r7, #24]
 80013dc:	ea49 0306 	orr.w	r3, r9, r6
 80013e0:	61fb      	str	r3, [r7, #28]
 80013e2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80013e6:	460b      	mov	r3, r1
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	4613      	mov	r3, r2
 80013ec:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80013f0:	617b      	str	r3, [r7, #20]
 80013f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80013f8:	4642      	mov	r2, r8
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	464a      	mov	r2, r9
 80013fe:	b2d2      	uxtb	r2, r2
 8001400:	2100      	movs	r1, #0
 8001402:	430a      	orrs	r2, r1
 8001404:	711a      	strb	r2, [r3, #4]
 8001406:	464a      	mov	r2, r9
 8001408:	0a12      	lsrs	r2, r2, #8
 800140a:	b2d2      	uxtb	r2, r2
 800140c:	2100      	movs	r1, #0
 800140e:	430a      	orrs	r2, r1
 8001410:	715a      	strb	r2, [r3, #5]
 8001412:	464a      	mov	r2, r9
 8001414:	0c12      	lsrs	r2, r2, #16
 8001416:	b2d2      	uxtb	r2, r2
 8001418:	2100      	movs	r1, #0
 800141a:	430a      	orrs	r2, r1
 800141c:	719a      	strb	r2, [r3, #6]
 800141e:	464a      	mov	r2, r9
 8001420:	0e12      	lsrs	r2, r2, #24
 8001422:	f002 020f 	and.w	r2, r2, #15
 8001426:	f002 000f 	and.w	r0, r2, #15
 800142a:	79da      	ldrb	r2, [r3, #7]
 800142c:	f022 020f 	bic.w	r2, r2, #15
 8001430:	4611      	mov	r1, r2
 8001432:	4602      	mov	r2, r0
 8001434:	430a      	orrs	r2, r1
 8001436:	71da      	strb	r2, [r3, #7]
        for (uint8_t i = 0; i <= second; i++)
 8001438:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800143c:	3301      	adds	r3, #1
 800143e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001442:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001446:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800144a:	429a      	cmp	r2, r3
 800144c:	d99e      	bls.n	800138c <SetSecondLedEvenOdd+0x60>
        for (uint8_t i = second + 1; i < 60; i++)
        {
            clockBits->secondsRing |= (1ULL << i);
        }
    }
}
 800144e:	e079      	b.n	8001544 <SetSecondLedEvenOdd+0x218>
        clockBits->secondsRing = 0ULL;
 8001450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]
 8001456:	2200      	movs	r2, #0
 8001458:	705a      	strb	r2, [r3, #1]
 800145a:	2200      	movs	r2, #0
 800145c:	709a      	strb	r2, [r3, #2]
 800145e:	2200      	movs	r2, #0
 8001460:	70da      	strb	r2, [r3, #3]
 8001462:	2200      	movs	r2, #0
 8001464:	711a      	strb	r2, [r3, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	715a      	strb	r2, [r3, #5]
 800146a:	2200      	movs	r2, #0
 800146c:	719a      	strb	r2, [r3, #6]
 800146e:	79da      	ldrb	r2, [r3, #7]
 8001470:	f022 020f 	bic.w	r2, r2, #15
 8001474:	71da      	strb	r2, [r3, #7]
        for (uint8_t i = second + 1; i < 60; i++)
 8001476:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800147a:	3301      	adds	r3, #1
 800147c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001480:	e05c      	b.n	800153c <SetSecondLedEvenOdd+0x210>
            clockBits->secondsRing |= (1ULL << i);
 8001482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	791a      	ldrb	r2, [r3, #4]
 8001488:	795c      	ldrb	r4, [r3, #5]
 800148a:	0224      	lsls	r4, r4, #8
 800148c:	4322      	orrs	r2, r4
 800148e:	799c      	ldrb	r4, [r3, #6]
 8001490:	0424      	lsls	r4, r4, #16
 8001492:	4322      	orrs	r2, r4
 8001494:	79db      	ldrb	r3, [r3, #7]
 8001496:	f003 030f 	and.w	r3, r3, #15
 800149a:	061b      	lsls	r3, r3, #24
 800149c:	4313      	orrs	r3, r2
 800149e:	4619      	mov	r1, r3
 80014a0:	4680      	mov	r8, r0
 80014a2:	4689      	mov	r9, r1
 80014a4:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 80014a8:	f04f 0201 	mov.w	r2, #1
 80014ac:	f04f 0300 	mov.w	r3, #0
 80014b0:	f1a1 0420 	sub.w	r4, r1, #32
 80014b4:	f1c1 0020 	rsb	r0, r1, #32
 80014b8:	fa03 fb01 	lsl.w	fp, r3, r1
 80014bc:	fa02 f404 	lsl.w	r4, r2, r4
 80014c0:	ea4b 0b04 	orr.w	fp, fp, r4
 80014c4:	fa22 f000 	lsr.w	r0, r2, r0
 80014c8:	ea4b 0b00 	orr.w	fp, fp, r0
 80014cc:	fa02 fa01 	lsl.w	sl, r2, r1
 80014d0:	ea48 030a 	orr.w	r3, r8, sl
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	ea49 030b 	orr.w	r3, r9, fp
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80014e0:	460b      	mov	r3, r1
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	4613      	mov	r3, r2
 80014e6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80014f2:	4622      	mov	r2, r4
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	462a      	mov	r2, r5
 80014f8:	b2d2      	uxtb	r2, r2
 80014fa:	2100      	movs	r1, #0
 80014fc:	430a      	orrs	r2, r1
 80014fe:	711a      	strb	r2, [r3, #4]
 8001500:	462a      	mov	r2, r5
 8001502:	0a12      	lsrs	r2, r2, #8
 8001504:	b2d2      	uxtb	r2, r2
 8001506:	2100      	movs	r1, #0
 8001508:	430a      	orrs	r2, r1
 800150a:	715a      	strb	r2, [r3, #5]
 800150c:	462a      	mov	r2, r5
 800150e:	0c12      	lsrs	r2, r2, #16
 8001510:	b2d2      	uxtb	r2, r2
 8001512:	2100      	movs	r1, #0
 8001514:	430a      	orrs	r2, r1
 8001516:	719a      	strb	r2, [r3, #6]
 8001518:	462a      	mov	r2, r5
 800151a:	0e12      	lsrs	r2, r2, #24
 800151c:	f002 020f 	and.w	r2, r2, #15
 8001520:	f002 000f 	and.w	r0, r2, #15
 8001524:	79da      	ldrb	r2, [r3, #7]
 8001526:	f022 020f 	bic.w	r2, r2, #15
 800152a:	4611      	mov	r1, r2
 800152c:	4602      	mov	r2, r0
 800152e:	430a      	orrs	r2, r1
 8001530:	71da      	strb	r2, [r3, #7]
        for (uint8_t i = second + 1; i < 60; i++)
 8001532:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001536:	3301      	adds	r3, #1
 8001538:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800153c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001540:	2b3b      	cmp	r3, #59	@ 0x3b
 8001542:	d99e      	bls.n	8001482 <SetSecondLedEvenOdd+0x156>
}
 8001544:	bf00      	nop
 8001546:	3730      	adds	r7, #48	@ 0x30
 8001548:	46bd      	mov	sp, r7
 800154a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800154e:	4770      	bx	lr

08001550 <SetDots>:
//  if (dot2) val |= (1ULL << 1);
//
//  clockBits->dots = val;
//}

void SetDots(MyClockBitFields* clockBits, bool dot1, bool dot2) {
 8001550:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8001554:	b085      	sub	sp, #20
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	460b      	mov	r3, r1
 800155c:	70fb      	strb	r3, [r7, #3]
 800155e:	4613      	mov	r3, r2
 8001560:	70bb      	strb	r3, [r7, #2]
  uint64_t val = 0ULL;
 8001562:	f04f 0200 	mov.w	r2, #0
 8001566:	f04f 0300 	mov.w	r3, #0
 800156a:	e9c7 2302 	strd	r2, r3, [r7, #8]
  if (dot1) val |= (1ULL << 0);
 800156e:	78fb      	ldrb	r3, [r7, #3]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d006      	beq.n	8001582 <SetDots+0x32>
 8001574:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001578:	f042 0801 	orr.w	r8, r2, #1
 800157c:	4699      	mov	r9, r3
 800157e:	e9c7 8902 	strd	r8, r9, [r7, #8]
  if (dot2) val |= (1ULL << 1);
 8001582:	78bb      	ldrb	r3, [r7, #2]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d006      	beq.n	8001596 <SetDots+0x46>
 8001588:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800158c:	f042 0402 	orr.w	r4, r2, #2
 8001590:	461d      	mov	r5, r3
 8001592:	e9c7 4502 	strd	r4, r5, [r7, #8]
  clockBits->dots = val;
 8001596:	7a3b      	ldrb	r3, [r7, #8]
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	b2d9      	uxtb	r1, r3
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	7a93      	ldrb	r3, [r2, #10]
 80015a2:	f361 1305 	bfi	r3, r1, #4, #2
 80015a6:	7293      	strb	r3, [r2, #10]
}
 80015a8:	bf00      	nop
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80015b2:	4770      	bx	lr

080015b4 <SetHourRingCustom>:


void SetHourRingCustom(MyClockBitFields* clockBits, uint8_t outerMode, uint8_t innerMode)
{
 80015b4:	b490      	push	{r4, r7}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	460b      	mov	r3, r1
 80015be:	70fb      	strb	r3, [r7, #3]
 80015c0:	4613      	mov	r3, r2
 80015c2:	70bb      	strb	r3, [r7, #2]
    // Maska dla pełnego pierścienia (wszystkie 12 godzin)
    uint16_t fullMask = 0x0FFF;  // 12-bitowy: bity 0-11 ustawione na 1
 80015c4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80015c8:	81fb      	strh	r3, [r7, #14]
    // Maska dla kwadransów: godziny 12 (bit 0), 3 (bit 3), 6 (bit 6), 9 (bit 9)
    uint16_t quarterMask = (1U << 0) | (1U << 3) | (1U << 6) | (1U << 9);
 80015ca:	f240 2349 	movw	r3, #585	@ 0x249
 80015ce:	81bb      	strh	r3, [r7, #12]

    // Ustawienia dla zewnętrznego pierścienia
    switch(outerMode)
 80015d0:	78fb      	ldrb	r3, [r7, #3]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d002      	beq.n	80015dc <SetHourRingCustom+0x28>
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d016      	beq.n	8001608 <SetHourRingCustom+0x54>
 80015da:	e02b      	b.n	8001634 <SetHourRingCustom+0x80>
    {
        case 1:
            clockBits->hoursRingOuter = fullMask;
 80015dc:	89fb      	ldrh	r3, [r7, #14]
 80015de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f002 010f 	and.w	r1, r2, #15
 80015ea:	010c      	lsls	r4, r1, #4
 80015ec:	79d9      	ldrb	r1, [r3, #7]
 80015ee:	f001 010f 	and.w	r1, r1, #15
 80015f2:	4608      	mov	r0, r1
 80015f4:	4621      	mov	r1, r4
 80015f6:	4301      	orrs	r1, r0
 80015f8:	71d9      	strb	r1, [r3, #7]
 80015fa:	0912      	lsrs	r2, r2, #4
 80015fc:	b292      	uxth	r2, r2
 80015fe:	b2d2      	uxtb	r2, r2
 8001600:	2100      	movs	r1, #0
 8001602:	430a      	orrs	r2, r1
 8001604:	721a      	strb	r2, [r3, #8]
            break;
 8001606:	e01d      	b.n	8001644 <SetHourRingCustom+0x90>
        case 2:
            clockBits->hoursRingOuter = quarterMask;
 8001608:	89bb      	ldrh	r3, [r7, #12]
 800160a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800160e:	b29a      	uxth	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f002 010f 	and.w	r1, r2, #15
 8001616:	010c      	lsls	r4, r1, #4
 8001618:	79d9      	ldrb	r1, [r3, #7]
 800161a:	f001 010f 	and.w	r1, r1, #15
 800161e:	4608      	mov	r0, r1
 8001620:	4621      	mov	r1, r4
 8001622:	4301      	orrs	r1, r0
 8001624:	71d9      	strb	r1, [r3, #7]
 8001626:	0912      	lsrs	r2, r2, #4
 8001628:	b292      	uxth	r2, r2
 800162a:	b2d2      	uxtb	r2, r2
 800162c:	2100      	movs	r1, #0
 800162e:	430a      	orrs	r2, r1
 8001630:	721a      	strb	r2, [r3, #8]
            break;
 8001632:	e007      	b.n	8001644 <SetHourRingCustom+0x90>
        default:  // dla wartości 0 i innych nieznanych – wyłącz
            clockBits->hoursRingOuter = 0;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	79da      	ldrb	r2, [r3, #7]
 8001638:	f002 020f 	and.w	r2, r2, #15
 800163c:	71da      	strb	r2, [r3, #7]
 800163e:	2200      	movs	r2, #0
 8001640:	721a      	strb	r2, [r3, #8]
            break;
 8001642:	bf00      	nop
    }

    // Ustawienia dla wewnętrznego pierścienia
    switch(innerMode)
 8001644:	78bb      	ldrb	r3, [r7, #2]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d002      	beq.n	8001650 <SetHourRingCustom+0x9c>
 800164a:	2b02      	cmp	r3, #2
 800164c:	d017      	beq.n	800167e <SetHourRingCustom+0xca>
 800164e:	e02d      	b.n	80016ac <SetHourRingCustom+0xf8>
    {
        case 1:
            clockBits->hoursRingInner = fullMask;
 8001650:	89fb      	ldrh	r3, [r7, #14]
 8001652:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001656:	b29a      	uxth	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	b2d1      	uxtb	r1, r2
 800165c:	2000      	movs	r0, #0
 800165e:	4301      	orrs	r1, r0
 8001660:	7259      	strb	r1, [r3, #9]
 8001662:	0a12      	lsrs	r2, r2, #8
 8001664:	b292      	uxth	r2, r2
 8001666:	f002 020f 	and.w	r2, r2, #15
 800166a:	f002 000f 	and.w	r0, r2, #15
 800166e:	7a9a      	ldrb	r2, [r3, #10]
 8001670:	f022 020f 	bic.w	r2, r2, #15
 8001674:	4611      	mov	r1, r2
 8001676:	4602      	mov	r2, r0
 8001678:	430a      	orrs	r2, r1
 800167a:	729a      	strb	r2, [r3, #10]
            break;
 800167c:	e01e      	b.n	80016bc <SetHourRingCustom+0x108>
        case 2:
            clockBits->hoursRingInner = quarterMask;
 800167e:	89bb      	ldrh	r3, [r7, #12]
 8001680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001684:	b29a      	uxth	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	b2d1      	uxtb	r1, r2
 800168a:	2000      	movs	r0, #0
 800168c:	4301      	orrs	r1, r0
 800168e:	7259      	strb	r1, [r3, #9]
 8001690:	0a12      	lsrs	r2, r2, #8
 8001692:	b292      	uxth	r2, r2
 8001694:	f002 020f 	and.w	r2, r2, #15
 8001698:	f002 000f 	and.w	r0, r2, #15
 800169c:	7a9a      	ldrb	r2, [r3, #10]
 800169e:	f022 020f 	bic.w	r2, r2, #15
 80016a2:	4611      	mov	r1, r2
 80016a4:	4602      	mov	r2, r0
 80016a6:	430a      	orrs	r2, r1
 80016a8:	729a      	strb	r2, [r3, #10]
            break;
 80016aa:	e007      	b.n	80016bc <SetHourRingCustom+0x108>
        default:  // dla wartości 0 i innych nieznanych – wyłącz
            clockBits->hoursRingInner = 0;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2200      	movs	r2, #0
 80016b0:	725a      	strb	r2, [r3, #9]
 80016b2:	7a9a      	ldrb	r2, [r3, #10]
 80016b4:	f022 020f 	bic.w	r2, r2, #15
 80016b8:	729a      	strb	r2, [r3, #10]
            break;
 80016ba:	bf00      	nop
    }
}
 80016bc:	bf00      	nop
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc90      	pop	{r4, r7}
 80016c4:	4770      	bx	lr
	...

080016c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	607b      	str	r3, [r7, #4]
 80016d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001750 <MX_DMA_Init+0x88>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001750 <MX_DMA_Init+0x88>)
 80016d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016de:	4b1c      	ldr	r3, [pc, #112]	@ (8001750 <MX_DMA_Init+0x88>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	603b      	str	r3, [r7, #0]
 80016ee:	4b18      	ldr	r3, [pc, #96]	@ (8001750 <MX_DMA_Init+0x88>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	4a17      	ldr	r2, [pc, #92]	@ (8001750 <MX_DMA_Init+0x88>)
 80016f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fa:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <MX_DMA_Init+0x88>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001702:	603b      	str	r3, [r7, #0]
 8001704:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2100      	movs	r1, #0
 800170a:	200d      	movs	r0, #13
 800170c:	f002 f9a5 	bl	8003a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001710:	200d      	movs	r0, #13
 8001712:	f002 f9be 	bl	8003a92 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8001716:	2200      	movs	r2, #0
 8001718:	2100      	movs	r1, #0
 800171a:	202f      	movs	r0, #47	@ 0x2f
 800171c:	f002 f99d 	bl	8003a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001720:	202f      	movs	r0, #47	@ 0x2f
 8001722:	f002 f9b6 	bl	8003a92 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2100      	movs	r1, #0
 800172a:	203a      	movs	r0, #58	@ 0x3a
 800172c:	f002 f995 	bl	8003a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001730:	203a      	movs	r0, #58	@ 0x3a
 8001732:	f002 f9ae 	bl	8003a92 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	203b      	movs	r0, #59	@ 0x3b
 800173c:	f002 f98d 	bl	8003a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001740:	203b      	movs	r0, #59	@ 0x3b
 8001742:	f002 f9a6 	bl	8003a92 <HAL_NVIC_EnableIRQ>

}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40023800 	.word	0x40023800

08001754 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08a      	sub	sp, #40	@ 0x28
 8001758:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
 8001768:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	613b      	str	r3, [r7, #16]
 800176e:	4b2c      	ldr	r3, [pc, #176]	@ (8001820 <MX_GPIO_Init+0xcc>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	4a2b      	ldr	r2, [pc, #172]	@ (8001820 <MX_GPIO_Init+0xcc>)
 8001774:	f043 0304 	orr.w	r3, r3, #4
 8001778:	6313      	str	r3, [r2, #48]	@ 0x30
 800177a:	4b29      	ldr	r3, [pc, #164]	@ (8001820 <MX_GPIO_Init+0xcc>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	f003 0304 	and.w	r3, r3, #4
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	4b25      	ldr	r3, [pc, #148]	@ (8001820 <MX_GPIO_Init+0xcc>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	4a24      	ldr	r2, [pc, #144]	@ (8001820 <MX_GPIO_Init+0xcc>)
 8001790:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001794:	6313      	str	r3, [r2, #48]	@ 0x30
 8001796:	4b22      	ldr	r3, [pc, #136]	@ (8001820 <MX_GPIO_Init+0xcc>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001820 <MX_GPIO_Init+0xcc>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	4a1d      	ldr	r2, [pc, #116]	@ (8001820 <MX_GPIO_Init+0xcc>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <MX_GPIO_Init+0xcc>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	607b      	str	r3, [r7, #4]
 80017c2:	4b17      	ldr	r3, [pc, #92]	@ (8001820 <MX_GPIO_Init+0xcc>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a16      	ldr	r2, [pc, #88]	@ (8001820 <MX_GPIO_Init+0xcc>)
 80017c8:	f043 0302 	orr.w	r3, r3, #2
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b14      	ldr	r3, [pc, #80]	@ (8001820 <MX_GPIO_Init+0xcc>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_LATCH_GPIO_Port, SPI1_LATCH_Pin, GPIO_PIN_RESET);
 80017da:	2200      	movs	r2, #0
 80017dc:	2140      	movs	r1, #64	@ 0x40
 80017de:	4811      	ldr	r0, [pc, #68]	@ (8001824 <MX_GPIO_Init+0xd0>)
 80017e0:	f002 fea0 	bl	8004524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_LATCH_Pin;
 80017e4:	2340      	movs	r3, #64	@ 0x40
 80017e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e8:	2301      	movs	r3, #1
 80017ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f0:	2300      	movs	r3, #0
 80017f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_LATCH_GPIO_Port, &GPIO_InitStruct);
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	4619      	mov	r1, r3
 80017fa:	480a      	ldr	r0, [pc, #40]	@ (8001824 <MX_GPIO_Init+0xd0>)
 80017fc:	f002 fcf6 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_SW_Pin;
 8001800:	2320      	movs	r3, #32
 8001802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001804:	2300      	movs	r3, #0
 8001806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001808:	2301      	movs	r3, #1
 800180a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_SW_GPIO_Port, &GPIO_InitStruct);
 800180c:	f107 0314 	add.w	r3, r7, #20
 8001810:	4619      	mov	r1, r3
 8001812:	4805      	ldr	r0, [pc, #20]	@ (8001828 <MX_GPIO_Init+0xd4>)
 8001814:	f002 fcea 	bl	80041ec <HAL_GPIO_Init>

}
 8001818:	bf00      	nop
 800181a:	3728      	adds	r7, #40	@ 0x28
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40023800 	.word	0x40023800
 8001824:	40020000 	.word	0x40020000
 8001828:	40020400 	.word	0x40020400

0800182c <IsNmeaSeparator>:
extern DMA_HandleTypeDef hdma_usart1_rx;
uint8_t gps_dma_buffer[GPS_DMA_BUFFER_SIZE];
gps_data_t gps_data = {0};
static uint16_t old_pos = 0;
static bool IsNmeaSeparator(char c)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	71fb      	strb	r3, [r7, #7]
    return (c == ',' || c == '*');  // Zwraca true, jeśli znak jest ',' lub '*'
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	2b2c      	cmp	r3, #44	@ 0x2c
 800183a:	d002      	beq.n	8001842 <IsNmeaSeparator+0x16>
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001840:	d101      	bne.n	8001846 <IsNmeaSeparator+0x1a>
 8001842:	2301      	movs	r3, #1
 8001844:	e000      	b.n	8001848 <IsNmeaSeparator+0x1c>
 8001846:	2300      	movs	r3, #0
 8001848:	f003 0301 	and.w	r3, r3, #1
 800184c:	b2db      	uxtb	r3, r3
}
 800184e:	4618      	mov	r0, r3
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <ParseUInt8>:
static uint8_t ParseUInt8(const char *startingPtr, uint8_t maxLen)
{
 800185a:	b480      	push	{r7}
 800185c:	b085      	sub	sp, #20
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
 8001862:	460b      	mov	r3, r1
 8001864:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;  // Inicjalizacja zmiennej do przechowywania wyniku
 8001866:	2300      	movs	r3, #0
 8001868:	73fb      	strb	r3, [r7, #15]
    // Iteracja przez każdy znak w ciągu, do maksymalnej długości
    for (uint8_t i = 0; i < maxLen; i++)
 800186a:	2300      	movs	r3, #0
 800186c:	73bb      	strb	r3, [r7, #14]
 800186e:	e01c      	b.n	80018aa <ParseUInt8+0x50>
    {
        // Sprawdzenie, czy znak jest cyfrą ('0' - '9')
        if (startingPtr[i] < '0' || startingPtr[i] > '9')
 8001870:	7bbb      	ldrb	r3, [r7, #14]
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b2f      	cmp	r3, #47	@ 0x2f
 800187a:	d91a      	bls.n	80018b2 <ParseUInt8+0x58>
 800187c:	7bbb      	ldrb	r3, [r7, #14]
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	4413      	add	r3, r2
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b39      	cmp	r3, #57	@ 0x39
 8001886:	d814      	bhi.n	80018b2 <ParseUInt8+0x58>
            break;  // Przerwanie pętli, jeśli znak nie jest cyfrą
        // Aktualizacja wartości poprzez przesunięcie dziesiętne i dodanie nowej cyfry
        value = (uint8_t)(value * 10 + (startingPtr[i] - '0'));
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	461a      	mov	r2, r3
 800188c:	0092      	lsls	r2, r2, #2
 800188e:	4413      	add	r3, r2
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	b2da      	uxtb	r2, r3
 8001894:	7bbb      	ldrb	r3, [r7, #14]
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	440b      	add	r3, r1
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	4413      	add	r3, r2
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	3b30      	subs	r3, #48	@ 0x30
 80018a2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < maxLen; i++)
 80018a4:	7bbb      	ldrb	r3, [r7, #14]
 80018a6:	3301      	adds	r3, #1
 80018a8:	73bb      	strb	r3, [r7, #14]
 80018aa:	7bba      	ldrb	r2, [r7, #14]
 80018ac:	78fb      	ldrb	r3, [r7, #3]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d3de      	bcc.n	8001870 <ParseUInt8+0x16>
    }
    return value;  // Zwrócenie sparsowanej wartości
 80018b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <ParseGPRMC>:
 * // gps_data.day = 23
 * // gps_data.month = 03
 * // gps_data.year = 94
 */
static void ParseGPRMC(const char *nmeaLine)
{
 80018c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018c2:	b091      	sub	sp, #68	@ 0x44
 80018c4:	af04      	add	r7, sp, #16
 80018c6:	6078      	str	r0, [r7, #4]
    const char *p = nmeaLine;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t fieldIndex = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    const char *fieldPtr = NULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	627b      	str	r3, [r7, #36]	@ 0x24
    for (; *p != '\0'; p++)
 80018d6:	e071      	b.n	80019bc <ParseGPRMC+0xfc>
    {
        if (IsNmeaSeparator(*p) || *p == '\r' || *p == '\n')
 80018d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ffa5 	bl	800182c <IsNmeaSeparator>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d107      	bne.n	80018f8 <ParseGPRMC+0x38>
 80018e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b0d      	cmp	r3, #13
 80018ee:	d003      	beq.n	80018f8 <ParseGPRMC+0x38>
 80018f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b0a      	cmp	r3, #10
 80018f6:	d155      	bne.n	80019a4 <ParseGPRMC+0xe4>
        {
            if (fieldPtr)
 80018f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d04a      	beq.n	8001994 <ParseGPRMC+0xd4>
            {
                switch(fieldIndex)
 80018fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001902:	2b09      	cmp	r3, #9
 8001904:	d028      	beq.n	8001958 <ParseGPRMC+0x98>
 8001906:	2b09      	cmp	r3, #9
 8001908:	dc43      	bgt.n	8001992 <ParseGPRMC+0xd2>
 800190a:	2b01      	cmp	r3, #1
 800190c:	d002      	beq.n	8001914 <ParseGPRMC+0x54>
 800190e:	2b02      	cmp	r3, #2
 8001910:	d01d      	beq.n	800194e <ParseGPRMC+0x8e>
                        gps_data.day   = ParseUInt8(fieldPtr, 2);
                        gps_data.month = ParseUInt8(fieldPtr+2, 2);
                        gps_data.year  = ParseUInt8(fieldPtr+4, 2);
                        break;
                    default:
                        break;
 8001912:	e03e      	b.n	8001992 <ParseGPRMC+0xd2>
                        gps_data.hours   = ParseUInt8(fieldPtr, 2);
 8001914:	2102      	movs	r1, #2
 8001916:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001918:	f7ff ff9f 	bl	800185a <ParseUInt8>
 800191c:	4603      	mov	r3, r0
 800191e:	461a      	mov	r2, r3
 8001920:	4b42      	ldr	r3, [pc, #264]	@ (8001a2c <ParseGPRMC+0x16c>)
 8001922:	701a      	strb	r2, [r3, #0]
                        gps_data.minutes = ParseUInt8(fieldPtr+2, 2);
 8001924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001926:	3302      	adds	r3, #2
 8001928:	2102      	movs	r1, #2
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff ff95 	bl	800185a <ParseUInt8>
 8001930:	4603      	mov	r3, r0
 8001932:	461a      	mov	r2, r3
 8001934:	4b3d      	ldr	r3, [pc, #244]	@ (8001a2c <ParseGPRMC+0x16c>)
 8001936:	705a      	strb	r2, [r3, #1]
                        gps_data.seconds = ParseUInt8(fieldPtr+4, 2);
 8001938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193a:	3304      	adds	r3, #4
 800193c:	2102      	movs	r1, #2
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ff8b 	bl	800185a <ParseUInt8>
 8001944:	4603      	mov	r3, r0
 8001946:	461a      	mov	r2, r3
 8001948:	4b38      	ldr	r3, [pc, #224]	@ (8001a2c <ParseGPRMC+0x16c>)
 800194a:	709a      	strb	r2, [r3, #2]
                        break;
 800194c:	e022      	b.n	8001994 <ParseGPRMC+0xd4>
                        gps_data.fix = *fieldPtr;
 800194e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001950:	781a      	ldrb	r2, [r3, #0]
 8001952:	4b36      	ldr	r3, [pc, #216]	@ (8001a2c <ParseGPRMC+0x16c>)
 8001954:	71da      	strb	r2, [r3, #7]
                        break;
 8001956:	e01d      	b.n	8001994 <ParseGPRMC+0xd4>
                        gps_data.day   = ParseUInt8(fieldPtr, 2);
 8001958:	2102      	movs	r1, #2
 800195a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800195c:	f7ff ff7d 	bl	800185a <ParseUInt8>
 8001960:	4603      	mov	r3, r0
 8001962:	461a      	mov	r2, r3
 8001964:	4b31      	ldr	r3, [pc, #196]	@ (8001a2c <ParseGPRMC+0x16c>)
 8001966:	70da      	strb	r2, [r3, #3]
                        gps_data.month = ParseUInt8(fieldPtr+2, 2);
 8001968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196a:	3302      	adds	r3, #2
 800196c:	2102      	movs	r1, #2
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff ff73 	bl	800185a <ParseUInt8>
 8001974:	4603      	mov	r3, r0
 8001976:	461a      	mov	r2, r3
 8001978:	4b2c      	ldr	r3, [pc, #176]	@ (8001a2c <ParseGPRMC+0x16c>)
 800197a:	711a      	strb	r2, [r3, #4]
                        gps_data.year  = ParseUInt8(fieldPtr+4, 2);
 800197c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197e:	3304      	adds	r3, #4
 8001980:	2102      	movs	r1, #2
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff ff69 	bl	800185a <ParseUInt8>
 8001988:	4603      	mov	r3, r0
 800198a:	461a      	mov	r2, r3
 800198c:	4b27      	ldr	r3, [pc, #156]	@ (8001a2c <ParseGPRMC+0x16c>)
 800198e:	715a      	strb	r2, [r3, #5]
                        break;
 8001990:	e000      	b.n	8001994 <ParseGPRMC+0xd4>
                        break;
 8001992:	bf00      	nop
                }
            }
            fieldPtr = NULL;
 8001994:	2300      	movs	r3, #0
 8001996:	627b      	str	r3, [r7, #36]	@ 0x24
            fieldIndex++;
 8001998:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800199c:	3301      	adds	r3, #1
 800199e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80019a2:	e004      	b.n	80019ae <ParseGPRMC+0xee>
        }
        else
        {
            if (!fieldPtr) fieldPtr = p;
 80019a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d101      	bne.n	80019ae <ParseGPRMC+0xee>
 80019aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        if (*p == '*') break;
 80019ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80019b4:	d007      	beq.n	80019c6 <ParseGPRMC+0x106>
    for (; *p != '\0'; p++)
 80019b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019b8:	3301      	adds	r3, #1
 80019ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d189      	bne.n	80018d8 <ParseGPRMC+0x18>
 80019c4:	e000      	b.n	80019c8 <ParseGPRMC+0x108>
        if (*p == '*') break;
 80019c6:	bf00      	nop
    }
    // Natychmiastowa aktualizacja RTC zaraz po poprawnym odczycie GPRMC
    // (sprawdzamy czy fix jest 'A'):
    if (gps_data.fix == 'A')
 80019c8:	4b18      	ldr	r3, [pc, #96]	@ (8001a2c <ParseGPRMC+0x16c>)
 80019ca:	79db      	ldrb	r3, [r3, #7]
 80019cc:	2b41      	cmp	r3, #65	@ 0x41
 80019ce:	d129      	bne.n	8001a24 <ParseGPRMC+0x164>
        // Tworzymy struktury dla lokalnego czasu
        RTC_TimeTypeDef localTime;
        RTC_DateTypeDef localDate;

        // Konwertuj z GPS (UTC) na czas lokalny
        ConvertUtcToLocalTime(gps_data.hours, gps_data.minutes, gps_data.seconds,
 80019d0:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <ParseGPRMC+0x16c>)
 80019d2:	7818      	ldrb	r0, [r3, #0]
 80019d4:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <ParseGPRMC+0x16c>)
 80019d6:	785c      	ldrb	r4, [r3, #1]
 80019d8:	4b14      	ldr	r3, [pc, #80]	@ (8001a2c <ParseGPRMC+0x16c>)
 80019da:	789d      	ldrb	r5, [r3, #2]
 80019dc:	4b13      	ldr	r3, [pc, #76]	@ (8001a2c <ParseGPRMC+0x16c>)
 80019de:	78de      	ldrb	r6, [r3, #3]
 80019e0:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <ParseGPRMC+0x16c>)
 80019e2:	791b      	ldrb	r3, [r3, #4]
 80019e4:	4a11      	ldr	r2, [pc, #68]	@ (8001a2c <ParseGPRMC+0x16c>)
 80019e6:	7952      	ldrb	r2, [r2, #5]
 80019e8:	f107 010c 	add.w	r1, r7, #12
 80019ec:	9103      	str	r1, [sp, #12]
 80019ee:	f107 0110 	add.w	r1, r7, #16
 80019f2:	9102      	str	r1, [sp, #8]
 80019f4:	9201      	str	r2, [sp, #4]
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	4633      	mov	r3, r6
 80019fa:	462a      	mov	r2, r5
 80019fc:	4621      	mov	r1, r4
 80019fe:	f000 f911 	bl	8001c24 <ConvertUtcToLocalTime>
                              gps_data.day,   gps_data.month,  gps_data.year,
                              &localTime, &localDate);
        // I wpisz do RTC
        HAL_RTC_SetTime(&hrtc, &localTime, RTC_FORMAT_BIN);
 8001a02:	f107 0310 	add.w	r3, r7, #16
 8001a06:	2200      	movs	r2, #0
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4809      	ldr	r0, [pc, #36]	@ (8001a30 <ParseGPRMC+0x170>)
 8001a0c:	f003 fcc5 	bl	800539a <HAL_RTC_SetTime>
        HAL_RTC_SetDate(&hrtc, &localDate, RTC_FORMAT_BIN);
 8001a10:	f107 030c 	add.w	r3, r7, #12
 8001a14:	2200      	movs	r2, #0
 8001a16:	4619      	mov	r1, r3
 8001a18:	4805      	ldr	r0, [pc, #20]	@ (8001a30 <ParseGPRMC+0x170>)
 8001a1a:	f003 fdb6 	bl	800558a <HAL_RTC_SetDate>
        colon =1;
 8001a1e:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <ParseGPRMC+0x174>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	701a      	strb	r2, [r3, #0]
    }
}
 8001a24:	bf00      	nop
 8001a26:	3734      	adds	r7, #52	@ 0x34
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a2c:	200004c0 	.word	0x200004c0
 8001a30:	20000698 	.word	0x20000698
 8001a34:	200000bd 	.word	0x200000bd

08001a38 <ParseGPGGA>:

static void ParseGPGGA(const char *nmeaLine)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    const char *p = nmeaLine;          // Wskaźnik do iteracji przez ciąg znaków
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	617b      	str	r3, [r7, #20]
    uint8_t fieldIndex = 0;            // Indeks aktualnie przetwarzanego pola
 8001a44:	2300      	movs	r3, #0
 8001a46:	74fb      	strb	r3, [r7, #19]
    const char *fieldPtr = NULL;       // Wskaźnik do początku aktualnego pola
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]
    // Iteracja przez każdy znak w linii NMEA
    for (; *p != '\0'; p++)
 8001a4c:	e02f      	b.n	8001aae <ParseGPGGA+0x76>
    {
        // Sprawdzenie, czy znak jest separatorem lub końcem linii
        if (IsNmeaSeparator(*p) || *p == '\r' || *p == '\n')
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff feea 	bl	800182c <IsNmeaSeparator>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d107      	bne.n	8001a6e <ParseGPGGA+0x36>
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b0d      	cmp	r3, #13
 8001a64:	d003      	beq.n	8001a6e <ParseGPGGA+0x36>
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b0a      	cmp	r3, #10
 8001a6c:	d113      	bne.n	8001a96 <ParseGPGGA+0x5e>
        {
            // Jeśli aktualne pole nie jest puste i indeks pola to 7, przetwarzamy jego zawartość
            if (fieldPtr && fieldIndex == 7)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d00a      	beq.n	8001a8a <ParseGPGGA+0x52>
 8001a74:	7cfb      	ldrb	r3, [r7, #19]
 8001a76:	2b07      	cmp	r3, #7
 8001a78:	d107      	bne.n	8001a8a <ParseGPGGA+0x52>
            {
                gps_data.satellites = ParseUInt8(fieldPtr, 2);    // Liczba satelit (np. '08' oznacza 8)
 8001a7a:	2102      	movs	r1, #2
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f7ff feec 	bl	800185a <ParseUInt8>
 8001a82:	4603      	mov	r3, r0
 8001a84:	461a      	mov	r2, r3
 8001a86:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac4 <ParseGPGGA+0x8c>)
 8001a88:	719a      	strb	r2, [r3, #6]
            }
            fieldPtr = NULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
            fieldIndex++;
 8001a8e:	7cfb      	ldrb	r3, [r7, #19]
 8001a90:	3301      	adds	r3, #1
 8001a92:	74fb      	strb	r3, [r7, #19]
 8001a94:	e004      	b.n	8001aa0 <ParseGPGGA+0x68>
        }
        else
        {
            // Jeśli jeszcze nie ustawiono początku pola, ustawiamy wskaźnik
            if (!fieldPtr)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <ParseGPGGA+0x68>
                fieldPtr = p;
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	60fb      	str	r3, [r7, #12]
        }
        // Jeśli napotkano '*', kończymy parsowanie tej linii
        if (*p == '*')
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8001aa6:	d007      	beq.n	8001ab8 <ParseGPGGA+0x80>
    for (; *p != '\0'; p++)
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1cb      	bne.n	8001a4e <ParseGPGGA+0x16>
            break;
    }
}
 8001ab6:	e000      	b.n	8001aba <ParseGPGGA+0x82>
            break;
 8001ab8:	bf00      	nop
}
 8001aba:	bf00      	nop
 8001abc:	3718      	adds	r7, #24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200004c0 	.word	0x200004c0

08001ac8 <GPS_ProcessBuffer>:

void GPS_ProcessBuffer(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
    /* Obliczenie aktualnej pozycji w buforze */
    uint16_t now_pos = GPS_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8001ace:	4b40      	ldr	r3, [pc, #256]	@ (8001bd0 <GPS_ProcessBuffer+0x108>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8001ada:	80fb      	strh	r3, [r7, #6]
    while (old_pos != now_pos)
 8001adc:	e06d      	b.n	8001bba <GPS_ProcessBuffer+0xf2>
    {
        char c = (char)gps_dma_buffer[old_pos];
 8001ade:	4b3d      	ldr	r3, [pc, #244]	@ (8001bd4 <GPS_ProcessBuffer+0x10c>)
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	4b3c      	ldr	r3, [pc, #240]	@ (8001bd8 <GPS_ProcessBuffer+0x110>)
 8001ae6:	5c9b      	ldrb	r3, [r3, r2]
 8001ae8:	717b      	strb	r3, [r7, #5]
        static char lineBuf[128];
        static uint8_t lineIndex = 0;
        if (lineIndex < sizeof(lineBuf) - 1)
 8001aea:	4b3c      	ldr	r3, [pc, #240]	@ (8001bdc <GPS_ProcessBuffer+0x114>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b7e      	cmp	r3, #126	@ 0x7e
 8001af0:	d809      	bhi.n	8001b06 <GPS_ProcessBuffer+0x3e>
        {
            lineBuf[lineIndex++] = c;
 8001af2:	4b3a      	ldr	r3, [pc, #232]	@ (8001bdc <GPS_ProcessBuffer+0x114>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	1c5a      	adds	r2, r3, #1
 8001af8:	b2d1      	uxtb	r1, r2
 8001afa:	4a38      	ldr	r2, [pc, #224]	@ (8001bdc <GPS_ProcessBuffer+0x114>)
 8001afc:	7011      	strb	r1, [r2, #0]
 8001afe:	4619      	mov	r1, r3
 8001b00:	4a37      	ldr	r2, [pc, #220]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b02:	797b      	ldrb	r3, [r7, #5]
 8001b04:	5453      	strb	r3, [r2, r1]
        }
        if (c == '\n' || c == '\r')
 8001b06:	797b      	ldrb	r3, [r7, #5]
 8001b08:	2b0a      	cmp	r3, #10
 8001b0a:	d002      	beq.n	8001b12 <GPS_ProcessBuffer+0x4a>
 8001b0c:	797b      	ldrb	r3, [r7, #5]
 8001b0e:	2b0d      	cmp	r3, #13
 8001b10:	d145      	bne.n	8001b9e <GPS_ProcessBuffer+0xd6>
        {
            lineBuf[lineIndex] = '\0';
 8001b12:	4b32      	ldr	r3, [pc, #200]	@ (8001bdc <GPS_ProcessBuffer+0x114>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	461a      	mov	r2, r3
 8001b18:	4b31      	ldr	r3, [pc, #196]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	5499      	strb	r1, [r3, r2]
            if (strncmp(lineBuf, "$GPRMC", 6) == 0)
 8001b1e:	2206      	movs	r2, #6
 8001b20:	4930      	ldr	r1, [pc, #192]	@ (8001be4 <GPS_ProcessBuffer+0x11c>)
 8001b22:	482f      	ldr	r0, [pc, #188]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b24:	f006 f90c 	bl	8007d40 <strncmp>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d102      	bne.n	8001b34 <GPS_ProcessBuffer+0x6c>
            {
                ParseGPRMC(lineBuf);
 8001b2e:	482c      	ldr	r0, [pc, #176]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b30:	f7ff fec6 	bl	80018c0 <ParseGPRMC>
            }
          if (strncmp(lineBuf, "$GPGGA", 6) == 0)
 8001b34:	2206      	movs	r2, #6
 8001b36:	492c      	ldr	r1, [pc, #176]	@ (8001be8 <GPS_ProcessBuffer+0x120>)
 8001b38:	4829      	ldr	r0, [pc, #164]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b3a:	f006 f901 	bl	8007d40 <strncmp>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <GPS_ProcessBuffer+0x82>
            {
                ParseGPGGA(lineBuf);
 8001b44:	4826      	ldr	r0, [pc, #152]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b46:	f7ff ff77 	bl	8001a38 <ParseGPGGA>
            }
            if (strncmp(lineBuf, "$GPRMC", 6) == 0 || strncmp(lineBuf, "$GNRMC", 6) == 0)
 8001b4a:	2206      	movs	r2, #6
 8001b4c:	4925      	ldr	r1, [pc, #148]	@ (8001be4 <GPS_ProcessBuffer+0x11c>)
 8001b4e:	4824      	ldr	r0, [pc, #144]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b50:	f006 f8f6 	bl	8007d40 <strncmp>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d007      	beq.n	8001b6a <GPS_ProcessBuffer+0xa2>
 8001b5a:	2206      	movs	r2, #6
 8001b5c:	4923      	ldr	r1, [pc, #140]	@ (8001bec <GPS_ProcessBuffer+0x124>)
 8001b5e:	4820      	ldr	r0, [pc, #128]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b60:	f006 f8ee 	bl	8007d40 <strncmp>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d103      	bne.n	8001b72 <GPS_ProcessBuffer+0xaa>
            {
                ParseGPRMC(lineBuf);
 8001b6a:	481d      	ldr	r0, [pc, #116]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b6c:	f7ff fea8 	bl	80018c0 <ParseGPRMC>
 8001b70:	e012      	b.n	8001b98 <GPS_ProcessBuffer+0xd0>
            }
            else if (strncmp(lineBuf, "$GPGGA", 6) == 0 || strncmp(lineBuf, "$GNGGA", 6) == 0)
 8001b72:	2206      	movs	r2, #6
 8001b74:	491c      	ldr	r1, [pc, #112]	@ (8001be8 <GPS_ProcessBuffer+0x120>)
 8001b76:	481a      	ldr	r0, [pc, #104]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b78:	f006 f8e2 	bl	8007d40 <strncmp>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d007      	beq.n	8001b92 <GPS_ProcessBuffer+0xca>
 8001b82:	2206      	movs	r2, #6
 8001b84:	491a      	ldr	r1, [pc, #104]	@ (8001bf0 <GPS_ProcessBuffer+0x128>)
 8001b86:	4816      	ldr	r0, [pc, #88]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b88:	f006 f8da 	bl	8007d40 <strncmp>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d102      	bne.n	8001b98 <GPS_ProcessBuffer+0xd0>
            {
                ParseGPGGA(lineBuf);
 8001b92:	4813      	ldr	r0, [pc, #76]	@ (8001be0 <GPS_ProcessBuffer+0x118>)
 8001b94:	f7ff ff50 	bl	8001a38 <ParseGPGGA>
            }
            lineIndex = 0;
 8001b98:	4b10      	ldr	r3, [pc, #64]	@ (8001bdc <GPS_ProcessBuffer+0x114>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
        }
        old_pos++;
 8001b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd4 <GPS_ProcessBuffer+0x10c>)
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	b29a      	uxth	r2, r3
 8001ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd4 <GPS_ProcessBuffer+0x10c>)
 8001ba8:	801a      	strh	r2, [r3, #0]
        if (old_pos >= GPS_DMA_BUFFER_SIZE)
 8001baa:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <GPS_ProcessBuffer+0x10c>)
 8001bac:	881b      	ldrh	r3, [r3, #0]
 8001bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bb2:	d302      	bcc.n	8001bba <GPS_ProcessBuffer+0xf2>
            old_pos = 0;
 8001bb4:	4b07      	ldr	r3, [pc, #28]	@ (8001bd4 <GPS_ProcessBuffer+0x10c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	801a      	strh	r2, [r3, #0]
    while (old_pos != now_pos)
 8001bba:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <GPS_ProcessBuffer+0x10c>)
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	88fa      	ldrh	r2, [r7, #6]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d18c      	bne.n	8001ade <GPS_ProcessBuffer+0x16>
    }
}
 8001bc4:	bf00      	nop
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000890 	.word	0x20000890
 8001bd4:	200004c8 	.word	0x200004c8
 8001bd8:	200000c0 	.word	0x200000c0
 8001bdc:	200004ca 	.word	0x200004ca
 8001be0:	200004cc 	.word	0x200004cc
 8001be4:	08007dc4 	.word	0x08007dc4
 8001be8:	08007dcc 	.word	0x08007dcc
 8001bec:	08007dd4 	.word	0x08007dd4
 8001bf0:	08007ddc 	.word	0x08007ddc

08001bf4 <GPS_Init>:

void GPS_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
    memset(&gps_data, 0, sizeof(gps_data));
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	4806      	ldr	r0, [pc, #24]	@ (8001c18 <GPS_Init+0x24>)
 8001bfe:	f006 f897 	bl	8007d30 <memset>
    memset(gps_dma_buffer, 0, GPS_DMA_BUFFER_SIZE);
 8001c02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c06:	2100      	movs	r1, #0
 8001c08:	4804      	ldr	r0, [pc, #16]	@ (8001c1c <GPS_Init+0x28>)
 8001c0a:	f006 f891 	bl	8007d30 <memset>
    old_pos = 0;
 8001c0e:	4b04      	ldr	r3, [pc, #16]	@ (8001c20 <GPS_Init+0x2c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	801a      	strh	r2, [r3, #0]
}
 8001c14:	bf00      	nop
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	200004c0 	.word	0x200004c0
 8001c1c:	200000c0 	.word	0x200000c0
 8001c20:	200004c8 	.word	0x200004c8

08001c24 <ConvertUtcToLocalTime>:

void ConvertUtcToLocalTime(uint8_t utcHours, uint8_t utcMinutes,
		uint8_t utcSeconds, uint8_t utcDay, uint8_t utcMonth, uint8_t utcYear,
		RTC_TimeTypeDef *localTime, RTC_DateTypeDef *localDate) {
 8001c24:	b590      	push	{r4, r7, lr}
 8001c26:	b08d      	sub	sp, #52	@ 0x34
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4604      	mov	r4, r0
 8001c2c:	4608      	mov	r0, r1
 8001c2e:	4611      	mov	r1, r2
 8001c30:	461a      	mov	r2, r3
 8001c32:	4623      	mov	r3, r4
 8001c34:	71fb      	strb	r3, [r7, #7]
 8001c36:	4603      	mov	r3, r0
 8001c38:	71bb      	strb	r3, [r7, #6]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	717b      	strb	r3, [r7, #5]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	713b      	strb	r3, [r7, #4]
	// UTC+1 dla Polski w czasie zimowym, a UTC+2 latem:
	// year w RTC to 00..99, można przerobić na 20xx itp.
	// Załóżmy, że gps_data.year = 24 oznacza 2024 (proste uproszczenie)
	uint16_t fullYear = 2000 + utcYear;
 8001c42:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001c4c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	int offset = 1;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (IsDstActive(fullYear, utcMonth, utcDay)) {
 8001c52:	793a      	ldrb	r2, [r7, #4]
 8001c54:	f897 1040 	ldrb.w	r1, [r7, #64]	@ 0x40
 8001c58:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f909 	bl	8001e72 <IsDstActive>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <ConvertUtcToLocalTime+0x46>
		offset = 2;
 8001c66:	2302      	movs	r3, #2
 8001c68:	62bb      	str	r3, [r7, #40]	@ 0x28
	}

	int hour = utcHours + offset;
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c6e:	4413      	add	r3, r2
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
	int minute = utcMinutes;
 8001c72:	79bb      	ldrb	r3, [r7, #6]
 8001c74:	61bb      	str	r3, [r7, #24]
	int second = utcSeconds;
 8001c76:	797b      	ldrb	r3, [r7, #5]
 8001c78:	617b      	str	r3, [r7, #20]

	int day = utcDay;
 8001c7a:	793b      	ldrb	r3, [r7, #4]
 8001c7c:	623b      	str	r3, [r7, #32]
	int month = utcMonth;
 8001c7e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001c82:	61fb      	str	r3, [r7, #28]
	int yearXX = utcYear;   // 0..99 w RTC
 8001c84:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001c88:	613b      	str	r3, [r7, #16]


	DOW = GetDayOfWeek(fullYear, utcMonth, utcDay);
 8001c8a:	793a      	ldrb	r2, [r7, #4]
 8001c8c:	f897 1040 	ldrb.w	r1, [r7, #64]	@ 0x40
 8001c90:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 f92a 	bl	8001eec <GetDayOfWeek>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d8c <ConvertUtcToLocalTime+0x168>)
 8001c9e:	701a      	strb	r2, [r3, #0]

	// Ale do obliczeń powyżej używamy fullYear (np. 2024)
	// Korekty przekroczeń doby
	if (hour >= 24) {
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca2:	2b17      	cmp	r3, #23
 8001ca4:	dd20      	ble.n	8001ce8 <ConvertUtcToLocalTime+0xc4>
		hour -= 24;
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca8:	3b18      	subs	r3, #24
 8001caa:	627b      	str	r3, [r7, #36]	@ 0x24
		day++;
 8001cac:	6a3b      	ldr	r3, [r7, #32]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	623b      	str	r3, [r7, #32]
		// sprawdź, czy nie przekraczamy dni w tym miesiącu
		uint8_t mdays = DaysInMonth(fullYear, month);
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001cb8:	4611      	mov	r1, r2
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f86a 	bl	8001d94 <DaysInMonth>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	73fb      	strb	r3, [r7, #15]
		if (day > mdays) {
 8001cc4:	7bfb      	ldrb	r3, [r7, #15]
 8001cc6:	6a3a      	ldr	r2, [r7, #32]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	dd2d      	ble.n	8001d28 <ConvertUtcToLocalTime+0x104>
			day = 1;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	623b      	str	r3, [r7, #32]
			month++;
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	61fb      	str	r3, [r7, #28]
			if (month > 12) {
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	2b0c      	cmp	r3, #12
 8001cda:	dd25      	ble.n	8001d28 <ConvertUtcToLocalTime+0x104>
				month = 1;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	61fb      	str	r3, [r7, #28]
				fullYear++;
 8001ce0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001ce6:	e01f      	b.n	8001d28 <ConvertUtcToLocalTime+0x104>
			}
		}
	} else if (hour < 0) {
 8001ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	da1c      	bge.n	8001d28 <ConvertUtcToLocalTime+0x104>
		hour += 24;
 8001cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf0:	3318      	adds	r3, #24
 8001cf2:	627b      	str	r3, [r7, #36]	@ 0x24
		day--;
 8001cf4:	6a3b      	ldr	r3, [r7, #32]
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	623b      	str	r3, [r7, #32]
		if (day < 1) {
 8001cfa:	6a3b      	ldr	r3, [r7, #32]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	dc13      	bgt.n	8001d28 <ConvertUtcToLocalTime+0x104>
			// cofka do poprzedniego miesiąca
			month--;
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	3b01      	subs	r3, #1
 8001d04:	61fb      	str	r3, [r7, #28]
			if (month < 1) {
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	dc04      	bgt.n	8001d16 <ConvertUtcToLocalTime+0xf2>
				month = 12;
 8001d0c:	230c      	movs	r3, #12
 8001d0e:	61fb      	str	r3, [r7, #28]
				fullYear--;
 8001d10:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001d12:	3b01      	subs	r3, #1
 8001d14:	85fb      	strh	r3, [r7, #46]	@ 0x2e
			}
			day = DaysInMonth(fullYear, month);
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 f838 	bl	8001d94 <DaysInMonth>
 8001d24:	4603      	mov	r3, r0
 8001d26:	623b      	str	r3, [r7, #32]
		}
	}
	// fullYear z powrotem do 00..99
	// Proste: np. 2025 -> 25
	yearXX = (uint8_t) (fullYear % 100);
 8001d28:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001d2a:	4a19      	ldr	r2, [pc, #100]	@ (8001d90 <ConvertUtcToLocalTime+0x16c>)
 8001d2c:	fba2 1203 	umull	r1, r2, r2, r3
 8001d30:	0952      	lsrs	r2, r2, #5
 8001d32:	2164      	movs	r1, #100	@ 0x64
 8001d34:	fb01 f202 	mul.w	r2, r1, r2
 8001d38:	1a9b      	subs	r3, r3, r2
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	613b      	str	r3, [r7, #16]
	// Zapis do struktur RTC
	localTime->Hours = hour;
 8001d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d42:	b2da      	uxtb	r2, r3
 8001d44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d46:	701a      	strb	r2, [r3, #0]
	localTime->Minutes = minute;
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d4e:	705a      	strb	r2, [r3, #1]
	localTime->Seconds = second;
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d56:	709a      	strb	r2, [r3, #2]
	localTime->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001d58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	60da      	str	r2, [r3, #12]
	localTime->StoreOperation = RTC_STOREOPERATION_RESET;
 8001d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d60:	2200      	movs	r2, #0
 8001d62:	611a      	str	r2, [r3, #16]
	localDate->Date = (uint8_t) day;
 8001d64:	6a3b      	ldr	r3, [r7, #32]
 8001d66:	b2da      	uxtb	r2, r3
 8001d68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d6a:	709a      	strb	r2, [r3, #2]
	localDate->Month = (uint8_t) month;
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d72:	705a      	strb	r2, [r3, #1]
	localDate->Year = (uint8_t) yearXX;
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d7a:	70da      	strb	r2, [r3, #3]
	localDate->WeekDay = RTC_WEEKDAY_MONDAY; // albo oblicz w oparciu o GetDayOfWeek
 8001d7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d7e:	2201      	movs	r2, #1
 8001d80:	701a      	strb	r2, [r3, #0]
}
 8001d82:	bf00      	nop
 8001d84:	3734      	adds	r7, #52	@ 0x34
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd90      	pop	{r4, r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	200000bc 	.word	0x200000bc
 8001d90:	51eb851f 	.word	0x51eb851f

08001d94 <DaysInMonth>:
uint8_t DaysInMonth(uint16_t year, uint8_t month) {
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	460a      	mov	r2, r1
 8001d9e:	80fb      	strh	r3, [r7, #6]
 8001da0:	4613      	mov	r3, r2
 8001da2:	717b      	strb	r3, [r7, #5]
	static const uint8_t daysTable[12] = { 31, 28, 31, 30, 31, 30, 31, 31, 30,
			31, 30, 31 };
	if (month == 2)  // luty
 8001da4:	797b      	ldrb	r3, [r7, #5]
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d12f      	bne.n	8001e0a <DaysInMonth+0x76>
			{
		// Sprawdź, czy rok przestępny
		// „Rok przestępny” jeżeli:
		//  - rok % 4 == 0 i rok % 100 != 0
		//  - lub rok % 400 == 0
		bool leap = false;
 8001daa:	2300      	movs	r3, #0
 8001dac:	73fb      	strb	r3, [r7, #15]
		if ((year % 400) == 0) {
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	4a1b      	ldr	r2, [pc, #108]	@ (8001e20 <DaysInMonth+0x8c>)
 8001db2:	fba2 1203 	umull	r1, r2, r2, r3
 8001db6:	09d2      	lsrs	r2, r2, #7
 8001db8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8001dbc:	fb01 f202 	mul.w	r2, r1, r2
 8001dc0:	1a9b      	subs	r3, r3, r2
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d102      	bne.n	8001dce <DaysInMonth+0x3a>
			leap = true;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	73fb      	strb	r3, [r7, #15]
 8001dcc:	e016      	b.n	8001dfc <DaysInMonth+0x68>
		} else if ((year % 100) == 0) {
 8001dce:	88fb      	ldrh	r3, [r7, #6]
 8001dd0:	4a13      	ldr	r2, [pc, #76]	@ (8001e20 <DaysInMonth+0x8c>)
 8001dd2:	fba2 1203 	umull	r1, r2, r2, r3
 8001dd6:	0952      	lsrs	r2, r2, #5
 8001dd8:	2164      	movs	r1, #100	@ 0x64
 8001dda:	fb01 f202 	mul.w	r2, r1, r2
 8001dde:	1a9b      	subs	r3, r3, r2
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d102      	bne.n	8001dec <DaysInMonth+0x58>
			leap = false;
 8001de6:	2300      	movs	r3, #0
 8001de8:	73fb      	strb	r3, [r7, #15]
 8001dea:	e007      	b.n	8001dfc <DaysInMonth+0x68>
		} else if ((year % 4) == 0) {
 8001dec:	88fb      	ldrh	r3, [r7, #6]
 8001dee:	f003 0303 	and.w	r3, r3, #3
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d101      	bne.n	8001dfc <DaysInMonth+0x68>
			leap = true;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
		}
		return (leap ? 29 : 28);
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <DaysInMonth+0x72>
 8001e02:	231d      	movs	r3, #29
 8001e04:	e005      	b.n	8001e12 <DaysInMonth+0x7e>
 8001e06:	231c      	movs	r3, #28
 8001e08:	e003      	b.n	8001e12 <DaysInMonth+0x7e>
	}
	return daysTable[month - 1];
 8001e0a:	797b      	ldrb	r3, [r7, #5]
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	4a05      	ldr	r2, [pc, #20]	@ (8001e24 <DaysInMonth+0x90>)
 8001e10:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	51eb851f 	.word	0x51eb851f
 8001e24:	08007e78 	.word	0x08007e78

08001e28 <GetLastSundayOfMonth>:
/**
 * @brief Zwraca numer dnia (1..31) będący ostatnią niedzielą w danym miesiącu.
 *        Np. dla roku=2024, marzec=3, może zwrócić 31, 30, 29... w zależności,
 *        co jest faktycznie niedzielą.
 */
uint8_t GetLastSundayOfMonth(uint16_t year, uint8_t month) {
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	460a      	mov	r2, r1
 8001e32:	80fb      	strh	r3, [r7, #6]
 8001e34:	4613      	mov	r3, r2
 8001e36:	717b      	strb	r3, [r7, #5]
	uint8_t d = DaysInMonth(year, month);
 8001e38:	797a      	ldrb	r2, [r7, #5]
 8001e3a:	88fb      	ldrh	r3, [r7, #6]
 8001e3c:	4611      	mov	r1, r2
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff ffa8 	bl	8001d94 <DaysInMonth>
 8001e44:	4603      	mov	r3, r0
 8001e46:	73fb      	strb	r3, [r7, #15]
	while (1) {
		uint8_t dow = GetDayOfWeek(year, month, d);
 8001e48:	7bfa      	ldrb	r2, [r7, #15]
 8001e4a:	7979      	ldrb	r1, [r7, #5]
 8001e4c:	88fb      	ldrh	r3, [r7, #6]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 f84c 	bl	8001eec <GetDayOfWeek>
 8001e54:	4603      	mov	r3, r0
 8001e56:	73bb      	strb	r3, [r7, #14]



		if (dow == 0) { // 0 = niedziela (Sunday)
 8001e58:	7bbb      	ldrb	r3, [r7, #14]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <GetLastSundayOfMonth+0x3a>
			return d;
 8001e5e:	7bfb      	ldrb	r3, [r7, #15]
 8001e60:	e003      	b.n	8001e6a <GetLastSundayOfMonth+0x42>
		}
		d--;
 8001e62:	7bfb      	ldrb	r3, [r7, #15]
 8001e64:	3b01      	subs	r3, #1
 8001e66:	73fb      	strb	r3, [r7, #15]
	while (1) {
 8001e68:	e7ee      	b.n	8001e48 <GetLastSundayOfMonth+0x20>
	}
	// Teoretycznie dojdziemy na pewno do jakiejś niedzieli,
	// więc break nie jest potrzebny.
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <IsDstActive>:

bool IsDstActive(uint16_t year, uint8_t month, uint8_t day) {
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b084      	sub	sp, #16
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	4603      	mov	r3, r0
 8001e7a:	80fb      	strh	r3, [r7, #6]
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	717b      	strb	r3, [r7, #5]
 8001e80:	4613      	mov	r3, r2
 8001e82:	713b      	strb	r3, [r7, #4]
	// Ostatnia niedziela marca
	uint8_t lastSundayMarch = GetLastSundayOfMonth(year, 3);
 8001e84:	88fb      	ldrh	r3, [r7, #6]
 8001e86:	2103      	movs	r1, #3
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff ffcd 	bl	8001e28 <GetLastSundayOfMonth>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	73fb      	strb	r3, [r7, #15]
	// Ostatnia niedziela października
	uint8_t lastSundayOctober = GetLastSundayOfMonth(year, 10);
 8001e92:	88fb      	ldrh	r3, [r7, #6]
 8001e94:	210a      	movs	r1, #10
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff ffc6 	bl	8001e28 <GetLastSundayOfMonth>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	73bb      	strb	r3, [r7, #14]
	// Warunek: jeżeli data >= (3, lastSundayMarch) i data < (10, lastSundayOctober),
	// to DST = true.
	// Oczywiście trzeba uwzględnić, że jeśli month < 3 to zawsze false,
	// jeśli month > 10 to zawsze false, itd.
	// A) Jeżeli miesiąc < 3 -> zima
	if (month < 3) {
 8001ea0:	797b      	ldrb	r3, [r7, #5]
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d801      	bhi.n	8001eaa <IsDstActive+0x38>
		return false;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	e01b      	b.n	8001ee2 <IsDstActive+0x70>
	}
	// B) Jeżeli miesiąc > 10 -> zima
	if (month > 10) {
 8001eaa:	797b      	ldrb	r3, [r7, #5]
 8001eac:	2b0a      	cmp	r3, #10
 8001eae:	d901      	bls.n	8001eb4 <IsDstActive+0x42>
		return false;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	e016      	b.n	8001ee2 <IsDstActive+0x70>
	}
	// C) Jeżeli to marzec:
	if (month == 3) {
 8001eb4:	797b      	ldrb	r3, [r7, #5]
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d107      	bne.n	8001eca <IsDstActive+0x58>
		// czy w danym dniu jest >= ostatniej niedzieli?
		// jeśli tak -> letni
		// jeśli nie -> zimowy
		if (day < lastSundayMarch) {
 8001eba:	793a      	ldrb	r2, [r7, #4]
 8001ebc:	7bfb      	ldrb	r3, [r7, #15]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d201      	bcs.n	8001ec6 <IsDstActive+0x54>
			return false;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	e00d      	b.n	8001ee2 <IsDstActive+0x70>
		} else {
			return true;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e00b      	b.n	8001ee2 <IsDstActive+0x70>
		}
	}
	// D) Jeżeli to październik
	if (month == 10) {
 8001eca:	797b      	ldrb	r3, [r7, #5]
 8001ecc:	2b0a      	cmp	r3, #10
 8001ece:	d107      	bne.n	8001ee0 <IsDstActive+0x6e>
		// czy w danym dniu jest < ostatniej niedzieli?
		// jeśli tak -> letni
		// jeśli >= -> zimowy
		if (day < lastSundayOctober) {
 8001ed0:	793a      	ldrb	r2, [r7, #4]
 8001ed2:	7bbb      	ldrb	r3, [r7, #14]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d201      	bcs.n	8001edc <IsDstActive+0x6a>
			return true;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e002      	b.n	8001ee2 <IsDstActive+0x70>
		} else {
			return false;
 8001edc:	2300      	movs	r3, #0
 8001ede:	e000      	b.n	8001ee2 <IsDstActive+0x70>
		}
	}
	// E) W pozostałych miesiącach 4..9 włącznie mamy 100% DST:
	return true;
 8001ee0:	2301      	movs	r3, #1
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <GetDayOfWeek>:
			// Obsługa błędu ustawiania daty
			Error_Handler();
		}
	}
}
uint8_t GetDayOfWeek(uint16_t year, uint8_t month, uint8_t day) {
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	80fb      	strh	r3, [r7, #6]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	717b      	strb	r3, [r7, #5]
 8001efa:	4613      	mov	r3, r2
 8001efc:	713b      	strb	r3, [r7, #4]
	// Zeller’s Congruence – wersja dla kalendarza gregoriańskiego
	// Aby działała poprawnie dla stycznia i lutego, „przesuwamy” je na poprzedni rok:
	// styczeń -> 13 poprzedniego roku
	// luty    -> 14 poprzedniego roku
	if (month < 3) {
 8001efe:	797b      	ldrb	r3, [r7, #5]
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d805      	bhi.n	8001f10 <GetDayOfWeek+0x24>
		month += 12;
 8001f04:	797b      	ldrb	r3, [r7, #5]
 8001f06:	330c      	adds	r3, #12
 8001f08:	717b      	strb	r3, [r7, #5]
		year -= 1;
 8001f0a:	88fb      	ldrh	r3, [r7, #6]
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	80fb      	strh	r3, [r7, #6]
	}
	uint16_t K = (uint16_t) (year % 100);
 8001f10:	88fb      	ldrh	r3, [r7, #6]
 8001f12:	4a23      	ldr	r2, [pc, #140]	@ (8001fa0 <GetDayOfWeek+0xb4>)
 8001f14:	fba2 1203 	umull	r1, r2, r2, r3
 8001f18:	0952      	lsrs	r2, r2, #5
 8001f1a:	2164      	movs	r1, #100	@ 0x64
 8001f1c:	fb01 f202 	mul.w	r2, r1, r2
 8001f20:	1a9b      	subs	r3, r3, r2
 8001f22:	817b      	strh	r3, [r7, #10]
	uint16_t J = (uint16_t) (year / 100);
 8001f24:	88fb      	ldrh	r3, [r7, #6]
 8001f26:	4a1e      	ldr	r2, [pc, #120]	@ (8001fa0 <GetDayOfWeek+0xb4>)
 8001f28:	fba2 2303 	umull	r2, r3, r2, r3
 8001f2c:	095b      	lsrs	r3, r3, #5
 8001f2e:	813b      	strh	r3, [r7, #8]
	// day of week in [0..6], 0=Sunday
	int32_t h = (int32_t) (day + (13 * (month + 1)) / 5 + K + (K / 4) + (J / 4)
 8001f30:	7939      	ldrb	r1, [r7, #4]
 8001f32:	797b      	ldrb	r3, [r7, #5]
 8001f34:	1c5a      	adds	r2, r3, #1
 8001f36:	4613      	mov	r3, r2
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	4413      	add	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	4a18      	ldr	r2, [pc, #96]	@ (8001fa4 <GetDayOfWeek+0xb8>)
 8001f42:	fb82 0203 	smull	r0, r2, r2, r3
 8001f46:	1052      	asrs	r2, r2, #1
 8001f48:	17db      	asrs	r3, r3, #31
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	18ca      	adds	r2, r1, r3
 8001f4e:	897b      	ldrh	r3, [r7, #10]
 8001f50:	4413      	add	r3, r2
 8001f52:	897a      	ldrh	r2, [r7, #10]
 8001f54:	0892      	lsrs	r2, r2, #2
 8001f56:	b292      	uxth	r2, r2
 8001f58:	4413      	add	r3, r2
 8001f5a:	893a      	ldrh	r2, [r7, #8]
 8001f5c:	0892      	lsrs	r2, r2, #2
 8001f5e:	b292      	uxth	r2, r2
 8001f60:	441a      	add	r2, r3
			- (2 * J));
 8001f62:	893b      	ldrh	r3, [r7, #8]
 8001f64:	005b      	lsls	r3, r3, #1
	int32_t h = (int32_t) (day + (13 * (month + 1)) / 5 + K + (K / 4) + (J / 4)
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	60fb      	str	r3, [r7, #12]
	// W C++: h = (h % 7 + 7) % 7  (żeby się upewnić, że jest w 0..6):
	h = h % 7;
 8001f6a:	68fa      	ldr	r2, [r7, #12]
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <GetDayOfWeek+0xbc>)
 8001f6e:	fb83 1302 	smull	r1, r3, r3, r2
 8001f72:	4413      	add	r3, r2
 8001f74:	1099      	asrs	r1, r3, #2
 8001f76:	17d3      	asrs	r3, r2, #31
 8001f78:	1ac9      	subs	r1, r1, r3
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	1a5b      	subs	r3, r3, r1
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	60fb      	str	r3, [r7, #12]
	if (h < 0) {
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	da02      	bge.n	8001f90 <GetDayOfWeek+0xa4>
		h += 7;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	3307      	adds	r3, #7
 8001f8e:	60fb      	str	r3, [r7, #12]
	}
	return (uint8_t) h;  // 0..6
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	b2db      	uxtb	r3, r3
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	51eb851f 	.word	0x51eb851f
 8001fa4:	66666667 	.word	0x66666667
 8001fa8:	92492493 	.word	0x92492493

08001fac <MX_I2C2_Init>:
DMA_HandleTypeDef hdma_i2c2_rx;
DMA_HandleTypeDef hdma_i2c2_tx;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001fb0:	4b12      	ldr	r3, [pc, #72]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fb2:	4a13      	ldr	r2, [pc, #76]	@ (8002000 <MX_I2C2_Init+0x54>)
 8001fb4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001fb6:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fb8:	4a12      	ldr	r2, [pc, #72]	@ (8002004 <MX_I2C2_Init+0x58>)
 8001fba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001fce:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001fd6:	4b09      	ldr	r3, [pc, #36]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fdc:	4b07      	ldr	r3, [pc, #28]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fe2:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001fe8:	4804      	ldr	r0, [pc, #16]	@ (8001ffc <MX_I2C2_Init+0x50>)
 8001fea:	f002 fab5 	bl	8004558 <HAL_I2C_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001ff4:	f000 fbdc 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ff8:	bf00      	nop
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	2000054c 	.word	0x2000054c
 8002000:	40005800 	.word	0x40005800
 8002004:	000186a0 	.word	0x000186a0

08002008 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08a      	sub	sp, #40	@ 0x28
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a50      	ldr	r2, [pc, #320]	@ (8002168 <HAL_I2C_MspInit+0x160>)
 8002026:	4293      	cmp	r3, r2
 8002028:	f040 8099 	bne.w	800215e <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202c:	2300      	movs	r3, #0
 800202e:	613b      	str	r3, [r7, #16]
 8002030:	4b4e      	ldr	r3, [pc, #312]	@ (800216c <HAL_I2C_MspInit+0x164>)
 8002032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002034:	4a4d      	ldr	r2, [pc, #308]	@ (800216c <HAL_I2C_MspInit+0x164>)
 8002036:	f043 0302 	orr.w	r3, r3, #2
 800203a:	6313      	str	r3, [r2, #48]	@ 0x30
 800203c:	4b4b      	ldr	r3, [pc, #300]	@ (800216c <HAL_I2C_MspInit+0x164>)
 800203e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	613b      	str	r3, [r7, #16]
 8002046:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002048:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800204c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800204e:	2312      	movs	r3, #18
 8002050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002056:	2303      	movs	r3, #3
 8002058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800205a:	2304      	movs	r3, #4
 800205c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205e:	f107 0314 	add.w	r3, r7, #20
 8002062:	4619      	mov	r1, r3
 8002064:	4842      	ldr	r0, [pc, #264]	@ (8002170 <HAL_I2C_MspInit+0x168>)
 8002066:	f002 f8c1 	bl	80041ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800206a:	2308      	movs	r3, #8
 800206c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800206e:	2312      	movs	r3, #18
 8002070:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002076:	2303      	movs	r3, #3
 8002078:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800207a:	2309      	movs	r3, #9
 800207c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207e:	f107 0314 	add.w	r3, r7, #20
 8002082:	4619      	mov	r1, r3
 8002084:	483a      	ldr	r0, [pc, #232]	@ (8002170 <HAL_I2C_MspInit+0x168>)
 8002086:	f002 f8b1 	bl	80041ec <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]
 800208e:	4b37      	ldr	r3, [pc, #220]	@ (800216c <HAL_I2C_MspInit+0x164>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	4a36      	ldr	r2, [pc, #216]	@ (800216c <HAL_I2C_MspInit+0x164>)
 8002094:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002098:	6413      	str	r3, [r2, #64]	@ 0x40
 800209a:	4b34      	ldr	r3, [pc, #208]	@ (800216c <HAL_I2C_MspInit+0x164>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 80020a6:	4b33      	ldr	r3, [pc, #204]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020a8:	4a33      	ldr	r2, [pc, #204]	@ (8002178 <HAL_I2C_MspInit+0x170>)
 80020aa:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 80020ac:	4b31      	ldr	r3, [pc, #196]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020ae:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80020b2:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020bc:	2200      	movs	r2, #0
 80020be:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020c0:	4b2c      	ldr	r3, [pc, #176]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020c6:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020ce:	4b29      	ldr	r3, [pc, #164]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80020d4:	4b27      	ldr	r3, [pc, #156]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020da:	4b26      	ldr	r3, [pc, #152]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020dc:	2200      	movs	r2, #0
 80020de:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020e0:	4b24      	ldr	r3, [pc, #144]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80020e6:	4823      	ldr	r0, [pc, #140]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020e8:	f001 fcee 	bl	8003ac8 <HAL_DMA_Init>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <HAL_I2C_MspInit+0xee>
    {
      Error_Handler();
 80020f2:	f000 fb5d 	bl	80027b0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c2_rx);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a1e      	ldr	r2, [pc, #120]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80020fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002174 <HAL_I2C_MspInit+0x16c>)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 8002102:	4b1e      	ldr	r3, [pc, #120]	@ (800217c <HAL_I2C_MspInit+0x174>)
 8002104:	4a1e      	ldr	r2, [pc, #120]	@ (8002180 <HAL_I2C_MspInit+0x178>)
 8002106:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 8002108:	4b1c      	ldr	r3, [pc, #112]	@ (800217c <HAL_I2C_MspInit+0x174>)
 800210a:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 800210e:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002110:	4b1a      	ldr	r3, [pc, #104]	@ (800217c <HAL_I2C_MspInit+0x174>)
 8002112:	2240      	movs	r2, #64	@ 0x40
 8002114:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002116:	4b19      	ldr	r3, [pc, #100]	@ (800217c <HAL_I2C_MspInit+0x174>)
 8002118:	2200      	movs	r2, #0
 800211a:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800211c:	4b17      	ldr	r3, [pc, #92]	@ (800217c <HAL_I2C_MspInit+0x174>)
 800211e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002122:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002124:	4b15      	ldr	r3, [pc, #84]	@ (800217c <HAL_I2C_MspInit+0x174>)
 8002126:	2200      	movs	r2, #0
 8002128:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800212a:	4b14      	ldr	r3, [pc, #80]	@ (800217c <HAL_I2C_MspInit+0x174>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8002130:	4b12      	ldr	r3, [pc, #72]	@ (800217c <HAL_I2C_MspInit+0x174>)
 8002132:	2200      	movs	r2, #0
 8002134:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002136:	4b11      	ldr	r3, [pc, #68]	@ (800217c <HAL_I2C_MspInit+0x174>)
 8002138:	2200      	movs	r2, #0
 800213a:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800213c:	4b0f      	ldr	r3, [pc, #60]	@ (800217c <HAL_I2C_MspInit+0x174>)
 800213e:	2200      	movs	r2, #0
 8002140:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8002142:	480e      	ldr	r0, [pc, #56]	@ (800217c <HAL_I2C_MspInit+0x174>)
 8002144:	f001 fcc0 	bl	8003ac8 <HAL_DMA_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_I2C_MspInit+0x14a>
    {
      Error_Handler();
 800214e:	f000 fb2f 	bl	80027b0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c2_tx);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a09      	ldr	r2, [pc, #36]	@ (800217c <HAL_I2C_MspInit+0x174>)
 8002156:	635a      	str	r2, [r3, #52]	@ 0x34
 8002158:	4a08      	ldr	r2, [pc, #32]	@ (800217c <HAL_I2C_MspInit+0x174>)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800215e:	bf00      	nop
 8002160:	3728      	adds	r7, #40	@ 0x28
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40005800 	.word	0x40005800
 800216c:	40023800 	.word	0x40023800
 8002170:	40020400 	.word	0x40020400
 8002174:	200005a0 	.word	0x200005a0
 8002178:	40026040 	.word	0x40026040
 800217c:	20000600 	.word	0x20000600
 8002180:	400260b8 	.word	0x400260b8

08002184 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800218a:	f000 ffdf 	bl	800314c <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800218e:	f000 fa5b 	bl	8002648 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	// Odblokowanie dostępu do backupu (dla RTC)
	HAL_PWR_EnableBkUpAccess();
 8002192:	f002 fb25 	bl	80047e0 <HAL_PWR_EnableBkUpAccess>

	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8002196:	1d3b      	adds	r3, r7, #4
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80021a4:	2302      	movs	r3, #2
 80021a6:	607b      	str	r3, [r7, #4]
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80021a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ac:	613b      	str	r3, [r7, #16]
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80021ae:	1d3b      	adds	r3, r7, #4
 80021b0:	4618      	mov	r0, r3
 80021b2:	f002 ff81 	bl	80050b8 <HAL_RCCEx_PeriphCLKConfig>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80021b6:	f7ff facd 	bl	8001754 <MX_GPIO_Init>
	MX_DMA_Init();
 80021ba:	f7ff fa85 	bl	80016c8 <MX_DMA_Init>
	MX_SPI1_Init();
 80021be:	f000 fb83 	bl	80028c8 <MX_SPI1_Init>
	MX_TIM1_Init();
 80021c2:	f000 fce9 	bl	8002b98 <MX_TIM1_Init>
	MX_RTC_Init();
 80021c6:	f000 faf9 	bl	80027bc <MX_RTC_Init>
	MX_I2C2_Init();
 80021ca:	f7ff feef 	bl	8001fac <MX_I2C2_Init>
	MX_ADC1_Init();
 80021ce:	f7fe f979 	bl	80004c4 <MX_ADC1_Init>
	MX_TIM4_Init();
 80021d2:	f000 fd81 	bl	8002cd8 <MX_TIM4_Init>
	MX_TIM5_Init();
 80021d6:	f000 fdd3 	bl	8002d80 <MX_TIM5_Init>
	MX_USART1_UART_Init();
 80021da:	f000 fee7 	bl	8002fac <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	// Start PWM na TIM1, kanał 1
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80021de:	2100      	movs	r1, #0
 80021e0:	4898      	ldr	r0, [pc, #608]	@ (8002444 <main+0x2c0>)
 80021e2:	f004 f825 	bl	8006230 <HAL_TIM_PWM_Start>
	// Ustaw wypełnienie do połowy
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (htim1.Init.Period + 1) / 2);
 80021e6:	4b97      	ldr	r3, [pc, #604]	@ (8002444 <main+0x2c0>)
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	4b95      	ldr	r3, [pc, #596]	@ (8002444 <main+0x2c0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	0852      	lsrs	r2, r2, #1
 80021f2:	635a      	str	r2, [r3, #52]	@ 0x34

	// Ustaw przykładową jasność z korekcją gamma
	SetPWMPercentGamma(30);
 80021f4:	201e      	movs	r0, #30
 80021f6:	f7ff f86d 	bl	80012d4 <SetPWMPercentGamma>

	// Wyczyść strukturę zegara i wyślij do rejestrów
	ClearClockBits(&clockReg);
 80021fa:	4893      	ldr	r0, [pc, #588]	@ (8002448 <main+0x2c4>)
 80021fc:	f7fe fc72 	bl	8000ae4 <ClearClockBits>
	UpdateAllDisplays(&clockReg);
 8002200:	4891      	ldr	r0, [pc, #580]	@ (8002448 <main+0x2c4>)
 8002202:	f7ff f823 	bl	800124c <UpdateAllDisplays>

	// Ustaw czas RTC (przykładowo)
	//Set_RTC_Time();
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8002206:	213c      	movs	r1, #60	@ 0x3c
 8002208:	4890      	ldr	r0, [pc, #576]	@ (800244c <main+0x2c8>)
 800220a:	f004 f967 	bl	80064dc <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Base_Start_IT(&htim5);
 800220e:	4890      	ldr	r0, [pc, #576]	@ (8002450 <main+0x2cc>)
 8002210:	f003 ff52 	bl	80060b8 <HAL_TIM_Base_Start_IT>
	GPS_Init();
 8002214:	f7ff fcee 	bl	8001bf4 <GPS_Init>
	if (HAL_UART_Receive_DMA(&huart1, gps_dma_buffer, GPS_DMA_BUFFER_SIZE)
 8002218:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800221c:	498d      	ldr	r1, [pc, #564]	@ (8002454 <main+0x2d0>)
 800221e:	488e      	ldr	r0, [pc, #568]	@ (8002458 <main+0x2d4>)
 8002220:	f005 f89e 	bl	8007360 <HAL_UART_Receive_DMA>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <main+0xaa>
			!= HAL_OK) {
		Error_Handler();
 800222a:	f000 fac1 	bl	80027b0 <Error_Handler>
	}

	// Rejestracja callbacków
	Button_RegisterPressCallback(0, Button1_Pressed);
 800222e:	498b      	ldr	r1, [pc, #556]	@ (800245c <main+0x2d8>)
 8002230:	2000      	movs	r0, #0
 8002232:	f7fe f9dd 	bl	80005f0 <Button_RegisterPressCallback>
	Button_RegisterDoubleClickCallback(0, Button1_DoubleClicked);
 8002236:	498a      	ldr	r1, [pc, #552]	@ (8002460 <main+0x2dc>)
 8002238:	2000      	movs	r0, #0
 800223a:	f7fe fa11 	bl	8000660 <Button_RegisterDoubleClickCallback>
	Button_RegisterHoldCallback(0, Button1_Held);
 800223e:	4989      	ldr	r1, [pc, #548]	@ (8002464 <main+0x2e0>)
 8002240:	2000      	movs	r0, #0
 8002242:	f7fe f9f1 	bl	8000628 <Button_RegisterHoldCallback>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		// Odczytaj aktualny czas z RTC
		GPS_ProcessBuffer();
 8002246:	f7ff fc3f 	bl	8001ac8 <GPS_ProcessBuffer>
		Get_RTC_Time();
 800224a:	f000 fa5d 	bl	8002708 <Get_RTC_Time>

		// Sekundnik – zapal diody od 0 do sTime.Seconds
		//SetSecondLedAccumulating2(&clockReg, sTime.Seconds);
		if (encoderValue == 0) {
 800224e:	4b86      	ldr	r3, [pc, #536]	@ (8002468 <main+0x2e4>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d125      	bne.n	80022a2 <main+0x11e>
			SetSecondLedEvenOdd(&clockReg, sTime.Seconds, sTime.Minutes);
 8002256:	4b85      	ldr	r3, [pc, #532]	@ (800246c <main+0x2e8>)
 8002258:	789b      	ldrb	r3, [r3, #2]
 800225a:	4a84      	ldr	r2, [pc, #528]	@ (800246c <main+0x2e8>)
 800225c:	7852      	ldrb	r2, [r2, #1]
 800225e:	4619      	mov	r1, r3
 8002260:	4879      	ldr	r0, [pc, #484]	@ (8002448 <main+0x2c4>)
 8002262:	f7ff f863 	bl	800132c <SetSecondLedEvenOdd>
			SetHourRingCustom(&clockReg, 1, 1);
 8002266:	2201      	movs	r2, #1
 8002268:	2101      	movs	r1, #1
 800226a:	4877      	ldr	r0, [pc, #476]	@ (8002448 <main+0x2c4>)
 800226c:	f7ff f9a2 	bl	80015b4 <SetHourRingCustom>
			colon ? SetDots(&clockReg, 1, 1) : SetDots(&clockReg, 0, 0);
 8002270:	4b7f      	ldr	r3, [pc, #508]	@ (8002470 <main+0x2ec>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b00      	cmp	r3, #0
 8002278:	d005      	beq.n	8002286 <main+0x102>
 800227a:	2201      	movs	r2, #1
 800227c:	2101      	movs	r1, #1
 800227e:	4872      	ldr	r0, [pc, #456]	@ (8002448 <main+0x2c4>)
 8002280:	f7ff f966 	bl	8001550 <SetDots>
 8002284:	e004      	b.n	8002290 <main+0x10c>
 8002286:	2200      	movs	r2, #0
 8002288:	2100      	movs	r1, #0
 800228a:	486f      	ldr	r0, [pc, #444]	@ (8002448 <main+0x2c4>)
 800228c:	f7ff f960 	bl	8001550 <SetDots>
			SetTime7Seg_Top(&clockReg, sTime.Hours, sTime.Minutes,
 8002290:	4b76      	ldr	r3, [pc, #472]	@ (800246c <main+0x2e8>)
 8002292:	7819      	ldrb	r1, [r3, #0]
 8002294:	4b75      	ldr	r3, [pc, #468]	@ (800246c <main+0x2e8>)
 8002296:	785a      	ldrb	r2, [r3, #1]
 8002298:	4b74      	ldr	r3, [pc, #464]	@ (800246c <main+0x2e8>)
 800229a:	789b      	ldrb	r3, [r3, #2]
 800229c:	486a      	ldr	r0, [pc, #424]	@ (8002448 <main+0x2c4>)
 800229e:	f7fe fdd5 	bl	8000e4c <SetTime7Seg_Top>
					sTime.Seconds);
		}

		if (encoderValue == 1) {
 80022a2:	4b71      	ldr	r3, [pc, #452]	@ (8002468 <main+0x2e4>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d125      	bne.n	80022f6 <main+0x172>
			SetSecondLedEvenOdd(&clockReg, sTime.Seconds, sTime.Minutes);
 80022aa:	4b70      	ldr	r3, [pc, #448]	@ (800246c <main+0x2e8>)
 80022ac:	789b      	ldrb	r3, [r3, #2]
 80022ae:	4a6f      	ldr	r2, [pc, #444]	@ (800246c <main+0x2e8>)
 80022b0:	7852      	ldrb	r2, [r2, #1]
 80022b2:	4619      	mov	r1, r3
 80022b4:	4864      	ldr	r0, [pc, #400]	@ (8002448 <main+0x2c4>)
 80022b6:	f7ff f839 	bl	800132c <SetSecondLedEvenOdd>
			SetHourRingCustom(&clockReg, 0, 0);
 80022ba:	2200      	movs	r2, #0
 80022bc:	2100      	movs	r1, #0
 80022be:	4862      	ldr	r0, [pc, #392]	@ (8002448 <main+0x2c4>)
 80022c0:	f7ff f978 	bl	80015b4 <SetHourRingCustom>
			colon ? SetDots(&clockReg, 1, 1) : SetDots(&clockReg, 0, 0);
 80022c4:	4b6a      	ldr	r3, [pc, #424]	@ (8002470 <main+0x2ec>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d005      	beq.n	80022da <main+0x156>
 80022ce:	2201      	movs	r2, #1
 80022d0:	2101      	movs	r1, #1
 80022d2:	485d      	ldr	r0, [pc, #372]	@ (8002448 <main+0x2c4>)
 80022d4:	f7ff f93c 	bl	8001550 <SetDots>
 80022d8:	e004      	b.n	80022e4 <main+0x160>
 80022da:	2200      	movs	r2, #0
 80022dc:	2100      	movs	r1, #0
 80022de:	485a      	ldr	r0, [pc, #360]	@ (8002448 <main+0x2c4>)
 80022e0:	f7ff f936 	bl	8001550 <SetDots>
			SetTime7Seg_Top(&clockReg, sTime.Hours, sTime.Minutes,
 80022e4:	4b61      	ldr	r3, [pc, #388]	@ (800246c <main+0x2e8>)
 80022e6:	7819      	ldrb	r1, [r3, #0]
 80022e8:	4b60      	ldr	r3, [pc, #384]	@ (800246c <main+0x2e8>)
 80022ea:	785a      	ldrb	r2, [r3, #1]
 80022ec:	4b5f      	ldr	r3, [pc, #380]	@ (800246c <main+0x2e8>)
 80022ee:	789b      	ldrb	r3, [r3, #2]
 80022f0:	4855      	ldr	r0, [pc, #340]	@ (8002448 <main+0x2c4>)
 80022f2:	f7fe fdab 	bl	8000e4c <SetTime7Seg_Top>
					sTime.Seconds);
		}
		if (encoderValue == 2) {
 80022f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002468 <main+0x2e4>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d130      	bne.n	8002360 <main+0x1dc>
			SetSecondLedEvenOdd(&clockReg, sTime.Seconds, sTime.Minutes);
 80022fe:	4b5b      	ldr	r3, [pc, #364]	@ (800246c <main+0x2e8>)
 8002300:	789b      	ldrb	r3, [r3, #2]
 8002302:	4a5a      	ldr	r2, [pc, #360]	@ (800246c <main+0x2e8>)
 8002304:	7852      	ldrb	r2, [r2, #1]
 8002306:	4619      	mov	r1, r3
 8002308:	484f      	ldr	r0, [pc, #316]	@ (8002448 <main+0x2c4>)
 800230a:	f7ff f80f 	bl	800132c <SetSecondLedEvenOdd>
			colon ? SetHourRingCustom(&clockReg, 1, 0) : SetHourRingCustom(
 800230e:	4b58      	ldr	r3, [pc, #352]	@ (8002470 <main+0x2ec>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b00      	cmp	r3, #0
 8002316:	d005      	beq.n	8002324 <main+0x1a0>
 8002318:	2200      	movs	r2, #0
 800231a:	2101      	movs	r1, #1
 800231c:	484a      	ldr	r0, [pc, #296]	@ (8002448 <main+0x2c4>)
 800231e:	f7ff f949 	bl	80015b4 <SetHourRingCustom>
 8002322:	e004      	b.n	800232e <main+0x1aa>
 8002324:	2201      	movs	r2, #1
 8002326:	2100      	movs	r1, #0
 8002328:	4847      	ldr	r0, [pc, #284]	@ (8002448 <main+0x2c4>)
 800232a:	f7ff f943 	bl	80015b4 <SetHourRingCustom>
							&clockReg, 0, 1);
			colon ? SetDots(&clockReg, 1, 1) : SetDots(&clockReg, 0, 0);
 800232e:	4b50      	ldr	r3, [pc, #320]	@ (8002470 <main+0x2ec>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b00      	cmp	r3, #0
 8002336:	d005      	beq.n	8002344 <main+0x1c0>
 8002338:	2201      	movs	r2, #1
 800233a:	2101      	movs	r1, #1
 800233c:	4842      	ldr	r0, [pc, #264]	@ (8002448 <main+0x2c4>)
 800233e:	f7ff f907 	bl	8001550 <SetDots>
 8002342:	e004      	b.n	800234e <main+0x1ca>
 8002344:	2200      	movs	r2, #0
 8002346:	2100      	movs	r1, #0
 8002348:	483f      	ldr	r0, [pc, #252]	@ (8002448 <main+0x2c4>)
 800234a:	f7ff f901 	bl	8001550 <SetDots>
			SetTime7Seg_Top(&clockReg, sTime.Hours, sTime.Minutes,
 800234e:	4b47      	ldr	r3, [pc, #284]	@ (800246c <main+0x2e8>)
 8002350:	7819      	ldrb	r1, [r3, #0]
 8002352:	4b46      	ldr	r3, [pc, #280]	@ (800246c <main+0x2e8>)
 8002354:	785a      	ldrb	r2, [r3, #1]
 8002356:	4b45      	ldr	r3, [pc, #276]	@ (800246c <main+0x2e8>)
 8002358:	789b      	ldrb	r3, [r3, #2]
 800235a:	483b      	ldr	r0, [pc, #236]	@ (8002448 <main+0x2c4>)
 800235c:	f7fe fd76 	bl	8000e4c <SetTime7Seg_Top>
					sTime.Seconds);
		}

		if (encoderValue == 3) {
 8002360:	4b41      	ldr	r3, [pc, #260]	@ (8002468 <main+0x2e4>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b03      	cmp	r3, #3
 8002366:	d127      	bne.n	80023b8 <main+0x234>
			SetSecondLedEvenOdd(&clockReg, sTime.Seconds, sTime.Minutes);
 8002368:	4b40      	ldr	r3, [pc, #256]	@ (800246c <main+0x2e8>)
 800236a:	789b      	ldrb	r3, [r3, #2]
 800236c:	4a3f      	ldr	r2, [pc, #252]	@ (800246c <main+0x2e8>)
 800236e:	7852      	ldrb	r2, [r2, #1]
 8002370:	4619      	mov	r1, r3
 8002372:	4835      	ldr	r0, [pc, #212]	@ (8002448 <main+0x2c4>)
 8002374:	f7fe ffda 	bl	800132c <SetSecondLedEvenOdd>
			SetHourRing(&clockReg, sTime.Hours, 1, 1);
 8002378:	4b3c      	ldr	r3, [pc, #240]	@ (800246c <main+0x2e8>)
 800237a:	7819      	ldrb	r1, [r3, #0]
 800237c:	2301      	movs	r3, #1
 800237e:	2201      	movs	r2, #1
 8002380:	4831      	ldr	r0, [pc, #196]	@ (8002448 <main+0x2c4>)
 8002382:	f7fe fcfd 	bl	8000d80 <SetHourRing>
			colon ? SetDots(&clockReg, 1, 1) : SetDots(&clockReg, 0, 0);
 8002386:	4b3a      	ldr	r3, [pc, #232]	@ (8002470 <main+0x2ec>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	d005      	beq.n	800239c <main+0x218>
 8002390:	2201      	movs	r2, #1
 8002392:	2101      	movs	r1, #1
 8002394:	482c      	ldr	r0, [pc, #176]	@ (8002448 <main+0x2c4>)
 8002396:	f7ff f8db 	bl	8001550 <SetDots>
 800239a:	e004      	b.n	80023a6 <main+0x222>
 800239c:	2200      	movs	r2, #0
 800239e:	2100      	movs	r1, #0
 80023a0:	4829      	ldr	r0, [pc, #164]	@ (8002448 <main+0x2c4>)
 80023a2:	f7ff f8d5 	bl	8001550 <SetDots>
			SetTime7Seg_Top(&clockReg, sTime.Hours, sTime.Minutes,
 80023a6:	4b31      	ldr	r3, [pc, #196]	@ (800246c <main+0x2e8>)
 80023a8:	7819      	ldrb	r1, [r3, #0]
 80023aa:	4b30      	ldr	r3, [pc, #192]	@ (800246c <main+0x2e8>)
 80023ac:	785a      	ldrb	r2, [r3, #1]
 80023ae:	4b2f      	ldr	r3, [pc, #188]	@ (800246c <main+0x2e8>)
 80023b0:	789b      	ldrb	r3, [r3, #2]
 80023b2:	4825      	ldr	r0, [pc, #148]	@ (8002448 <main+0x2c4>)
 80023b4:	f7fe fd4a 	bl	8000e4c <SetTime7Seg_Top>
					sTime.Seconds);
		}

		if (encoderValue == 4) {
 80023b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002468 <main+0x2e4>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2b04      	cmp	r3, #4
 80023be:	d125      	bne.n	800240c <main+0x288>
			SetSecondLedSingle(&clockReg, sTime.Seconds);
 80023c0:	4b2a      	ldr	r3, [pc, #168]	@ (800246c <main+0x2e8>)
 80023c2:	789b      	ldrb	r3, [r3, #2]
 80023c4:	4619      	mov	r1, r3
 80023c6:	4820      	ldr	r0, [pc, #128]	@ (8002448 <main+0x2c4>)
 80023c8:	f7fe fb99 	bl	8000afe <SetSecondLedSingle>
			SetHourRing(&clockReg, sTime.Hours, 1, 1);
 80023cc:	4b27      	ldr	r3, [pc, #156]	@ (800246c <main+0x2e8>)
 80023ce:	7819      	ldrb	r1, [r3, #0]
 80023d0:	2301      	movs	r3, #1
 80023d2:	2201      	movs	r2, #1
 80023d4:	481c      	ldr	r0, [pc, #112]	@ (8002448 <main+0x2c4>)
 80023d6:	f7fe fcd3 	bl	8000d80 <SetHourRing>
			colon ? SetDots(&clockReg, 1, 1) : SetDots(&clockReg, 0, 0);
 80023da:	4b25      	ldr	r3, [pc, #148]	@ (8002470 <main+0x2ec>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d005      	beq.n	80023f0 <main+0x26c>
 80023e4:	2201      	movs	r2, #1
 80023e6:	2101      	movs	r1, #1
 80023e8:	4817      	ldr	r0, [pc, #92]	@ (8002448 <main+0x2c4>)
 80023ea:	f7ff f8b1 	bl	8001550 <SetDots>
 80023ee:	e004      	b.n	80023fa <main+0x276>
 80023f0:	2200      	movs	r2, #0
 80023f2:	2100      	movs	r1, #0
 80023f4:	4814      	ldr	r0, [pc, #80]	@ (8002448 <main+0x2c4>)
 80023f6:	f7ff f8ab 	bl	8001550 <SetDots>
			SetTime7Seg_Top(&clockReg, sTime.Hours, sTime.Minutes,
 80023fa:	4b1c      	ldr	r3, [pc, #112]	@ (800246c <main+0x2e8>)
 80023fc:	7819      	ldrb	r1, [r3, #0]
 80023fe:	4b1b      	ldr	r3, [pc, #108]	@ (800246c <main+0x2e8>)
 8002400:	785a      	ldrb	r2, [r3, #1]
 8002402:	4b1a      	ldr	r3, [pc, #104]	@ (800246c <main+0x2e8>)
 8002404:	789b      	ldrb	r3, [r3, #2]
 8002406:	4810      	ldr	r0, [pc, #64]	@ (8002448 <main+0x2c4>)
 8002408:	f7fe fd20 	bl	8000e4c <SetTime7Seg_Top>
					sTime.Seconds);
		}

		if (encoderValue == 5) {
 800240c:	4b16      	ldr	r3, [pc, #88]	@ (8002468 <main+0x2e4>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b05      	cmp	r3, #5
 8002412:	d137      	bne.n	8002484 <main+0x300>
			SetSecondLedSingle(&clockReg, sTime.Minutes);
 8002414:	4b15      	ldr	r3, [pc, #84]	@ (800246c <main+0x2e8>)
 8002416:	785b      	ldrb	r3, [r3, #1]
 8002418:	4619      	mov	r1, r3
 800241a:	480b      	ldr	r0, [pc, #44]	@ (8002448 <main+0x2c4>)
 800241c:	f7fe fb6f 	bl	8000afe <SetSecondLedSingle>
			SetHourRing(&clockReg, sTime.Hours, 1, 1);
 8002420:	4b12      	ldr	r3, [pc, #72]	@ (800246c <main+0x2e8>)
 8002422:	7819      	ldrb	r1, [r3, #0]
 8002424:	2301      	movs	r3, #1
 8002426:	2201      	movs	r2, #1
 8002428:	4807      	ldr	r0, [pc, #28]	@ (8002448 <main+0x2c4>)
 800242a:	f7fe fca9 	bl	8000d80 <SetHourRing>
			colon ? SetDots(&clockReg, 0, 1) : SetDots(&clockReg, 0, 0);
 800242e:	4b10      	ldr	r3, [pc, #64]	@ (8002470 <main+0x2ec>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b00      	cmp	r3, #0
 8002436:	d01d      	beq.n	8002474 <main+0x2f0>
 8002438:	2201      	movs	r2, #1
 800243a:	2100      	movs	r1, #0
 800243c:	4802      	ldr	r0, [pc, #8]	@ (8002448 <main+0x2c4>)
 800243e:	f7ff f887 	bl	8001550 <SetDots>
 8002442:	e01c      	b.n	800247e <main+0x2fa>
 8002444:	20000770 	.word	0x20000770
 8002448:	20000680 	.word	0x20000680
 800244c:	200007b8 	.word	0x200007b8
 8002450:	20000800 	.word	0x20000800
 8002454:	200000c0 	.word	0x200000c0
 8002458:	20000848 	.word	0x20000848
 800245c:	0800277d 	.word	0x0800277d
 8002460:	08002795 	.word	0x08002795
 8002464:	080027a3 	.word	0x080027a3
 8002468:	20000678 	.word	0x20000678
 800246c:	20000660 	.word	0x20000660
 8002470:	200000bd 	.word	0x200000bd
 8002474:	2200      	movs	r2, #0
 8002476:	2100      	movs	r1, #0
 8002478:	486e      	ldr	r0, [pc, #440]	@ (8002634 <main+0x4b0>)
 800247a:	f7ff f869 	bl	8001550 <SetDots>
			SetTime7Seg_Void(&clockReg);
 800247e:	486d      	ldr	r0, [pc, #436]	@ (8002634 <main+0x4b0>)
 8002480:	f7fe fe1e 	bl	80010c0 <SetTime7Seg_Void>
		}
		if (encoderValue == 6) {
 8002484:	4b6c      	ldr	r3, [pc, #432]	@ (8002638 <main+0x4b4>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2b06      	cmp	r3, #6
 800248a:	d121      	bne.n	80024d0 <main+0x34c>
			SetSecondLedSingle(&clockReg, sTime.Minutes);
 800248c:	4b6b      	ldr	r3, [pc, #428]	@ (800263c <main+0x4b8>)
 800248e:	785b      	ldrb	r3, [r3, #1]
 8002490:	4619      	mov	r1, r3
 8002492:	4868      	ldr	r0, [pc, #416]	@ (8002634 <main+0x4b0>)
 8002494:	f7fe fb33 	bl	8000afe <SetSecondLedSingle>
			SetDots(&clockReg, 0, 0);
 8002498:	2200      	movs	r2, #0
 800249a:	2100      	movs	r1, #0
 800249c:	4865      	ldr	r0, [pc, #404]	@ (8002634 <main+0x4b0>)
 800249e:	f7ff f857 	bl	8001550 <SetDots>
			colon ? SetHourRing(&clockReg, sTime.Hours, 1, 0) : SetHourRing(&clockReg, sTime.Hours, 0, 1);;
 80024a2:	4b67      	ldr	r3, [pc, #412]	@ (8002640 <main+0x4bc>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d007      	beq.n	80024bc <main+0x338>
 80024ac:	4b63      	ldr	r3, [pc, #396]	@ (800263c <main+0x4b8>)
 80024ae:	7819      	ldrb	r1, [r3, #0]
 80024b0:	2300      	movs	r3, #0
 80024b2:	2201      	movs	r2, #1
 80024b4:	485f      	ldr	r0, [pc, #380]	@ (8002634 <main+0x4b0>)
 80024b6:	f7fe fc63 	bl	8000d80 <SetHourRing>
 80024ba:	e006      	b.n	80024ca <main+0x346>
 80024bc:	4b5f      	ldr	r3, [pc, #380]	@ (800263c <main+0x4b8>)
 80024be:	7819      	ldrb	r1, [r3, #0]
 80024c0:	2301      	movs	r3, #1
 80024c2:	2200      	movs	r2, #0
 80024c4:	485b      	ldr	r0, [pc, #364]	@ (8002634 <main+0x4b0>)
 80024c6:	f7fe fc5b 	bl	8000d80 <SetHourRing>
			SetTime7Seg_Void(&clockReg);
 80024ca:	485a      	ldr	r0, [pc, #360]	@ (8002634 <main+0x4b0>)
 80024cc:	f7fe fdf8 	bl	80010c0 <SetTime7Seg_Void>
		}
		if (encoderValue == 7) {
 80024d0:	4b59      	ldr	r3, [pc, #356]	@ (8002638 <main+0x4b4>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b07      	cmp	r3, #7
 80024d6:	d123      	bne.n	8002520 <main+0x39c>
			SetSecondLedAccumulating(&clockReg, sTime.Seconds);
 80024d8:	4b58      	ldr	r3, [pc, #352]	@ (800263c <main+0x4b8>)
 80024da:	789b      	ldrb	r3, [r3, #2]
 80024dc:	4619      	mov	r1, r3
 80024de:	4855      	ldr	r0, [pc, #340]	@ (8002634 <main+0x4b0>)
 80024e0:	f7fe fb67 	bl	8000bb2 <SetSecondLedAccumulating>
			SetHourRingCustom(&clockReg, 2, 2);
 80024e4:	2202      	movs	r2, #2
 80024e6:	2102      	movs	r1, #2
 80024e8:	4852      	ldr	r0, [pc, #328]	@ (8002634 <main+0x4b0>)
 80024ea:	f7ff f863 	bl	80015b4 <SetHourRingCustom>
					colon ? SetDots(&clockReg, 1, 1) : SetDots(&clockReg, 0, 0);
 80024ee:	4b54      	ldr	r3, [pc, #336]	@ (8002640 <main+0x4bc>)
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d005      	beq.n	8002504 <main+0x380>
 80024f8:	2201      	movs	r2, #1
 80024fa:	2101      	movs	r1, #1
 80024fc:	484d      	ldr	r0, [pc, #308]	@ (8002634 <main+0x4b0>)
 80024fe:	f7ff f827 	bl	8001550 <SetDots>
 8002502:	e004      	b.n	800250e <main+0x38a>
 8002504:	2200      	movs	r2, #0
 8002506:	2100      	movs	r1, #0
 8002508:	484a      	ldr	r0, [pc, #296]	@ (8002634 <main+0x4b0>)
 800250a:	f7ff f821 	bl	8001550 <SetDots>
					SetTime7Seg_Top(&clockReg, sTime.Hours, sTime.Minutes,
 800250e:	4b4b      	ldr	r3, [pc, #300]	@ (800263c <main+0x4b8>)
 8002510:	7819      	ldrb	r1, [r3, #0]
 8002512:	4b4a      	ldr	r3, [pc, #296]	@ (800263c <main+0x4b8>)
 8002514:	785a      	ldrb	r2, [r3, #1]
 8002516:	4b49      	ldr	r3, [pc, #292]	@ (800263c <main+0x4b8>)
 8002518:	789b      	ldrb	r3, [r3, #2]
 800251a:	4846      	ldr	r0, [pc, #280]	@ (8002634 <main+0x4b0>)
 800251c:	f7fe fc96 	bl	8000e4c <SetTime7Seg_Top>
							sTime.Seconds);
				}

		if (encoderValue == 8) {
 8002520:	4b45      	ldr	r3, [pc, #276]	@ (8002638 <main+0x4b4>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b08      	cmp	r3, #8
 8002526:	d123      	bne.n	8002570 <main+0x3ec>
					SetSecondLedAccumulating(&clockReg, sTime.Seconds);
 8002528:	4b44      	ldr	r3, [pc, #272]	@ (800263c <main+0x4b8>)
 800252a:	789b      	ldrb	r3, [r3, #2]
 800252c:	4619      	mov	r1, r3
 800252e:	4841      	ldr	r0, [pc, #260]	@ (8002634 <main+0x4b0>)
 8002530:	f7fe fb3f 	bl	8000bb2 <SetSecondLedAccumulating>
					SetHourRingCustom(&clockReg, 1, 2);
 8002534:	2202      	movs	r2, #2
 8002536:	2101      	movs	r1, #1
 8002538:	483e      	ldr	r0, [pc, #248]	@ (8002634 <main+0x4b0>)
 800253a:	f7ff f83b 	bl	80015b4 <SetHourRingCustom>
							colon ? SetDots(&clockReg, 1, 1) : SetDots(&clockReg, 0, 0);
 800253e:	4b40      	ldr	r3, [pc, #256]	@ (8002640 <main+0x4bc>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d005      	beq.n	8002554 <main+0x3d0>
 8002548:	2201      	movs	r2, #1
 800254a:	2101      	movs	r1, #1
 800254c:	4839      	ldr	r0, [pc, #228]	@ (8002634 <main+0x4b0>)
 800254e:	f7fe ffff 	bl	8001550 <SetDots>
 8002552:	e004      	b.n	800255e <main+0x3da>
 8002554:	2200      	movs	r2, #0
 8002556:	2100      	movs	r1, #0
 8002558:	4836      	ldr	r0, [pc, #216]	@ (8002634 <main+0x4b0>)
 800255a:	f7fe fff9 	bl	8001550 <SetDots>
							SetTime7Seg_Top(&clockReg, sTime.Hours, sTime.Minutes,
 800255e:	4b37      	ldr	r3, [pc, #220]	@ (800263c <main+0x4b8>)
 8002560:	7819      	ldrb	r1, [r3, #0]
 8002562:	4b36      	ldr	r3, [pc, #216]	@ (800263c <main+0x4b8>)
 8002564:	785a      	ldrb	r2, [r3, #1]
 8002566:	4b35      	ldr	r3, [pc, #212]	@ (800263c <main+0x4b8>)
 8002568:	789b      	ldrb	r3, [r3, #2]
 800256a:	4832      	ldr	r0, [pc, #200]	@ (8002634 <main+0x4b0>)
 800256c:	f7fe fc6e 	bl	8000e4c <SetTime7Seg_Top>
									sTime.Seconds);
						}
		if (encoderValue == 9) {
 8002570:	4b31      	ldr	r3, [pc, #196]	@ (8002638 <main+0x4b4>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b09      	cmp	r3, #9
 8002576:	d123      	bne.n	80025c0 <main+0x43c>
							SetSecondLedAccumulating(&clockReg, sTime.Seconds);
 8002578:	4b30      	ldr	r3, [pc, #192]	@ (800263c <main+0x4b8>)
 800257a:	789b      	ldrb	r3, [r3, #2]
 800257c:	4619      	mov	r1, r3
 800257e:	482d      	ldr	r0, [pc, #180]	@ (8002634 <main+0x4b0>)
 8002580:	f7fe fb17 	bl	8000bb2 <SetSecondLedAccumulating>
							SetHourRingCustom(&clockReg, 2, 1);
 8002584:	2201      	movs	r2, #1
 8002586:	2102      	movs	r1, #2
 8002588:	482a      	ldr	r0, [pc, #168]	@ (8002634 <main+0x4b0>)
 800258a:	f7ff f813 	bl	80015b4 <SetHourRingCustom>
									colon ? SetDots(&clockReg, 1, 1) : SetDots(&clockReg, 0, 0);
 800258e:	4b2c      	ldr	r3, [pc, #176]	@ (8002640 <main+0x4bc>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d005      	beq.n	80025a4 <main+0x420>
 8002598:	2201      	movs	r2, #1
 800259a:	2101      	movs	r1, #1
 800259c:	4825      	ldr	r0, [pc, #148]	@ (8002634 <main+0x4b0>)
 800259e:	f7fe ffd7 	bl	8001550 <SetDots>
 80025a2:	e004      	b.n	80025ae <main+0x42a>
 80025a4:	2200      	movs	r2, #0
 80025a6:	2100      	movs	r1, #0
 80025a8:	4822      	ldr	r0, [pc, #136]	@ (8002634 <main+0x4b0>)
 80025aa:	f7fe ffd1 	bl	8001550 <SetDots>
									SetTime7Seg_Top(&clockReg, sTime.Hours, sTime.Minutes,
 80025ae:	4b23      	ldr	r3, [pc, #140]	@ (800263c <main+0x4b8>)
 80025b0:	7819      	ldrb	r1, [r3, #0]
 80025b2:	4b22      	ldr	r3, [pc, #136]	@ (800263c <main+0x4b8>)
 80025b4:	785a      	ldrb	r2, [r3, #1]
 80025b6:	4b21      	ldr	r3, [pc, #132]	@ (800263c <main+0x4b8>)
 80025b8:	789b      	ldrb	r3, [r3, #2]
 80025ba:	481e      	ldr	r0, [pc, #120]	@ (8002634 <main+0x4b0>)
 80025bc:	f7fe fc46 	bl	8000e4c <SetTime7Seg_Top>
											sTime.Seconds);
								}
		if (encoderValue == 10) {
 80025c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002638 <main+0x4b4>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b0a      	cmp	r3, #10
 80025c6:	d123      	bne.n	8002610 <main+0x48c>
									SetSecondLedAccumulating2(&clockReg, sTime.Seconds);
 80025c8:	4b1c      	ldr	r3, [pc, #112]	@ (800263c <main+0x4b8>)
 80025ca:	789b      	ldrb	r3, [r3, #2]
 80025cc:	4619      	mov	r1, r3
 80025ce:	4819      	ldr	r0, [pc, #100]	@ (8002634 <main+0x4b0>)
 80025d0:	f7fe fb5f 	bl	8000c92 <SetSecondLedAccumulating2>
									SetHourRingCustom(&clockReg, 2, 2);
 80025d4:	2202      	movs	r2, #2
 80025d6:	2102      	movs	r1, #2
 80025d8:	4816      	ldr	r0, [pc, #88]	@ (8002634 <main+0x4b0>)
 80025da:	f7fe ffeb 	bl	80015b4 <SetHourRingCustom>
											colon ? SetDots(&clockReg, 1, 1) : SetDots(&clockReg, 0, 0);
 80025de:	4b18      	ldr	r3, [pc, #96]	@ (8002640 <main+0x4bc>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <main+0x470>
 80025e8:	2201      	movs	r2, #1
 80025ea:	2101      	movs	r1, #1
 80025ec:	4811      	ldr	r0, [pc, #68]	@ (8002634 <main+0x4b0>)
 80025ee:	f7fe ffaf 	bl	8001550 <SetDots>
 80025f2:	e004      	b.n	80025fe <main+0x47a>
 80025f4:	2200      	movs	r2, #0
 80025f6:	2100      	movs	r1, #0
 80025f8:	480e      	ldr	r0, [pc, #56]	@ (8002634 <main+0x4b0>)
 80025fa:	f7fe ffa9 	bl	8001550 <SetDots>
											SetTime7Seg_Top(&clockReg, sTime.Hours, sTime.Minutes,
 80025fe:	4b0f      	ldr	r3, [pc, #60]	@ (800263c <main+0x4b8>)
 8002600:	7819      	ldrb	r1, [r3, #0]
 8002602:	4b0e      	ldr	r3, [pc, #56]	@ (800263c <main+0x4b8>)
 8002604:	785a      	ldrb	r2, [r3, #1]
 8002606:	4b0d      	ldr	r3, [pc, #52]	@ (800263c <main+0x4b8>)
 8002608:	789b      	ldrb	r3, [r3, #2]
 800260a:	480a      	ldr	r0, [pc, #40]	@ (8002634 <main+0x4b0>)
 800260c:	f7fe fc1e 	bl	8000e4c <SetTime7Seg_Top>

		// Dla przykładu – dolny wyświetlacz: stała wartość
		//SetTime7Seg(&clockReg, 0, encoderValue, 3, false);

		// Aktualizuj rejestry
		UpdateAllDisplays(&clockReg);
 8002610:	4808      	ldr	r0, [pc, #32]	@ (8002634 <main+0x4b0>)
 8002612:	f7fe fe1b 	bl	800124c <UpdateAllDisplays>

		// Opóźnij (np. 100 ms)
		// Rozpoczęcie konwersji ADC
		if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 8002616:	480b      	ldr	r0, [pc, #44]	@ (8002644 <main+0x4c0>)
 8002618:	f000 fe72 	bl	8003300 <HAL_ADC_Start>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <main+0x4a2>
			Error_Handler();
 8002622:	f000 f8c5 	bl	80027b0 <Error_Handler>
		}
		Button_Process();
 8002626:	f7fe f837 	bl	8000698 <Button_Process>
		HAL_Delay(10);
 800262a:	200a      	movs	r0, #10
 800262c:	f000 fe00 	bl	8003230 <HAL_Delay>
		GPS_ProcessBuffer();
 8002630:	e609      	b.n	8002246 <main+0xc2>
 8002632:	bf00      	nop
 8002634:	20000680 	.word	0x20000680
 8002638:	20000678 	.word	0x20000678
 800263c:	20000660 	.word	0x20000660
 8002640:	200000bd 	.word	0x200000bd
 8002644:	20000058 	.word	0x20000058

08002648 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002648:	b580      	push	{r7, lr}
 800264a:	b094      	sub	sp, #80	@ 0x50
 800264c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800264e:	f107 0320 	add.w	r3, r7, #32
 8002652:	2230      	movs	r2, #48	@ 0x30
 8002654:	2100      	movs	r1, #0
 8002656:	4618      	mov	r0, r3
 8002658:	f005 fb6a 	bl	8007d30 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800265c:	f107 030c 	add.w	r3, r7, #12
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	605a      	str	r2, [r3, #4]
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800266c:	2300      	movs	r3, #0
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	4b23      	ldr	r3, [pc, #140]	@ (8002700 <SystemClock_Config+0xb8>)
 8002672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002674:	4a22      	ldr	r2, [pc, #136]	@ (8002700 <SystemClock_Config+0xb8>)
 8002676:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800267a:	6413      	str	r3, [r2, #64]	@ 0x40
 800267c:	4b20      	ldr	r3, [pc, #128]	@ (8002700 <SystemClock_Config+0xb8>)
 800267e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002680:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002684:	60bb      	str	r3, [r7, #8]
 8002686:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002688:	2300      	movs	r3, #0
 800268a:	607b      	str	r3, [r7, #4]
 800268c:	4b1d      	ldr	r3, [pc, #116]	@ (8002704 <SystemClock_Config+0xbc>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002694:	4a1b      	ldr	r2, [pc, #108]	@ (8002704 <SystemClock_Config+0xbc>)
 8002696:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800269a:	6013      	str	r3, [r2, #0]
 800269c:	4b19      	ldr	r3, [pc, #100]	@ (8002704 <SystemClock_Config+0xbc>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80026a4:	607b      	str	r3, [r7, #4]
 80026a6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
 80026a8:	2305      	movs	r3, #5
 80026aa:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026b0:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80026b2:	2301      	movs	r3, #1
 80026b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80026b6:	2300      	movs	r3, #0
 80026b8:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80026ba:	f107 0320 	add.w	r3, r7, #32
 80026be:	4618      	mov	r0, r3
 80026c0:	f002 f8a2 	bl	8004808 <HAL_RCC_OscConfig>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <SystemClock_Config+0x86>
		Error_Handler();
 80026ca:	f000 f871 	bl	80027b0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80026ce:	230f      	movs	r3, #15
 80026d0:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80026d2:	2301      	movs	r3, #1
 80026d4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026d6:	2300      	movs	r3, #0
 80026d8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026da:	2300      	movs	r3, #0
 80026dc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80026e2:	f107 030c 	add.w	r3, r7, #12
 80026e6:	2100      	movs	r1, #0
 80026e8:	4618      	mov	r0, r3
 80026ea:	f002 fb05 	bl	8004cf8 <HAL_RCC_ClockConfig>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <SystemClock_Config+0xb0>
		Error_Handler();
 80026f4:	f000 f85c 	bl	80027b0 <Error_Handler>
	}
}
 80026f8:	bf00      	nop
 80026fa:	3750      	adds	r7, #80	@ 0x50
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40023800 	.word	0x40023800
 8002704:	40007000 	.word	0x40007000

08002708 <Get_RTC_Time>:
}

/**
 * @brief Odczytuje bieżący czas z RTC.
 */
void Get_RTC_Time(void) {
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800270c:	2200      	movs	r2, #0
 800270e:	4905      	ldr	r1, [pc, #20]	@ (8002724 <Get_RTC_Time+0x1c>)
 8002710:	4805      	ldr	r0, [pc, #20]	@ (8002728 <Get_RTC_Time+0x20>)
 8002712:	f002 fedc 	bl	80054ce <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002716:	2200      	movs	r2, #0
 8002718:	4904      	ldr	r1, [pc, #16]	@ (800272c <Get_RTC_Time+0x24>)
 800271a:	4803      	ldr	r0, [pc, #12]	@ (8002728 <Get_RTC_Time+0x20>)
 800271c:	f002 ffb9 	bl	8005692 <HAL_RTC_GetDate>
}
 8002720:	bf00      	nop
 8002722:	bd80      	pop	{r7, pc}
 8002724:	20000660 	.word	0x20000660
 8002728:	20000698 	.word	0x20000698
 800272c:	20000674 	.word	0x20000674

08002730 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
// Sprawdź, czy źródłem przerwania jest TIM5
	if (htim->Instance == TIM4) {
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a0d      	ldr	r2, [pc, #52]	@ (8002774 <HAL_TIM_IC_CaptureCallback+0x44>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d111      	bne.n	8002766 <HAL_TIM_IC_CaptureCallback+0x36>
		// (Opcjonalnie) sprawdź, z którego kanału przyszło wywołanie:
		// if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) { ... }
		// albo if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) { ... }

		// Sprawdź kierunek (czy licznik zlicza w dół czy w górę):
		if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)) {
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0310 	and.w	r3, r3, #16
 800274c:	2b10      	cmp	r3, #16
 800274e:	d105      	bne.n	800275c <HAL_TIM_IC_CaptureCallback+0x2c>
			// Liczymy w dół
			encoderValue--;
 8002750:	4b09      	ldr	r3, [pc, #36]	@ (8002778 <HAL_TIM_IC_CaptureCallback+0x48>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	3b01      	subs	r3, #1
 8002756:	4a08      	ldr	r2, [pc, #32]	@ (8002778 <HAL_TIM_IC_CaptureCallback+0x48>)
 8002758:	6013      	str	r3, [r2, #0]
		} else {
			// Liczymy w górę
			encoderValue++;
		}
	}
}
 800275a:	e004      	b.n	8002766 <HAL_TIM_IC_CaptureCallback+0x36>
			encoderValue++;
 800275c:	4b06      	ldr	r3, [pc, #24]	@ (8002778 <HAL_TIM_IC_CaptureCallback+0x48>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	3301      	adds	r3, #1
 8002762:	4a05      	ldr	r2, [pc, #20]	@ (8002778 <HAL_TIM_IC_CaptureCallback+0x48>)
 8002764:	6013      	str	r3, [r2, #0]
}
 8002766:	bf00      	nop
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	40000800 	.word	0x40000800
 8002778:	20000678 	.word	0x20000678

0800277c <Button1_Pressed>:

/* USER CODE BEGIN 0 */
void Button1_Pressed(void) {
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
	// Implementacja obsługi pojedynczego naciśnięcia przycisku
	encoderValue = 0;
 8002780:	4b03      	ldr	r3, [pc, #12]	@ (8002790 <Button1_Pressed+0x14>)
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
}
 8002786:	bf00      	nop
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	20000678 	.word	0x20000678

08002794 <Button1_DoubleClicked>:

void Button1_DoubleClicked(void) {
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
	// Implementacja obsługi dwukliku przycisku
	//DisplayScrollingText("Napis");
}
 8002798:	bf00      	nop
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr

080027a2 <Button1_Held>:

void Button1_Held(void) {
 80027a2:	b480      	push	{r7}
 80027a4:	af00      	add	r7, sp, #0
	//DisplayScrollingText("Napis");
	// Implementacja obsługi przytrzymania przycisku
}
 80027a6:	bf00      	nop
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027b4:	b672      	cpsid	i
}
 80027b6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();
	while (1) {
 80027b8:	bf00      	nop
 80027ba:	e7fd      	b.n	80027b8 <Error_Handler+0x8>

080027bc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80027c2:	1d3b      	adds	r3, r7, #4
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	605a      	str	r2, [r3, #4]
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	60da      	str	r2, [r3, #12]
 80027ce:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80027d0:	2300      	movs	r3, #0
 80027d2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80027d4:	4b24      	ldr	r3, [pc, #144]	@ (8002868 <MX_RTC_Init+0xac>)
 80027d6:	4a25      	ldr	r2, [pc, #148]	@ (800286c <MX_RTC_Init+0xb0>)
 80027d8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80027da:	4b23      	ldr	r3, [pc, #140]	@ (8002868 <MX_RTC_Init+0xac>)
 80027dc:	2200      	movs	r2, #0
 80027de:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80027e0:	4b21      	ldr	r3, [pc, #132]	@ (8002868 <MX_RTC_Init+0xac>)
 80027e2:	227f      	movs	r2, #127	@ 0x7f
 80027e4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80027e6:	4b20      	ldr	r3, [pc, #128]	@ (8002868 <MX_RTC_Init+0xac>)
 80027e8:	22ff      	movs	r2, #255	@ 0xff
 80027ea:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80027ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002868 <MX_RTC_Init+0xac>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80027f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002868 <MX_RTC_Init+0xac>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80027f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002868 <MX_RTC_Init+0xac>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80027fe:	481a      	ldr	r0, [pc, #104]	@ (8002868 <MX_RTC_Init+0xac>)
 8002800:	f002 fd48 	bl	8005294 <HAL_RTC_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800280a:	f7ff ffd1 	bl	80027b0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800280e:	2300      	movs	r3, #0
 8002810:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002812:	2300      	movs	r3, #0
 8002814:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002816:	2300      	movs	r3, #0
 8002818:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800281a:	2300      	movs	r3, #0
 800281c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800281e:	2300      	movs	r3, #0
 8002820:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002822:	1d3b      	adds	r3, r7, #4
 8002824:	2201      	movs	r2, #1
 8002826:	4619      	mov	r1, r3
 8002828:	480f      	ldr	r0, [pc, #60]	@ (8002868 <MX_RTC_Init+0xac>)
 800282a:	f002 fdb6 	bl	800539a <HAL_RTC_SetTime>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002834:	f7ff ffbc 	bl	80027b0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002838:	2301      	movs	r3, #1
 800283a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800283c:	2301      	movs	r3, #1
 800283e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002840:	2301      	movs	r3, #1
 8002842:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002844:	2300      	movs	r3, #0
 8002846:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002848:	463b      	mov	r3, r7
 800284a:	2201      	movs	r2, #1
 800284c:	4619      	mov	r1, r3
 800284e:	4806      	ldr	r0, [pc, #24]	@ (8002868 <MX_RTC_Init+0xac>)
 8002850:	f002 fe9b 	bl	800558a <HAL_RTC_SetDate>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800285a:	f7ff ffa9 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800285e:	bf00      	nop
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	20000698 	.word	0x20000698
 800286c:	40002800 	.word	0x40002800

08002870 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b088      	sub	sp, #32
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002878:	f107 030c 	add.w	r3, r7, #12
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	60da      	str	r2, [r3, #12]
 8002886:	611a      	str	r2, [r3, #16]
  if(rtcHandle->Instance==RTC)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a0c      	ldr	r2, [pc, #48]	@ (80028c0 <HAL_RTC_MspInit+0x50>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d111      	bne.n	80028b6 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002892:	2302      	movs	r3, #2
 8002894:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002896:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800289a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800289c:	f107 030c 	add.w	r3, r7, #12
 80028a0:	4618      	mov	r0, r3
 80028a2:	f002 fc09 	bl	80050b8 <HAL_RCCEx_PeriphCLKConfig>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80028ac:	f7ff ff80 	bl	80027b0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80028b0:	4b04      	ldr	r3, [pc, #16]	@ (80028c4 <HAL_RTC_MspInit+0x54>)
 80028b2:	2201      	movs	r2, #1
 80028b4:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80028b6:	bf00      	nop
 80028b8:	3720      	adds	r7, #32
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40002800 	.word	0x40002800
 80028c4:	42470e3c 	.word	0x42470e3c

080028c8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80028cc:	4b17      	ldr	r3, [pc, #92]	@ (800292c <MX_SPI1_Init+0x64>)
 80028ce:	4a18      	ldr	r2, [pc, #96]	@ (8002930 <MX_SPI1_Init+0x68>)
 80028d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028d2:	4b16      	ldr	r3, [pc, #88]	@ (800292c <MX_SPI1_Init+0x64>)
 80028d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80028d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028da:	4b14      	ldr	r3, [pc, #80]	@ (800292c <MX_SPI1_Init+0x64>)
 80028dc:	2200      	movs	r2, #0
 80028de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028e0:	4b12      	ldr	r3, [pc, #72]	@ (800292c <MX_SPI1_Init+0x64>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028e6:	4b11      	ldr	r3, [pc, #68]	@ (800292c <MX_SPI1_Init+0x64>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028ec:	4b0f      	ldr	r3, [pc, #60]	@ (800292c <MX_SPI1_Init+0x64>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80028f2:	4b0e      	ldr	r3, [pc, #56]	@ (800292c <MX_SPI1_Init+0x64>)
 80028f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80028fa:	4b0c      	ldr	r3, [pc, #48]	@ (800292c <MX_SPI1_Init+0x64>)
 80028fc:	2220      	movs	r2, #32
 80028fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002900:	4b0a      	ldr	r3, [pc, #40]	@ (800292c <MX_SPI1_Init+0x64>)
 8002902:	2200      	movs	r2, #0
 8002904:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002906:	4b09      	ldr	r3, [pc, #36]	@ (800292c <MX_SPI1_Init+0x64>)
 8002908:	2200      	movs	r2, #0
 800290a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800290c:	4b07      	ldr	r3, [pc, #28]	@ (800292c <MX_SPI1_Init+0x64>)
 800290e:	2200      	movs	r2, #0
 8002910:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002912:	4b06      	ldr	r3, [pc, #24]	@ (800292c <MX_SPI1_Init+0x64>)
 8002914:	220a      	movs	r2, #10
 8002916:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002918:	4804      	ldr	r0, [pc, #16]	@ (800292c <MX_SPI1_Init+0x64>)
 800291a:	f002 ffc7 	bl	80058ac <HAL_SPI_Init>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002924:	f7ff ff44 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002928:	bf00      	nop
 800292a:	bd80      	pop	{r7, pc}
 800292c:	200006b8 	.word	0x200006b8
 8002930:	40013000 	.word	0x40013000

08002934 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b08a      	sub	sp, #40	@ 0x28
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 0314 	add.w	r3, r7, #20
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a34      	ldr	r2, [pc, #208]	@ (8002a24 <HAL_SPI_MspInit+0xf0>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d161      	bne.n	8002a1a <HAL_SPI_MspInit+0xe6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	613b      	str	r3, [r7, #16]
 800295a:	4b33      	ldr	r3, [pc, #204]	@ (8002a28 <HAL_SPI_MspInit+0xf4>)
 800295c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295e:	4a32      	ldr	r2, [pc, #200]	@ (8002a28 <HAL_SPI_MspInit+0xf4>)
 8002960:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002964:	6453      	str	r3, [r2, #68]	@ 0x44
 8002966:	4b30      	ldr	r3, [pc, #192]	@ (8002a28 <HAL_SPI_MspInit+0xf4>)
 8002968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800296e:	613b      	str	r3, [r7, #16]
 8002970:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	4b2c      	ldr	r3, [pc, #176]	@ (8002a28 <HAL_SPI_MspInit+0xf4>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	4a2b      	ldr	r2, [pc, #172]	@ (8002a28 <HAL_SPI_MspInit+0xf4>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	6313      	str	r3, [r2, #48]	@ 0x30
 8002982:	4b29      	ldr	r3, [pc, #164]	@ (8002a28 <HAL_SPI_MspInit+0xf4>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800298e:	23a0      	movs	r3, #160	@ 0xa0
 8002990:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002992:	2302      	movs	r3, #2
 8002994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299a:	2303      	movs	r3, #3
 800299c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800299e:	2305      	movs	r3, #5
 80029a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a2:	f107 0314 	add.w	r3, r7, #20
 80029a6:	4619      	mov	r1, r3
 80029a8:	4820      	ldr	r0, [pc, #128]	@ (8002a2c <HAL_SPI_MspInit+0xf8>)
 80029aa:	f001 fc1f 	bl	80041ec <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80029ae:	4b20      	ldr	r3, [pc, #128]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029b0:	4a20      	ldr	r2, [pc, #128]	@ (8002a34 <HAL_SPI_MspInit+0x100>)
 80029b2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80029b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029b6:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80029ba:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029be:	2240      	movs	r2, #64	@ 0x40
 80029c0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029c8:	4b19      	ldr	r3, [pc, #100]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029ce:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029d0:	4b17      	ldr	r3, [pc, #92]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029d6:	4b16      	ldr	r3, [pc, #88]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029d8:	2200      	movs	r2, #0
 80029da:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80029dc:	4b14      	ldr	r3, [pc, #80]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029de:	2200      	movs	r2, #0
 80029e0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029e2:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029e8:	4b11      	ldr	r3, [pc, #68]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80029ee:	4810      	ldr	r0, [pc, #64]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 80029f0:	f001 f86a 	bl	8003ac8 <HAL_DMA_Init>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 80029fa:	f7ff fed9 	bl	80027b0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a0b      	ldr	r2, [pc, #44]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 8002a02:	649a      	str	r2, [r3, #72]	@ 0x48
 8002a04:	4a0a      	ldr	r2, [pc, #40]	@ (8002a30 <HAL_SPI_MspInit+0xfc>)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	2023      	movs	r0, #35	@ 0x23
 8002a10:	f001 f823 	bl	8003a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002a14:	2023      	movs	r0, #35	@ 0x23
 8002a16:	f001 f83c 	bl	8003a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002a1a:	bf00      	nop
 8002a1c:	3728      	adds	r7, #40	@ 0x28
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40013000 	.word	0x40013000
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40020000 	.word	0x40020000
 8002a30:	20000710 	.word	0x20000710
 8002a34:	40026458 	.word	0x40026458

08002a38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a3e:	2300      	movs	r3, #0
 8002a40:	607b      	str	r3, [r7, #4]
 8002a42:	4b10      	ldr	r3, [pc, #64]	@ (8002a84 <HAL_MspInit+0x4c>)
 8002a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a46:	4a0f      	ldr	r2, [pc, #60]	@ (8002a84 <HAL_MspInit+0x4c>)
 8002a48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a84 <HAL_MspInit+0x4c>)
 8002a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a56:	607b      	str	r3, [r7, #4]
 8002a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	603b      	str	r3, [r7, #0]
 8002a5e:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <HAL_MspInit+0x4c>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	4a08      	ldr	r2, [pc, #32]	@ (8002a84 <HAL_MspInit+0x4c>)
 8002a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <HAL_MspInit+0x4c>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a72:	603b      	str	r3, [r7, #0]
 8002a74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	40023800 	.word	0x40023800

08002a88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a8c:	bf00      	nop
 8002a8e:	e7fd      	b.n	8002a8c <NMI_Handler+0x4>

08002a90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a94:	bf00      	nop
 8002a96:	e7fd      	b.n	8002a94 <HardFault_Handler+0x4>

08002a98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a9c:	bf00      	nop
 8002a9e:	e7fd      	b.n	8002a9c <MemManage_Handler+0x4>

08002aa0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002aa4:	bf00      	nop
 8002aa6:	e7fd      	b.n	8002aa4 <BusFault_Handler+0x4>

08002aa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aac:	bf00      	nop
 8002aae:	e7fd      	b.n	8002aac <UsageFault_Handler+0x4>

08002ab0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ab4:	bf00      	nop
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr

08002abe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002abe:	b480      	push	{r7}
 8002ac0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ac2:	bf00      	nop
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ad0:	bf00      	nop
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr

08002ada <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ade:	f000 fb87 	bl	80031f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ae2:	bf00      	nop
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002aec:	4802      	ldr	r0, [pc, #8]	@ (8002af8 <DMA1_Stream2_IRQHandler+0x10>)
 8002aee:	f001 f913 	bl	8003d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	200005a0 	.word	0x200005a0

08002afc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002b00:	4802      	ldr	r0, [pc, #8]	@ (8002b0c <TIM4_IRQHandler+0x10>)
 8002b02:	f003 fd99 	bl	8006638 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002b06:	bf00      	nop
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	200007b8 	.word	0x200007b8

08002b10 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002b14:	4802      	ldr	r0, [pc, #8]	@ (8002b20 <SPI1_IRQHandler+0x10>)
 8002b16:	f003 f805 	bl	8005b24 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	200006b8 	.word	0x200006b8

08002b24 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8002b28:	4802      	ldr	r0, [pc, #8]	@ (8002b34 <DMA1_Stream7_IRQHandler+0x10>)
 8002b2a:	f001 f8f5 	bl	8003d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000600 	.word	0x20000600

08002b38 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002b3c:	4802      	ldr	r0, [pc, #8]	@ (8002b48 <TIM5_IRQHandler+0x10>)
 8002b3e:	f003 fd7b 	bl	8006638 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002b42:	bf00      	nop
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	20000800 	.word	0x20000800

08002b4c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002b50:	4802      	ldr	r0, [pc, #8]	@ (8002b5c <DMA2_Stream2_IRQHandler+0x10>)
 8002b52:	f001 f8e1 	bl	8003d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20000890 	.word	0x20000890

08002b60 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002b64:	4802      	ldr	r0, [pc, #8]	@ (8002b70 <DMA2_Stream3_IRQHandler+0x10>)
 8002b66:	f001 f8d7 	bl	8003d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000710 	.word	0x20000710

08002b74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b78:	4b06      	ldr	r3, [pc, #24]	@ (8002b94 <SystemInit+0x20>)
 8002b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b7e:	4a05      	ldr	r2, [pc, #20]	@ (8002b94 <SystemInit+0x20>)
 8002b80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	e000ed00 	.word	0xe000ed00

08002b98 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b096      	sub	sp, #88	@ 0x58
 8002b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b9e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	605a      	str	r2, [r3, #4]
 8002ba8:	609a      	str	r2, [r3, #8]
 8002baa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002bb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	605a      	str	r2, [r3, #4]
 8002bc0:	609a      	str	r2, [r3, #8]
 8002bc2:	60da      	str	r2, [r3, #12]
 8002bc4:	611a      	str	r2, [r3, #16]
 8002bc6:	615a      	str	r2, [r3, #20]
 8002bc8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002bca:	1d3b      	adds	r3, r7, #4
 8002bcc:	2220      	movs	r2, #32
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f005 f8ad 	bl	8007d30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002bd6:	4b3e      	ldr	r3, [pc, #248]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002bd8:	4a3e      	ldr	r2, [pc, #248]	@ (8002cd4 <MX_TIM1_Init+0x13c>)
 8002bda:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 8002bdc:	4b3c      	ldr	r3, [pc, #240]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002bde:	2218      	movs	r2, #24
 8002be0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002be2:	4b3b      	ldr	r3, [pc, #236]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8002be8:	4b39      	ldr	r3, [pc, #228]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002bea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002bee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bf0:	4b37      	ldr	r3, [pc, #220]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002bf6:	4b36      	ldr	r3, [pc, #216]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bfc:	4b34      	ldr	r3, [pc, #208]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002c02:	4833      	ldr	r0, [pc, #204]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002c04:	f003 fa08 	bl	8006018 <HAL_TIM_Base_Init>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002c0e:	f7ff fdcf 	bl	80027b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c16:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002c18:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	482c      	ldr	r0, [pc, #176]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002c20:	f003 febc 	bl	800699c <HAL_TIM_ConfigClockSource>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002c2a:	f7ff fdc1 	bl	80027b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002c2e:	4828      	ldr	r0, [pc, #160]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002c30:	f003 faa4 	bl	800617c <HAL_TIM_PWM_Init>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002c3a:	f7ff fdb9 	bl	80027b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c42:	2300      	movs	r3, #0
 8002c44:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c46:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4820      	ldr	r0, [pc, #128]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002c4e:	f004 fa63 	bl	8007118 <HAL_TIMEx_MasterConfigSynchronization>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002c58:	f7ff fdaa 	bl	80027b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c5c:	2360      	movs	r3, #96	@ 0x60
 8002c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002c60:	2300      	movs	r3, #0
 8002c62:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002c64:	2302      	movs	r3, #2
 8002c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c70:	2300      	movs	r3, #0
 8002c72:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c74:	2300      	movs	r3, #0
 8002c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	4619      	mov	r1, r3
 8002c80:	4813      	ldr	r0, [pc, #76]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002c82:	f003 fdc9 	bl	8006818 <HAL_TIM_PWM_ConfigChannel>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002c8c:	f7ff fd90 	bl	80027b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c90:	2300      	movs	r3, #0
 8002c92:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c94:	2300      	movs	r3, #0
 8002c96:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ca4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ca8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002caa:	2300      	movs	r3, #0
 8002cac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002cae:	1d3b      	adds	r3, r7, #4
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	4807      	ldr	r0, [pc, #28]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002cb4:	f004 fa9e 	bl	80071f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002cbe:	f7ff fd77 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002cc2:	4803      	ldr	r0, [pc, #12]	@ (8002cd0 <MX_TIM1_Init+0x138>)
 8002cc4:	f000 f938 	bl	8002f38 <HAL_TIM_MspPostInit>

}
 8002cc8:	bf00      	nop
 8002cca:	3758      	adds	r7, #88	@ 0x58
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	20000770 	.word	0x20000770
 8002cd4:	40010000 	.word	0x40010000

08002cd8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08c      	sub	sp, #48	@ 0x30
 8002cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002cde:	f107 030c 	add.w	r3, r7, #12
 8002ce2:	2224      	movs	r2, #36	@ 0x24
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f005 f822 	bl	8007d30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cec:	1d3b      	adds	r3, r7, #4
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002cf4:	4b20      	ldr	r3, [pc, #128]	@ (8002d78 <MX_TIM4_Init+0xa0>)
 8002cf6:	4a21      	ldr	r2, [pc, #132]	@ (8002d7c <MX_TIM4_Init+0xa4>)
 8002cf8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002cfa:	4b1f      	ldr	r3, [pc, #124]	@ (8002d78 <MX_TIM4_Init+0xa0>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d00:	4b1d      	ldr	r3, [pc, #116]	@ (8002d78 <MX_TIM4_Init+0xa0>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002d06:	4b1c      	ldr	r3, [pc, #112]	@ (8002d78 <MX_TIM4_Init+0xa0>)
 8002d08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d0c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d0e:	4b1a      	ldr	r3, [pc, #104]	@ (8002d78 <MX_TIM4_Init+0xa0>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d14:	4b18      	ldr	r3, [pc, #96]	@ (8002d78 <MX_TIM4_Init+0xa0>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d22:	2301      	movs	r3, #1
 8002d24:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002d2e:	2302      	movs	r3, #2
 8002d30:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d32:	2301      	movs	r3, #1
 8002d34:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d36:	2300      	movs	r3, #0
 8002d38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002d3e:	f107 030c 	add.w	r3, r7, #12
 8002d42:	4619      	mov	r1, r3
 8002d44:	480c      	ldr	r0, [pc, #48]	@ (8002d78 <MX_TIM4_Init+0xa0>)
 8002d46:	f003 fb23 	bl	8006390 <HAL_TIM_Encoder_Init>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002d50:	f7ff fd2e 	bl	80027b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d54:	2300      	movs	r3, #0
 8002d56:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002d5c:	1d3b      	adds	r3, r7, #4
 8002d5e:	4619      	mov	r1, r3
 8002d60:	4805      	ldr	r0, [pc, #20]	@ (8002d78 <MX_TIM4_Init+0xa0>)
 8002d62:	f004 f9d9 	bl	8007118 <HAL_TIMEx_MasterConfigSynchronization>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002d6c:	f7ff fd20 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002d70:	bf00      	nop
 8002d72:	3730      	adds	r7, #48	@ 0x30
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	200007b8 	.word	0x200007b8
 8002d7c:	40000800 	.word	0x40000800

08002d80 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d86:	f107 0308 	add.w	r3, r7, #8
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	605a      	str	r2, [r3, #4]
 8002d90:	609a      	str	r2, [r3, #8]
 8002d92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d94:	463b      	mov	r3, r7
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002e14 <MX_TIM5_Init+0x94>)
 8002d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002e18 <MX_TIM5_Init+0x98>)
 8002da0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 24999;
 8002da2:	4b1c      	ldr	r3, [pc, #112]	@ (8002e14 <MX_TIM5_Init+0x94>)
 8002da4:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8002da8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002daa:	4b1a      	ldr	r3, [pc, #104]	@ (8002e14 <MX_TIM5_Init+0x94>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9;
 8002db0:	4b18      	ldr	r3, [pc, #96]	@ (8002e14 <MX_TIM5_Init+0x94>)
 8002db2:	2209      	movs	r2, #9
 8002db4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002db6:	4b17      	ldr	r3, [pc, #92]	@ (8002e14 <MX_TIM5_Init+0x94>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dbc:	4b15      	ldr	r3, [pc, #84]	@ (8002e14 <MX_TIM5_Init+0x94>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002dc2:	4814      	ldr	r0, [pc, #80]	@ (8002e14 <MX_TIM5_Init+0x94>)
 8002dc4:	f003 f928 	bl	8006018 <HAL_TIM_Base_Init>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002dce:	f7ff fcef 	bl	80027b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dd6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002dd8:	f107 0308 	add.w	r3, r7, #8
 8002ddc:	4619      	mov	r1, r3
 8002dde:	480d      	ldr	r0, [pc, #52]	@ (8002e14 <MX_TIM5_Init+0x94>)
 8002de0:	f003 fddc 	bl	800699c <HAL_TIM_ConfigClockSource>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002dea:	f7ff fce1 	bl	80027b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dee:	2300      	movs	r3, #0
 8002df0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002df2:	2300      	movs	r3, #0
 8002df4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002df6:	463b      	mov	r3, r7
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4806      	ldr	r0, [pc, #24]	@ (8002e14 <MX_TIM5_Init+0x94>)
 8002dfc:	f004 f98c 	bl	8007118 <HAL_TIMEx_MasterConfigSynchronization>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002e06:	f7ff fcd3 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002e0a:	bf00      	nop
 8002e0c:	3718      	adds	r7, #24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	20000800 	.word	0x20000800
 8002e18:	40000c00 	.word	0x40000c00

08002e1c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a18      	ldr	r2, [pc, #96]	@ (8002e8c <HAL_TIM_Base_MspInit+0x70>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d10e      	bne.n	8002e4c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e2e:	2300      	movs	r3, #0
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	4b17      	ldr	r3, [pc, #92]	@ (8002e90 <HAL_TIM_Base_MspInit+0x74>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e36:	4a16      	ldr	r2, [pc, #88]	@ (8002e90 <HAL_TIM_Base_MspInit+0x74>)
 8002e38:	f043 0301 	orr.w	r3, r3, #1
 8002e3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e3e:	4b14      	ldr	r3, [pc, #80]	@ (8002e90 <HAL_TIM_Base_MspInit+0x74>)
 8002e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002e4a:	e01a      	b.n	8002e82 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM5)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a10      	ldr	r2, [pc, #64]	@ (8002e94 <HAL_TIM_Base_MspInit+0x78>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d115      	bne.n	8002e82 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	60bb      	str	r3, [r7, #8]
 8002e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e90 <HAL_TIM_Base_MspInit+0x74>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002e90 <HAL_TIM_Base_MspInit+0x74>)
 8002e60:	f043 0308 	orr.w	r3, r3, #8
 8002e64:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e66:	4b0a      	ldr	r3, [pc, #40]	@ (8002e90 <HAL_TIM_Base_MspInit+0x74>)
 8002e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6a:	f003 0308 	and.w	r3, r3, #8
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002e72:	2200      	movs	r2, #0
 8002e74:	2100      	movs	r1, #0
 8002e76:	2032      	movs	r0, #50	@ 0x32
 8002e78:	f000 fdef 	bl	8003a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002e7c:	2032      	movs	r0, #50	@ 0x32
 8002e7e:	f000 fe08 	bl	8003a92 <HAL_NVIC_EnableIRQ>
}
 8002e82:	bf00      	nop
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40010000 	.word	0x40010000
 8002e90:	40023800 	.word	0x40023800
 8002e94:	40000c00 	.word	0x40000c00

08002e98 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08a      	sub	sp, #40	@ 0x28
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea0:	f107 0314 	add.w	r3, r7, #20
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	609a      	str	r2, [r3, #8]
 8002eac:	60da      	str	r2, [r3, #12]
 8002eae:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8002f2c <HAL_TIM_Encoder_MspInit+0x94>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d133      	bne.n	8002f22 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002eba:	2300      	movs	r3, #0
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8002f30 <HAL_TIM_Encoder_MspInit+0x98>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8002f30 <HAL_TIM_Encoder_MspInit+0x98>)
 8002ec4:	f043 0304 	orr.w	r3, r3, #4
 8002ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eca:	4b19      	ldr	r3, [pc, #100]	@ (8002f30 <HAL_TIM_Encoder_MspInit+0x98>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	613b      	str	r3, [r7, #16]
 8002ed4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	4b15      	ldr	r3, [pc, #84]	@ (8002f30 <HAL_TIM_Encoder_MspInit+0x98>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	4a14      	ldr	r2, [pc, #80]	@ (8002f30 <HAL_TIM_Encoder_MspInit+0x98>)
 8002ee0:	f043 0302 	orr.w	r3, r3, #2
 8002ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ee6:	4b12      	ldr	r3, [pc, #72]	@ (8002f30 <HAL_TIM_Encoder_MspInit+0x98>)
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ef2:	23c0      	movs	r3, #192	@ 0xc0
 8002ef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002efa:	2302      	movs	r3, #2
 8002efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efe:	2300      	movs	r3, #0
 8002f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002f02:	2302      	movs	r3, #2
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f06:	f107 0314 	add.w	r3, r7, #20
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	4809      	ldr	r0, [pc, #36]	@ (8002f34 <HAL_TIM_Encoder_MspInit+0x9c>)
 8002f0e:	f001 f96d 	bl	80041ec <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002f12:	2200      	movs	r2, #0
 8002f14:	2100      	movs	r1, #0
 8002f16:	201e      	movs	r0, #30
 8002f18:	f000 fd9f 	bl	8003a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002f1c:	201e      	movs	r0, #30
 8002f1e:	f000 fdb8 	bl	8003a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002f22:	bf00      	nop
 8002f24:	3728      	adds	r7, #40	@ 0x28
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40000800 	.word	0x40000800
 8002f30:	40023800 	.word	0x40023800
 8002f34:	40020400 	.word	0x40020400

08002f38 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b088      	sub	sp, #32
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f40:	f107 030c 	add.w	r3, r7, #12
 8002f44:	2200      	movs	r2, #0
 8002f46:	601a      	str	r2, [r3, #0]
 8002f48:	605a      	str	r2, [r3, #4]
 8002f4a:	609a      	str	r2, [r3, #8]
 8002f4c:	60da      	str	r2, [r3, #12]
 8002f4e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a12      	ldr	r2, [pc, #72]	@ (8002fa0 <HAL_TIM_MspPostInit+0x68>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d11e      	bne.n	8002f98 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	4b11      	ldr	r3, [pc, #68]	@ (8002fa4 <HAL_TIM_MspPostInit+0x6c>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f62:	4a10      	ldr	r2, [pc, #64]	@ (8002fa4 <HAL_TIM_MspPostInit+0x6c>)
 8002f64:	f043 0301 	orr.w	r3, r3, #1
 8002f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa4 <HAL_TIM_MspPostInit+0x6c>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	60bb      	str	r3, [r7, #8]
 8002f74:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002f76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f7a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f80:	2300      	movs	r3, #0
 8002f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f8c:	f107 030c 	add.w	r3, r7, #12
 8002f90:	4619      	mov	r1, r3
 8002f92:	4805      	ldr	r0, [pc, #20]	@ (8002fa8 <HAL_TIM_MspPostInit+0x70>)
 8002f94:	f001 f92a 	bl	80041ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002f98:	bf00      	nop
 8002f9a:	3720      	adds	r7, #32
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40010000 	.word	0x40010000
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	40020000 	.word	0x40020000

08002fac <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002fb0:	4b11      	ldr	r3, [pc, #68]	@ (8002ff8 <MX_USART1_UART_Init+0x4c>)
 8002fb2:	4a12      	ldr	r2, [pc, #72]	@ (8002ffc <MX_USART1_UART_Init+0x50>)
 8002fb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002fb6:	4b10      	ldr	r3, [pc, #64]	@ (8002ff8 <MX_USART1_UART_Init+0x4c>)
 8002fb8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002fbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff8 <MX_USART1_UART_Init+0x4c>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff8 <MX_USART1_UART_Init+0x4c>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002fca:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff8 <MX_USART1_UART_Init+0x4c>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002fd0:	4b09      	ldr	r3, [pc, #36]	@ (8002ff8 <MX_USART1_UART_Init+0x4c>)
 8002fd2:	220c      	movs	r2, #12
 8002fd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fd6:	4b08      	ldr	r3, [pc, #32]	@ (8002ff8 <MX_USART1_UART_Init+0x4c>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fdc:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <MX_USART1_UART_Init+0x4c>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002fe2:	4805      	ldr	r0, [pc, #20]	@ (8002ff8 <MX_USART1_UART_Init+0x4c>)
 8002fe4:	f004 f96c 	bl	80072c0 <HAL_UART_Init>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002fee:	f7ff fbdf 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ff2:	bf00      	nop
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20000848 	.word	0x20000848
 8002ffc:	40011000 	.word	0x40011000

08003000 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08a      	sub	sp, #40	@ 0x28
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003008:	f107 0314 	add.w	r3, r7, #20
 800300c:	2200      	movs	r2, #0
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	609a      	str	r2, [r3, #8]
 8003014:	60da      	str	r2, [r3, #12]
 8003016:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a31      	ldr	r2, [pc, #196]	@ (80030e4 <HAL_UART_MspInit+0xe4>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d15b      	bne.n	80030da <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	613b      	str	r3, [r7, #16]
 8003026:	4b30      	ldr	r3, [pc, #192]	@ (80030e8 <HAL_UART_MspInit+0xe8>)
 8003028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302a:	4a2f      	ldr	r2, [pc, #188]	@ (80030e8 <HAL_UART_MspInit+0xe8>)
 800302c:	f043 0310 	orr.w	r3, r3, #16
 8003030:	6453      	str	r3, [r2, #68]	@ 0x44
 8003032:	4b2d      	ldr	r3, [pc, #180]	@ (80030e8 <HAL_UART_MspInit+0xe8>)
 8003034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003036:	f003 0310 	and.w	r3, r3, #16
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	4b29      	ldr	r3, [pc, #164]	@ (80030e8 <HAL_UART_MspInit+0xe8>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003046:	4a28      	ldr	r2, [pc, #160]	@ (80030e8 <HAL_UART_MspInit+0xe8>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	6313      	str	r3, [r2, #48]	@ 0x30
 800304e:	4b26      	ldr	r3, [pc, #152]	@ (80030e8 <HAL_UART_MspInit+0xe8>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800305a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800305e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003060:	2302      	movs	r3, #2
 8003062:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003064:	2300      	movs	r3, #0
 8003066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003068:	2303      	movs	r3, #3
 800306a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800306c:	2307      	movs	r3, #7
 800306e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003070:	f107 0314 	add.w	r3, r7, #20
 8003074:	4619      	mov	r1, r3
 8003076:	481d      	ldr	r0, [pc, #116]	@ (80030ec <HAL_UART_MspInit+0xec>)
 8003078:	f001 f8b8 	bl	80041ec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800307c:	4b1c      	ldr	r3, [pc, #112]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 800307e:	4a1d      	ldr	r2, [pc, #116]	@ (80030f4 <HAL_UART_MspInit+0xf4>)
 8003080:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003082:	4b1b      	ldr	r3, [pc, #108]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 8003084:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003088:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800308a:	4b19      	ldr	r3, [pc, #100]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 800308c:	2200      	movs	r2, #0
 800308e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003090:	4b17      	ldr	r3, [pc, #92]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 8003092:	2200      	movs	r2, #0
 8003094:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003096:	4b16      	ldr	r3, [pc, #88]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 8003098:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800309c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800309e:	4b14      	ldr	r3, [pc, #80]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030a4:	4b12      	ldr	r3, [pc, #72]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80030aa:	4b11      	ldr	r3, [pc, #68]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 80030ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030b0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80030b2:	4b0f      	ldr	r3, [pc, #60]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030b8:	4b0d      	ldr	r3, [pc, #52]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80030be:	480c      	ldr	r0, [pc, #48]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 80030c0:	f000 fd02 	bl	8003ac8 <HAL_DMA_Init>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80030ca:	f7ff fb71 	bl	80027b0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a07      	ldr	r2, [pc, #28]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 80030d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030d4:	4a06      	ldr	r2, [pc, #24]	@ (80030f0 <HAL_UART_MspInit+0xf0>)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80030da:	bf00      	nop
 80030dc:	3728      	adds	r7, #40	@ 0x28
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40011000 	.word	0x40011000
 80030e8:	40023800 	.word	0x40023800
 80030ec:	40020000 	.word	0x40020000
 80030f0:	20000890 	.word	0x20000890
 80030f4:	40026440 	.word	0x40026440

080030f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80030f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003130 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80030fc:	f7ff fd3a 	bl	8002b74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003100:	480c      	ldr	r0, [pc, #48]	@ (8003134 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003102:	490d      	ldr	r1, [pc, #52]	@ (8003138 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003104:	4a0d      	ldr	r2, [pc, #52]	@ (800313c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003108:	e002      	b.n	8003110 <LoopCopyDataInit>

0800310a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800310a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800310c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800310e:	3304      	adds	r3, #4

08003110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003114:	d3f9      	bcc.n	800310a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003116:	4a0a      	ldr	r2, [pc, #40]	@ (8003140 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003118:	4c0a      	ldr	r4, [pc, #40]	@ (8003144 <LoopFillZerobss+0x22>)
  movs r3, #0
 800311a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800311c:	e001      	b.n	8003122 <LoopFillZerobss>

0800311e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800311e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003120:	3204      	adds	r2, #4

08003122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003124:	d3fb      	bcc.n	800311e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003126:	f004 fe1d 	bl	8007d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800312a:	f7ff f82b 	bl	8002184 <main>
  bx  lr    
 800312e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003130:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003138:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 800313c:	08007eb4 	.word	0x08007eb4
  ldr r2, =_sbss
 8003140:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 8003144:	200008f4 	.word	0x200008f4

08003148 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003148:	e7fe      	b.n	8003148 <ADC_IRQHandler>
	...

0800314c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003150:	4b0e      	ldr	r3, [pc, #56]	@ (800318c <HAL_Init+0x40>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a0d      	ldr	r2, [pc, #52]	@ (800318c <HAL_Init+0x40>)
 8003156:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800315a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800315c:	4b0b      	ldr	r3, [pc, #44]	@ (800318c <HAL_Init+0x40>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a0a      	ldr	r2, [pc, #40]	@ (800318c <HAL_Init+0x40>)
 8003162:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003166:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003168:	4b08      	ldr	r3, [pc, #32]	@ (800318c <HAL_Init+0x40>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a07      	ldr	r2, [pc, #28]	@ (800318c <HAL_Init+0x40>)
 800316e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003172:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003174:	2003      	movs	r0, #3
 8003176:	f000 fc65 	bl	8003a44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800317a:	200f      	movs	r0, #15
 800317c:	f000 f808 	bl	8003190 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003180:	f7ff fc5a 	bl	8002a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	40023c00 	.word	0x40023c00

08003190 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003198:	4b12      	ldr	r3, [pc, #72]	@ (80031e4 <HAL_InitTick+0x54>)
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	4b12      	ldr	r3, [pc, #72]	@ (80031e8 <HAL_InitTick+0x58>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	4619      	mov	r1, r3
 80031a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80031aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ae:	4618      	mov	r0, r3
 80031b0:	f000 fc7d 	bl	8003aae <HAL_SYSTICK_Config>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e00e      	b.n	80031dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2b0f      	cmp	r3, #15
 80031c2:	d80a      	bhi.n	80031da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031c4:	2200      	movs	r2, #0
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	f04f 30ff 	mov.w	r0, #4294967295
 80031cc:	f000 fc45 	bl	8003a5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031d0:	4a06      	ldr	r2, [pc, #24]	@ (80031ec <HAL_InitTick+0x5c>)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
 80031d8:	e000      	b.n	80031dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	20000030 	.word	0x20000030
 80031e8:	20000038 	.word	0x20000038
 80031ec:	20000034 	.word	0x20000034

080031f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031f4:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <HAL_IncTick+0x20>)
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	461a      	mov	r2, r3
 80031fa:	4b06      	ldr	r3, [pc, #24]	@ (8003214 <HAL_IncTick+0x24>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4413      	add	r3, r2
 8003200:	4a04      	ldr	r2, [pc, #16]	@ (8003214 <HAL_IncTick+0x24>)
 8003202:	6013      	str	r3, [r2, #0]
}
 8003204:	bf00      	nop
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	20000038 	.word	0x20000038
 8003214:	200008f0 	.word	0x200008f0

08003218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  return uwTick;
 800321c:	4b03      	ldr	r3, [pc, #12]	@ (800322c <HAL_GetTick+0x14>)
 800321e:	681b      	ldr	r3, [r3, #0]
}
 8003220:	4618      	mov	r0, r3
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	200008f0 	.word	0x200008f0

08003230 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003238:	f7ff ffee 	bl	8003218 <HAL_GetTick>
 800323c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003248:	d005      	beq.n	8003256 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800324a:	4b0a      	ldr	r3, [pc, #40]	@ (8003274 <HAL_Delay+0x44>)
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	461a      	mov	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	4413      	add	r3, r2
 8003254:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003256:	bf00      	nop
 8003258:	f7ff ffde 	bl	8003218 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	429a      	cmp	r2, r3
 8003266:	d8f7      	bhi.n	8003258 <HAL_Delay+0x28>
  {
  }
}
 8003268:	bf00      	nop
 800326a:	bf00      	nop
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	20000038 	.word	0x20000038

08003278 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003280:	2300      	movs	r3, #0
 8003282:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e033      	b.n	80032f6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003292:	2b00      	cmp	r3, #0
 8003294:	d109      	bne.n	80032aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f7fd f966 	bl	8000568 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ae:	f003 0310 	and.w	r3, r3, #16
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d118      	bne.n	80032e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80032be:	f023 0302 	bic.w	r3, r3, #2
 80032c2:	f043 0202 	orr.w	r2, r3, #2
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 f9ee 	bl	80036ac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032da:	f023 0303 	bic.w	r3, r3, #3
 80032de:	f043 0201 	orr.w	r2, r3, #1
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80032e6:	e001      	b.n	80032ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80032f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003308:	2300      	movs	r3, #0
 800330a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003312:	2b01      	cmp	r3, #1
 8003314:	d101      	bne.n	800331a <HAL_ADC_Start+0x1a>
 8003316:	2302      	movs	r3, #2
 8003318:	e097      	b.n	800344a <HAL_ADC_Start+0x14a>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	2b01      	cmp	r3, #1
 800332e:	d018      	beq.n	8003362 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	689a      	ldr	r2, [r3, #8]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f042 0201 	orr.w	r2, r2, #1
 800333e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003340:	4b45      	ldr	r3, [pc, #276]	@ (8003458 <HAL_ADC_Start+0x158>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a45      	ldr	r2, [pc, #276]	@ (800345c <HAL_ADC_Start+0x15c>)
 8003346:	fba2 2303 	umull	r2, r3, r2, r3
 800334a:	0c9a      	lsrs	r2, r3, #18
 800334c:	4613      	mov	r3, r2
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	4413      	add	r3, r2
 8003352:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003354:	e002      	b.n	800335c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	3b01      	subs	r3, #1
 800335a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1f9      	bne.n	8003356 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 0301 	and.w	r3, r3, #1
 800336c:	2b01      	cmp	r3, #1
 800336e:	d15f      	bne.n	8003430 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003378:	f023 0301 	bic.w	r3, r3, #1
 800337c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800338e:	2b00      	cmp	r3, #0
 8003390:	d007      	beq.n	80033a2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003396:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800339a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033ae:	d106      	bne.n	80033be <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b4:	f023 0206 	bic.w	r2, r3, #6
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	645a      	str	r2, [r3, #68]	@ 0x44
 80033bc:	e002      	b.n	80033c4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033cc:	4b24      	ldr	r3, [pc, #144]	@ (8003460 <HAL_ADC_Start+0x160>)
 80033ce:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80033d8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f003 031f 	and.w	r3, r3, #31
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10f      	bne.n	8003406 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d129      	bne.n	8003448 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689a      	ldr	r2, [r3, #8]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003402:	609a      	str	r2, [r3, #8]
 8003404:	e020      	b.n	8003448 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a16      	ldr	r2, [pc, #88]	@ (8003464 <HAL_ADC_Start+0x164>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d11b      	bne.n	8003448 <HAL_ADC_Start+0x148>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d114      	bne.n	8003448 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800342c:	609a      	str	r2, [r3, #8]
 800342e:	e00b      	b.n	8003448 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003434:	f043 0210 	orr.w	r2, r3, #16
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003440:	f043 0201 	orr.w	r2, r3, #1
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3714      	adds	r7, #20
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	20000030 	.word	0x20000030
 800345c:	431bde83 	.word	0x431bde83
 8003460:	40012300 	.word	0x40012300
 8003464:	40012000 	.word	0x40012000

08003468 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003472:	2300      	movs	r3, #0
 8003474:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800347c:	2b01      	cmp	r3, #1
 800347e:	d101      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x1c>
 8003480:	2302      	movs	r3, #2
 8003482:	e105      	b.n	8003690 <HAL_ADC_ConfigChannel+0x228>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2b09      	cmp	r3, #9
 8003492:	d925      	bls.n	80034e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68d9      	ldr	r1, [r3, #12]
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	b29b      	uxth	r3, r3
 80034a0:	461a      	mov	r2, r3
 80034a2:	4613      	mov	r3, r2
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	4413      	add	r3, r2
 80034a8:	3b1e      	subs	r3, #30
 80034aa:	2207      	movs	r2, #7
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43da      	mvns	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	400a      	ands	r2, r1
 80034b8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68d9      	ldr	r1, [r3, #12]
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	4618      	mov	r0, r3
 80034cc:	4603      	mov	r3, r0
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	4403      	add	r3, r0
 80034d2:	3b1e      	subs	r3, #30
 80034d4:	409a      	lsls	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	60da      	str	r2, [r3, #12]
 80034de:	e022      	b.n	8003526 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6919      	ldr	r1, [r3, #16]
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	461a      	mov	r2, r3
 80034ee:	4613      	mov	r3, r2
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	4413      	add	r3, r2
 80034f4:	2207      	movs	r2, #7
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43da      	mvns	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	400a      	ands	r2, r1
 8003502:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6919      	ldr	r1, [r3, #16]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	b29b      	uxth	r3, r3
 8003514:	4618      	mov	r0, r3
 8003516:	4603      	mov	r3, r0
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	4403      	add	r3, r0
 800351c:	409a      	lsls	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b06      	cmp	r3, #6
 800352c:	d824      	bhi.n	8003578 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	4613      	mov	r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	4413      	add	r3, r2
 800353e:	3b05      	subs	r3, #5
 8003540:	221f      	movs	r2, #31
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43da      	mvns	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	400a      	ands	r2, r1
 800354e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	b29b      	uxth	r3, r3
 800355c:	4618      	mov	r0, r3
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	4613      	mov	r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	4413      	add	r3, r2
 8003568:	3b05      	subs	r3, #5
 800356a:	fa00 f203 	lsl.w	r2, r0, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	635a      	str	r2, [r3, #52]	@ 0x34
 8003576:	e04c      	b.n	8003612 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	2b0c      	cmp	r3, #12
 800357e:	d824      	bhi.n	80035ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	4613      	mov	r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4413      	add	r3, r2
 8003590:	3b23      	subs	r3, #35	@ 0x23
 8003592:	221f      	movs	r2, #31
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	43da      	mvns	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	400a      	ands	r2, r1
 80035a0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	4618      	mov	r0, r3
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	4613      	mov	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4413      	add	r3, r2
 80035ba:	3b23      	subs	r3, #35	@ 0x23
 80035bc:	fa00 f203 	lsl.w	r2, r0, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80035c8:	e023      	b.n	8003612 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	3b41      	subs	r3, #65	@ 0x41
 80035dc:	221f      	movs	r2, #31
 80035de:	fa02 f303 	lsl.w	r3, r2, r3
 80035e2:	43da      	mvns	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	400a      	ands	r2, r1
 80035ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	4618      	mov	r0, r3
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	4613      	mov	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4413      	add	r3, r2
 8003604:	3b41      	subs	r3, #65	@ 0x41
 8003606:	fa00 f203 	lsl.w	r2, r0, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003612:	4b22      	ldr	r3, [pc, #136]	@ (800369c <HAL_ADC_ConfigChannel+0x234>)
 8003614:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a21      	ldr	r2, [pc, #132]	@ (80036a0 <HAL_ADC_ConfigChannel+0x238>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d109      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x1cc>
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b12      	cmp	r3, #18
 8003626:	d105      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a19      	ldr	r2, [pc, #100]	@ (80036a0 <HAL_ADC_ConfigChannel+0x238>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d123      	bne.n	8003686 <HAL_ADC_ConfigChannel+0x21e>
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2b10      	cmp	r3, #16
 8003644:	d003      	beq.n	800364e <HAL_ADC_ConfigChannel+0x1e6>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2b11      	cmp	r3, #17
 800364c:	d11b      	bne.n	8003686 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2b10      	cmp	r3, #16
 8003660:	d111      	bne.n	8003686 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003662:	4b10      	ldr	r3, [pc, #64]	@ (80036a4 <HAL_ADC_ConfigChannel+0x23c>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a10      	ldr	r2, [pc, #64]	@ (80036a8 <HAL_ADC_ConfigChannel+0x240>)
 8003668:	fba2 2303 	umull	r2, r3, r2, r3
 800366c:	0c9a      	lsrs	r2, r3, #18
 800366e:	4613      	mov	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	4413      	add	r3, r2
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003678:	e002      	b.n	8003680 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	3b01      	subs	r3, #1
 800367e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1f9      	bne.n	800367a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3714      	adds	r7, #20
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr
 800369c:	40012300 	.word	0x40012300
 80036a0:	40012000 	.word	0x40012000
 80036a4:	20000030 	.word	0x20000030
 80036a8:	431bde83 	.word	0x431bde83

080036ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036b4:	4b79      	ldr	r3, [pc, #484]	@ (800389c <ADC_Init+0x1f0>)
 80036b6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	685a      	ldr	r2, [r3, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	431a      	orrs	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6859      	ldr	r1, [r3, #4]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	021a      	lsls	r2, r3, #8
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003704:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6859      	ldr	r1, [r3, #4]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	430a      	orrs	r2, r1
 8003716:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	689a      	ldr	r2, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003726:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6899      	ldr	r1, [r3, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373e:	4a58      	ldr	r2, [pc, #352]	@ (80038a0 <ADC_Init+0x1f4>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d022      	beq.n	800378a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003752:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6899      	ldr	r1, [r3, #8]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	689a      	ldr	r2, [r3, #8]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003774:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6899      	ldr	r1, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	609a      	str	r2, [r3, #8]
 8003788:	e00f      	b.n	80037aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003798:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80037a8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 0202 	bic.w	r2, r2, #2
 80037b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	6899      	ldr	r1, [r3, #8]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	7e1b      	ldrb	r3, [r3, #24]
 80037c4:	005a      	lsls	r2, r3, #1
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d01b      	beq.n	8003810 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037e6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	685a      	ldr	r2, [r3, #4]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80037f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6859      	ldr	r1, [r3, #4]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003802:	3b01      	subs	r3, #1
 8003804:	035a      	lsls	r2, r3, #13
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	430a      	orrs	r2, r1
 800380c:	605a      	str	r2, [r3, #4]
 800380e:	e007      	b.n	8003820 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800381e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800382e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	3b01      	subs	r3, #1
 800383c:	051a      	lsls	r2, r3, #20
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	689a      	ldr	r2, [r3, #8]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003854:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	6899      	ldr	r1, [r3, #8]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003862:	025a      	lsls	r2, r3, #9
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	430a      	orrs	r2, r1
 800386a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689a      	ldr	r2, [r3, #8]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800387a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6899      	ldr	r1, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	029a      	lsls	r2, r3, #10
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	609a      	str	r2, [r3, #8]
}
 8003890:	bf00      	nop
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	40012300 	.word	0x40012300
 80038a0:	0f000001 	.word	0x0f000001

080038a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f003 0307 	and.w	r3, r3, #7
 80038b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038b4:	4b0c      	ldr	r3, [pc, #48]	@ (80038e8 <__NVIC_SetPriorityGrouping+0x44>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ba:	68ba      	ldr	r2, [r7, #8]
 80038bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038c0:	4013      	ands	r3, r2
 80038c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038d6:	4a04      	ldr	r2, [pc, #16]	@ (80038e8 <__NVIC_SetPriorityGrouping+0x44>)
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	60d3      	str	r3, [r2, #12]
}
 80038dc:	bf00      	nop
 80038de:	3714      	adds	r7, #20
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr
 80038e8:	e000ed00 	.word	0xe000ed00

080038ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038f0:	4b04      	ldr	r3, [pc, #16]	@ (8003904 <__NVIC_GetPriorityGrouping+0x18>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	0a1b      	lsrs	r3, r3, #8
 80038f6:	f003 0307 	and.w	r3, r3, #7
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr
 8003904:	e000ed00 	.word	0xe000ed00

08003908 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	4603      	mov	r3, r0
 8003910:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003916:	2b00      	cmp	r3, #0
 8003918:	db0b      	blt.n	8003932 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800391a:	79fb      	ldrb	r3, [r7, #7]
 800391c:	f003 021f 	and.w	r2, r3, #31
 8003920:	4907      	ldr	r1, [pc, #28]	@ (8003940 <__NVIC_EnableIRQ+0x38>)
 8003922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003926:	095b      	lsrs	r3, r3, #5
 8003928:	2001      	movs	r0, #1
 800392a:	fa00 f202 	lsl.w	r2, r0, r2
 800392e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003932:	bf00      	nop
 8003934:	370c      	adds	r7, #12
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop
 8003940:	e000e100 	.word	0xe000e100

08003944 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	4603      	mov	r3, r0
 800394c:	6039      	str	r1, [r7, #0]
 800394e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003954:	2b00      	cmp	r3, #0
 8003956:	db0a      	blt.n	800396e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	b2da      	uxtb	r2, r3
 800395c:	490c      	ldr	r1, [pc, #48]	@ (8003990 <__NVIC_SetPriority+0x4c>)
 800395e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003962:	0112      	lsls	r2, r2, #4
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	440b      	add	r3, r1
 8003968:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800396c:	e00a      	b.n	8003984 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	b2da      	uxtb	r2, r3
 8003972:	4908      	ldr	r1, [pc, #32]	@ (8003994 <__NVIC_SetPriority+0x50>)
 8003974:	79fb      	ldrb	r3, [r7, #7]
 8003976:	f003 030f 	and.w	r3, r3, #15
 800397a:	3b04      	subs	r3, #4
 800397c:	0112      	lsls	r2, r2, #4
 800397e:	b2d2      	uxtb	r2, r2
 8003980:	440b      	add	r3, r1
 8003982:	761a      	strb	r2, [r3, #24]
}
 8003984:	bf00      	nop
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr
 8003990:	e000e100 	.word	0xe000e100
 8003994:	e000ed00 	.word	0xe000ed00

08003998 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003998:	b480      	push	{r7}
 800399a:	b089      	sub	sp, #36	@ 0x24
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f1c3 0307 	rsb	r3, r3, #7
 80039b2:	2b04      	cmp	r3, #4
 80039b4:	bf28      	it	cs
 80039b6:	2304      	movcs	r3, #4
 80039b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	3304      	adds	r3, #4
 80039be:	2b06      	cmp	r3, #6
 80039c0:	d902      	bls.n	80039c8 <NVIC_EncodePriority+0x30>
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	3b03      	subs	r3, #3
 80039c6:	e000      	b.n	80039ca <NVIC_EncodePriority+0x32>
 80039c8:	2300      	movs	r3, #0
 80039ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039cc:	f04f 32ff 	mov.w	r2, #4294967295
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	fa02 f303 	lsl.w	r3, r2, r3
 80039d6:	43da      	mvns	r2, r3
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	401a      	ands	r2, r3
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039e0:	f04f 31ff 	mov.w	r1, #4294967295
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	fa01 f303 	lsl.w	r3, r1, r3
 80039ea:	43d9      	mvns	r1, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039f0:	4313      	orrs	r3, r2
         );
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3724      	adds	r7, #36	@ 0x24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
	...

08003a00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a10:	d301      	bcc.n	8003a16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a12:	2301      	movs	r3, #1
 8003a14:	e00f      	b.n	8003a36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a16:	4a0a      	ldr	r2, [pc, #40]	@ (8003a40 <SysTick_Config+0x40>)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a1e:	210f      	movs	r1, #15
 8003a20:	f04f 30ff 	mov.w	r0, #4294967295
 8003a24:	f7ff ff8e 	bl	8003944 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a28:	4b05      	ldr	r3, [pc, #20]	@ (8003a40 <SysTick_Config+0x40>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a2e:	4b04      	ldr	r3, [pc, #16]	@ (8003a40 <SysTick_Config+0x40>)
 8003a30:	2207      	movs	r2, #7
 8003a32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3708      	adds	r7, #8
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	e000e010 	.word	0xe000e010

08003a44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f7ff ff29 	bl	80038a4 <__NVIC_SetPriorityGrouping>
}
 8003a52:	bf00      	nop
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b086      	sub	sp, #24
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	4603      	mov	r3, r0
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	607a      	str	r2, [r7, #4]
 8003a66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a6c:	f7ff ff3e 	bl	80038ec <__NVIC_GetPriorityGrouping>
 8003a70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	68b9      	ldr	r1, [r7, #8]
 8003a76:	6978      	ldr	r0, [r7, #20]
 8003a78:	f7ff ff8e 	bl	8003998 <NVIC_EncodePriority>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a82:	4611      	mov	r1, r2
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7ff ff5d 	bl	8003944 <__NVIC_SetPriority>
}
 8003a8a:	bf00      	nop
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b082      	sub	sp, #8
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	4603      	mov	r3, r0
 8003a9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7ff ff31 	bl	8003908 <__NVIC_EnableIRQ>
}
 8003aa6:	bf00      	nop
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}

08003aae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b082      	sub	sp, #8
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7ff ffa2 	bl	8003a00 <SysTick_Config>
 8003abc:	4603      	mov	r3, r0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
	...

08003ac8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ad4:	f7ff fba0 	bl	8003218 <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d101      	bne.n	8003ae4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e099      	b.n	8003c18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0201 	bic.w	r2, r2, #1
 8003b02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b04:	e00f      	b.n	8003b26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b06:	f7ff fb87 	bl	8003218 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b05      	cmp	r3, #5
 8003b12:	d908      	bls.n	8003b26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2220      	movs	r2, #32
 8003b18:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2203      	movs	r2, #3
 8003b1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e078      	b.n	8003c18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1e8      	bne.n	8003b06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	4b38      	ldr	r3, [pc, #224]	@ (8003c20 <HAL_DMA_Init+0x158>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685a      	ldr	r2, [r3, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d107      	bne.n	8003b90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f023 0307 	bic.w	r3, r3, #7
 8003ba6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d117      	bne.n	8003bea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00e      	beq.n	8003bea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 fa91 	bl	80040f4 <DMA_CheckFifoParam>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d008      	beq.n	8003bea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2240      	movs	r2, #64	@ 0x40
 8003bdc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003be6:	2301      	movs	r3, #1
 8003be8:	e016      	b.n	8003c18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 fa48 	bl	8004088 <DMA_CalcBaseAndBitshift>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c00:	223f      	movs	r2, #63	@ 0x3f
 8003c02:	409a      	lsls	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3718      	adds	r7, #24
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	f010803f 	.word	0xf010803f

08003c24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
 8003c30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c32:	2300      	movs	r3, #0
 8003c34:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d101      	bne.n	8003c4a <HAL_DMA_Start_IT+0x26>
 8003c46:	2302      	movs	r3, #2
 8003c48:	e040      	b.n	8003ccc <HAL_DMA_Start_IT+0xa8>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d12f      	bne.n	8003cbe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2202      	movs	r2, #2
 8003c62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	68b9      	ldr	r1, [r7, #8]
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f000 f9da 	bl	800402c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c7c:	223f      	movs	r2, #63	@ 0x3f
 8003c7e:	409a      	lsls	r2, r3
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f042 0216 	orr.w	r2, r2, #22
 8003c92:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d007      	beq.n	8003cac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f042 0208 	orr.w	r2, r2, #8
 8003caa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	e005      	b.n	8003cca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003cca:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3718      	adds	r7, #24
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d004      	beq.n	8003cf2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2280      	movs	r2, #128	@ 0x80
 8003cec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e00c      	b.n	8003d0c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2205      	movs	r2, #5
 8003cf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0201 	bic.w	r2, r2, #1
 8003d08:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b086      	sub	sp, #24
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d24:	4b8e      	ldr	r3, [pc, #568]	@ (8003f60 <HAL_DMA_IRQHandler+0x248>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a8e      	ldr	r2, [pc, #568]	@ (8003f64 <HAL_DMA_IRQHandler+0x24c>)
 8003d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2e:	0a9b      	lsrs	r3, r3, #10
 8003d30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d42:	2208      	movs	r2, #8
 8003d44:	409a      	lsls	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d01a      	beq.n	8003d84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0304 	and.w	r3, r3, #4
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d013      	beq.n	8003d84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f022 0204 	bic.w	r2, r2, #4
 8003d6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d70:	2208      	movs	r2, #8
 8003d72:	409a      	lsls	r2, r3
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7c:	f043 0201 	orr.w	r2, r3, #1
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d88:	2201      	movs	r2, #1
 8003d8a:	409a      	lsls	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d012      	beq.n	8003dba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00b      	beq.n	8003dba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da6:	2201      	movs	r2, #1
 8003da8:	409a      	lsls	r2, r3
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db2:	f043 0202 	orr.w	r2, r3, #2
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dbe:	2204      	movs	r2, #4
 8003dc0:	409a      	lsls	r2, r3
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d012      	beq.n	8003df0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d00b      	beq.n	8003df0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ddc:	2204      	movs	r2, #4
 8003dde:	409a      	lsls	r2, r3
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de8:	f043 0204 	orr.w	r2, r3, #4
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df4:	2210      	movs	r2, #16
 8003df6:	409a      	lsls	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d043      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0308 	and.w	r3, r3, #8
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d03c      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e12:	2210      	movs	r2, #16
 8003e14:	409a      	lsls	r2, r3
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d018      	beq.n	8003e5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d108      	bne.n	8003e48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d024      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	4798      	blx	r3
 8003e46:	e01f      	b.n	8003e88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d01b      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	4798      	blx	r3
 8003e58:	e016      	b.n	8003e88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d107      	bne.n	8003e78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 0208 	bic.w	r2, r2, #8
 8003e76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d003      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e8c:	2220      	movs	r2, #32
 8003e8e:	409a      	lsls	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	4013      	ands	r3, r2
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	f000 808f 	beq.w	8003fb8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0310 	and.w	r3, r3, #16
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 8087 	beq.w	8003fb8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eae:	2220      	movs	r2, #32
 8003eb0:	409a      	lsls	r2, r3
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b05      	cmp	r3, #5
 8003ec0:	d136      	bne.n	8003f30 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f022 0216 	bic.w	r2, r2, #22
 8003ed0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695a      	ldr	r2, [r3, #20]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ee0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d103      	bne.n	8003ef2 <HAL_DMA_IRQHandler+0x1da>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d007      	beq.n	8003f02 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f022 0208 	bic.w	r2, r2, #8
 8003f00:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f06:	223f      	movs	r2, #63	@ 0x3f
 8003f08:	409a      	lsls	r2, r3
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d07e      	beq.n	8004024 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	4798      	blx	r3
        }
        return;
 8003f2e:	e079      	b.n	8004024 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d01d      	beq.n	8003f7a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10d      	bne.n	8003f68 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d031      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	4798      	blx	r3
 8003f5c:	e02c      	b.n	8003fb8 <HAL_DMA_IRQHandler+0x2a0>
 8003f5e:	bf00      	nop
 8003f60:	20000030 	.word	0x20000030
 8003f64:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d023      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	4798      	blx	r3
 8003f78:	e01e      	b.n	8003fb8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10f      	bne.n	8003fa8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 0210 	bic.w	r2, r2, #16
 8003f96:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d003      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d032      	beq.n	8004026 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d022      	beq.n	8004012 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2205      	movs	r2, #5
 8003fd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0201 	bic.w	r2, r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	60bb      	str	r3, [r7, #8]
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d307      	bcc.n	8004000 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1f2      	bne.n	8003fe4 <HAL_DMA_IRQHandler+0x2cc>
 8003ffe:	e000      	b.n	8004002 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004000:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004016:	2b00      	cmp	r3, #0
 8004018:	d005      	beq.n	8004026 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	4798      	blx	r3
 8004022:	e000      	b.n	8004026 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004024:	bf00      	nop
    }
  }
}
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
 8004038:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004048:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	2b40      	cmp	r3, #64	@ 0x40
 8004058:	d108      	bne.n	800406c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68ba      	ldr	r2, [r7, #8]
 8004068:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800406a:	e007      	b.n	800407c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	60da      	str	r2, [r3, #12]
}
 800407c:	bf00      	nop
 800407e:	3714      	adds	r7, #20
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	3b10      	subs	r3, #16
 8004098:	4a14      	ldr	r2, [pc, #80]	@ (80040ec <DMA_CalcBaseAndBitshift+0x64>)
 800409a:	fba2 2303 	umull	r2, r3, r2, r3
 800409e:	091b      	lsrs	r3, r3, #4
 80040a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040a2:	4a13      	ldr	r2, [pc, #76]	@ (80040f0 <DMA_CalcBaseAndBitshift+0x68>)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4413      	add	r3, r2
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	461a      	mov	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d909      	bls.n	80040ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80040be:	f023 0303 	bic.w	r3, r3, #3
 80040c2:	1d1a      	adds	r2, r3, #4
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	659a      	str	r2, [r3, #88]	@ 0x58
 80040c8:	e007      	b.n	80040da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80040d2:	f023 0303 	bic.w	r3, r3, #3
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	aaaaaaab 	.word	0xaaaaaaab
 80040f0:	08007e9c 	.word	0x08007e9c

080040f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040fc:	2300      	movs	r3, #0
 80040fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004104:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d11f      	bne.n	800414e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	2b03      	cmp	r3, #3
 8004112:	d856      	bhi.n	80041c2 <DMA_CheckFifoParam+0xce>
 8004114:	a201      	add	r2, pc, #4	@ (adr r2, 800411c <DMA_CheckFifoParam+0x28>)
 8004116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411a:	bf00      	nop
 800411c:	0800412d 	.word	0x0800412d
 8004120:	0800413f 	.word	0x0800413f
 8004124:	0800412d 	.word	0x0800412d
 8004128:	080041c3 	.word	0x080041c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004130:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d046      	beq.n	80041c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800413c:	e043      	b.n	80041c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004142:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004146:	d140      	bne.n	80041ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800414c:	e03d      	b.n	80041ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004156:	d121      	bne.n	800419c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	2b03      	cmp	r3, #3
 800415c:	d837      	bhi.n	80041ce <DMA_CheckFifoParam+0xda>
 800415e:	a201      	add	r2, pc, #4	@ (adr r2, 8004164 <DMA_CheckFifoParam+0x70>)
 8004160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004164:	08004175 	.word	0x08004175
 8004168:	0800417b 	.word	0x0800417b
 800416c:	08004175 	.word	0x08004175
 8004170:	0800418d 	.word	0x0800418d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	73fb      	strb	r3, [r7, #15]
      break;
 8004178:	e030      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d025      	beq.n	80041d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800418a:	e022      	b.n	80041d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004190:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004194:	d11f      	bne.n	80041d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800419a:	e01c      	b.n	80041d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d903      	bls.n	80041aa <DMA_CheckFifoParam+0xb6>
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	2b03      	cmp	r3, #3
 80041a6:	d003      	beq.n	80041b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041a8:	e018      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	73fb      	strb	r3, [r7, #15]
      break;
 80041ae:	e015      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00e      	beq.n	80041da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	73fb      	strb	r3, [r7, #15]
      break;
 80041c0:	e00b      	b.n	80041da <DMA_CheckFifoParam+0xe6>
      break;
 80041c2:	bf00      	nop
 80041c4:	e00a      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041c6:	bf00      	nop
 80041c8:	e008      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041ca:	bf00      	nop
 80041cc:	e006      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041ce:	bf00      	nop
 80041d0:	e004      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041d2:	bf00      	nop
 80041d4:	e002      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;   
 80041d6:	bf00      	nop
 80041d8:	e000      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041da:	bf00      	nop
    }
  } 
  
  return status; 
 80041dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop

080041ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b089      	sub	sp, #36	@ 0x24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041fa:	2300      	movs	r3, #0
 80041fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041fe:	2300      	movs	r3, #0
 8004200:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004202:	2300      	movs	r3, #0
 8004204:	61fb      	str	r3, [r7, #28]
 8004206:	e159      	b.n	80044bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004208:	2201      	movs	r2, #1
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4013      	ands	r3, r2
 800421a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	429a      	cmp	r2, r3
 8004222:	f040 8148 	bne.w	80044b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f003 0303 	and.w	r3, r3, #3
 800422e:	2b01      	cmp	r3, #1
 8004230:	d005      	beq.n	800423e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800423a:	2b02      	cmp	r3, #2
 800423c:	d130      	bne.n	80042a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	2203      	movs	r2, #3
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	43db      	mvns	r3, r3
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	4013      	ands	r3, r2
 8004254:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68da      	ldr	r2, [r3, #12]
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	4313      	orrs	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004274:	2201      	movs	r2, #1
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	43db      	mvns	r3, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4013      	ands	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	091b      	lsrs	r3, r3, #4
 800428a:	f003 0201 	and.w	r2, r3, #1
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	4313      	orrs	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 0303 	and.w	r3, r3, #3
 80042a8:	2b03      	cmp	r3, #3
 80042aa:	d017      	beq.n	80042dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	2203      	movs	r2, #3
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	4013      	ands	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	689a      	ldr	r2, [r3, #8]
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 0303 	and.w	r3, r3, #3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d123      	bne.n	8004330 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	08da      	lsrs	r2, r3, #3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	3208      	adds	r2, #8
 80042f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	f003 0307 	and.w	r3, r3, #7
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	220f      	movs	r2, #15
 8004300:	fa02 f303 	lsl.w	r3, r2, r3
 8004304:	43db      	mvns	r3, r3
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	4013      	ands	r3, r2
 800430a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	4313      	orrs	r3, r2
 8004320:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	08da      	lsrs	r2, r3, #3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	3208      	adds	r2, #8
 800432a:	69b9      	ldr	r1, [r7, #24]
 800432c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	2203      	movs	r2, #3
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	43db      	mvns	r3, r3
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	4013      	ands	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f003 0203 	and.w	r2, r3, #3
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	4313      	orrs	r3, r2
 800435c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 80a2 	beq.w	80044b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	60fb      	str	r3, [r7, #12]
 8004376:	4b57      	ldr	r3, [pc, #348]	@ (80044d4 <HAL_GPIO_Init+0x2e8>)
 8004378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437a:	4a56      	ldr	r2, [pc, #344]	@ (80044d4 <HAL_GPIO_Init+0x2e8>)
 800437c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004380:	6453      	str	r3, [r2, #68]	@ 0x44
 8004382:	4b54      	ldr	r3, [pc, #336]	@ (80044d4 <HAL_GPIO_Init+0x2e8>)
 8004384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004386:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800438e:	4a52      	ldr	r2, [pc, #328]	@ (80044d8 <HAL_GPIO_Init+0x2ec>)
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	089b      	lsrs	r3, r3, #2
 8004394:	3302      	adds	r3, #2
 8004396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800439a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	220f      	movs	r2, #15
 80043a6:	fa02 f303 	lsl.w	r3, r2, r3
 80043aa:	43db      	mvns	r3, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4013      	ands	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a49      	ldr	r2, [pc, #292]	@ (80044dc <HAL_GPIO_Init+0x2f0>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d019      	beq.n	80043ee <HAL_GPIO_Init+0x202>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a48      	ldr	r2, [pc, #288]	@ (80044e0 <HAL_GPIO_Init+0x2f4>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d013      	beq.n	80043ea <HAL_GPIO_Init+0x1fe>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a47      	ldr	r2, [pc, #284]	@ (80044e4 <HAL_GPIO_Init+0x2f8>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d00d      	beq.n	80043e6 <HAL_GPIO_Init+0x1fa>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a46      	ldr	r2, [pc, #280]	@ (80044e8 <HAL_GPIO_Init+0x2fc>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d007      	beq.n	80043e2 <HAL_GPIO_Init+0x1f6>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a45      	ldr	r2, [pc, #276]	@ (80044ec <HAL_GPIO_Init+0x300>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d101      	bne.n	80043de <HAL_GPIO_Init+0x1f2>
 80043da:	2304      	movs	r3, #4
 80043dc:	e008      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043de:	2307      	movs	r3, #7
 80043e0:	e006      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043e2:	2303      	movs	r3, #3
 80043e4:	e004      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043e6:	2302      	movs	r3, #2
 80043e8:	e002      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043ea:	2301      	movs	r3, #1
 80043ec:	e000      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043ee:	2300      	movs	r3, #0
 80043f0:	69fa      	ldr	r2, [r7, #28]
 80043f2:	f002 0203 	and.w	r2, r2, #3
 80043f6:	0092      	lsls	r2, r2, #2
 80043f8:	4093      	lsls	r3, r2
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004400:	4935      	ldr	r1, [pc, #212]	@ (80044d8 <HAL_GPIO_Init+0x2ec>)
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	089b      	lsrs	r3, r3, #2
 8004406:	3302      	adds	r3, #2
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800440e:	4b38      	ldr	r3, [pc, #224]	@ (80044f0 <HAL_GPIO_Init+0x304>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	43db      	mvns	r3, r3
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	4013      	ands	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	4313      	orrs	r3, r2
 8004430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004432:	4a2f      	ldr	r2, [pc, #188]	@ (80044f0 <HAL_GPIO_Init+0x304>)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004438:	4b2d      	ldr	r3, [pc, #180]	@ (80044f0 <HAL_GPIO_Init+0x304>)
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	43db      	mvns	r3, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4313      	orrs	r3, r2
 800445a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800445c:	4a24      	ldr	r2, [pc, #144]	@ (80044f0 <HAL_GPIO_Init+0x304>)
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004462:	4b23      	ldr	r3, [pc, #140]	@ (80044f0 <HAL_GPIO_Init+0x304>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	43db      	mvns	r3, r3
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	4013      	ands	r3, r2
 8004470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	4313      	orrs	r3, r2
 8004484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004486:	4a1a      	ldr	r2, [pc, #104]	@ (80044f0 <HAL_GPIO_Init+0x304>)
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800448c:	4b18      	ldr	r3, [pc, #96]	@ (80044f0 <HAL_GPIO_Init+0x304>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	43db      	mvns	r3, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	4013      	ands	r3, r2
 800449a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044b0:	4a0f      	ldr	r2, [pc, #60]	@ (80044f0 <HAL_GPIO_Init+0x304>)
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	3301      	adds	r3, #1
 80044ba:	61fb      	str	r3, [r7, #28]
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	2b0f      	cmp	r3, #15
 80044c0:	f67f aea2 	bls.w	8004208 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	3724      	adds	r7, #36	@ 0x24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	40023800 	.word	0x40023800
 80044d8:	40013800 	.word	0x40013800
 80044dc:	40020000 	.word	0x40020000
 80044e0:	40020400 	.word	0x40020400
 80044e4:	40020800 	.word	0x40020800
 80044e8:	40020c00 	.word	0x40020c00
 80044ec:	40021000 	.word	0x40021000
 80044f0:	40013c00 	.word	0x40013c00

080044f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	460b      	mov	r3, r1
 80044fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	691a      	ldr	r2, [r3, #16]
 8004504:	887b      	ldrh	r3, [r7, #2]
 8004506:	4013      	ands	r3, r2
 8004508:	2b00      	cmp	r3, #0
 800450a:	d002      	beq.n	8004512 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800450c:	2301      	movs	r3, #1
 800450e:	73fb      	strb	r3, [r7, #15]
 8004510:	e001      	b.n	8004516 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004512:	2300      	movs	r3, #0
 8004514:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004516:	7bfb      	ldrb	r3, [r7, #15]
}
 8004518:	4618      	mov	r0, r3
 800451a:	3714      	adds	r7, #20
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	460b      	mov	r3, r1
 800452e:	807b      	strh	r3, [r7, #2]
 8004530:	4613      	mov	r3, r2
 8004532:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004534:	787b      	ldrb	r3, [r7, #1]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800453a:	887a      	ldrh	r2, [r7, #2]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004540:	e003      	b.n	800454a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004542:	887b      	ldrh	r3, [r7, #2]
 8004544:	041a      	lsls	r2, r3, #16
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	619a      	str	r2, [r3, #24]
}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
	...

08004558 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e12b      	b.n	80047c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d106      	bne.n	8004584 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f7fd fd42 	bl	8002008 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2224      	movs	r2, #36	@ 0x24
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 0201 	bic.w	r2, r2, #1
 800459a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80045bc:	f000 fd54 	bl	8005068 <HAL_RCC_GetPCLK1Freq>
 80045c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	4a81      	ldr	r2, [pc, #516]	@ (80047cc <HAL_I2C_Init+0x274>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d807      	bhi.n	80045dc <HAL_I2C_Init+0x84>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	4a80      	ldr	r2, [pc, #512]	@ (80047d0 <HAL_I2C_Init+0x278>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	bf94      	ite	ls
 80045d4:	2301      	movls	r3, #1
 80045d6:	2300      	movhi	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	e006      	b.n	80045ea <HAL_I2C_Init+0x92>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	4a7d      	ldr	r2, [pc, #500]	@ (80047d4 <HAL_I2C_Init+0x27c>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	bf94      	ite	ls
 80045e4:	2301      	movls	r3, #1
 80045e6:	2300      	movhi	r3, #0
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e0e7      	b.n	80047c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	4a78      	ldr	r2, [pc, #480]	@ (80047d8 <HAL_I2C_Init+0x280>)
 80045f6:	fba2 2303 	umull	r2, r3, r2, r3
 80045fa:	0c9b      	lsrs	r3, r3, #18
 80045fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	430a      	orrs	r2, r1
 8004610:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	4a6a      	ldr	r2, [pc, #424]	@ (80047cc <HAL_I2C_Init+0x274>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d802      	bhi.n	800462c <HAL_I2C_Init+0xd4>
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	3301      	adds	r3, #1
 800462a:	e009      	b.n	8004640 <HAL_I2C_Init+0xe8>
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	4a69      	ldr	r2, [pc, #420]	@ (80047dc <HAL_I2C_Init+0x284>)
 8004638:	fba2 2303 	umull	r2, r3, r2, r3
 800463c:	099b      	lsrs	r3, r3, #6
 800463e:	3301      	adds	r3, #1
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	6812      	ldr	r2, [r2, #0]
 8004644:	430b      	orrs	r3, r1
 8004646:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004652:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	495c      	ldr	r1, [pc, #368]	@ (80047cc <HAL_I2C_Init+0x274>)
 800465c:	428b      	cmp	r3, r1
 800465e:	d819      	bhi.n	8004694 <HAL_I2C_Init+0x13c>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	1e59      	subs	r1, r3, #1
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	fbb1 f3f3 	udiv	r3, r1, r3
 800466e:	1c59      	adds	r1, r3, #1
 8004670:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004674:	400b      	ands	r3, r1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00a      	beq.n	8004690 <HAL_I2C_Init+0x138>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	1e59      	subs	r1, r3, #1
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	fbb1 f3f3 	udiv	r3, r1, r3
 8004688:	3301      	adds	r3, #1
 800468a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800468e:	e051      	b.n	8004734 <HAL_I2C_Init+0x1dc>
 8004690:	2304      	movs	r3, #4
 8004692:	e04f      	b.n	8004734 <HAL_I2C_Init+0x1dc>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d111      	bne.n	80046c0 <HAL_I2C_Init+0x168>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	1e58      	subs	r0, r3, #1
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6859      	ldr	r1, [r3, #4]
 80046a4:	460b      	mov	r3, r1
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	440b      	add	r3, r1
 80046aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ae:	3301      	adds	r3, #1
 80046b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	bf0c      	ite	eq
 80046b8:	2301      	moveq	r3, #1
 80046ba:	2300      	movne	r3, #0
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	e012      	b.n	80046e6 <HAL_I2C_Init+0x18e>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	1e58      	subs	r0, r3, #1
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6859      	ldr	r1, [r3, #4]
 80046c8:	460b      	mov	r3, r1
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	440b      	add	r3, r1
 80046ce:	0099      	lsls	r1, r3, #2
 80046d0:	440b      	add	r3, r1
 80046d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80046d6:	3301      	adds	r3, #1
 80046d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046dc:	2b00      	cmp	r3, #0
 80046de:	bf0c      	ite	eq
 80046e0:	2301      	moveq	r3, #1
 80046e2:	2300      	movne	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d001      	beq.n	80046ee <HAL_I2C_Init+0x196>
 80046ea:	2301      	movs	r3, #1
 80046ec:	e022      	b.n	8004734 <HAL_I2C_Init+0x1dc>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10e      	bne.n	8004714 <HAL_I2C_Init+0x1bc>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	1e58      	subs	r0, r3, #1
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6859      	ldr	r1, [r3, #4]
 80046fe:	460b      	mov	r3, r1
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	440b      	add	r3, r1
 8004704:	fbb0 f3f3 	udiv	r3, r0, r3
 8004708:	3301      	adds	r3, #1
 800470a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800470e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004712:	e00f      	b.n	8004734 <HAL_I2C_Init+0x1dc>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	1e58      	subs	r0, r3, #1
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6859      	ldr	r1, [r3, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	440b      	add	r3, r1
 8004722:	0099      	lsls	r1, r3, #2
 8004724:	440b      	add	r3, r1
 8004726:	fbb0 f3f3 	udiv	r3, r0, r3
 800472a:	3301      	adds	r3, #1
 800472c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004730:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004734:	6879      	ldr	r1, [r7, #4]
 8004736:	6809      	ldr	r1, [r1, #0]
 8004738:	4313      	orrs	r3, r2
 800473a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69da      	ldr	r2, [r3, #28]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	430a      	orrs	r2, r1
 8004756:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004762:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6911      	ldr	r1, [r2, #16]
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	68d2      	ldr	r2, [r2, #12]
 800476e:	4311      	orrs	r1, r2
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6812      	ldr	r2, [r2, #0]
 8004774:	430b      	orrs	r3, r1
 8004776:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	695a      	ldr	r2, [r3, #20]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	431a      	orrs	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	430a      	orrs	r2, r1
 8004792:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f042 0201 	orr.w	r2, r2, #1
 80047a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2220      	movs	r2, #32
 80047ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	000186a0 	.word	0x000186a0
 80047d0:	001e847f 	.word	0x001e847f
 80047d4:	003d08ff 	.word	0x003d08ff
 80047d8:	431bde83 	.word	0x431bde83
 80047dc:	10624dd3 	.word	0x10624dd3

080047e0 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80047e6:	4b06      	ldr	r3, [pc, #24]	@ (8004800 <HAL_PWR_EnableBkUpAccess+0x20>)
 80047e8:	2201      	movs	r2, #1
 80047ea:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80047ec:	4b05      	ldr	r3, [pc, #20]	@ (8004804 <HAL_PWR_EnableBkUpAccess+0x24>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80047f2:	687b      	ldr	r3, [r7, #4]
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr
 8004800:	420e0020 	.word	0x420e0020
 8004804:	40007000 	.word	0x40007000

08004808 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e267      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	d075      	beq.n	8004912 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004826:	4b88      	ldr	r3, [pc, #544]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 030c 	and.w	r3, r3, #12
 800482e:	2b04      	cmp	r3, #4
 8004830:	d00c      	beq.n	800484c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004832:	4b85      	ldr	r3, [pc, #532]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800483a:	2b08      	cmp	r3, #8
 800483c:	d112      	bne.n	8004864 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800483e:	4b82      	ldr	r3, [pc, #520]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004846:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800484a:	d10b      	bne.n	8004864 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800484c:	4b7e      	ldr	r3, [pc, #504]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d05b      	beq.n	8004910 <HAL_RCC_OscConfig+0x108>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d157      	bne.n	8004910 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e242      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800486c:	d106      	bne.n	800487c <HAL_RCC_OscConfig+0x74>
 800486e:	4b76      	ldr	r3, [pc, #472]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a75      	ldr	r2, [pc, #468]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004878:	6013      	str	r3, [r2, #0]
 800487a:	e01d      	b.n	80048b8 <HAL_RCC_OscConfig+0xb0>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004884:	d10c      	bne.n	80048a0 <HAL_RCC_OscConfig+0x98>
 8004886:	4b70      	ldr	r3, [pc, #448]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a6f      	ldr	r2, [pc, #444]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800488c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004890:	6013      	str	r3, [r2, #0]
 8004892:	4b6d      	ldr	r3, [pc, #436]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a6c      	ldr	r2, [pc, #432]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800489c:	6013      	str	r3, [r2, #0]
 800489e:	e00b      	b.n	80048b8 <HAL_RCC_OscConfig+0xb0>
 80048a0:	4b69      	ldr	r3, [pc, #420]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a68      	ldr	r2, [pc, #416]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048aa:	6013      	str	r3, [r2, #0]
 80048ac:	4b66      	ldr	r3, [pc, #408]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a65      	ldr	r2, [pc, #404]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d013      	beq.n	80048e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c0:	f7fe fcaa 	bl	8003218 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048c8:	f7fe fca6 	bl	8003218 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b64      	cmp	r3, #100	@ 0x64
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e207      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048da:	4b5b      	ldr	r3, [pc, #364]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d0f0      	beq.n	80048c8 <HAL_RCC_OscConfig+0xc0>
 80048e6:	e014      	b.n	8004912 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e8:	f7fe fc96 	bl	8003218 <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f0:	f7fe fc92 	bl	8003218 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b64      	cmp	r3, #100	@ 0x64
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e1f3      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004902:	4b51      	ldr	r3, [pc, #324]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1f0      	bne.n	80048f0 <HAL_RCC_OscConfig+0xe8>
 800490e:	e000      	b.n	8004912 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d063      	beq.n	80049e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800491e:	4b4a      	ldr	r3, [pc, #296]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f003 030c 	and.w	r3, r3, #12
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00b      	beq.n	8004942 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800492a:	4b47      	ldr	r3, [pc, #284]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004932:	2b08      	cmp	r3, #8
 8004934:	d11c      	bne.n	8004970 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004936:	4b44      	ldr	r3, [pc, #272]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d116      	bne.n	8004970 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004942:	4b41      	ldr	r3, [pc, #260]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d005      	beq.n	800495a <HAL_RCC_OscConfig+0x152>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d001      	beq.n	800495a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e1c7      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800495a:	4b3b      	ldr	r3, [pc, #236]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	4937      	ldr	r1, [pc, #220]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800496a:	4313      	orrs	r3, r2
 800496c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800496e:	e03a      	b.n	80049e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d020      	beq.n	80049ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004978:	4b34      	ldr	r3, [pc, #208]	@ (8004a4c <HAL_RCC_OscConfig+0x244>)
 800497a:	2201      	movs	r2, #1
 800497c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497e:	f7fe fc4b 	bl	8003218 <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004984:	e008      	b.n	8004998 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004986:	f7fe fc47 	bl	8003218 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	2b02      	cmp	r3, #2
 8004992:	d901      	bls.n	8004998 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e1a8      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004998:	4b2b      	ldr	r3, [pc, #172]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0302 	and.w	r3, r3, #2
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0f0      	beq.n	8004986 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049a4:	4b28      	ldr	r3, [pc, #160]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	00db      	lsls	r3, r3, #3
 80049b2:	4925      	ldr	r1, [pc, #148]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	600b      	str	r3, [r1, #0]
 80049b8:	e015      	b.n	80049e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ba:	4b24      	ldr	r3, [pc, #144]	@ (8004a4c <HAL_RCC_OscConfig+0x244>)
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c0:	f7fe fc2a 	bl	8003218 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049c8:	f7fe fc26 	bl	8003218 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e187      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049da:	4b1b      	ldr	r3, [pc, #108]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0302 	and.w	r3, r3, #2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0308 	and.w	r3, r3, #8
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d036      	beq.n	8004a60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d016      	beq.n	8004a28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049fa:	4b15      	ldr	r3, [pc, #84]	@ (8004a50 <HAL_RCC_OscConfig+0x248>)
 80049fc:	2201      	movs	r2, #1
 80049fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a00:	f7fe fc0a 	bl	8003218 <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a08:	f7fe fc06 	bl	8003218 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e167      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004a48 <HAL_RCC_OscConfig+0x240>)
 8004a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0f0      	beq.n	8004a08 <HAL_RCC_OscConfig+0x200>
 8004a26:	e01b      	b.n	8004a60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a28:	4b09      	ldr	r3, [pc, #36]	@ (8004a50 <HAL_RCC_OscConfig+0x248>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a2e:	f7fe fbf3 	bl	8003218 <HAL_GetTick>
 8004a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a34:	e00e      	b.n	8004a54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a36:	f7fe fbef 	bl	8003218 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d907      	bls.n	8004a54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e150      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	42470000 	.word	0x42470000
 8004a50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a54:	4b88      	ldr	r3, [pc, #544]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1ea      	bne.n	8004a36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 8097 	beq.w	8004b9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a72:	4b81      	ldr	r3, [pc, #516]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10f      	bne.n	8004a9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60bb      	str	r3, [r7, #8]
 8004a82:	4b7d      	ldr	r3, [pc, #500]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a86:	4a7c      	ldr	r2, [pc, #496]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a8e:	4b7a      	ldr	r3, [pc, #488]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a96:	60bb      	str	r3, [r7, #8]
 8004a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a9e:	4b77      	ldr	r3, [pc, #476]	@ (8004c7c <HAL_RCC_OscConfig+0x474>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d118      	bne.n	8004adc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aaa:	4b74      	ldr	r3, [pc, #464]	@ (8004c7c <HAL_RCC_OscConfig+0x474>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a73      	ldr	r2, [pc, #460]	@ (8004c7c <HAL_RCC_OscConfig+0x474>)
 8004ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ab6:	f7fe fbaf 	bl	8003218 <HAL_GetTick>
 8004aba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004abc:	e008      	b.n	8004ad0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004abe:	f7fe fbab 	bl	8003218 <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d901      	bls.n	8004ad0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e10c      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ad0:	4b6a      	ldr	r3, [pc, #424]	@ (8004c7c <HAL_RCC_OscConfig+0x474>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d0f0      	beq.n	8004abe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d106      	bne.n	8004af2 <HAL_RCC_OscConfig+0x2ea>
 8004ae4:	4b64      	ldr	r3, [pc, #400]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ae8:	4a63      	ldr	r2, [pc, #396]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004aea:	f043 0301 	orr.w	r3, r3, #1
 8004aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8004af0:	e01c      	b.n	8004b2c <HAL_RCC_OscConfig+0x324>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	2b05      	cmp	r3, #5
 8004af8:	d10c      	bne.n	8004b14 <HAL_RCC_OscConfig+0x30c>
 8004afa:	4b5f      	ldr	r3, [pc, #380]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004afe:	4a5e      	ldr	r2, [pc, #376]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b00:	f043 0304 	orr.w	r3, r3, #4
 8004b04:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b06:	4b5c      	ldr	r3, [pc, #368]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b0a:	4a5b      	ldr	r2, [pc, #364]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b0c:	f043 0301 	orr.w	r3, r3, #1
 8004b10:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b12:	e00b      	b.n	8004b2c <HAL_RCC_OscConfig+0x324>
 8004b14:	4b58      	ldr	r3, [pc, #352]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b18:	4a57      	ldr	r2, [pc, #348]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b1a:	f023 0301 	bic.w	r3, r3, #1
 8004b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b20:	4b55      	ldr	r3, [pc, #340]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b24:	4a54      	ldr	r2, [pc, #336]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b26:	f023 0304 	bic.w	r3, r3, #4
 8004b2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d015      	beq.n	8004b60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b34:	f7fe fb70 	bl	8003218 <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b3a:	e00a      	b.n	8004b52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b3c:	f7fe fb6c 	bl	8003218 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e0cb      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b52:	4b49      	ldr	r3, [pc, #292]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d0ee      	beq.n	8004b3c <HAL_RCC_OscConfig+0x334>
 8004b5e:	e014      	b.n	8004b8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b60:	f7fe fb5a 	bl	8003218 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b66:	e00a      	b.n	8004b7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b68:	f7fe fb56 	bl	8003218 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e0b5      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1ee      	bne.n	8004b68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b8a:	7dfb      	ldrb	r3, [r7, #23]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d105      	bne.n	8004b9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b90:	4b39      	ldr	r3, [pc, #228]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b94:	4a38      	ldr	r2, [pc, #224]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004b96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f000 80a1 	beq.w	8004ce8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ba6:	4b34      	ldr	r3, [pc, #208]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f003 030c 	and.w	r3, r3, #12
 8004bae:	2b08      	cmp	r3, #8
 8004bb0:	d05c      	beq.n	8004c6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d141      	bne.n	8004c3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bba:	4b31      	ldr	r3, [pc, #196]	@ (8004c80 <HAL_RCC_OscConfig+0x478>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc0:	f7fe fb2a 	bl	8003218 <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc8:	f7fe fb26 	bl	8003218 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e087      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bda:	4b27      	ldr	r3, [pc, #156]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1f0      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69da      	ldr	r2, [r3, #28]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf4:	019b      	lsls	r3, r3, #6
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfc:	085b      	lsrs	r3, r3, #1
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	041b      	lsls	r3, r3, #16
 8004c02:	431a      	orrs	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c08:	061b      	lsls	r3, r3, #24
 8004c0a:	491b      	ldr	r1, [pc, #108]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c10:	4b1b      	ldr	r3, [pc, #108]	@ (8004c80 <HAL_RCC_OscConfig+0x478>)
 8004c12:	2201      	movs	r2, #1
 8004c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c16:	f7fe faff 	bl	8003218 <HAL_GetTick>
 8004c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c1c:	e008      	b.n	8004c30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c1e:	f7fe fafb 	bl	8003218 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d901      	bls.n	8004c30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e05c      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c30:	4b11      	ldr	r3, [pc, #68]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0f0      	beq.n	8004c1e <HAL_RCC_OscConfig+0x416>
 8004c3c:	e054      	b.n	8004ce8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c3e:	4b10      	ldr	r3, [pc, #64]	@ (8004c80 <HAL_RCC_OscConfig+0x478>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c44:	f7fe fae8 	bl	8003218 <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c4c:	f7fe fae4 	bl	8003218 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e045      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c5e:	4b06      	ldr	r3, [pc, #24]	@ (8004c78 <HAL_RCC_OscConfig+0x470>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1f0      	bne.n	8004c4c <HAL_RCC_OscConfig+0x444>
 8004c6a:	e03d      	b.n	8004ce8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d107      	bne.n	8004c84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e038      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
 8004c78:	40023800 	.word	0x40023800
 8004c7c:	40007000 	.word	0x40007000
 8004c80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c84:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf4 <HAL_RCC_OscConfig+0x4ec>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d028      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d121      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d11a      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004cba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d111      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cca:	085b      	lsrs	r3, r3, #1
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d107      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d001      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e000      	b.n	8004cea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	40023800 	.word	0x40023800

08004cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d101      	bne.n	8004d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e0cc      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d0c:	4b68      	ldr	r3, [pc, #416]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d90c      	bls.n	8004d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d1a:	4b65      	ldr	r3, [pc, #404]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d1c:	683a      	ldr	r2, [r7, #0]
 8004d1e:	b2d2      	uxtb	r2, r2
 8004d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d22:	4b63      	ldr	r3, [pc, #396]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0307 	and.w	r3, r3, #7
 8004d2a:	683a      	ldr	r2, [r7, #0]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d001      	beq.n	8004d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e0b8      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d020      	beq.n	8004d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0304 	and.w	r3, r3, #4
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d005      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d4c:	4b59      	ldr	r3, [pc, #356]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	4a58      	ldr	r2, [pc, #352]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0308 	and.w	r3, r3, #8
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d005      	beq.n	8004d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d64:	4b53      	ldr	r3, [pc, #332]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	4a52      	ldr	r2, [pc, #328]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d70:	4b50      	ldr	r3, [pc, #320]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	494d      	ldr	r1, [pc, #308]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d044      	beq.n	8004e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d107      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d96:	4b47      	ldr	r3, [pc, #284]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d119      	bne.n	8004dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e07f      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d003      	beq.n	8004db6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004db2:	2b03      	cmp	r3, #3
 8004db4:	d107      	bne.n	8004dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004db6:	4b3f      	ldr	r3, [pc, #252]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d109      	bne.n	8004dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e06f      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dc6:	4b3b      	ldr	r3, [pc, #236]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e067      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dd6:	4b37      	ldr	r3, [pc, #220]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f023 0203 	bic.w	r2, r3, #3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	4934      	ldr	r1, [pc, #208]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004de8:	f7fe fa16 	bl	8003218 <HAL_GetTick>
 8004dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dee:	e00a      	b.n	8004e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004df0:	f7fe fa12 	bl	8003218 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e04f      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e06:	4b2b      	ldr	r3, [pc, #172]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 020c 	and.w	r2, r3, #12
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d1eb      	bne.n	8004df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e18:	4b25      	ldr	r3, [pc, #148]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0307 	and.w	r3, r3, #7
 8004e20:	683a      	ldr	r2, [r7, #0]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d20c      	bcs.n	8004e40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e26:	4b22      	ldr	r3, [pc, #136]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e28:	683a      	ldr	r2, [r7, #0]
 8004e2a:	b2d2      	uxtb	r2, r2
 8004e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e2e:	4b20      	ldr	r3, [pc, #128]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0307 	and.w	r3, r3, #7
 8004e36:	683a      	ldr	r2, [r7, #0]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d001      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e032      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0304 	and.w	r3, r3, #4
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d008      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e4c:	4b19      	ldr	r3, [pc, #100]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	4916      	ldr	r1, [pc, #88]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0308 	and.w	r3, r3, #8
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d009      	beq.n	8004e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e6a:	4b12      	ldr	r3, [pc, #72]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	691b      	ldr	r3, [r3, #16]
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	490e      	ldr	r1, [pc, #56]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e7e:	f000 f821 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8004e82:	4602      	mov	r2, r0
 8004e84:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	091b      	lsrs	r3, r3, #4
 8004e8a:	f003 030f 	and.w	r3, r3, #15
 8004e8e:	490a      	ldr	r1, [pc, #40]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e90:	5ccb      	ldrb	r3, [r1, r3]
 8004e92:	fa22 f303 	lsr.w	r3, r2, r3
 8004e96:	4a09      	ldr	r2, [pc, #36]	@ (8004ebc <HAL_RCC_ClockConfig+0x1c4>)
 8004e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e9a:	4b09      	ldr	r3, [pc, #36]	@ (8004ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7fe f976 	bl	8003190 <HAL_InitTick>

  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40023c00 	.word	0x40023c00
 8004eb4:	40023800 	.word	0x40023800
 8004eb8:	08007e84 	.word	0x08007e84
 8004ebc:	20000030 	.word	0x20000030
 8004ec0:	20000034 	.word	0x20000034

08004ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ec8:	b090      	sub	sp, #64	@ 0x40
 8004eca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004edc:	4b59      	ldr	r3, [pc, #356]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	f003 030c 	and.w	r3, r3, #12
 8004ee4:	2b08      	cmp	r3, #8
 8004ee6:	d00d      	beq.n	8004f04 <HAL_RCC_GetSysClockFreq+0x40>
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	f200 80a1 	bhi.w	8005030 <HAL_RCC_GetSysClockFreq+0x16c>
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d002      	beq.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ef2:	2b04      	cmp	r3, #4
 8004ef4:	d003      	beq.n	8004efe <HAL_RCC_GetSysClockFreq+0x3a>
 8004ef6:	e09b      	b.n	8005030 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ef8:	4b53      	ldr	r3, [pc, #332]	@ (8005048 <HAL_RCC_GetSysClockFreq+0x184>)
 8004efa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004efc:	e09b      	b.n	8005036 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004efe:	4b53      	ldr	r3, [pc, #332]	@ (800504c <HAL_RCC_GetSysClockFreq+0x188>)
 8004f00:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004f02:	e098      	b.n	8005036 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f04:	4b4f      	ldr	r3, [pc, #316]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f0e:	4b4d      	ldr	r3, [pc, #308]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d028      	beq.n	8004f6c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	099b      	lsrs	r3, r3, #6
 8004f20:	2200      	movs	r2, #0
 8004f22:	623b      	str	r3, [r7, #32]
 8004f24:	627a      	str	r2, [r7, #36]	@ 0x24
 8004f26:	6a3b      	ldr	r3, [r7, #32]
 8004f28:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	4b47      	ldr	r3, [pc, #284]	@ (800504c <HAL_RCC_GetSysClockFreq+0x188>)
 8004f30:	fb03 f201 	mul.w	r2, r3, r1
 8004f34:	2300      	movs	r3, #0
 8004f36:	fb00 f303 	mul.w	r3, r0, r3
 8004f3a:	4413      	add	r3, r2
 8004f3c:	4a43      	ldr	r2, [pc, #268]	@ (800504c <HAL_RCC_GetSysClockFreq+0x188>)
 8004f3e:	fba0 1202 	umull	r1, r2, r0, r2
 8004f42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f44:	460a      	mov	r2, r1
 8004f46:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004f48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f4a:	4413      	add	r3, r2
 8004f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f50:	2200      	movs	r2, #0
 8004f52:	61bb      	str	r3, [r7, #24]
 8004f54:	61fa      	str	r2, [r7, #28]
 8004f56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004f5e:	f7fb f939 	bl	80001d4 <__aeabi_uldivmod>
 8004f62:	4602      	mov	r2, r0
 8004f64:	460b      	mov	r3, r1
 8004f66:	4613      	mov	r3, r2
 8004f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f6a:	e053      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f6c:	4b35      	ldr	r3, [pc, #212]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	099b      	lsrs	r3, r3, #6
 8004f72:	2200      	movs	r2, #0
 8004f74:	613b      	str	r3, [r7, #16]
 8004f76:	617a      	str	r2, [r7, #20]
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004f7e:	f04f 0b00 	mov.w	fp, #0
 8004f82:	4652      	mov	r2, sl
 8004f84:	465b      	mov	r3, fp
 8004f86:	f04f 0000 	mov.w	r0, #0
 8004f8a:	f04f 0100 	mov.w	r1, #0
 8004f8e:	0159      	lsls	r1, r3, #5
 8004f90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f94:	0150      	lsls	r0, r2, #5
 8004f96:	4602      	mov	r2, r0
 8004f98:	460b      	mov	r3, r1
 8004f9a:	ebb2 080a 	subs.w	r8, r2, sl
 8004f9e:	eb63 090b 	sbc.w	r9, r3, fp
 8004fa2:	f04f 0200 	mov.w	r2, #0
 8004fa6:	f04f 0300 	mov.w	r3, #0
 8004faa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004fae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004fb2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004fb6:	ebb2 0408 	subs.w	r4, r2, r8
 8004fba:	eb63 0509 	sbc.w	r5, r3, r9
 8004fbe:	f04f 0200 	mov.w	r2, #0
 8004fc2:	f04f 0300 	mov.w	r3, #0
 8004fc6:	00eb      	lsls	r3, r5, #3
 8004fc8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fcc:	00e2      	lsls	r2, r4, #3
 8004fce:	4614      	mov	r4, r2
 8004fd0:	461d      	mov	r5, r3
 8004fd2:	eb14 030a 	adds.w	r3, r4, sl
 8004fd6:	603b      	str	r3, [r7, #0]
 8004fd8:	eb45 030b 	adc.w	r3, r5, fp
 8004fdc:	607b      	str	r3, [r7, #4]
 8004fde:	f04f 0200 	mov.w	r2, #0
 8004fe2:	f04f 0300 	mov.w	r3, #0
 8004fe6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004fea:	4629      	mov	r1, r5
 8004fec:	028b      	lsls	r3, r1, #10
 8004fee:	4621      	mov	r1, r4
 8004ff0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ff4:	4621      	mov	r1, r4
 8004ff6:	028a      	lsls	r2, r1, #10
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ffe:	2200      	movs	r2, #0
 8005000:	60bb      	str	r3, [r7, #8]
 8005002:	60fa      	str	r2, [r7, #12]
 8005004:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005008:	f7fb f8e4 	bl	80001d4 <__aeabi_uldivmod>
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	4613      	mov	r3, r2
 8005012:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005014:	4b0b      	ldr	r3, [pc, #44]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x180>)
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	0c1b      	lsrs	r3, r3, #16
 800501a:	f003 0303 	and.w	r3, r3, #3
 800501e:	3301      	adds	r3, #1
 8005020:	005b      	lsls	r3, r3, #1
 8005022:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005024:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005028:	fbb2 f3f3 	udiv	r3, r2, r3
 800502c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800502e:	e002      	b.n	8005036 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005030:	4b05      	ldr	r3, [pc, #20]	@ (8005048 <HAL_RCC_GetSysClockFreq+0x184>)
 8005032:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005034:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005038:	4618      	mov	r0, r3
 800503a:	3740      	adds	r7, #64	@ 0x40
 800503c:	46bd      	mov	sp, r7
 800503e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005042:	bf00      	nop
 8005044:	40023800 	.word	0x40023800
 8005048:	00f42400 	.word	0x00f42400
 800504c:	017d7840 	.word	0x017d7840

08005050 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005050:	b480      	push	{r7}
 8005052:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005054:	4b03      	ldr	r3, [pc, #12]	@ (8005064 <HAL_RCC_GetHCLKFreq+0x14>)
 8005056:	681b      	ldr	r3, [r3, #0]
}
 8005058:	4618      	mov	r0, r3
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	20000030 	.word	0x20000030

08005068 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800506c:	f7ff fff0 	bl	8005050 <HAL_RCC_GetHCLKFreq>
 8005070:	4602      	mov	r2, r0
 8005072:	4b05      	ldr	r3, [pc, #20]	@ (8005088 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	0a9b      	lsrs	r3, r3, #10
 8005078:	f003 0307 	and.w	r3, r3, #7
 800507c:	4903      	ldr	r1, [pc, #12]	@ (800508c <HAL_RCC_GetPCLK1Freq+0x24>)
 800507e:	5ccb      	ldrb	r3, [r1, r3]
 8005080:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005084:	4618      	mov	r0, r3
 8005086:	bd80      	pop	{r7, pc}
 8005088:	40023800 	.word	0x40023800
 800508c:	08007e94 	.word	0x08007e94

08005090 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005094:	f7ff ffdc 	bl	8005050 <HAL_RCC_GetHCLKFreq>
 8005098:	4602      	mov	r2, r0
 800509a:	4b05      	ldr	r3, [pc, #20]	@ (80050b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	0b5b      	lsrs	r3, r3, #13
 80050a0:	f003 0307 	and.w	r3, r3, #7
 80050a4:	4903      	ldr	r1, [pc, #12]	@ (80050b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050a6:	5ccb      	ldrb	r3, [r1, r3]
 80050a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	40023800 	.word	0x40023800
 80050b4:	08007e94 	.word	0x08007e94

080050b8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b086      	sub	sp, #24
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050c0:	2300      	movs	r3, #0
 80050c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d105      	bne.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d035      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80050e0:	4b67      	ldr	r3, [pc, #412]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050e6:	f7fe f897 	bl	8003218 <HAL_GetTick>
 80050ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050ec:	e008      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80050ee:	f7fe f893 	bl	8003218 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b02      	cmp	r3, #2
 80050fa:	d901      	bls.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e0ba      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005100:	4b60      	ldr	r3, [pc, #384]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1f0      	bne.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	019a      	lsls	r2, r3, #6
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	071b      	lsls	r3, r3, #28
 8005118:	495a      	ldr	r1, [pc, #360]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800511a:	4313      	orrs	r3, r2
 800511c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005120:	4b57      	ldr	r3, [pc, #348]	@ (8005280 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005122:	2201      	movs	r2, #1
 8005124:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005126:	f7fe f877 	bl	8003218 <HAL_GetTick>
 800512a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800512c:	e008      	b.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800512e:	f7fe f873 	bl	8003218 <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	2b02      	cmp	r3, #2
 800513a:	d901      	bls.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e09a      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005140:	4b50      	ldr	r3, [pc, #320]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d0f0      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 0302 	and.w	r3, r3, #2
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 8083 	beq.w	8005260 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800515a:	2300      	movs	r3, #0
 800515c:	60fb      	str	r3, [r7, #12]
 800515e:	4b49      	ldr	r3, [pc, #292]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005162:	4a48      	ldr	r2, [pc, #288]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005164:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005168:	6413      	str	r3, [r2, #64]	@ 0x40
 800516a:	4b46      	ldr	r3, [pc, #280]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800516c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005172:	60fb      	str	r3, [r7, #12]
 8005174:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005176:	4b44      	ldr	r3, [pc, #272]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a43      	ldr	r2, [pc, #268]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800517c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005180:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005182:	f7fe f849 	bl	8003218 <HAL_GetTick>
 8005186:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005188:	e008      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800518a:	f7fe f845 	bl	8003218 <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	2b02      	cmp	r3, #2
 8005196:	d901      	bls.n	800519c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e06c      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800519c:	4b3a      	ldr	r3, [pc, #232]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d0f0      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051a8:	4b36      	ldr	r3, [pc, #216]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80051aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051b0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d02f      	beq.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d028      	beq.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80051c6:	4b2f      	ldr	r3, [pc, #188]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80051c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ce:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80051d0:	4b2e      	ldr	r3, [pc, #184]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80051d2:	2201      	movs	r2, #1
 80051d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80051d6:	4b2d      	ldr	r3, [pc, #180]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80051dc:	4a29      	ldr	r2, [pc, #164]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80051e2:	4b28      	ldr	r3, [pc, #160]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80051e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051e6:	f003 0301 	and.w	r3, r3, #1
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d114      	bne.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80051ee:	f7fe f813 	bl	8003218 <HAL_GetTick>
 80051f2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051f4:	e00a      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051f6:	f7fe f80f 	bl	8003218 <HAL_GetTick>
 80051fa:	4602      	mov	r2, r0
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005204:	4293      	cmp	r3, r2
 8005206:	d901      	bls.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e034      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800520c:	4b1d      	ldr	r3, [pc, #116]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800520e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b00      	cmp	r3, #0
 8005216:	d0ee      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005220:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005224:	d10d      	bne.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005226:	4b17      	ldr	r3, [pc, #92]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800523a:	4912      	ldr	r1, [pc, #72]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800523c:	4313      	orrs	r3, r2
 800523e:	608b      	str	r3, [r1, #8]
 8005240:	e005      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005242:	4b10      	ldr	r3, [pc, #64]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	4a0f      	ldr	r2, [pc, #60]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005248:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800524c:	6093      	str	r3, [r2, #8]
 800524e:	4b0d      	ldr	r3, [pc, #52]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005250:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800525a:	490a      	ldr	r1, [pc, #40]	@ (8005284 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800525c:	4313      	orrs	r3, r2
 800525e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0308 	and.w	r3, r3, #8
 8005268:	2b00      	cmp	r3, #0
 800526a:	d003      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	7c1a      	ldrb	r2, [r3, #16]
 8005270:	4b07      	ldr	r3, [pc, #28]	@ (8005290 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005272:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3718      	adds	r7, #24
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	42470068 	.word	0x42470068
 8005284:	40023800 	.word	0x40023800
 8005288:	40007000 	.word	0x40007000
 800528c:	42470e40 	.word	0x42470e40
 8005290:	424711e0 	.word	0x424711e0

08005294 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e073      	b.n	8005392 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	7f5b      	ldrb	r3, [r3, #29]
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d105      	bne.n	80052c0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7fd fad8 	bl	8002870 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	f003 0310 	and.w	r3, r3, #16
 80052d0:	2b10      	cmp	r3, #16
 80052d2:	d055      	beq.n	8005380 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	22ca      	movs	r2, #202	@ 0xca
 80052da:	625a      	str	r2, [r3, #36]	@ 0x24
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2253      	movs	r2, #83	@ 0x53
 80052e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 fa49 	bl	800577c <RTC_EnterInitMode>
 80052ea:	4603      	mov	r3, r0
 80052ec:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80052ee:	7bfb      	ldrb	r3, [r7, #15]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d12c      	bne.n	800534e <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	6812      	ldr	r2, [r2, #0]
 80052fe:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005302:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005306:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6899      	ldr	r1, [r3, #8]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685a      	ldr	r2, [r3, #4]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	695b      	ldr	r3, [r3, #20]
 800531c:	431a      	orrs	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	68d2      	ldr	r2, [r2, #12]
 800532e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6919      	ldr	r1, [r3, #16]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	041a      	lsls	r2, r3, #16
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	430a      	orrs	r2, r1
 8005342:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 fa50 	bl	80057ea <RTC_ExitInitMode>
 800534a:	4603      	mov	r3, r0
 800534c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800534e:	7bfb      	ldrb	r3, [r7, #15]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d110      	bne.n	8005376 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005362:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	699a      	ldr	r2, [r3, #24]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	430a      	orrs	r2, r1
 8005374:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	22ff      	movs	r2, #255	@ 0xff
 800537c:	625a      	str	r2, [r3, #36]	@ 0x24
 800537e:	e001      	b.n	8005384 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005380:	2300      	movs	r3, #0
 8005382:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005384:	7bfb      	ldrb	r3, [r7, #15]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d102      	bne.n	8005390 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005390:	7bfb      	ldrb	r3, [r7, #15]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800539a:	b590      	push	{r4, r7, lr}
 800539c:	b087      	sub	sp, #28
 800539e:	af00      	add	r7, sp, #0
 80053a0:	60f8      	str	r0, [r7, #12]
 80053a2:	60b9      	str	r1, [r7, #8]
 80053a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80053a6:	2300      	movs	r3, #0
 80053a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	7f1b      	ldrb	r3, [r3, #28]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d101      	bne.n	80053b6 <HAL_RTC_SetTime+0x1c>
 80053b2:	2302      	movs	r3, #2
 80053b4:	e087      	b.n	80054c6 <HAL_RTC_SetTime+0x12c>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2201      	movs	r2, #1
 80053ba:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2202      	movs	r2, #2
 80053c0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d126      	bne.n	8005416 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d102      	bne.n	80053dc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	2200      	movs	r2, #0
 80053da:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f000 fa27 	bl	8005834 <RTC_ByteToBcd2>
 80053e6:	4603      	mov	r3, r0
 80053e8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	785b      	ldrb	r3, [r3, #1]
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 fa20 	bl	8005834 <RTC_ByteToBcd2>
 80053f4:	4603      	mov	r3, r0
 80053f6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80053f8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	789b      	ldrb	r3, [r3, #2]
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 fa18 	bl	8005834 <RTC_ByteToBcd2>
 8005404:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005406:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	78db      	ldrb	r3, [r3, #3]
 800540e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005410:	4313      	orrs	r3, r2
 8005412:	617b      	str	r3, [r7, #20]
 8005414:	e018      	b.n	8005448 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005420:	2b00      	cmp	r3, #0
 8005422:	d102      	bne.n	800542a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2200      	movs	r2, #0
 8005428:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	785b      	ldrb	r3, [r3, #1]
 8005434:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005436:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800543c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	78db      	ldrb	r3, [r3, #3]
 8005442:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005444:	4313      	orrs	r3, r2
 8005446:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	22ca      	movs	r2, #202	@ 0xca
 800544e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2253      	movs	r2, #83	@ 0x53
 8005456:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f000 f98f 	bl	800577c <RTC_EnterInitMode>
 800545e:	4603      	mov	r3, r0
 8005460:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005462:	7cfb      	ldrb	r3, [r7, #19]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d120      	bne.n	80054aa <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005472:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005476:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	689a      	ldr	r2, [r3, #8]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005486:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6899      	ldr	r1, [r3, #8]
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	68da      	ldr	r2, [r3, #12]
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	431a      	orrs	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	430a      	orrs	r2, r1
 800549e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80054a0:	68f8      	ldr	r0, [r7, #12]
 80054a2:	f000 f9a2 	bl	80057ea <RTC_ExitInitMode>
 80054a6:	4603      	mov	r3, r0
 80054a8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80054aa:	7cfb      	ldrb	r3, [r7, #19]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d102      	bne.n	80054b6 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2201      	movs	r2, #1
 80054b4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	22ff      	movs	r2, #255	@ 0xff
 80054bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	771a      	strb	r2, [r3, #28]

  return status;
 80054c4:	7cfb      	ldrb	r3, [r7, #19]
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	371c      	adds	r7, #28
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd90      	pop	{r4, r7, pc}

080054ce <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80054ce:	b580      	push	{r7, lr}
 80054d0:	b086      	sub	sp, #24
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	60f8      	str	r0, [r7, #12]
 80054d6:	60b9      	str	r1, [r7, #8]
 80054d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80054da:	2300      	movs	r3, #0
 80054dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005500:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005504:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	0c1b      	lsrs	r3, r3, #16
 800550a:	b2db      	uxtb	r3, r3
 800550c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005510:	b2da      	uxtb	r2, r3
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	0a1b      	lsrs	r3, r3, #8
 800551a:	b2db      	uxtb	r3, r3
 800551c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005520:	b2da      	uxtb	r2, r3
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	b2db      	uxtb	r3, r3
 800552a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800552e:	b2da      	uxtb	r2, r3
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	0d9b      	lsrs	r3, r3, #22
 8005538:	b2db      	uxtb	r3, r3
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	b2da      	uxtb	r2, r3
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d11a      	bne.n	8005580 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	4618      	mov	r0, r3
 8005550:	f000 f98e 	bl	8005870 <RTC_Bcd2ToByte>
 8005554:	4603      	mov	r3, r0
 8005556:	461a      	mov	r2, r3
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	785b      	ldrb	r3, [r3, #1]
 8005560:	4618      	mov	r0, r3
 8005562:	f000 f985 	bl	8005870 <RTC_Bcd2ToByte>
 8005566:	4603      	mov	r3, r0
 8005568:	461a      	mov	r2, r3
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	789b      	ldrb	r3, [r3, #2]
 8005572:	4618      	mov	r0, r3
 8005574:	f000 f97c 	bl	8005870 <RTC_Bcd2ToByte>
 8005578:	4603      	mov	r3, r0
 800557a:	461a      	mov	r2, r3
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3718      	adds	r7, #24
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800558a:	b590      	push	{r4, r7, lr}
 800558c:	b087      	sub	sp, #28
 800558e:	af00      	add	r7, sp, #0
 8005590:	60f8      	str	r0, [r7, #12]
 8005592:	60b9      	str	r1, [r7, #8]
 8005594:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005596:	2300      	movs	r3, #0
 8005598:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	7f1b      	ldrb	r3, [r3, #28]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d101      	bne.n	80055a6 <HAL_RTC_SetDate+0x1c>
 80055a2:	2302      	movs	r3, #2
 80055a4:	e071      	b.n	800568a <HAL_RTC_SetDate+0x100>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2201      	movs	r2, #1
 80055aa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2202      	movs	r2, #2
 80055b0:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d10e      	bne.n	80055d6 <HAL_RTC_SetDate+0x4c>
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	785b      	ldrb	r3, [r3, #1]
 80055bc:	f003 0310 	and.w	r3, r3, #16
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d008      	beq.n	80055d6 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	785b      	ldrb	r3, [r3, #1]
 80055c8:	f023 0310 	bic.w	r3, r3, #16
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	330a      	adds	r3, #10
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d11c      	bne.n	8005616 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	78db      	ldrb	r3, [r3, #3]
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 f927 	bl	8005834 <RTC_ByteToBcd2>
 80055e6:	4603      	mov	r3, r0
 80055e8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	785b      	ldrb	r3, [r3, #1]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 f920 	bl	8005834 <RTC_ByteToBcd2>
 80055f4:	4603      	mov	r3, r0
 80055f6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80055f8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	789b      	ldrb	r3, [r3, #2]
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 f918 	bl	8005834 <RTC_ByteToBcd2>
 8005604:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005606:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	781b      	ldrb	r3, [r3, #0]
 800560e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005610:	4313      	orrs	r3, r2
 8005612:	617b      	str	r3, [r7, #20]
 8005614:	e00e      	b.n	8005634 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	78db      	ldrb	r3, [r3, #3]
 800561a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	785b      	ldrb	r3, [r3, #1]
 8005620:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005622:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005628:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005630:	4313      	orrs	r3, r2
 8005632:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	22ca      	movs	r2, #202	@ 0xca
 800563a:	625a      	str	r2, [r3, #36]	@ 0x24
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2253      	movs	r2, #83	@ 0x53
 8005642:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 f899 	bl	800577c <RTC_EnterInitMode>
 800564a:	4603      	mov	r3, r0
 800564c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800564e:	7cfb      	ldrb	r3, [r7, #19]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10c      	bne.n	800566e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800565e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005662:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	f000 f8c0 	bl	80057ea <RTC_ExitInitMode>
 800566a:	4603      	mov	r3, r0
 800566c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800566e:	7cfb      	ldrb	r3, [r7, #19]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d102      	bne.n	800567a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2201      	movs	r2, #1
 8005678:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	22ff      	movs	r2, #255	@ 0xff
 8005680:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	771a      	strb	r2, [r3, #28]

  return status;
 8005688:	7cfb      	ldrb	r3, [r7, #19]
}
 800568a:	4618      	mov	r0, r3
 800568c:	371c      	adds	r7, #28
 800568e:	46bd      	mov	sp, r7
 8005690:	bd90      	pop	{r4, r7, pc}

08005692 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b086      	sub	sp, #24
 8005696:	af00      	add	r7, sp, #0
 8005698:	60f8      	str	r0, [r7, #12]
 800569a:	60b9      	str	r1, [r7, #8]
 800569c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800569e:	2300      	movs	r3, #0
 80056a0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80056ac:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80056b0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	0c1b      	lsrs	r3, r3, #16
 80056b6:	b2da      	uxtb	r2, r3
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	0a1b      	lsrs	r3, r3, #8
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	f003 031f 	and.w	r3, r3, #31
 80056c6:	b2da      	uxtb	r2, r3
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	0b5b      	lsrs	r3, r3, #13
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	b2da      	uxtb	r2, r3
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d11a      	bne.n	8005726 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	78db      	ldrb	r3, [r3, #3]
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 f8bb 	bl	8005870 <RTC_Bcd2ToByte>
 80056fa:	4603      	mov	r3, r0
 80056fc:	461a      	mov	r2, r3
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	785b      	ldrb	r3, [r3, #1]
 8005706:	4618      	mov	r0, r3
 8005708:	f000 f8b2 	bl	8005870 <RTC_Bcd2ToByte>
 800570c:	4603      	mov	r3, r0
 800570e:	461a      	mov	r2, r3
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	789b      	ldrb	r3, [r3, #2]
 8005718:	4618      	mov	r0, r3
 800571a:	f000 f8a9 	bl	8005870 <RTC_Bcd2ToByte>
 800571e:	4603      	mov	r3, r0
 8005720:	461a      	mov	r2, r3
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3718      	adds	r7, #24
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005738:	2300      	movs	r3, #0
 800573a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a0d      	ldr	r2, [pc, #52]	@ (8005778 <HAL_RTC_WaitForSynchro+0x48>)
 8005742:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005744:	f7fd fd68 	bl	8003218 <HAL_GetTick>
 8005748:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800574a:	e009      	b.n	8005760 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800574c:	f7fd fd64 	bl	8003218 <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800575a:	d901      	bls.n	8005760 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e007      	b.n	8005770 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	f003 0320 	and.w	r3, r3, #32
 800576a:	2b00      	cmp	r3, #0
 800576c:	d0ee      	beq.n	800574c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	00013f5f 	.word	0x00013f5f

0800577c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005784:	2300      	movs	r3, #0
 8005786:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005788:	2300      	movs	r3, #0
 800578a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005796:	2b00      	cmp	r3, #0
 8005798:	d122      	bne.n	80057e0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68da      	ldr	r2, [r3, #12]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80057a8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80057aa:	f7fd fd35 	bl	8003218 <HAL_GetTick>
 80057ae:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80057b0:	e00c      	b.n	80057cc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80057b2:	f7fd fd31 	bl	8003218 <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80057c0:	d904      	bls.n	80057cc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2204      	movs	r2, #4
 80057c6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d102      	bne.n	80057e0 <RTC_EnterInitMode+0x64>
 80057da:	7bfb      	ldrb	r3, [r7, #15]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d1e8      	bne.n	80057b2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80057e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b084      	sub	sp, #16
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057f2:	2300      	movs	r3, #0
 80057f4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005804:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f003 0320 	and.w	r3, r3, #32
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10a      	bne.n	800582a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f7ff ff8b 	bl	8005730 <HAL_RTC_WaitForSynchro>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d004      	beq.n	800582a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2204      	movs	r2, #4
 8005824:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800582a:	7bfb      	ldrb	r3, [r7, #15]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	4603      	mov	r3, r0
 800583c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800583e:	2300      	movs	r3, #0
 8005840:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005842:	e005      	b.n	8005850 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3301      	adds	r3, #1
 8005848:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800584a:	79fb      	ldrb	r3, [r7, #7]
 800584c:	3b0a      	subs	r3, #10
 800584e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005850:	79fb      	ldrb	r3, [r7, #7]
 8005852:	2b09      	cmp	r3, #9
 8005854:	d8f6      	bhi.n	8005844 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	b2db      	uxtb	r3, r3
 800585a:	011b      	lsls	r3, r3, #4
 800585c:	b2da      	uxtb	r2, r3
 800585e:	79fb      	ldrb	r3, [r7, #7]
 8005860:	4313      	orrs	r3, r2
 8005862:	b2db      	uxtb	r3, r3
}
 8005864:	4618      	mov	r0, r3
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005870:	b480      	push	{r7}
 8005872:	b085      	sub	sp, #20
 8005874:	af00      	add	r7, sp, #0
 8005876:	4603      	mov	r3, r0
 8005878:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800587a:	2300      	movs	r3, #0
 800587c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800587e:	79fb      	ldrb	r3, [r7, #7]
 8005880:	091b      	lsrs	r3, r3, #4
 8005882:	b2db      	uxtb	r3, r3
 8005884:	461a      	mov	r2, r3
 8005886:	4613      	mov	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	005b      	lsls	r3, r3, #1
 800588e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	b2da      	uxtb	r2, r3
 8005894:	79fb      	ldrb	r3, [r7, #7]
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	b2db      	uxtb	r3, r3
 800589c:	4413      	add	r3, r2
 800589e:	b2db      	uxtb	r3, r3
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3714      	adds	r7, #20
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e07b      	b.n	80059b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d108      	bne.n	80058d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058ce:	d009      	beq.n	80058e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	61da      	str	r2, [r3, #28]
 80058d6:	e005      	b.n	80058e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d106      	bne.n	8005904 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7fd f818 	bl	8002934 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800591a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800592c:	431a      	orrs	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005936:	431a      	orrs	r2, r3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	f003 0302 	and.w	r3, r3, #2
 8005940:	431a      	orrs	r2, r3
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	695b      	ldr	r3, [r3, #20]
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	431a      	orrs	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	699b      	ldr	r3, [r3, #24]
 8005950:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005954:	431a      	orrs	r2, r3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	69db      	ldr	r3, [r3, #28]
 800595a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800595e:	431a      	orrs	r2, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005968:	ea42 0103 	orr.w	r1, r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005970:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	699b      	ldr	r3, [r3, #24]
 8005980:	0c1b      	lsrs	r3, r3, #16
 8005982:	f003 0104 	and.w	r1, r3, #4
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598a:	f003 0210 	and.w	r2, r3, #16
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	430a      	orrs	r2, r1
 8005994:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69da      	ldr	r2, [r3, #28]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3708      	adds	r7, #8
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
	...

080059c0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b084      	sub	sp, #16
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	4613      	mov	r3, r2
 80059cc:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d001      	beq.n	80059de <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80059da:	2302      	movs	r3, #2
 80059dc:	e097      	b.n	8005b0e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d002      	beq.n	80059ea <HAL_SPI_Transmit_DMA+0x2a>
 80059e4:	88fb      	ldrh	r3, [r7, #6]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e08f      	b.n	8005b0e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d101      	bne.n	80059fc <HAL_SPI_Transmit_DMA+0x3c>
 80059f8:	2302      	movs	r3, #2
 80059fa:	e088      	b.n	8005b0e <HAL_SPI_Transmit_DMA+0x14e>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2203      	movs	r2, #3
 8005a08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	88fa      	ldrh	r2, [r7, #6]
 8005a1c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	88fa      	ldrh	r2, [r7, #6]
 8005a22:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a4a:	d10f      	bne.n	8005a6c <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a70:	4a29      	ldr	r2, [pc, #164]	@ (8005b18 <HAL_SPI_Transmit_DMA+0x158>)
 8005a72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a78:	4a28      	ldr	r2, [pc, #160]	@ (8005b1c <HAL_SPI_Transmit_DMA+0x15c>)
 8005a7a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a80:	4a27      	ldr	r2, [pc, #156]	@ (8005b20 <HAL_SPI_Transmit_DMA+0x160>)
 8005a82:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a88:	2200      	movs	r2, #0
 8005a8a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a94:	4619      	mov	r1, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	330c      	adds	r3, #12
 8005a9c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aa2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005aa4:	f7fe f8be 	bl	8003c24 <HAL_DMA_Start_IT>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00b      	beq.n	8005ac6 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ab2:	f043 0210 	orr.w	r2, r3, #16
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e023      	b.n	8005b0e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad0:	2b40      	cmp	r3, #64	@ 0x40
 8005ad2:	d007      	beq.n	8005ae4 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ae2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f042 0220 	orr.w	r2, r2, #32
 8005afa:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685a      	ldr	r2, [r3, #4]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f042 0202 	orr.w	r2, r2, #2
 8005b0a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	08005ddd 	.word	0x08005ddd
 8005b1c:	08005d35 	.word	0x08005d35
 8005b20:	08005df9 	.word	0x08005df9

08005b24 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b088      	sub	sp, #32
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d10e      	bne.n	8005b64 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d009      	beq.n	8005b64 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d004      	beq.n	8005b64 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	4798      	blx	r3
    return;
 8005b62:	e0ce      	b.n	8005d02 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	f003 0302 	and.w	r3, r3, #2
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d009      	beq.n	8005b82 <HAL_SPI_IRQHandler+0x5e>
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d004      	beq.n	8005b82 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	4798      	blx	r3
    return;
 8005b80:	e0bf      	b.n	8005d02 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	f003 0320 	and.w	r3, r3, #32
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10a      	bne.n	8005ba2 <HAL_SPI_IRQHandler+0x7e>
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d105      	bne.n	8005ba2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f000 80b0 	beq.w	8005d02 <HAL_SPI_IRQHandler+0x1de>
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	f003 0320 	and.w	r3, r3, #32
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 80aa 	beq.w	8005d02 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d023      	beq.n	8005c00 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	2b03      	cmp	r3, #3
 8005bc2:	d011      	beq.n	8005be8 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bc8:	f043 0204 	orr.w	r2, r3, #4
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	617b      	str	r3, [r7, #20]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	617b      	str	r3, [r7, #20]
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	e00b      	b.n	8005c00 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005be8:	2300      	movs	r3, #0
 8005bea:	613b      	str	r3, [r7, #16]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	613b      	str	r3, [r7, #16]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	613b      	str	r3, [r7, #16]
 8005bfc:	693b      	ldr	r3, [r7, #16]
        return;
 8005bfe:	e080      	b.n	8005d02 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	f003 0320 	and.w	r3, r3, #32
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d014      	beq.n	8005c34 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c0e:	f043 0201 	orr.w	r2, r3, #1
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005c16:	2300      	movs	r3, #0
 8005c18:	60fb      	str	r3, [r7, #12]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	60fb      	str	r3, [r7, #12]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00c      	beq.n	8005c58 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c42:	f043 0208 	orr.w	r2, r3, #8
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60bb      	str	r3, [r7, #8]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	60bb      	str	r3, [r7, #8]
 8005c56:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d04f      	beq.n	8005d00 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c6e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	f003 0302 	and.w	r3, r3, #2
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d104      	bne.n	8005c8c <HAL_SPI_IRQHandler+0x168>
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	f003 0301 	and.w	r3, r3, #1
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d034      	beq.n	8005cf6 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685a      	ldr	r2, [r3, #4]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f022 0203 	bic.w	r2, r2, #3
 8005c9a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d011      	beq.n	8005cc8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ca8:	4a17      	ldr	r2, [pc, #92]	@ (8005d08 <HAL_SPI_IRQHandler+0x1e4>)
 8005caa:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f7fe f80f 	bl	8003cd4 <HAL_DMA_Abort_IT>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d005      	beq.n	8005cc8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cc0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d016      	beq.n	8005cfe <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cd4:	4a0c      	ldr	r2, [pc, #48]	@ (8005d08 <HAL_SPI_IRQHandler+0x1e4>)
 8005cd6:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f7fd fff9 	bl	8003cd4 <HAL_DMA_Abort_IT>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00a      	beq.n	8005cfe <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005cf4:	e003      	b.n	8005cfe <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f812 	bl	8005d20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005cfc:	e000      	b.n	8005d00 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8005cfe:	bf00      	nop
    return;
 8005d00:	bf00      	nop
  }
}
 8005d02:	3720      	adds	r7, #32
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	08005e39 	.word	0x08005e39

08005d0c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005d28:	bf00      	nop
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d40:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d42:	f7fd fa69 	bl	8003218 <HAL_GetTick>
 8005d46:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d56:	d03b      	beq.n	8005dd0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	685a      	ldr	r2, [r3, #4]
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f022 0220 	bic.w	r2, r2, #32
 8005d66:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685a      	ldr	r2, [r3, #4]
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f022 0202 	bic.w	r2, r2, #2
 8005d76:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	2164      	movs	r1, #100	@ 0x64
 8005d7c:	6978      	ldr	r0, [r7, #20]
 8005d7e:	f000 f8f7 	bl	8005f70 <SPI_EndRxTxTransaction>
 8005d82:	4603      	mov	r3, r0
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d005      	beq.n	8005d94 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d8c:	f043 0220 	orr.w	r2, r3, #32
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d10a      	bne.n	8005db2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	60fb      	str	r3, [r7, #12]
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	60fb      	str	r3, [r7, #12]
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	60fb      	str	r3, [r7, #12]
 8005db0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	2200      	movs	r2, #0
 8005db6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d003      	beq.n	8005dd0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005dc8:	6978      	ldr	r0, [r7, #20]
 8005dca:	f7ff ffa9 	bl	8005d20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005dce:	e002      	b.n	8005dd6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005dd0:	6978      	ldr	r0, [r7, #20]
 8005dd2:	f7fa fe67 	bl	8000aa4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005dd6:	3718      	adds	r7, #24
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f7ff ff8e 	bl	8005d0c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005df0:	bf00      	nop
 8005df2:	3710      	adds	r7, #16
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e04:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	685a      	ldr	r2, [r3, #4]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0203 	bic.w	r2, r2, #3
 8005e14:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e1a:	f043 0210 	orr.w	r2, r3, #16
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f7ff ff78 	bl	8005d20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e30:	bf00      	nop
 8005e32:	3710      	adds	r7, #16
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e44:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f7ff ff64 	bl	8005d20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e58:	bf00      	nop
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b088      	sub	sp, #32
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	603b      	str	r3, [r7, #0]
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e70:	f7fd f9d2 	bl	8003218 <HAL_GetTick>
 8005e74:	4602      	mov	r2, r0
 8005e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e78:	1a9b      	subs	r3, r3, r2
 8005e7a:	683a      	ldr	r2, [r7, #0]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e80:	f7fd f9ca 	bl	8003218 <HAL_GetTick>
 8005e84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e86:	4b39      	ldr	r3, [pc, #228]	@ (8005f6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	015b      	lsls	r3, r3, #5
 8005e8c:	0d1b      	lsrs	r3, r3, #20
 8005e8e:	69fa      	ldr	r2, [r7, #28]
 8005e90:	fb02 f303 	mul.w	r3, r2, r3
 8005e94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e96:	e054      	b.n	8005f42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9e:	d050      	beq.n	8005f42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ea0:	f7fd f9ba 	bl	8003218 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	69fa      	ldr	r2, [r7, #28]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d902      	bls.n	8005eb6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d13d      	bne.n	8005f32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	685a      	ldr	r2, [r3, #4]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ec4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ece:	d111      	bne.n	8005ef4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ed8:	d004      	beq.n	8005ee4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ee2:	d107      	bne.n	8005ef4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ef2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005efc:	d10f      	bne.n	8005f1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f0c:	601a      	str	r2, [r3, #0]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	e017      	b.n	8005f62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d101      	bne.n	8005f3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	68ba      	ldr	r2, [r7, #8]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	bf0c      	ite	eq
 8005f52:	2301      	moveq	r3, #1
 8005f54:	2300      	movne	r3, #0
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	461a      	mov	r2, r3
 8005f5a:	79fb      	ldrb	r3, [r7, #7]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d19b      	bne.n	8005e98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3720      	adds	r7, #32
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	20000030 	.word	0x20000030

08005f70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b088      	sub	sp, #32
 8005f74:	af02      	add	r7, sp, #8
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2201      	movs	r2, #1
 8005f84:	2102      	movs	r1, #2
 8005f86:	68f8      	ldr	r0, [r7, #12]
 8005f88:	f7ff ff6a 	bl	8005e60 <SPI_WaitFlagStateUntilTimeout>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d007      	beq.n	8005fa2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f96:	f043 0220 	orr.w	r2, r3, #32
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e032      	b.n	8006008 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8006010 <SPI_EndRxTxTransaction+0xa0>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a1b      	ldr	r2, [pc, #108]	@ (8006014 <SPI_EndRxTxTransaction+0xa4>)
 8005fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fac:	0d5b      	lsrs	r3, r3, #21
 8005fae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005fb2:	fb02 f303 	mul.w	r3, r2, r3
 8005fb6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fc0:	d112      	bne.n	8005fe8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	9300      	str	r3, [sp, #0]
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	2180      	movs	r1, #128	@ 0x80
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f7ff ff47 	bl	8005e60 <SPI_WaitFlagStateUntilTimeout>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d016      	beq.n	8006006 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fdc:	f043 0220 	orr.w	r2, r3, #32
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e00f      	b.n	8006008 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	3b01      	subs	r3, #1
 8005ff2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ffe:	2b80      	cmp	r3, #128	@ 0x80
 8006000:	d0f2      	beq.n	8005fe8 <SPI_EndRxTxTransaction+0x78>
 8006002:	e000      	b.n	8006006 <SPI_EndRxTxTransaction+0x96>
        break;
 8006004:	bf00      	nop
  }

  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3718      	adds	r7, #24
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}
 8006010:	20000030 	.word	0x20000030
 8006014:	165e9f81 	.word	0x165e9f81

08006018 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b082      	sub	sp, #8
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d101      	bne.n	800602a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e041      	b.n	80060ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006030:	b2db      	uxtb	r3, r3
 8006032:	2b00      	cmp	r3, #0
 8006034:	d106      	bne.n	8006044 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f7fc feec 	bl	8002e1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	3304      	adds	r3, #4
 8006054:	4619      	mov	r1, r3
 8006056:	4610      	mov	r0, r2
 8006058:	f000 fd86 	bl	8006b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3708      	adds	r7, #8
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d001      	beq.n	80060d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e044      	b.n	800615a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68da      	ldr	r2, [r3, #12]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0201 	orr.w	r2, r2, #1
 80060e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a1e      	ldr	r2, [pc, #120]	@ (8006168 <HAL_TIM_Base_Start_IT+0xb0>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d018      	beq.n	8006124 <HAL_TIM_Base_Start_IT+0x6c>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060fa:	d013      	beq.n	8006124 <HAL_TIM_Base_Start_IT+0x6c>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a1a      	ldr	r2, [pc, #104]	@ (800616c <HAL_TIM_Base_Start_IT+0xb4>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d00e      	beq.n	8006124 <HAL_TIM_Base_Start_IT+0x6c>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a19      	ldr	r2, [pc, #100]	@ (8006170 <HAL_TIM_Base_Start_IT+0xb8>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d009      	beq.n	8006124 <HAL_TIM_Base_Start_IT+0x6c>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a17      	ldr	r2, [pc, #92]	@ (8006174 <HAL_TIM_Base_Start_IT+0xbc>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d004      	beq.n	8006124 <HAL_TIM_Base_Start_IT+0x6c>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a16      	ldr	r2, [pc, #88]	@ (8006178 <HAL_TIM_Base_Start_IT+0xc0>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d111      	bne.n	8006148 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f003 0307 	and.w	r3, r3, #7
 800612e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2b06      	cmp	r3, #6
 8006134:	d010      	beq.n	8006158 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f042 0201 	orr.w	r2, r2, #1
 8006144:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006146:	e007      	b.n	8006158 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f042 0201 	orr.w	r2, r2, #1
 8006156:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3714      	adds	r7, #20
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	40010000 	.word	0x40010000
 800616c:	40000400 	.word	0x40000400
 8006170:	40000800 	.word	0x40000800
 8006174:	40000c00 	.word	0x40000c00
 8006178:	40014000 	.word	0x40014000

0800617c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b082      	sub	sp, #8
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d101      	bne.n	800618e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e041      	b.n	8006212 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b00      	cmp	r3, #0
 8006198:	d106      	bne.n	80061a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 f839 	bl	800621a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2202      	movs	r2, #2
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	3304      	adds	r3, #4
 80061b8:	4619      	mov	r1, r3
 80061ba:	4610      	mov	r0, r2
 80061bc:	f000 fcd4 	bl	8006b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3708      	adds	r7, #8
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
	...

08006230 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d109      	bne.n	8006254 <HAL_TIM_PWM_Start+0x24>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b01      	cmp	r3, #1
 800624a:	bf14      	ite	ne
 800624c:	2301      	movne	r3, #1
 800624e:	2300      	moveq	r3, #0
 8006250:	b2db      	uxtb	r3, r3
 8006252:	e022      	b.n	800629a <HAL_TIM_PWM_Start+0x6a>
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	2b04      	cmp	r3, #4
 8006258:	d109      	bne.n	800626e <HAL_TIM_PWM_Start+0x3e>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b01      	cmp	r3, #1
 8006264:	bf14      	ite	ne
 8006266:	2301      	movne	r3, #1
 8006268:	2300      	moveq	r3, #0
 800626a:	b2db      	uxtb	r3, r3
 800626c:	e015      	b.n	800629a <HAL_TIM_PWM_Start+0x6a>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b08      	cmp	r3, #8
 8006272:	d109      	bne.n	8006288 <HAL_TIM_PWM_Start+0x58>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b01      	cmp	r3, #1
 800627e:	bf14      	ite	ne
 8006280:	2301      	movne	r3, #1
 8006282:	2300      	moveq	r3, #0
 8006284:	b2db      	uxtb	r3, r3
 8006286:	e008      	b.n	800629a <HAL_TIM_PWM_Start+0x6a>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800628e:	b2db      	uxtb	r3, r3
 8006290:	2b01      	cmp	r3, #1
 8006292:	bf14      	ite	ne
 8006294:	2301      	movne	r3, #1
 8006296:	2300      	moveq	r3, #0
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d001      	beq.n	80062a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e068      	b.n	8006374 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d104      	bne.n	80062b2 <HAL_TIM_PWM_Start+0x82>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2202      	movs	r2, #2
 80062ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062b0:	e013      	b.n	80062da <HAL_TIM_PWM_Start+0xaa>
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	2b04      	cmp	r3, #4
 80062b6:	d104      	bne.n	80062c2 <HAL_TIM_PWM_Start+0x92>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2202      	movs	r2, #2
 80062bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062c0:	e00b      	b.n	80062da <HAL_TIM_PWM_Start+0xaa>
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	2b08      	cmp	r3, #8
 80062c6:	d104      	bne.n	80062d2 <HAL_TIM_PWM_Start+0xa2>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062d0:	e003      	b.n	80062da <HAL_TIM_PWM_Start+0xaa>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2202      	movs	r2, #2
 80062d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2201      	movs	r2, #1
 80062e0:	6839      	ldr	r1, [r7, #0]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 fef2 	bl	80070cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a23      	ldr	r2, [pc, #140]	@ (800637c <HAL_TIM_PWM_Start+0x14c>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d107      	bne.n	8006302 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006300:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a1d      	ldr	r2, [pc, #116]	@ (800637c <HAL_TIM_PWM_Start+0x14c>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d018      	beq.n	800633e <HAL_TIM_PWM_Start+0x10e>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006314:	d013      	beq.n	800633e <HAL_TIM_PWM_Start+0x10e>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a19      	ldr	r2, [pc, #100]	@ (8006380 <HAL_TIM_PWM_Start+0x150>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d00e      	beq.n	800633e <HAL_TIM_PWM_Start+0x10e>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a17      	ldr	r2, [pc, #92]	@ (8006384 <HAL_TIM_PWM_Start+0x154>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d009      	beq.n	800633e <HAL_TIM_PWM_Start+0x10e>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a16      	ldr	r2, [pc, #88]	@ (8006388 <HAL_TIM_PWM_Start+0x158>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d004      	beq.n	800633e <HAL_TIM_PWM_Start+0x10e>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a14      	ldr	r2, [pc, #80]	@ (800638c <HAL_TIM_PWM_Start+0x15c>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d111      	bne.n	8006362 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f003 0307 	and.w	r3, r3, #7
 8006348:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2b06      	cmp	r3, #6
 800634e:	d010      	beq.n	8006372 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f042 0201 	orr.w	r2, r2, #1
 800635e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006360:	e007      	b.n	8006372 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f042 0201 	orr.w	r2, r2, #1
 8006370:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3710      	adds	r7, #16
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}
 800637c:	40010000 	.word	0x40010000
 8006380:	40000400 	.word	0x40000400
 8006384:	40000800 	.word	0x40000800
 8006388:	40000c00 	.word	0x40000c00
 800638c:	40014000 	.word	0x40014000

08006390 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b086      	sub	sp, #24
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d101      	bne.n	80063a4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e097      	b.n	80064d4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d106      	bne.n	80063be <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f7fc fd6d 	bl	8002e98 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2202      	movs	r2, #2
 80063c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6812      	ldr	r2, [r2, #0]
 80063d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063d4:	f023 0307 	bic.w	r3, r3, #7
 80063d8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	3304      	adds	r3, #4
 80063e2:	4619      	mov	r1, r3
 80063e4:	4610      	mov	r0, r2
 80063e6:	f000 fbbf 	bl	8006b68 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	6a1b      	ldr	r3, [r3, #32]
 8006400:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	4313      	orrs	r3, r2
 800640a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006412:	f023 0303 	bic.w	r3, r3, #3
 8006416:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	699b      	ldr	r3, [r3, #24]
 8006420:	021b      	lsls	r3, r3, #8
 8006422:	4313      	orrs	r3, r2
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	4313      	orrs	r3, r2
 8006428:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006430:	f023 030c 	bic.w	r3, r3, #12
 8006434:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800643c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006440:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	68da      	ldr	r2, [r3, #12]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	69db      	ldr	r3, [r3, #28]
 800644a:	021b      	lsls	r3, r3, #8
 800644c:	4313      	orrs	r3, r2
 800644e:	693a      	ldr	r2, [r7, #16]
 8006450:	4313      	orrs	r3, r2
 8006452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	011a      	lsls	r2, r3, #4
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	6a1b      	ldr	r3, [r3, #32]
 800645e:	031b      	lsls	r3, r3, #12
 8006460:	4313      	orrs	r3, r2
 8006462:	693a      	ldr	r2, [r7, #16]
 8006464:	4313      	orrs	r3, r2
 8006466:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800646e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006476:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685a      	ldr	r2, [r3, #4]
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	011b      	lsls	r3, r3, #4
 8006482:	4313      	orrs	r3, r2
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	4313      	orrs	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	697a      	ldr	r2, [r7, #20]
 8006490:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2201      	movs	r2, #1
 80064ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2201      	movs	r2, #1
 80064ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064d2:	2300      	movs	r3, #0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3718      	adds	r7, #24
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}

080064dc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80064ec:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80064f4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064fc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006504:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d110      	bne.n	800652e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800650c:	7bfb      	ldrb	r3, [r7, #15]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d102      	bne.n	8006518 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006512:	7b7b      	ldrb	r3, [r7, #13]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d001      	beq.n	800651c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e089      	b.n	8006630 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2202      	movs	r2, #2
 8006520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2202      	movs	r2, #2
 8006528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800652c:	e031      	b.n	8006592 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	2b04      	cmp	r3, #4
 8006532:	d110      	bne.n	8006556 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006534:	7bbb      	ldrb	r3, [r7, #14]
 8006536:	2b01      	cmp	r3, #1
 8006538:	d102      	bne.n	8006540 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800653a:	7b3b      	ldrb	r3, [r7, #12]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d001      	beq.n	8006544 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e075      	b.n	8006630 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2202      	movs	r2, #2
 8006548:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2202      	movs	r2, #2
 8006550:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006554:	e01d      	b.n	8006592 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006556:	7bfb      	ldrb	r3, [r7, #15]
 8006558:	2b01      	cmp	r3, #1
 800655a:	d108      	bne.n	800656e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800655c:	7bbb      	ldrb	r3, [r7, #14]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d105      	bne.n	800656e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006562:	7b7b      	ldrb	r3, [r7, #13]
 8006564:	2b01      	cmp	r3, #1
 8006566:	d102      	bne.n	800656e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006568:	7b3b      	ldrb	r3, [r7, #12]
 800656a:	2b01      	cmp	r3, #1
 800656c:	d001      	beq.n	8006572 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	e05e      	b.n	8006630 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2202      	movs	r2, #2
 8006576:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2202      	movs	r2, #2
 800657e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2202      	movs	r2, #2
 8006586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2202      	movs	r2, #2
 800658e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d003      	beq.n	80065a0 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	2b04      	cmp	r3, #4
 800659c:	d010      	beq.n	80065c0 <HAL_TIM_Encoder_Start_IT+0xe4>
 800659e:	e01f      	b.n	80065e0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2201      	movs	r2, #1
 80065a6:	2100      	movs	r1, #0
 80065a8:	4618      	mov	r0, r3
 80065aa:	f000 fd8f 	bl	80070cc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68da      	ldr	r2, [r3, #12]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f042 0202 	orr.w	r2, r2, #2
 80065bc:	60da      	str	r2, [r3, #12]
      break;
 80065be:	e02e      	b.n	800661e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2201      	movs	r2, #1
 80065c6:	2104      	movs	r1, #4
 80065c8:	4618      	mov	r0, r3
 80065ca:	f000 fd7f 	bl	80070cc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68da      	ldr	r2, [r3, #12]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f042 0204 	orr.w	r2, r2, #4
 80065dc:	60da      	str	r2, [r3, #12]
      break;
 80065de:	e01e      	b.n	800661e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2201      	movs	r2, #1
 80065e6:	2100      	movs	r1, #0
 80065e8:	4618      	mov	r0, r3
 80065ea:	f000 fd6f 	bl	80070cc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2201      	movs	r2, #1
 80065f4:	2104      	movs	r1, #4
 80065f6:	4618      	mov	r0, r3
 80065f8:	f000 fd68 	bl	80070cc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	68da      	ldr	r2, [r3, #12]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f042 0202 	orr.w	r2, r2, #2
 800660a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68da      	ldr	r2, [r3, #12]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f042 0204 	orr.w	r2, r2, #4
 800661a:	60da      	str	r2, [r3, #12]
      break;
 800661c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f042 0201 	orr.w	r2, r2, #1
 800662c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b00      	cmp	r3, #0
 8006658:	d020      	beq.n	800669c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f003 0302 	and.w	r3, r3, #2
 8006660:	2b00      	cmp	r3, #0
 8006662:	d01b      	beq.n	800669c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f06f 0202 	mvn.w	r2, #2
 800666c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2201      	movs	r2, #1
 8006672:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	f003 0303 	and.w	r3, r3, #3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d003      	beq.n	800668a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f7fc f854 	bl	8002730 <HAL_TIM_IC_CaptureCallback>
 8006688:	e005      	b.n	8006696 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 fa4d 	bl	8006b2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f000 fa54 	bl	8006b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	f003 0304 	and.w	r3, r3, #4
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d020      	beq.n	80066e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f003 0304 	and.w	r3, r3, #4
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d01b      	beq.n	80066e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f06f 0204 	mvn.w	r2, #4
 80066b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2202      	movs	r2, #2
 80066be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d003      	beq.n	80066d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f7fc f82e 	bl	8002730 <HAL_TIM_IC_CaptureCallback>
 80066d4:	e005      	b.n	80066e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 fa27 	bl	8006b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 fa2e 	bl	8006b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f003 0308 	and.w	r3, r3, #8
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d020      	beq.n	8006734 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f003 0308 	and.w	r3, r3, #8
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d01b      	beq.n	8006734 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f06f 0208 	mvn.w	r2, #8
 8006704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2204      	movs	r2, #4
 800670a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	69db      	ldr	r3, [r3, #28]
 8006712:	f003 0303 	and.w	r3, r3, #3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7fc f808 	bl	8002730 <HAL_TIM_IC_CaptureCallback>
 8006720:	e005      	b.n	800672e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 fa01 	bl	8006b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 fa08 	bl	8006b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f003 0310 	and.w	r3, r3, #16
 800673a:	2b00      	cmp	r3, #0
 800673c:	d020      	beq.n	8006780 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f003 0310 	and.w	r3, r3, #16
 8006744:	2b00      	cmp	r3, #0
 8006746:	d01b      	beq.n	8006780 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f06f 0210 	mvn.w	r2, #16
 8006750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2208      	movs	r2, #8
 8006756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	69db      	ldr	r3, [r3, #28]
 800675e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006762:	2b00      	cmp	r3, #0
 8006764:	d003      	beq.n	800676e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f7fb ffe2 	bl	8002730 <HAL_TIM_IC_CaptureCallback>
 800676c:	e005      	b.n	800677a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f9db 	bl	8006b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 f9e2 	bl	8006b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00c      	beq.n	80067a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b00      	cmp	r3, #0
 8006792:	d007      	beq.n	80067a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f06f 0201 	mvn.w	r2, #1
 800679c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f7fa f862 	bl	8000868 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00c      	beq.n	80067c8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d007      	beq.n	80067c8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80067c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fd72 	bl	80072ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d00c      	beq.n	80067ec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d007      	beq.n	80067ec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80067e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f9b3 	bl	8006b52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	f003 0320 	and.w	r3, r3, #32
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00c      	beq.n	8006810 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f003 0320 	and.w	r3, r3, #32
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d007      	beq.n	8006810 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f06f 0220 	mvn.w	r2, #32
 8006808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 fd44 	bl	8007298 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006810:	bf00      	nop
 8006812:	3710      	adds	r7, #16
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b086      	sub	sp, #24
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006824:	2300      	movs	r3, #0
 8006826:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800682e:	2b01      	cmp	r3, #1
 8006830:	d101      	bne.n	8006836 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006832:	2302      	movs	r3, #2
 8006834:	e0ae      	b.n	8006994 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b0c      	cmp	r3, #12
 8006842:	f200 809f 	bhi.w	8006984 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006846:	a201      	add	r2, pc, #4	@ (adr r2, 800684c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684c:	08006881 	.word	0x08006881
 8006850:	08006985 	.word	0x08006985
 8006854:	08006985 	.word	0x08006985
 8006858:	08006985 	.word	0x08006985
 800685c:	080068c1 	.word	0x080068c1
 8006860:	08006985 	.word	0x08006985
 8006864:	08006985 	.word	0x08006985
 8006868:	08006985 	.word	0x08006985
 800686c:	08006903 	.word	0x08006903
 8006870:	08006985 	.word	0x08006985
 8006874:	08006985 	.word	0x08006985
 8006878:	08006985 	.word	0x08006985
 800687c:	08006943 	.word	0x08006943
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68b9      	ldr	r1, [r7, #8]
 8006886:	4618      	mov	r0, r3
 8006888:	f000 f9fa 	bl	8006c80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699a      	ldr	r2, [r3, #24]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f042 0208 	orr.w	r2, r2, #8
 800689a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	699a      	ldr	r2, [r3, #24]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f022 0204 	bic.w	r2, r2, #4
 80068aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	6999      	ldr	r1, [r3, #24]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	691a      	ldr	r2, [r3, #16]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	619a      	str	r2, [r3, #24]
      break;
 80068be:	e064      	b.n	800698a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	68b9      	ldr	r1, [r7, #8]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f000 fa40 	bl	8006d4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	699a      	ldr	r2, [r3, #24]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	699a      	ldr	r2, [r3, #24]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	6999      	ldr	r1, [r3, #24]
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	021a      	lsls	r2, r3, #8
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	430a      	orrs	r2, r1
 80068fe:	619a      	str	r2, [r3, #24]
      break;
 8006900:	e043      	b.n	800698a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68b9      	ldr	r1, [r7, #8]
 8006908:	4618      	mov	r0, r3
 800690a:	f000 fa8b 	bl	8006e24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	69da      	ldr	r2, [r3, #28]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f042 0208 	orr.w	r2, r2, #8
 800691c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	69da      	ldr	r2, [r3, #28]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f022 0204 	bic.w	r2, r2, #4
 800692c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	69d9      	ldr	r1, [r3, #28]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	691a      	ldr	r2, [r3, #16]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	430a      	orrs	r2, r1
 800693e:	61da      	str	r2, [r3, #28]
      break;
 8006940:	e023      	b.n	800698a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68b9      	ldr	r1, [r7, #8]
 8006948:	4618      	mov	r0, r3
 800694a:	f000 fad5 	bl	8006ef8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	69da      	ldr	r2, [r3, #28]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800695c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	69da      	ldr	r2, [r3, #28]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800696c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	69d9      	ldr	r1, [r3, #28]
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	021a      	lsls	r2, r3, #8
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	430a      	orrs	r2, r1
 8006980:	61da      	str	r2, [r3, #28]
      break;
 8006982:	e002      	b.n	800698a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	75fb      	strb	r3, [r7, #23]
      break;
 8006988:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006992:	7dfb      	ldrb	r3, [r7, #23]
}
 8006994:	4618      	mov	r0, r3
 8006996:	3718      	adds	r7, #24
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069a6:	2300      	movs	r3, #0
 80069a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d101      	bne.n	80069b8 <HAL_TIM_ConfigClockSource+0x1c>
 80069b4:	2302      	movs	r3, #2
 80069b6:	e0b4      	b.n	8006b22 <HAL_TIM_ConfigClockSource+0x186>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2202      	movs	r2, #2
 80069c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80069d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069f0:	d03e      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0xd4>
 80069f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069f6:	f200 8087 	bhi.w	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 80069fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069fe:	f000 8086 	beq.w	8006b0e <HAL_TIM_ConfigClockSource+0x172>
 8006a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a06:	d87f      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a08:	2b70      	cmp	r3, #112	@ 0x70
 8006a0a:	d01a      	beq.n	8006a42 <HAL_TIM_ConfigClockSource+0xa6>
 8006a0c:	2b70      	cmp	r3, #112	@ 0x70
 8006a0e:	d87b      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a10:	2b60      	cmp	r3, #96	@ 0x60
 8006a12:	d050      	beq.n	8006ab6 <HAL_TIM_ConfigClockSource+0x11a>
 8006a14:	2b60      	cmp	r3, #96	@ 0x60
 8006a16:	d877      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a18:	2b50      	cmp	r3, #80	@ 0x50
 8006a1a:	d03c      	beq.n	8006a96 <HAL_TIM_ConfigClockSource+0xfa>
 8006a1c:	2b50      	cmp	r3, #80	@ 0x50
 8006a1e:	d873      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a20:	2b40      	cmp	r3, #64	@ 0x40
 8006a22:	d058      	beq.n	8006ad6 <HAL_TIM_ConfigClockSource+0x13a>
 8006a24:	2b40      	cmp	r3, #64	@ 0x40
 8006a26:	d86f      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a28:	2b30      	cmp	r3, #48	@ 0x30
 8006a2a:	d064      	beq.n	8006af6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a2c:	2b30      	cmp	r3, #48	@ 0x30
 8006a2e:	d86b      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a30:	2b20      	cmp	r3, #32
 8006a32:	d060      	beq.n	8006af6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a34:	2b20      	cmp	r3, #32
 8006a36:	d867      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d05c      	beq.n	8006af6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a3c:	2b10      	cmp	r3, #16
 8006a3e:	d05a      	beq.n	8006af6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a40:	e062      	b.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a52:	f000 fb1b 	bl	800708c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68ba      	ldr	r2, [r7, #8]
 8006a6c:	609a      	str	r2, [r3, #8]
      break;
 8006a6e:	e04f      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a80:	f000 fb04 	bl	800708c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	689a      	ldr	r2, [r3, #8]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a92:	609a      	str	r2, [r3, #8]
      break;
 8006a94:	e03c      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	f000 fa78 	bl	8006f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2150      	movs	r1, #80	@ 0x50
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f000 fad1 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006ab4:	e02c      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	f000 fa97 	bl	8006ff6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2160      	movs	r1, #96	@ 0x60
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f000 fac1 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006ad4:	e01c      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	f000 fa58 	bl	8006f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	2140      	movs	r1, #64	@ 0x40
 8006aee:	4618      	mov	r0, r3
 8006af0:	f000 fab1 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006af4:	e00c      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4619      	mov	r1, r3
 8006b00:	4610      	mov	r0, r2
 8006b02:	f000 faa8 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006b06:	e003      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	73fb      	strb	r3, [r7, #15]
      break;
 8006b0c:	e000      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b083      	sub	sp, #12
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b32:	bf00      	nop
 8006b34:	370c      	adds	r7, #12
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr

08006b3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b3e:	b480      	push	{r7}
 8006b40:	b083      	sub	sp, #12
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b46:	bf00      	nop
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr

08006b52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b52:	b480      	push	{r7}
 8006b54:	b083      	sub	sp, #12
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b5a:	bf00      	nop
 8006b5c:	370c      	adds	r7, #12
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr
	...

08006b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a3a      	ldr	r2, [pc, #232]	@ (8006c64 <TIM_Base_SetConfig+0xfc>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d00f      	beq.n	8006ba0 <TIM_Base_SetConfig+0x38>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b86:	d00b      	beq.n	8006ba0 <TIM_Base_SetConfig+0x38>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a37      	ldr	r2, [pc, #220]	@ (8006c68 <TIM_Base_SetConfig+0x100>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d007      	beq.n	8006ba0 <TIM_Base_SetConfig+0x38>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a36      	ldr	r2, [pc, #216]	@ (8006c6c <TIM_Base_SetConfig+0x104>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d003      	beq.n	8006ba0 <TIM_Base_SetConfig+0x38>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a35      	ldr	r2, [pc, #212]	@ (8006c70 <TIM_Base_SetConfig+0x108>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d108      	bne.n	8006bb2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a2b      	ldr	r2, [pc, #172]	@ (8006c64 <TIM_Base_SetConfig+0xfc>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d01b      	beq.n	8006bf2 <TIM_Base_SetConfig+0x8a>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bc0:	d017      	beq.n	8006bf2 <TIM_Base_SetConfig+0x8a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a28      	ldr	r2, [pc, #160]	@ (8006c68 <TIM_Base_SetConfig+0x100>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d013      	beq.n	8006bf2 <TIM_Base_SetConfig+0x8a>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a27      	ldr	r2, [pc, #156]	@ (8006c6c <TIM_Base_SetConfig+0x104>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d00f      	beq.n	8006bf2 <TIM_Base_SetConfig+0x8a>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a26      	ldr	r2, [pc, #152]	@ (8006c70 <TIM_Base_SetConfig+0x108>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d00b      	beq.n	8006bf2 <TIM_Base_SetConfig+0x8a>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a25      	ldr	r2, [pc, #148]	@ (8006c74 <TIM_Base_SetConfig+0x10c>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d007      	beq.n	8006bf2 <TIM_Base_SetConfig+0x8a>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a24      	ldr	r2, [pc, #144]	@ (8006c78 <TIM_Base_SetConfig+0x110>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d003      	beq.n	8006bf2 <TIM_Base_SetConfig+0x8a>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a23      	ldr	r2, [pc, #140]	@ (8006c7c <TIM_Base_SetConfig+0x114>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d108      	bne.n	8006c04 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	689a      	ldr	r2, [r3, #8]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8006c64 <TIM_Base_SetConfig+0xfc>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d103      	bne.n	8006c38 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	691a      	ldr	r2, [r3, #16]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	f003 0301 	and.w	r3, r3, #1
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d105      	bne.n	8006c56 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	f023 0201 	bic.w	r2, r3, #1
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	611a      	str	r2, [r3, #16]
  }
}
 8006c56:	bf00      	nop
 8006c58:	3714      	adds	r7, #20
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	40010000 	.word	0x40010000
 8006c68:	40000400 	.word	0x40000400
 8006c6c:	40000800 	.word	0x40000800
 8006c70:	40000c00 	.word	0x40000c00
 8006c74:	40014000 	.word	0x40014000
 8006c78:	40014400 	.word	0x40014400
 8006c7c:	40014800 	.word	0x40014800

08006c80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b087      	sub	sp, #28
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a1b      	ldr	r3, [r3, #32]
 8006c8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6a1b      	ldr	r3, [r3, #32]
 8006c94:	f023 0201 	bic.w	r2, r3, #1
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f023 0303 	bic.w	r3, r3, #3
 8006cb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	f023 0302 	bic.w	r3, r3, #2
 8006cc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a1c      	ldr	r2, [pc, #112]	@ (8006d48 <TIM_OC1_SetConfig+0xc8>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d10c      	bne.n	8006cf6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	f023 0308 	bic.w	r3, r3, #8
 8006ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	697a      	ldr	r2, [r7, #20]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	f023 0304 	bic.w	r3, r3, #4
 8006cf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a13      	ldr	r2, [pc, #76]	@ (8006d48 <TIM_OC1_SetConfig+0xc8>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d111      	bne.n	8006d22 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	695b      	ldr	r3, [r3, #20]
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	699b      	ldr	r3, [r3, #24]
 8006d1c:	693a      	ldr	r2, [r7, #16]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	685a      	ldr	r2, [r3, #4]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	621a      	str	r2, [r3, #32]
}
 8006d3c:	bf00      	nop
 8006d3e:	371c      	adds	r7, #28
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr
 8006d48:	40010000 	.word	0x40010000

08006d4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b087      	sub	sp, #28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a1b      	ldr	r3, [r3, #32]
 8006d60:	f023 0210 	bic.w	r2, r3, #16
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	021b      	lsls	r3, r3, #8
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	f023 0320 	bic.w	r3, r3, #32
 8006d96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	011b      	lsls	r3, r3, #4
 8006d9e:	697a      	ldr	r2, [r7, #20]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a1e      	ldr	r2, [pc, #120]	@ (8006e20 <TIM_OC2_SetConfig+0xd4>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d10d      	bne.n	8006dc8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006db2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	011b      	lsls	r3, r3, #4
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dc6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a15      	ldr	r2, [pc, #84]	@ (8006e20 <TIM_OC2_SetConfig+0xd4>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d113      	bne.n	8006df8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006dd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006dde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	695b      	ldr	r3, [r3, #20]
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	693a      	ldr	r2, [r7, #16]
 8006df4:	4313      	orrs	r3, r2
 8006df6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	693a      	ldr	r2, [r7, #16]
 8006dfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	621a      	str	r2, [r3, #32]
}
 8006e12:	bf00      	nop
 8006e14:	371c      	adds	r7, #28
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	40010000 	.word	0x40010000

08006e24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b087      	sub	sp, #28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a1b      	ldr	r3, [r3, #32]
 8006e38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f023 0303 	bic.w	r3, r3, #3
 8006e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	021b      	lsls	r3, r3, #8
 8006e74:	697a      	ldr	r2, [r7, #20]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ef4 <TIM_OC3_SetConfig+0xd0>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d10d      	bne.n	8006e9e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	021b      	lsls	r3, r3, #8
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a14      	ldr	r2, [pc, #80]	@ (8006ef4 <TIM_OC3_SetConfig+0xd0>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d113      	bne.n	8006ece <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006eac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006eb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	011b      	lsls	r3, r3, #4
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	699b      	ldr	r3, [r3, #24]
 8006ec6:	011b      	lsls	r3, r3, #4
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	693a      	ldr	r2, [r7, #16]
 8006ed2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	685a      	ldr	r2, [r3, #4]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	697a      	ldr	r2, [r7, #20]
 8006ee6:	621a      	str	r2, [r3, #32]
}
 8006ee8:	bf00      	nop
 8006eea:	371c      	adds	r7, #28
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr
 8006ef4:	40010000 	.word	0x40010000

08006ef8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b087      	sub	sp, #28
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
 8006f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a1b      	ldr	r3, [r3, #32]
 8006f06:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6a1b      	ldr	r3, [r3, #32]
 8006f0c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	69db      	ldr	r3, [r3, #28]
 8006f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	021b      	lsls	r3, r3, #8
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	031b      	lsls	r3, r3, #12
 8006f4a:	693a      	ldr	r2, [r7, #16]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a10      	ldr	r2, [pc, #64]	@ (8006f94 <TIM_OC4_SetConfig+0x9c>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d109      	bne.n	8006f6c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	695b      	ldr	r3, [r3, #20]
 8006f64:	019b      	lsls	r3, r3, #6
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	697a      	ldr	r2, [r7, #20]
 8006f70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	68fa      	ldr	r2, [r7, #12]
 8006f76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	685a      	ldr	r2, [r3, #4]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	693a      	ldr	r2, [r7, #16]
 8006f84:	621a      	str	r2, [r3, #32]
}
 8006f86:	bf00      	nop
 8006f88:	371c      	adds	r7, #28
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	40010000 	.word	0x40010000

08006f98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b087      	sub	sp, #28
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	f023 0201 	bic.w	r2, r3, #1
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006fc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	011b      	lsls	r3, r3, #4
 8006fc8:	693a      	ldr	r2, [r7, #16]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	f023 030a 	bic.w	r3, r3, #10
 8006fd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fd6:	697a      	ldr	r2, [r7, #20]
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	697a      	ldr	r2, [r7, #20]
 8006fe8:	621a      	str	r2, [r3, #32]
}
 8006fea:	bf00      	nop
 8006fec:	371c      	adds	r7, #28
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b087      	sub	sp, #28
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	60f8      	str	r0, [r7, #12]
 8006ffe:	60b9      	str	r1, [r7, #8]
 8007000:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6a1b      	ldr	r3, [r3, #32]
 800700c:	f023 0210 	bic.w	r2, r3, #16
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007020:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	031b      	lsls	r3, r3, #12
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	4313      	orrs	r3, r2
 800702a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007032:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	011b      	lsls	r3, r3, #4
 8007038:	697a      	ldr	r2, [r7, #20]
 800703a:	4313      	orrs	r3, r2
 800703c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	693a      	ldr	r2, [r7, #16]
 8007042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	621a      	str	r2, [r3, #32]
}
 800704a:	bf00      	nop
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007056:	b480      	push	{r7}
 8007058:	b085      	sub	sp, #20
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
 800705e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800706c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800706e:	683a      	ldr	r2, [r7, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	4313      	orrs	r3, r2
 8007074:	f043 0307 	orr.w	r3, r3, #7
 8007078:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	609a      	str	r2, [r3, #8]
}
 8007080:	bf00      	nop
 8007082:	3714      	adds	r7, #20
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800708c:	b480      	push	{r7}
 800708e:	b087      	sub	sp, #28
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	607a      	str	r2, [r7, #4]
 8007098:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	021a      	lsls	r2, r3, #8
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	431a      	orrs	r2, r3
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	697a      	ldr	r2, [r7, #20]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	697a      	ldr	r2, [r7, #20]
 80070be:	609a      	str	r2, [r3, #8]
}
 80070c0:	bf00      	nop
 80070c2:	371c      	adds	r7, #28
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b087      	sub	sp, #28
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f003 031f 	and.w	r3, r3, #31
 80070de:	2201      	movs	r2, #1
 80070e0:	fa02 f303 	lsl.w	r3, r2, r3
 80070e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6a1a      	ldr	r2, [r3, #32]
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	43db      	mvns	r3, r3
 80070ee:	401a      	ands	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6a1a      	ldr	r2, [r3, #32]
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	f003 031f 	and.w	r3, r3, #31
 80070fe:	6879      	ldr	r1, [r7, #4]
 8007100:	fa01 f303 	lsl.w	r3, r1, r3
 8007104:	431a      	orrs	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	621a      	str	r2, [r3, #32]
}
 800710a:	bf00      	nop
 800710c:	371c      	adds	r7, #28
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
	...

08007118 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007128:	2b01      	cmp	r3, #1
 800712a:	d101      	bne.n	8007130 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800712c:	2302      	movs	r3, #2
 800712e:	e050      	b.n	80071d2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2202      	movs	r2, #2
 800713c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007156:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68fa      	ldr	r2, [r7, #12]
 800715e:	4313      	orrs	r3, r2
 8007160:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a1c      	ldr	r2, [pc, #112]	@ (80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d018      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800717c:	d013      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a18      	ldr	r2, [pc, #96]	@ (80071e4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d00e      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a16      	ldr	r2, [pc, #88]	@ (80071e8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d009      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a15      	ldr	r2, [pc, #84]	@ (80071ec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d004      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a13      	ldr	r2, [pc, #76]	@ (80071f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d10c      	bne.n	80071c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	68ba      	ldr	r2, [r7, #8]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68ba      	ldr	r2, [r7, #8]
 80071be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3714      	adds	r7, #20
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	40010000 	.word	0x40010000
 80071e4:	40000400 	.word	0x40000400
 80071e8:	40000800 	.word	0x40000800
 80071ec:	40000c00 	.word	0x40000c00
 80071f0:	40014000 	.word	0x40014000

080071f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b085      	sub	sp, #20
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80071fe:	2300      	movs	r3, #0
 8007200:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007208:	2b01      	cmp	r3, #1
 800720a:	d101      	bne.n	8007210 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800720c:	2302      	movs	r3, #2
 800720e:	e03d      	b.n	800728c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	4313      	orrs	r3, r2
 8007224:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	4313      	orrs	r3, r2
 8007232:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	4313      	orrs	r3, r2
 8007240:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4313      	orrs	r3, r2
 800724e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	4313      	orrs	r3, r2
 800725c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	695b      	ldr	r3, [r3, #20]
 8007268:	4313      	orrs	r3, r2
 800726a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	69db      	ldr	r3, [r3, #28]
 8007276:	4313      	orrs	r3, r2
 8007278:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68fa      	ldr	r2, [r7, #12]
 8007280:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3714      	adds	r7, #20
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072b4:	bf00      	nop
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b082      	sub	sp, #8
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d101      	bne.n	80072d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	e042      	b.n	8007358 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d106      	bne.n	80072ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f7fb fe8a 	bl	8003000 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2224      	movs	r2, #36	@ 0x24
 80072f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68da      	ldr	r2, [r3, #12]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007302:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 fa9f 	bl	8007848 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	691a      	ldr	r2, [r3, #16]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007318:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	695a      	ldr	r2, [r3, #20]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007328:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68da      	ldr	r2, [r3, #12]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007338:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2220      	movs	r2, #32
 8007344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2220      	movs	r2, #32
 800734c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007356:	2300      	movs	r3, #0
}
 8007358:	4618      	mov	r0, r3
 800735a:	3708      	adds	r7, #8
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}

08007360 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	60b9      	str	r1, [r7, #8]
 800736a:	4613      	mov	r3, r2
 800736c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007374:	b2db      	uxtb	r3, r3
 8007376:	2b20      	cmp	r3, #32
 8007378:	d112      	bne.n	80073a0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d002      	beq.n	8007386 <HAL_UART_Receive_DMA+0x26>
 8007380:	88fb      	ldrh	r3, [r7, #6]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d101      	bne.n	800738a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e00b      	b.n	80073a2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2200      	movs	r2, #0
 800738e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007390:	88fb      	ldrh	r3, [r7, #6]
 8007392:	461a      	mov	r2, r3
 8007394:	68b9      	ldr	r1, [r7, #8]
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	f000 f930 	bl	80075fc <UART_Start_Receive_DMA>
 800739c:	4603      	mov	r3, r0
 800739e:	e000      	b.n	80073a2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80073a0:	2302      	movs	r3, #2
  }
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3710      	adds	r7, #16
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}

080073aa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80073aa:	b480      	push	{r7}
 80073ac:	b083      	sub	sp, #12
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80073b2:	bf00      	nop
 80073b4:	370c      	adds	r7, #12
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073be:	b480      	push	{r7}
 80073c0:	b083      	sub	sp, #12
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80073c6:	bf00      	nop
 80073c8:	370c      	adds	r7, #12
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr

080073d2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073d2:	b480      	push	{r7}
 80073d4:	b083      	sub	sp, #12
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80073da:	bf00      	nop
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073e6:	b480      	push	{r7}
 80073e8:	b083      	sub	sp, #12
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
 80073ee:	460b      	mov	r3, r1
 80073f0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073f2:	bf00      	nop
 80073f4:	370c      	adds	r7, #12
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr

080073fe <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073fe:	b580      	push	{r7, lr}
 8007400:	b09c      	sub	sp, #112	@ 0x70
 8007402:	af00      	add	r7, sp, #0
 8007404:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007416:	2b00      	cmp	r3, #0
 8007418:	d172      	bne.n	8007500 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800741a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800741c:	2200      	movs	r2, #0
 800741e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	330c      	adds	r3, #12
 8007426:	64fb      	str	r3, [r7, #76]	@ 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007428:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800742a:	e853 3f00 	ldrex	r3, [r3]
 800742e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007430:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007432:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007436:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007438:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	330c      	adds	r3, #12
 800743e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007440:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007442:	657b      	str	r3, [r7, #84]	@ 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007444:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007446:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007448:	e841 2300 	strex	r3, r2, [r1]
 800744c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800744e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007450:	2b00      	cmp	r3, #0
 8007452:	d1e5      	bne.n	8007420 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007454:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	3314      	adds	r3, #20
 800745a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800745e:	e853 3f00 	ldrex	r3, [r3]
 8007462:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007466:	f023 0301 	bic.w	r3, r3, #1
 800746a:	667b      	str	r3, [r7, #100]	@ 0x64
 800746c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	3314      	adds	r3, #20
 8007472:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007474:	647a      	str	r2, [r7, #68]	@ 0x44
 8007476:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007478:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800747a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800747c:	e841 2300 	strex	r3, r2, [r1]
 8007480:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1e5      	bne.n	8007454 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	3314      	adds	r3, #20
 800748e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007492:	e853 3f00 	ldrex	r3, [r3]
 8007496:	623b      	str	r3, [r7, #32]
   return(result);
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800749e:	663b      	str	r3, [r7, #96]	@ 0x60
 80074a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3314      	adds	r3, #20
 80074a6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80074a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80074aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074b0:	e841 2300 	strex	r3, r2, [r1]
 80074b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e5      	bne.n	8007488 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80074bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074be:	2220      	movs	r2, #32
 80074c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d119      	bne.n	8007500 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	330c      	adds	r3, #12
 80074d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	e853 3f00 	ldrex	r3, [r3]
 80074da:	60fb      	str	r3, [r7, #12]
   return(result);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f023 0310 	bic.w	r3, r3, #16
 80074e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	330c      	adds	r3, #12
 80074ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80074ec:	61fa      	str	r2, [r7, #28]
 80074ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f0:	69b9      	ldr	r1, [r7, #24]
 80074f2:	69fa      	ldr	r2, [r7, #28]
 80074f4:	e841 2300 	strex	r3, r2, [r1]
 80074f8:	617b      	str	r3, [r7, #20]
   return(result);
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1e5      	bne.n	80074cc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007500:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007502:	2200      	movs	r2, #0
 8007504:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007506:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800750a:	2b01      	cmp	r3, #1
 800750c:	d106      	bne.n	800751c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800750e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007510:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007512:	4619      	mov	r1, r3
 8007514:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007516:	f7ff ff66 	bl	80073e6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800751a:	e002      	b.n	8007522 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800751c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800751e:	f7ff ff44 	bl	80073aa <HAL_UART_RxCpltCallback>
}
 8007522:	bf00      	nop
 8007524:	3770      	adds	r7, #112	@ 0x70
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007536:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2201      	movs	r2, #1
 800753c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007542:	2b01      	cmp	r3, #1
 8007544:	d108      	bne.n	8007558 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800754a:	085b      	lsrs	r3, r3, #1
 800754c:	b29b      	uxth	r3, r3
 800754e:	4619      	mov	r1, r3
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f7ff ff48 	bl	80073e6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007556:	e002      	b.n	800755e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007558:	68f8      	ldr	r0, [r7, #12]
 800755a:	f7ff ff30 	bl	80073be <HAL_UART_RxHalfCpltCallback>
}
 800755e:	bf00      	nop
 8007560:	3710      	adds	r7, #16
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}

08007566 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007566:	b580      	push	{r7, lr}
 8007568:	b084      	sub	sp, #16
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800756e:	2300      	movs	r3, #0
 8007570:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007576:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	695b      	ldr	r3, [r3, #20]
 800757e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007582:	2b80      	cmp	r3, #128	@ 0x80
 8007584:	bf0c      	ite	eq
 8007586:	2301      	moveq	r3, #1
 8007588:	2300      	movne	r3, #0
 800758a:	b2db      	uxtb	r3, r3
 800758c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007594:	b2db      	uxtb	r3, r3
 8007596:	2b21      	cmp	r3, #33	@ 0x21
 8007598:	d108      	bne.n	80075ac <UART_DMAError+0x46>
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d005      	beq.n	80075ac <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	2200      	movs	r2, #0
 80075a4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80075a6:	68b8      	ldr	r0, [r7, #8]
 80075a8:	f000 f8c2 	bl	8007730 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	695b      	ldr	r3, [r3, #20]
 80075b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075b6:	2b40      	cmp	r3, #64	@ 0x40
 80075b8:	bf0c      	ite	eq
 80075ba:	2301      	moveq	r3, #1
 80075bc:	2300      	movne	r3, #0
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	2b22      	cmp	r3, #34	@ 0x22
 80075cc:	d108      	bne.n	80075e0 <UART_DMAError+0x7a>
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d005      	beq.n	80075e0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	2200      	movs	r2, #0
 80075d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80075da:	68b8      	ldr	r0, [r7, #8]
 80075dc:	f000 f8d0 	bl	8007780 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075e4:	f043 0210 	orr.w	r2, r3, #16
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075ec:	68b8      	ldr	r0, [r7, #8]
 80075ee:	f7ff fef0 	bl	80073d2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075f2:	bf00      	nop
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
	...

080075fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b098      	sub	sp, #96	@ 0x60
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	4613      	mov	r3, r2
 8007608:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800760a:	68ba      	ldr	r2, [r7, #8]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	88fa      	ldrh	r2, [r7, #6]
 8007614:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2200      	movs	r2, #0
 800761a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2222      	movs	r2, #34	@ 0x22
 8007620:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007628:	4a3e      	ldr	r2, [pc, #248]	@ (8007724 <UART_Start_Receive_DMA+0x128>)
 800762a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007630:	4a3d      	ldr	r2, [pc, #244]	@ (8007728 <UART_Start_Receive_DMA+0x12c>)
 8007632:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007638:	4a3c      	ldr	r2, [pc, #240]	@ (800772c <UART_Start_Receive_DMA+0x130>)
 800763a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007640:	2200      	movs	r2, #0
 8007642:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007644:	f107 0308 	add.w	r3, r7, #8
 8007648:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	3304      	adds	r3, #4
 8007654:	4619      	mov	r1, r3
 8007656:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	88fb      	ldrh	r3, [r7, #6]
 800765c:	f7fc fae2 	bl	8003c24 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007660:	2300      	movs	r3, #0
 8007662:	613b      	str	r3, [r7, #16]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	613b      	str	r3, [r7, #16]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	613b      	str	r3, [r7, #16]
 8007674:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	691b      	ldr	r3, [r3, #16]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d019      	beq.n	80076b2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	330c      	adds	r3, #12
 8007684:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007688:	e853 3f00 	ldrex	r3, [r3]
 800768c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800768e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007694:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	330c      	adds	r3, #12
 800769c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800769e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80076a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80076a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80076a6:	e841 2300 	strex	r3, r2, [r1]
 80076aa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80076ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1e5      	bne.n	800767e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	3314      	adds	r3, #20
 80076b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076bc:	e853 3f00 	ldrex	r3, [r3]
 80076c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c4:	f043 0301 	orr.w	r3, r3, #1
 80076c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	3314      	adds	r3, #20
 80076d0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80076d2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80076d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80076d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076da:	e841 2300 	strex	r3, r2, [r1]
 80076de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1e5      	bne.n	80076b2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	3314      	adds	r3, #20
 80076ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	e853 3f00 	ldrex	r3, [r3]
 80076f4:	617b      	str	r3, [r7, #20]
   return(result);
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	3314      	adds	r3, #20
 8007704:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007706:	627a      	str	r2, [r7, #36]	@ 0x24
 8007708:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770a:	6a39      	ldr	r1, [r7, #32]
 800770c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800770e:	e841 2300 	strex	r3, r2, [r1]
 8007712:	61fb      	str	r3, [r7, #28]
   return(result);
 8007714:	69fb      	ldr	r3, [r7, #28]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d1e5      	bne.n	80076e6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800771a:	2300      	movs	r3, #0
}
 800771c:	4618      	mov	r0, r3
 800771e:	3760      	adds	r7, #96	@ 0x60
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}
 8007724:	080073ff 	.word	0x080073ff
 8007728:	0800752b 	.word	0x0800752b
 800772c:	08007567 	.word	0x08007567

08007730 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007730:	b480      	push	{r7}
 8007732:	b089      	sub	sp, #36	@ 0x24
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	330c      	adds	r3, #12
 800773e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	e853 3f00 	ldrex	r3, [r3]
 8007746:	60bb      	str	r3, [r7, #8]
   return(result);
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800774e:	61fb      	str	r3, [r7, #28]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	330c      	adds	r3, #12
 8007756:	69fa      	ldr	r2, [r7, #28]
 8007758:	61ba      	str	r2, [r7, #24]
 800775a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800775c:	6979      	ldr	r1, [r7, #20]
 800775e:	69ba      	ldr	r2, [r7, #24]
 8007760:	e841 2300 	strex	r3, r2, [r1]
 8007764:	613b      	str	r3, [r7, #16]
   return(result);
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d1e5      	bne.n	8007738 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2220      	movs	r2, #32
 8007770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007774:	bf00      	nop
 8007776:	3724      	adds	r7, #36	@ 0x24
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007780:	b480      	push	{r7}
 8007782:	b095      	sub	sp, #84	@ 0x54
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	330c      	adds	r3, #12
 800778e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007792:	e853 3f00 	ldrex	r3, [r3]
 8007796:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800779e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	330c      	adds	r3, #12
 80077a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80077a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80077aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077b0:	e841 2300 	strex	r3, r2, [r1]
 80077b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1e5      	bne.n	8007788 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	3314      	adds	r3, #20
 80077c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c4:	6a3b      	ldr	r3, [r7, #32]
 80077c6:	e853 3f00 	ldrex	r3, [r3]
 80077ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	f023 0301 	bic.w	r3, r3, #1
 80077d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	3314      	adds	r3, #20
 80077da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077e4:	e841 2300 	strex	r3, r2, [r1]
 80077e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d1e5      	bne.n	80077bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d119      	bne.n	800782c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	330c      	adds	r3, #12
 80077fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	e853 3f00 	ldrex	r3, [r3]
 8007806:	60bb      	str	r3, [r7, #8]
   return(result);
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	f023 0310 	bic.w	r3, r3, #16
 800780e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	330c      	adds	r3, #12
 8007816:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007818:	61ba      	str	r2, [r7, #24]
 800781a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781c:	6979      	ldr	r1, [r7, #20]
 800781e:	69ba      	ldr	r2, [r7, #24]
 8007820:	e841 2300 	strex	r3, r2, [r1]
 8007824:	613b      	str	r3, [r7, #16]
   return(result);
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d1e5      	bne.n	80077f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2220      	movs	r2, #32
 8007830:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800783a:	bf00      	nop
 800783c:	3754      	adds	r7, #84	@ 0x54
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr
	...

08007848 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800784c:	b0c0      	sub	sp, #256	@ 0x100
 800784e:	af00      	add	r7, sp, #0
 8007850:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	691b      	ldr	r3, [r3, #16]
 800785c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007864:	68d9      	ldr	r1, [r3, #12]
 8007866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	ea40 0301 	orr.w	r3, r0, r1
 8007870:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007876:	689a      	ldr	r2, [r3, #8]
 8007878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800787c:	691b      	ldr	r3, [r3, #16]
 800787e:	431a      	orrs	r2, r3
 8007880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007884:	695b      	ldr	r3, [r3, #20]
 8007886:	431a      	orrs	r2, r3
 8007888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800788c:	69db      	ldr	r3, [r3, #28]
 800788e:	4313      	orrs	r3, r2
 8007890:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80078a0:	f021 010c 	bic.w	r1, r1, #12
 80078a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80078ae:	430b      	orrs	r3, r1
 80078b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80078b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80078be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078c2:	6999      	ldr	r1, [r3, #24]
 80078c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	ea40 0301 	orr.w	r3, r0, r1
 80078ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80078d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	4b8f      	ldr	r3, [pc, #572]	@ (8007b14 <UART_SetConfig+0x2cc>)
 80078d8:	429a      	cmp	r2, r3
 80078da:	d005      	beq.n	80078e8 <UART_SetConfig+0xa0>
 80078dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	4b8d      	ldr	r3, [pc, #564]	@ (8007b18 <UART_SetConfig+0x2d0>)
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d104      	bne.n	80078f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80078e8:	f7fd fbd2 	bl	8005090 <HAL_RCC_GetPCLK2Freq>
 80078ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80078f0:	e003      	b.n	80078fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80078f2:	f7fd fbb9 	bl	8005068 <HAL_RCC_GetPCLK1Freq>
 80078f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078fe:	69db      	ldr	r3, [r3, #28]
 8007900:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007904:	f040 810c 	bne.w	8007b20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007908:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800790c:	2200      	movs	r2, #0
 800790e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007912:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007916:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800791a:	4622      	mov	r2, r4
 800791c:	462b      	mov	r3, r5
 800791e:	1891      	adds	r1, r2, r2
 8007920:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007922:	415b      	adcs	r3, r3
 8007924:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007926:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800792a:	4621      	mov	r1, r4
 800792c:	eb12 0801 	adds.w	r8, r2, r1
 8007930:	4629      	mov	r1, r5
 8007932:	eb43 0901 	adc.w	r9, r3, r1
 8007936:	f04f 0200 	mov.w	r2, #0
 800793a:	f04f 0300 	mov.w	r3, #0
 800793e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007942:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007946:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800794a:	4690      	mov	r8, r2
 800794c:	4699      	mov	r9, r3
 800794e:	4623      	mov	r3, r4
 8007950:	eb18 0303 	adds.w	r3, r8, r3
 8007954:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007958:	462b      	mov	r3, r5
 800795a:	eb49 0303 	adc.w	r3, r9, r3
 800795e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800796e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007972:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007976:	460b      	mov	r3, r1
 8007978:	18db      	adds	r3, r3, r3
 800797a:	653b      	str	r3, [r7, #80]	@ 0x50
 800797c:	4613      	mov	r3, r2
 800797e:	eb42 0303 	adc.w	r3, r2, r3
 8007982:	657b      	str	r3, [r7, #84]	@ 0x54
 8007984:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007988:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800798c:	f7f8 fc22 	bl	80001d4 <__aeabi_uldivmod>
 8007990:	4602      	mov	r2, r0
 8007992:	460b      	mov	r3, r1
 8007994:	4b61      	ldr	r3, [pc, #388]	@ (8007b1c <UART_SetConfig+0x2d4>)
 8007996:	fba3 2302 	umull	r2, r3, r3, r2
 800799a:	095b      	lsrs	r3, r3, #5
 800799c:	011c      	lsls	r4, r3, #4
 800799e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079a2:	2200      	movs	r2, #0
 80079a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80079a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80079ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80079b0:	4642      	mov	r2, r8
 80079b2:	464b      	mov	r3, r9
 80079b4:	1891      	adds	r1, r2, r2
 80079b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80079b8:	415b      	adcs	r3, r3
 80079ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80079c0:	4641      	mov	r1, r8
 80079c2:	eb12 0a01 	adds.w	sl, r2, r1
 80079c6:	4649      	mov	r1, r9
 80079c8:	eb43 0b01 	adc.w	fp, r3, r1
 80079cc:	f04f 0200 	mov.w	r2, #0
 80079d0:	f04f 0300 	mov.w	r3, #0
 80079d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80079d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80079dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079e0:	4692      	mov	sl, r2
 80079e2:	469b      	mov	fp, r3
 80079e4:	4643      	mov	r3, r8
 80079e6:	eb1a 0303 	adds.w	r3, sl, r3
 80079ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80079ee:	464b      	mov	r3, r9
 80079f0:	eb4b 0303 	adc.w	r3, fp, r3
 80079f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80079f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007a08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	18db      	adds	r3, r3, r3
 8007a10:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a12:	4613      	mov	r3, r2
 8007a14:	eb42 0303 	adc.w	r3, r2, r3
 8007a18:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007a1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007a22:	f7f8 fbd7 	bl	80001d4 <__aeabi_uldivmod>
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4611      	mov	r1, r2
 8007a2c:	4b3b      	ldr	r3, [pc, #236]	@ (8007b1c <UART_SetConfig+0x2d4>)
 8007a2e:	fba3 2301 	umull	r2, r3, r3, r1
 8007a32:	095b      	lsrs	r3, r3, #5
 8007a34:	2264      	movs	r2, #100	@ 0x64
 8007a36:	fb02 f303 	mul.w	r3, r2, r3
 8007a3a:	1acb      	subs	r3, r1, r3
 8007a3c:	00db      	lsls	r3, r3, #3
 8007a3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007a42:	4b36      	ldr	r3, [pc, #216]	@ (8007b1c <UART_SetConfig+0x2d4>)
 8007a44:	fba3 2302 	umull	r2, r3, r3, r2
 8007a48:	095b      	lsrs	r3, r3, #5
 8007a4a:	005b      	lsls	r3, r3, #1
 8007a4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007a50:	441c      	add	r4, r3
 8007a52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a56:	2200      	movs	r2, #0
 8007a58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007a60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007a64:	4642      	mov	r2, r8
 8007a66:	464b      	mov	r3, r9
 8007a68:	1891      	adds	r1, r2, r2
 8007a6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007a6c:	415b      	adcs	r3, r3
 8007a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007a74:	4641      	mov	r1, r8
 8007a76:	1851      	adds	r1, r2, r1
 8007a78:	6339      	str	r1, [r7, #48]	@ 0x30
 8007a7a:	4649      	mov	r1, r9
 8007a7c:	414b      	adcs	r3, r1
 8007a7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a80:	f04f 0200 	mov.w	r2, #0
 8007a84:	f04f 0300 	mov.w	r3, #0
 8007a88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007a8c:	4659      	mov	r1, fp
 8007a8e:	00cb      	lsls	r3, r1, #3
 8007a90:	4651      	mov	r1, sl
 8007a92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a96:	4651      	mov	r1, sl
 8007a98:	00ca      	lsls	r2, r1, #3
 8007a9a:	4610      	mov	r0, r2
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	4642      	mov	r2, r8
 8007aa2:	189b      	adds	r3, r3, r2
 8007aa4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007aa8:	464b      	mov	r3, r9
 8007aaa:	460a      	mov	r2, r1
 8007aac:	eb42 0303 	adc.w	r3, r2, r3
 8007ab0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007ac0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007ac4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007ac8:	460b      	mov	r3, r1
 8007aca:	18db      	adds	r3, r3, r3
 8007acc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ace:	4613      	mov	r3, r2
 8007ad0:	eb42 0303 	adc.w	r3, r2, r3
 8007ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ad6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007ada:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007ade:	f7f8 fb79 	bl	80001d4 <__aeabi_uldivmod>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8007b1c <UART_SetConfig+0x2d4>)
 8007ae8:	fba3 1302 	umull	r1, r3, r3, r2
 8007aec:	095b      	lsrs	r3, r3, #5
 8007aee:	2164      	movs	r1, #100	@ 0x64
 8007af0:	fb01 f303 	mul.w	r3, r1, r3
 8007af4:	1ad3      	subs	r3, r2, r3
 8007af6:	00db      	lsls	r3, r3, #3
 8007af8:	3332      	adds	r3, #50	@ 0x32
 8007afa:	4a08      	ldr	r2, [pc, #32]	@ (8007b1c <UART_SetConfig+0x2d4>)
 8007afc:	fba2 2303 	umull	r2, r3, r2, r3
 8007b00:	095b      	lsrs	r3, r3, #5
 8007b02:	f003 0207 	and.w	r2, r3, #7
 8007b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4422      	add	r2, r4
 8007b0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007b10:	e106      	b.n	8007d20 <UART_SetConfig+0x4d8>
 8007b12:	bf00      	nop
 8007b14:	40011000 	.word	0x40011000
 8007b18:	40011400 	.word	0x40011400
 8007b1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b24:	2200      	movs	r2, #0
 8007b26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007b2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007b32:	4642      	mov	r2, r8
 8007b34:	464b      	mov	r3, r9
 8007b36:	1891      	adds	r1, r2, r2
 8007b38:	6239      	str	r1, [r7, #32]
 8007b3a:	415b      	adcs	r3, r3
 8007b3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b42:	4641      	mov	r1, r8
 8007b44:	1854      	adds	r4, r2, r1
 8007b46:	4649      	mov	r1, r9
 8007b48:	eb43 0501 	adc.w	r5, r3, r1
 8007b4c:	f04f 0200 	mov.w	r2, #0
 8007b50:	f04f 0300 	mov.w	r3, #0
 8007b54:	00eb      	lsls	r3, r5, #3
 8007b56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b5a:	00e2      	lsls	r2, r4, #3
 8007b5c:	4614      	mov	r4, r2
 8007b5e:	461d      	mov	r5, r3
 8007b60:	4643      	mov	r3, r8
 8007b62:	18e3      	adds	r3, r4, r3
 8007b64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b68:	464b      	mov	r3, r9
 8007b6a:	eb45 0303 	adc.w	r3, r5, r3
 8007b6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007b82:	f04f 0200 	mov.w	r2, #0
 8007b86:	f04f 0300 	mov.w	r3, #0
 8007b8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007b8e:	4629      	mov	r1, r5
 8007b90:	008b      	lsls	r3, r1, #2
 8007b92:	4621      	mov	r1, r4
 8007b94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b98:	4621      	mov	r1, r4
 8007b9a:	008a      	lsls	r2, r1, #2
 8007b9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007ba0:	f7f8 fb18 	bl	80001d4 <__aeabi_uldivmod>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	4b60      	ldr	r3, [pc, #384]	@ (8007d2c <UART_SetConfig+0x4e4>)
 8007baa:	fba3 2302 	umull	r2, r3, r3, r2
 8007bae:	095b      	lsrs	r3, r3, #5
 8007bb0:	011c      	lsls	r4, r3, #4
 8007bb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007bbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007bc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007bc4:	4642      	mov	r2, r8
 8007bc6:	464b      	mov	r3, r9
 8007bc8:	1891      	adds	r1, r2, r2
 8007bca:	61b9      	str	r1, [r7, #24]
 8007bcc:	415b      	adcs	r3, r3
 8007bce:	61fb      	str	r3, [r7, #28]
 8007bd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007bd4:	4641      	mov	r1, r8
 8007bd6:	1851      	adds	r1, r2, r1
 8007bd8:	6139      	str	r1, [r7, #16]
 8007bda:	4649      	mov	r1, r9
 8007bdc:	414b      	adcs	r3, r1
 8007bde:	617b      	str	r3, [r7, #20]
 8007be0:	f04f 0200 	mov.w	r2, #0
 8007be4:	f04f 0300 	mov.w	r3, #0
 8007be8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007bec:	4659      	mov	r1, fp
 8007bee:	00cb      	lsls	r3, r1, #3
 8007bf0:	4651      	mov	r1, sl
 8007bf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007bf6:	4651      	mov	r1, sl
 8007bf8:	00ca      	lsls	r2, r1, #3
 8007bfa:	4610      	mov	r0, r2
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	4603      	mov	r3, r0
 8007c00:	4642      	mov	r2, r8
 8007c02:	189b      	adds	r3, r3, r2
 8007c04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007c08:	464b      	mov	r3, r9
 8007c0a:	460a      	mov	r2, r1
 8007c0c:	eb42 0303 	adc.w	r3, r2, r3
 8007c10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007c20:	f04f 0200 	mov.w	r2, #0
 8007c24:	f04f 0300 	mov.w	r3, #0
 8007c28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007c2c:	4649      	mov	r1, r9
 8007c2e:	008b      	lsls	r3, r1, #2
 8007c30:	4641      	mov	r1, r8
 8007c32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c36:	4641      	mov	r1, r8
 8007c38:	008a      	lsls	r2, r1, #2
 8007c3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007c3e:	f7f8 fac9 	bl	80001d4 <__aeabi_uldivmod>
 8007c42:	4602      	mov	r2, r0
 8007c44:	460b      	mov	r3, r1
 8007c46:	4611      	mov	r1, r2
 8007c48:	4b38      	ldr	r3, [pc, #224]	@ (8007d2c <UART_SetConfig+0x4e4>)
 8007c4a:	fba3 2301 	umull	r2, r3, r3, r1
 8007c4e:	095b      	lsrs	r3, r3, #5
 8007c50:	2264      	movs	r2, #100	@ 0x64
 8007c52:	fb02 f303 	mul.w	r3, r2, r3
 8007c56:	1acb      	subs	r3, r1, r3
 8007c58:	011b      	lsls	r3, r3, #4
 8007c5a:	3332      	adds	r3, #50	@ 0x32
 8007c5c:	4a33      	ldr	r2, [pc, #204]	@ (8007d2c <UART_SetConfig+0x4e4>)
 8007c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c62:	095b      	lsrs	r3, r3, #5
 8007c64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c68:	441c      	add	r4, r3
 8007c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c6e:	2200      	movs	r2, #0
 8007c70:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c72:	677a      	str	r2, [r7, #116]	@ 0x74
 8007c74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007c78:	4642      	mov	r2, r8
 8007c7a:	464b      	mov	r3, r9
 8007c7c:	1891      	adds	r1, r2, r2
 8007c7e:	60b9      	str	r1, [r7, #8]
 8007c80:	415b      	adcs	r3, r3
 8007c82:	60fb      	str	r3, [r7, #12]
 8007c84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c88:	4641      	mov	r1, r8
 8007c8a:	1851      	adds	r1, r2, r1
 8007c8c:	6039      	str	r1, [r7, #0]
 8007c8e:	4649      	mov	r1, r9
 8007c90:	414b      	adcs	r3, r1
 8007c92:	607b      	str	r3, [r7, #4]
 8007c94:	f04f 0200 	mov.w	r2, #0
 8007c98:	f04f 0300 	mov.w	r3, #0
 8007c9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007ca0:	4659      	mov	r1, fp
 8007ca2:	00cb      	lsls	r3, r1, #3
 8007ca4:	4651      	mov	r1, sl
 8007ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007caa:	4651      	mov	r1, sl
 8007cac:	00ca      	lsls	r2, r1, #3
 8007cae:	4610      	mov	r0, r2
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	4642      	mov	r2, r8
 8007cb6:	189b      	adds	r3, r3, r2
 8007cb8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007cba:	464b      	mov	r3, r9
 8007cbc:	460a      	mov	r2, r1
 8007cbe:	eb42 0303 	adc.w	r3, r2, r3
 8007cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	663b      	str	r3, [r7, #96]	@ 0x60
 8007cce:	667a      	str	r2, [r7, #100]	@ 0x64
 8007cd0:	f04f 0200 	mov.w	r2, #0
 8007cd4:	f04f 0300 	mov.w	r3, #0
 8007cd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007cdc:	4649      	mov	r1, r9
 8007cde:	008b      	lsls	r3, r1, #2
 8007ce0:	4641      	mov	r1, r8
 8007ce2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ce6:	4641      	mov	r1, r8
 8007ce8:	008a      	lsls	r2, r1, #2
 8007cea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007cee:	f7f8 fa71 	bl	80001d4 <__aeabi_uldivmod>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8007d2c <UART_SetConfig+0x4e4>)
 8007cf8:	fba3 1302 	umull	r1, r3, r3, r2
 8007cfc:	095b      	lsrs	r3, r3, #5
 8007cfe:	2164      	movs	r1, #100	@ 0x64
 8007d00:	fb01 f303 	mul.w	r3, r1, r3
 8007d04:	1ad3      	subs	r3, r2, r3
 8007d06:	011b      	lsls	r3, r3, #4
 8007d08:	3332      	adds	r3, #50	@ 0x32
 8007d0a:	4a08      	ldr	r2, [pc, #32]	@ (8007d2c <UART_SetConfig+0x4e4>)
 8007d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d10:	095b      	lsrs	r3, r3, #5
 8007d12:	f003 020f 	and.w	r2, r3, #15
 8007d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4422      	add	r2, r4
 8007d1e:	609a      	str	r2, [r3, #8]
}
 8007d20:	bf00      	nop
 8007d22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007d26:	46bd      	mov	sp, r7
 8007d28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d2c:	51eb851f 	.word	0x51eb851f

08007d30 <memset>:
 8007d30:	4402      	add	r2, r0
 8007d32:	4603      	mov	r3, r0
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d100      	bne.n	8007d3a <memset+0xa>
 8007d38:	4770      	bx	lr
 8007d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d3e:	e7f9      	b.n	8007d34 <memset+0x4>

08007d40 <strncmp>:
 8007d40:	b510      	push	{r4, lr}
 8007d42:	b16a      	cbz	r2, 8007d60 <strncmp+0x20>
 8007d44:	3901      	subs	r1, #1
 8007d46:	1884      	adds	r4, r0, r2
 8007d48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d4c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d103      	bne.n	8007d5c <strncmp+0x1c>
 8007d54:	42a0      	cmp	r0, r4
 8007d56:	d001      	beq.n	8007d5c <strncmp+0x1c>
 8007d58:	2a00      	cmp	r2, #0
 8007d5a:	d1f5      	bne.n	8007d48 <strncmp+0x8>
 8007d5c:	1ad0      	subs	r0, r2, r3
 8007d5e:	bd10      	pop	{r4, pc}
 8007d60:	4610      	mov	r0, r2
 8007d62:	e7fc      	b.n	8007d5e <strncmp+0x1e>

08007d64 <__libc_init_array>:
 8007d64:	b570      	push	{r4, r5, r6, lr}
 8007d66:	4d0d      	ldr	r5, [pc, #52]	@ (8007d9c <__libc_init_array+0x38>)
 8007d68:	4c0d      	ldr	r4, [pc, #52]	@ (8007da0 <__libc_init_array+0x3c>)
 8007d6a:	1b64      	subs	r4, r4, r5
 8007d6c:	10a4      	asrs	r4, r4, #2
 8007d6e:	2600      	movs	r6, #0
 8007d70:	42a6      	cmp	r6, r4
 8007d72:	d109      	bne.n	8007d88 <__libc_init_array+0x24>
 8007d74:	4d0b      	ldr	r5, [pc, #44]	@ (8007da4 <__libc_init_array+0x40>)
 8007d76:	4c0c      	ldr	r4, [pc, #48]	@ (8007da8 <__libc_init_array+0x44>)
 8007d78:	f000 f818 	bl	8007dac <_init>
 8007d7c:	1b64      	subs	r4, r4, r5
 8007d7e:	10a4      	asrs	r4, r4, #2
 8007d80:	2600      	movs	r6, #0
 8007d82:	42a6      	cmp	r6, r4
 8007d84:	d105      	bne.n	8007d92 <__libc_init_array+0x2e>
 8007d86:	bd70      	pop	{r4, r5, r6, pc}
 8007d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d8c:	4798      	blx	r3
 8007d8e:	3601      	adds	r6, #1
 8007d90:	e7ee      	b.n	8007d70 <__libc_init_array+0xc>
 8007d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d96:	4798      	blx	r3
 8007d98:	3601      	adds	r6, #1
 8007d9a:	e7f2      	b.n	8007d82 <__libc_init_array+0x1e>
 8007d9c:	08007eac 	.word	0x08007eac
 8007da0:	08007eac 	.word	0x08007eac
 8007da4:	08007eac 	.word	0x08007eac
 8007da8:	08007eb0 	.word	0x08007eb0

08007dac <_init>:
 8007dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dae:	bf00      	nop
 8007db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007db2:	bc08      	pop	{r3}
 8007db4:	469e      	mov	lr, r3
 8007db6:	4770      	bx	lr

08007db8 <_fini>:
 8007db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dba:	bf00      	nop
 8007dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dbe:	bc08      	pop	{r3}
 8007dc0:	469e      	mov	lr, r3
 8007dc2:	4770      	bx	lr
