// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3_ram) {
        ram[0] = "0b00111111110100110001000000011011";
        ram[1] = "0b10111101011010011011001101010011";
        ram[2] = "0b00111111010111011111000011011111";
        ram[3] = "0b00111111100010011010101110011000";
        ram[4] = "0b00111101110100100100101100100111";
        ram[5] = "0b00111110011110101001001100010111";
        ram[6] = "0b00111011011011101110001001101000";
        ram[7] = "0b10111111000010110011000010111000";
        ram[8] = "0b00111101000101011000101011010010";
        ram[9] = "0b00111111010101010100010001110110";
        ram[10] = "0b00111111010010001010010010110011";
        ram[11] = "0b00111111100101000111011011001100";
        ram[12] = "0b00111110111000011001010101110000";
        ram[13] = "0b00111111101110000110100011010100";
        ram[14] = "0b00111111011010101110000011110000";
        ram[15] = "0b00111110111100101010001011001011";
        ram[16] = "0b00111110111010100011010100000001";
        ram[17] = "0b10111101111111111010010110111100";
        ram[18] = "0b10111110000001010100010110101111";
        ram[19] = "0b00111110111011001011011000010001";
        ram[20] = "0b00111101100101011101000011100101";
        ram[21] = "0b00111110111011111011101010000010";
        ram[22] = "0b00111110001100111101000011000110";
        ram[23] = "0b00111101110111100001011000110111";
        ram[24] = "0b00111101101011011000000100010001";
        ram[25] = "0b10111101001000011000111101001000";
        ram[26] = "0b10111101110011110000000110011111";
        ram[27] = "0b10111101111000001101100101011001";
        ram[28] = "0b00111110101010110111100101000100";
        ram[29] = "0b00111111000000100110010010110000";
        ram[30] = "0b00111111101111100011100011110011";
        ram[31] = "0b00111110001010010100111101111000";
        ram[32] = "0b00111110100110000000001110010110";
        ram[33] = "0b10111101111100011011101001001100";
        ram[34] = "0b00111101011110110110010000010111";
        ram[35] = "0b10111101000100001101101100001111";
        ram[36] = "0b00111110001010101100001100100001";
        ram[37] = "0b10111100111001000100110001101010";
        ram[38] = "0b10111111001000011000101000110001";
        ram[39] = "0b10111111100000001101011100000011";
        ram[40] = "0b00111111110111000100001001101100";
        ram[41] = "0b10111111110101000011010100011010";
        ram[42] = "0b10111111011010101111100101011110";
        ram[43] = "0b00111101010101010101000010001000";
        ram[44] = "0b00111111010111000000011000000111";
        ram[45] = "0b00111111000011000111000011101100";
        ram[46] = "0b00111101000110000001111111110010";
        ram[47] = "0b10111111010101100101001101001101";
        ram[48] = "0b10111111000111010011001101110110";
        ram[49] = "0b10111111101101100011111011111000";
        ram[50] = "0b01000000000100110110100010110011";
        ram[51] = "0b10111110001101100001010001000010";
        ram[52] = "0b10111111010011100010101101011001";
        ram[53] = "0b10111111101101001101110011101111";
        ram[54] = "0b10111110110011011111100100101010";
        ram[55] = "0b00111110101010111101110100000111";
        ram[56] = "0b10111110101000111011000101101101";
        ram[57] = "0b00111110100010001110110111110010";
        ram[58] = "0b00111110101010010100100000010010";
        ram[59] = "0b00111111100011011000110011011010";
        ram[60] = "0b00111111110100010110101001100011";
        ram[61] = "0b00111110101011101001001110100001";
        ram[62] = "0b00111110010010010100010101101101";
        ram[63] = "0b00111101010100000010010000100101";
        ram[64] = "0b10111111100100001110001101010111";
        ram[65] = "0b10111110000010010011001110101110";
        ram[66] = "0b00111110110110010111011100011100";
        ram[67] = "0b00111110100011000000001001101010";
        ram[68] = "0b00111110100001001000100100011111";
        ram[69] = "0b10111110111101001000111000011100";
        ram[70] = "0b00111111010110000101000010110111";
        ram[71] = "0b00111111010001010100101001001011";
        ram[72] = "0b00111110100010010110011011010110";
        ram[73] = "0b00111110101010100100001000001111";
        ram[74] = "0b00111110100000001000001111100010";
        ram[75] = "0b10111110101111110101011101001111";
        ram[76] = "0b10111110000010011001101110110010";
        ram[77] = "0b00111110101000010101001000011000";
        ram[78] = "0b10111110011100100011010110000111";
        ram[79] = "0b10111110000001111000111100000101";
        ram[80] = "0b00111111001010111101101001111000";
        ram[81] = "0b10111101001101100001011010110000";
        ram[82] = "0b10111101110100110001101110011101";
        ram[83] = "0b00111101110110010000000101100100";
        ram[84] = "0b10111110010100101100110111101010";
        ram[85] = "0b00111110100000100111011011011010";
        ram[86] = "0b00111110101101101101110001001111";
        ram[87] = "0b10111110110011011001111010111111";
        ram[88] = "0b00111110000010000101001000010000";
        ram[89] = "0b00111101100110111000001000111111";
        ram[90] = "0b00111111010011110000110110111000";
        ram[91] = "0b10111111100101000011111110101011";
        ram[92] = "0b10111111000110101111010010000010";
        ram[93] = "0b00111101011110100100011101110110";
        ram[94] = "0b10111110110100100101100000001100";
        ram[95] = "0b00111101001000111111110011100101";
        ram[96] = "0b00111110011110111011100110100110";
        ram[97] = "0b10111111001010000010110100011111";
        ram[98] = "0b10111110111111100110110010111011";
        ram[99] = "0b00111111100111000000101000110000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3_ram("nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3() {
    delete meminst;
}


};//endmodule
#endif
