Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jun 02 11:52:31 2024
| Host         : Stefi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Calculator_control_sets_placed.rpt
| Design       : Calculator
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            2 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | input_A                          | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | input_B                          | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | ALU_inst/done_reg_0              | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | current_op                       | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG | ALU_inst/underflow_led_reg       | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG | ALU_inst/E[0]                    | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG |                                  |                  |                2 |              9 |
|  clk_IBUF_BUFG | ALU_inst/display_value_reg[8][0] | reset_IBUF       |                3 |              9 |
|  clk_IBUF_BUFG | ALU_inst/result_leds_reg[0][0]   |                  |                4 |              9 |
|  clk_IBUF_BUFG |                                  | reset_IBUF       |                5 |             20 |
+----------------+----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 4      |                     1 |
| 9      |                     3 |
| 16+    |                     1 |
+--------+-----------------------+


