Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Nov 11 13:53:18 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 46.48 sec.

Routing started.
Building routing graph takes 2.02 sec.
Processing design graph takes 0.48 sec.
Total nets for routing : 12742.
Global routing takes 4.53 sec.
Detailed routing takes 20.92 sec.
Hold Violation Fix in router takes 30.36 sec.
Finish routing takes 0.66 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 59.58 sec.

IO Port Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ad_clk             | output        | Y10      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad_data_in[0]      | input         | T11      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad_data_in[1]      | input         | R11      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad_data_in[2]      | input         | Y12      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad_data_in[3]      | input         | W12      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad_data_in[4]      | input         | U12      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad_data_in[5]      | input         | T12      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad_data_in[6]      | input         | U10      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad_data_in[7]      | input         | T10      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| clk_50M            | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| da_clk             | output        | W10      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| da_data_out[0]     | output        | AA10     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| da_data_out[1]     | output        | AB10     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| da_data_out[2]     | output        | V11      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| da_data_out[3]     | output        | W11      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| da_data_out[4]     | output        | Y11      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| da_data_out[5]     | output        | AB11     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| da_data_out[6]     | output        | Y13      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| da_data_out[7]     | output        | AB13     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_tx_scl         | output        | P17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_tx_sda         | inout         | P18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_2_adda         | input         | L15      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_3_wave         | input         | J17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_4_frq          | input         | K16      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_5_fft          | input         | J16      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_6_ad_clk       | input         | J19      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_7_hor          | input         | H20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| led[0]             | output        | E16      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| led[1]             | output        | A2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[2]             | output        | B3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[3]             | output        | A3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[4]             | output        | C5       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[5]             | output        | A5       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[6]             | output        | F7       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[7]             | output        | F8       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led_int            | output        | B2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rst_n              | input         | K18      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rstn_out           | output        | R17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| uart_rx            | input         | R8       | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| uart_tx            | output        | R9       | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_clk           | output        | M22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[0]       | output        | V21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[10]      | output        | M18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[11]      | output        | M16      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[12]      | output        | N15      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[13]      | output        | L19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[14]      | output        | K20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[15]      | output        | L17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[16]      | output        | K17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[17]      | output        | N19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[18]      | output        | J22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[19]      | output        | J20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[1]       | output        | V22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[20]      | output        | K22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[21]      | output        | H21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[22]      | output        | H22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[23]      | output        | H19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[2]       | output        | T21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[3]       | output        | T22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[4]       | output        | R20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[5]       | output        | R22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[6]       | output        | R19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[7]       | output        | P19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[8]       | output        | M21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_data[9]       | output        | M17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_de            | output        | Y22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_hs            | output        | Y21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| vout_vs            | output        | W20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 8        | 84            | 10                 
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 1564     | 6450          | 25                 
|   FF                     | 3949     | 38700         | 11                 
|   LUT                    | 4699     | 25800         | 19                 
|   LUT-FF pairs           | 2269     | 25800         | 9                  
| Use of CLMS              | 998      | 4250          | 24                 
|   FF                     | 1880     | 25500         | 8                  
|   LUT                    | 2958     | 17000         | 18                 
|   LUT-FF pairs           | 946      | 17000         | 6                  
|   Distributed RAM        | 409      | 17000         | 3                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 96       | 134           | 72                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 904      | 6672          | 14                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 68       | 296           | 23                 
|   IOBD                   | 15       | 64            | 24                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 2        | 8             | 25                 
|   IOBS_LR                | 38       | 161           | 24                 
|   IOBS_TB                | 12       | 56            | 22                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 68       | 400           | 17                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 5        | 5             | 100                
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 18       | 30            | 60                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                 | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                              | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg      | USCM_84_108           | ntclkbufg_0         | 2086            | 0                   | u_pll/u_pll_e3/goppll                    | CLKOUT1        | PLL_158_179             
| clkbufg_4/gopclkbufg      | USCM_84_109           | ntclkbufg_1         | 1530            | 0                   | u_picosoc/u_pll_pico/u_pll_e3/goppll     | CLKOUT0        | PLL_158_75              
| clkbufg_5/gopclkbufg      | USCM_84_110           | ntclkbufg_2         | 1078            | 0                   | u_pll_fft_256/u_pll_e3/goppll            | CLKOUT2        | PLL_158_303             
| clkbufg_6/gopclkbufg      | USCM_84_116           | ntclkbufg_3         | 641             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK_USER       | SCANCHAIN_325_0         
| clkbufg_7/gopclkbufg      | USCM_84_111           | ntclkbufg_4         | 390             | 0                   | hdmi_color/u_pll/u_pll_e3/goppll         | CLKOUT0        | PLL_158_55              
| clkbufg_8/gopclkbufg      | USCM_84_112           | ntclkbufg_5         | 122             | 0                   | clk_50M_ibuf/opit_1                      | INCK           | IOL_327_210             
| clkbufg_9/gopclkbufg      | USCM_84_113           | ntclkbufg_6         | 120             | 0                   | hdmi_color/u_pll/u_pll_e3/goppll         | CLKOUT1        | PLL_158_55              
| clkbufg_10/gopclkbufg     | USCM_84_114           | ntclkbufg_7         | 31              | 0                   | u_pll_adda/u_pll_e3/goppll               | CLKOUT0        | PLL_158_199             
| clkbufg_11/gopclkbufg     | USCM_84_117           | ntclkbufg_8         | 11              | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | CAPDR          | SCANCHAIN_325_0         
| clkbufg_12/gopclkbufg     | USCM_84_115           | ntclkbufg_9         | 3               | 0                   | u_pll/u_pll_e3/goppll                    | CLKOUT0        | PLL_158_179             
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                 | Site Of Pll Inst     | Pin         | Net Of Pin                                | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                        | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_color/u_pll/u_pll_e3/goppll         | PLL_158_55           | CLKFB       | hdmi_color/u_pll/u_pll_e3/ntCLKFB         |  -              |  -                  | hdmi_color/u_pll/u_pll_e3/goppll         | CLK_INT_FB           | PLL_158_55                    
| hdmi_color/u_pll/u_pll_e3/goppll         | PLL_158_55           | CLKIN1      | ntR1884                                   |  -              |  -                  | USCMROUTE_7                              | CLKOUT               | USCM_84_119                   
| hdmi_color/u_pll/u_pll_e3/goppll         | PLL_158_55           | CLKIN2      | ntR639                                    |  -              |  -                  | GND_704                                  | Z                    | HARD0N1_156_57                
| u_picosoc/u_pll_pico/u_pll_e3/goppll     | PLL_158_75           | CLKFB       | u_picosoc/u_pll_pico/u_pll_e3/ntCLKFB     |  -              |  -                  | u_picosoc/u_pll_pico/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_75                    
| u_picosoc/u_pll_pico/u_pll_e3/goppll     | PLL_158_75           | CLKIN1      | ntR1884                                   |  -              |  -                  | USCMROUTE_7                              | CLKOUT               | USCM_84_119                   
| u_picosoc/u_pll_pico/u_pll_e3/goppll     | PLL_158_75           | CLKIN2      | ntR1125                                   |  -              |  -                  | GND_300                                  | Z                    | HARD0N1_156_73                
| u_pll/u_pll_e3/goppll                    | PLL_158_179          | CLKFB       | u_pll/u_pll_e3/ntCLKFB                    |  -              |  -                  | u_pll/u_pll_e3/goppll                    | CLK_INT_FB           | PLL_158_179                   
| u_pll/u_pll_e3/goppll                    | PLL_158_179          | CLKIN1      | _N6                                       |  -              |  -                  | clk_50M_ibuf/opit_1                      | INCK                 | IOL_327_210                   
| u_pll/u_pll_e3/goppll                    | PLL_158_179          | CLKIN2      | ntR1129                                   |  -              |  -                  | GND_703                                  | Z                    | HARD0N1_156_181               
| u_pll_adda/u_pll_e3/goppll               | PLL_158_199          | CLKFB       | u_pll_adda/u_pll_e3/ntCLKFB               |  -              |  -                  | u_pll_adda/u_pll_e3/goppll               | CLK_INT_FB           | PLL_158_199                   
| u_pll_adda/u_pll_e3/goppll               | PLL_158_199          | CLKIN1      | _N6                                       |  -              |  -                  | clk_50M_ibuf/opit_1                      | INCK                 | IOL_327_210                   
| u_pll_adda/u_pll_e3/goppll               | PLL_158_199          | CLKIN2      | ntR1133                                   |  -              |  -                  | GND_298                                  | Z                    | HARD0N1_156_197               
| u_pll_fft_256/u_pll_e3/goppll            | PLL_158_303          | CLKFB       | u_pll_fft_256/u_pll_e3/ntCLKFB            |  -              |  -                  | u_pll_fft_256/u_pll_e3/goppll            | CLK_INT_FB           | PLL_158_303                   
| u_pll_fft_256/u_pll_e3/goppll            | PLL_158_303          | CLKIN1      | _N6                                       |  -              |  -                  | clk_50M_ibuf/opit_1                      | INCK                 | IOL_327_210                   
| u_pll_fft_256/u_pll_e3/goppll            | PLL_158_303          | CLKIN2      | ntR1137                                   |  -              |  -                  | GND_705                                  | Z                    | HARD0N1_156_305               
| hdmi_color/u_pll/u_pll_e3/goppll         | PLL_158_55           | CLKOUT0     | nt_vout_clk                               | 390             | 3                   |  ...                                     |  ...                 |  ...                          
| hdmi_color/u_pll/u_pll_e3/goppll         | PLL_158_55           | CLKOUT1     | hdmi_color/cfg_clk                        | 120             | 0                   |  ...                                     |  ...                 |  ...                          
| u_picosoc/u_pll_pico/u_pll_e3/goppll     | PLL_158_75           | CLKOUT0     | u_picosoc/sys_clk                         | 1530            | 2                   |  ...                                     |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                    | PLL_158_179          | CLKOUT0     | clk_125M                                  | 3               | 0                   |  ...                                     |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                    | PLL_158_179          | CLKOUT1     | clk_200M                                  | 2086            | 0                   |  ...                                     |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                    | PLL_158_179          | CLKOUT2     | clk_5M                                    | 0               | 1                   | USCMROUTE_0                              | CLK                  | USCM_84_149                   
| u_pll/u_pll_e3/goppll                    | PLL_158_179          | CLKOUT3     | clk_10M                                   | 0               | 1                   | USCMROUTE_1                              | CLK                  | USCM_84_153                   
| u_pll_adda/u_pll_e3/goppll               | PLL_158_199          | CLKOUT0     | clk_118_8                                 | 31              | 0                   |  ...                                     |  ...                 |  ...                          
| u_pll_adda/u_pll_e3/goppll               | PLL_158_199          | CLKOUT1     | clk_29_7                                  | 0               | 1                   | USCMROUTE_2                              | CLK                  | USCM_84_150                   
| u_pll_fft_256/u_pll_e3/goppll            | PLL_158_303          | CLKOUT2     | fft_clk                                   | 1078            | 2                   |  ...                                     |  ...                 |  ...                          
| u_pll_fft_256/u_pll_e3/goppll            | PLL_158_303          | CLKOUT3     | clk_60M                                   | 0               | 1                   | USCMROUTE_3                              | CLK                  | USCM_84_151                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                | LUT      | FF       | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ad_da_hdmi_top                                  | 7524     | 5829     | 409                 | 8       | 96      | 0           | 0       | 0        | 0            | 0        | 68     | 0           | 0           | 0            | 0        | 0       | 0        | 5       | 1        | 0          | 1             | 0         | 0        | 18       
| + a_sawtooth_wave                               | 0        | 0        | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_rom_rom_sawtooth_wave                | 0        | 0        | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_rom_sawtooth_wave            | 0        | 0        | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + a_sin_wave                                    | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rom                                       | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_sin_wave                   | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_sin_wave               | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + grid_display_1                                | 71       | 45       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                            | 26       | 30       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_color                                    | 251      | 163      | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms72xx_ctl                                  | 170      | 127      | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_tx                                | 77       | 61       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7200_ctl                                | 2        | 1        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7210_ctl                                | 89       | 62       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + pattern_vg_1080p                            | 0        | 3        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sync_vg_1080p                               | 72       | 27       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll                                       | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_2_adda                                  | 32       | 21       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_3_wave                                  | 32       | 21       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_4_frq                                   | 32       | 21       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_6_ad_clk                                | 32       | 21       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_7_hor                                   | 32       | 21       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_fft_start                               | 32       | 21       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_rst                                     | 32       | 21       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_picosoc                                     | 2990     | 1517     | 64                  | 0       | 16      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cpu                                         | 2714     | 1147     | 64                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + cpuregs                                   | 79       | 0        | 64                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + genblk1.pcpi_mul                          | 386      | 255      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + genblk2.pcpi_div                          | 380      | 200      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gpio                                        | 32       | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + simpleuart                                  | 151      | 131      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_pico                                  | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                         | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_adda                                    | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_fft_256                                 | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom_squ                                     | 0        | 0        | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_rom_rom_square_wave                  | 0        | 0        | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_rom_square_wave              | 0        | 0        | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom_tri                                     | 0        | 0        | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_rom_rom_triangular_wave              | 0        | 0        | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_rom_triangular_wave          | 0        | 0        | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + wav_display_1                                 | 1751     | 1290     | 345                 | 8       | 6       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                            | 26       | 38       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fft_256                                   | 1145     | 1123     | 89                  | 8       | 5       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fft_frame_chk                           | 23       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fft_frame_gen                           | 25       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fft_wrapper                             | 1076     | 1068     | 89                  | 8       | 5       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_radix2_burst.u_burst_input_ctrl     | 20       | 12       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_radix2_burst.u_radix2_burst_core    | 1056     | 1056     | 89                  | 8       | 5       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + r2_dit_bf                             | 501      | 544      | 52                  | 8       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                     | 28       | 25       | 25                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 28       | 25       | 25                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 28       | 25       | 25                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 25       | 25       | 25                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2_dit_mult_by_twiddle            | 291      | 286      | 2                   | 8       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_comp_mult                       | 0        | 0        | 0                   | 8       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + t16.u_comp_mult_t16             | 0        | 0        | 0                   | 8       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_4mult_0                     | 0        | 0        | 0                   | 2       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_4mult_1                     | 0        | 0        | 0                   | 2       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_4mult_2                     | 0        | 0        | 0                   | 2       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_4mult_3                     | 0        | 0        | 0                   | 2       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_fft_comp_round                  | 216      | 234      | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_round                      | 107      | 117      | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_din_sign_sreg| 3        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + latency_larger_than_2.u_distram_sreg| 3        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_shiftregister| 3        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_sdpram    | 1        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_rouning_adder| 39       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + no_use_apm.u_lut_addsub     | 39       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_round                      | 109      | 117      | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_din_sign_sreg| 5        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + latency_larger_than_2.u_distram_sreg| 5        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_shiftregister| 5        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_sdpram    | 1        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_rouning_adder| 39       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + no_use_apm.u_lut_addsub     | 39       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_twiddle_gen                     | 64       | 45       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_input_sreg                 | 0        | 14       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_sin_rom                       | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_drm.u_sin_drm_rom         | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                      | 152      | 204      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                      | 76       | 102      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_two_addsub.u_im_add         | 38       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub       | 38       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_two_addsub.u_re_add         | 38       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub       | 38       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                 | 76       | 102      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_two_addsub.u_im_add         | 38       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub       | 38       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_two_addsub.u_re_add         | 38       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub       | 38       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                     | 30       | 29       | 25                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 30       | 29       | 25                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 30       | 29       | 25                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 25       | 25       | 25                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + r2_dit_ctrl                           | 188      | 161      | 37                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + bfcnt_last_sreg                     | 5        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 5        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 5        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 1        | 1        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_bfcnt_sreg                        | 8        | 8        | 8                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 8        | 8        | 8                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 8        | 8        | 8                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 8        | 8        | 8                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_output_p4_sreg                    | 10       | 10       | 10                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 10       | 10       | 10                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 10       | 10       | 10                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 10       | 10       | 10                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_output_sreg                       | 14       | 12       | 8                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 14       | 12       | 8                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 14       | 12       | 8                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 8        | 8        | 8                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_raddr_sreg                        | 8        | 7        | 7                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 8        | 7        | 7                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 8        | 7        | 7                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 7        | 7        | 7                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_stage_sreg                        | 3        | 3        | 3                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 3        | 3        | 3                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister     | 3        | 3        | 3                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram          | 3        | 3        | 3                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sdpram0                             | 0        | 0        | 0                   | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + use_drm.u_drm_sdpram                | 0        | 0        | 0                   | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0        | 0        | 0                   | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_drm               | 0        | 0        | 0                   | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sdpram1                             | 0        | 0        | 0                   | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + use_drm.u_drm_sdpram                | 0        | 0        | 0                   | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0        | 0        | 0                   | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_drm               | 0        | 0        | 0                   | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sync_arstn                              | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_ram_fft                              | 483      | 72       | 256                 | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipm_distributed_fifo_fifo_ram_fft       | 483      | 72       | 256                 | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipm_distributed_sdpram_fifo_ram_fft     | 322      | 0        | 256                 | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipm_distributed_fifo_ctr              | 160      | 72       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ram                                       | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_ram1024x8                   | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                                       | 2184     | 2617     | 0                   | 0       | 71      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top_map.adf          
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/device_map/ad_da_hdmi_top.pcf              
| Output     | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/place_route/ad_da_hdmi_top_pnr.adf         
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/place_route/clock_utilization.txt          
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/place_route/ad_da_hdmi_top_plc.adf         
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/place_route/ad_da_hdmi_top.prr             
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/place_route/ad_da_hdmi_top_prr.prt         
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/place_route/ad_da_hdmi_top_pnr.netlist     
|            | D:/01_Learning_projects/PDS_projects/SINGAL/HDMI/place_route/prr.db                         
+-----------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,209 MB
Total CPU  time to pnr completion : 0h:2m:1s
Process Total CPU  time to pnr completion : 0h:2m:1s
Total real time to pnr completion : 0h:2m:48s
