

================================================================
== Vivado HLS Report for 'Loop_1_proc221'
================================================================
* Date:           Fri Dec 15 20:47:46 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.638|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16396|  16396|  16396|  16396|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  16394|  16394|        12|          1|          1|  16384|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %stream_out_V_dest_V, i1* %stream_out_V_id_V, i1* %stream_out_V_last_V, i1* %stream_out_V_user_V, i4* %stream_out_V_strb_V, i4* %stream_out_V_keep_V, i32* %stream_out_V_data_V, [5 x i8]* @p_str55, i32 1, i32 1, [5 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str608, i32 0, i32 0, [1 x i8]* @p_str609, [1 x i8]* @p_str610, [1 x i8]* @p_str611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str612, [1 x i8]* @p_str613)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str601, i32 0, i32 0, [1 x i8]* @p_str602, [1 x i8]* @p_str603, [1 x i8]* @p_str604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str605, [1 x i8]* @p_str606)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str595, [1 x i8]* @p_str596, [1 x i8]* @p_str597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str598, [1 x i8]* @p_str599)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str587, i32 0, i32 0, [1 x i8]* @p_str588, [1 x i8]* @p_str589, [1 x i8]* @p_str590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str591, [1 x i8]* @p_str592)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr8_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str580, i32 0, i32 0, [1 x i8]* @p_str581, [1 x i8]* @p_str582, [1 x i8]* @p_str583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str584, [1 x i8]* @p_str585)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr8_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [1 x i8]* @p_str578)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str566, i32 0, i32 0, [1 x i8]* @p_str567, [1 x i8]* @p_str568, [1 x i8]* @p_str569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str570, [1 x i8]* @p_str571)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i15 [ 0, %newFuncRoot ], [ %i, %hls_label_34 ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.31ns)   --->   "%icmp_ln1299 = icmp eq i15 %i_0, -16384" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 25 'icmp' 'icmp_ln1299' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.94ns)   --->   "%i = add i15 %i_0, 1" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1299, label %.exitStub, label %hls_label_34" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 29 [1/1] (3.63ns)   --->   "%empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 29 'read' 'empty' <Predicate = (!icmp_ln1299)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 30 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 31 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 32 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 33 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 34 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6" [FSRCNN_V1/FSRCNN.cpp:1302]   --->   Operation 35 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %tmp_data_V to i21" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 36 'sext' 'sext_ln1116' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i12 %tmp_data_V to i20" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 37 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %tmp_data_V, i8 0)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %shl_ln to i21" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 39 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.19ns)   --->   "%tmp_V = sub i21 %sext_ln1118, %sext_ln1116" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 40 'sub' 'tmp_V' <Predicate = (!icmp_ln1299)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i21 %tmp_V to i20" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 41 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.44ns)   --->   "%icmp_ln935 = icmp eq i20 %shl_ln, %sext_ln1116_1" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 42 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln1299)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %tmp_V, i32 20)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 43 'bitselect' 'p_Result_11' <Predicate = (!icmp_ln1299)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.96>
ST_4 : Operation 44 [1/1] (2.19ns)   --->   "%sub_ln939 = sub i20 0, %trunc_ln1118" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 44 'sub' 'sub_ln939' <Predicate = (!icmp_ln1299 & p_Result_11 & !icmp_ln935)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%tmp_V_1 = select i1 %p_Result_11, i20 %sub_ln939, i20 %trunc_ln1118" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 45 'select' 'tmp_V_1' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln938 = zext i20 %tmp_V_1 to i44" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 46 'zext' 'zext_ln938' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i44 @llvm.part.select.i44(i44 %zext_ln938, i32 43, i32 0) nounwind" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 47 'partselect' 'p_Result_s' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_12 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 -1, i44 %p_Result_s)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 48 'bitconcatenate' 'p_Result_12' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (4.06ns)   --->   "%tmp_s = call i64 @llvm.cttz.i64(i64 %p_Result_12, i1 true) nounwind" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 49 'cttz' 'tmp_s' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 4.06> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_s to i32" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 50 'trunc' 'l' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i64 %tmp_s to i8" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 51 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.55>
ST_5 : Operation 52 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 44, %l" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 52 'sub' 'sub_ln944' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 53 'add' 'lsb_index' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_81 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 54 'partselect' 'tmp_81' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_81, 0" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 55 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i6" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 56 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6 5, %trunc_ln947" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 57 'sub' 'sub_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i6 %sub_ln947 to i44" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 58 'zext' 'zext_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i44 -1, %zext_ln947" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 59 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_3 = and i44 %zext_ln938, %lshr_ln947" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 60 'and' 'p_Result_3' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i44 %p_Result_3, 0" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 61 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 62 'and' 'a' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 63 'bitselect' 'tmp_82' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_82, true" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 64 'xor' 'xor_ln949' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %zext_ln938, i32 %lsb_index)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 65 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_4, %xor_ln949" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 66 'and' 'and_ln949' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 67 'or' 'or_ln949' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 68 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.97>
ST_5 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp sgt i32 %lsb_index, 0" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 69 'icmp' 'icmp_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln938_1 = zext i20 %tmp_V_1 to i32" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 70 'zext' 'zext_ln938_1' <Predicate = (!icmp_ln1299 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln954 = add nsw i32 -25, %sub_ln944" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 71 'add' 'add_ln954' <Predicate = (!icmp_ln1299 & icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln954 = lshr i32 %zext_ln938_1, %add_ln954" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 72 'lshr' 'lshr_ln954' <Predicate = (!icmp_ln1299 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (2.55ns)   --->   "%sub_ln954 = sub i32 25, %sub_ln944" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 73 'sub' 'sub_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln954 = zext i32 %sub_ln954 to i44" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 74 'zext' 'zext_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln954 = shl i44 %zext_ln938, %zext_ln954" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 75 'shl' 'shl_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln954 = trunc i44 %shl_ln954 to i32" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 76 'trunc' 'trunc_ln954' <Predicate = (!icmp_ln1299 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln954, i32 %lshr_ln954, i32 %trunc_ln954" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 77 'select' 'm' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_1 = add i32 %m, %or_ln" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 78 'add' 'm_1' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%m_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_1, i32 1, i32 31)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 79 'partselect' 'm_4' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_1, i32 25)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 80 'bitselect' 'tmp_83' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.61>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%m_5 = zext i31 %m_4 to i32" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 81 'zext' 'm_5' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_83, i8 127, i8 126" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 82 'select' 'select_ln964' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 40, %trunc_ln943" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 83 'sub' 'sub_ln964' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 84 'add' 'add_ln964' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_44 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_11, i8 %add_ln964)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 85 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_5, i9 %tmp_44, i32 23, i32 31)" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 86 'partset' 'p_Result_13' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_13 to float" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 87 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln1299 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.69ns)   --->   "%data_util = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [FSRCNN_V1/FSRCNN.cpp:1303]   --->   Operation 88 'select' 'data_util' <Predicate = (!icmp_ln1299)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.43>
ST_8 : Operation 89 [2/2] (5.43ns)   --->   "%tmp_39 = fcmp ogt float %data_util, 2.550000e+02" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 89 'fcmp' 'tmp_39' <Predicate = (!icmp_ln1299)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln1305 = bitcast float %data_util to i32" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 90 'bitcast' 'bitcast_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln1305, i32 23, i32 30)" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 91 'partselect' 'tmp_38' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1305 = trunc i32 %bitcast_ln1305 to i23" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 92 'trunc' 'trunc_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln1305 = icmp ne i8 %tmp_38, -1" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 93 'icmp' 'icmp_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (2.44ns)   --->   "%icmp_ln1305_1 = icmp eq i23 %trunc_ln1305, 0" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 94 'icmp' 'icmp_ln1305_1' <Predicate = (!icmp_ln1299)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node data_util_1)   --->   "%or_ln1305 = or i1 %icmp_ln1305_1, %icmp_ln1305" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 95 'or' 'or_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/2] (5.43ns)   --->   "%tmp_39 = fcmp ogt float %data_util, 2.550000e+02" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 96 'fcmp' 'tmp_39' <Predicate = (!icmp_ln1299)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node data_util_1)   --->   "%and_ln1305 = and i1 %or_ln1305, %tmp_39" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 97 'and' 'and_ln1305' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%data_util_1 = select i1 %and_ln1305, float 2.550000e+02, float %data_util" [FSRCNN_V1/FSRCNN.cpp:1305]   --->   Operation 98 'select' 'data_util_1' <Predicate = (!icmp_ln1299)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.43>
ST_10 : Operation 99 [2/2] (5.43ns)   --->   "%tmp_41 = fcmp olt float %data_util_1, 0.000000e+00" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 99 'fcmp' 'tmp_41' <Predicate = (!icmp_ln1299)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.32>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln1307 = bitcast float %data_util_1 to i32" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 100 'bitcast' 'bitcast_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln1307, i32 23, i32 30)" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 101 'partselect' 'tmp_40' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1307 = trunc i32 %bitcast_ln1307 to i23" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 102 'trunc' 'trunc_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln1307 = icmp ne i8 %tmp_40, -1" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 103 'icmp' 'icmp_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln1307_1 = icmp eq i23 %trunc_ln1307, 0" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 104 'icmp' 'icmp_ln1307_1' <Predicate = (!icmp_ln1299)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%or_ln1307 = or i1 %icmp_ln1307_1, %icmp_ln1307" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 105 'or' 'or_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/2] (5.43ns)   --->   "%tmp_41 = fcmp olt float %data_util_1, 0.000000e+00" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 106 'fcmp' 'tmp_41' <Predicate = (!icmp_ln1299)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%and_ln1307 = and i1 %or_ln1307, %tmp_41" [FSRCNN_V1/FSRCNN.cpp:1307]   --->   Operation 107 'and' 'and_ln1307' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_41 = select i1 %and_ln1307, i32 0, i32 %bitcast_ln1307" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 108 'select' 'p_Val2_41' <Predicate = (!icmp_ln1299)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_41, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 109 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_41, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 110 'partselect' 'tmp_V_2' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_41 to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 111 'trunc' 'tmp_V_3' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V_2 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 112 'zext' 'zext_ln339' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 113 'add' 'add_ln339' <Predicate = (!icmp_ln1299)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 114 'bitselect' 'isNeg' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 115 'sub' 'sub_ln1311' <Predicate = (!icmp_ln1299)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.63>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 116 'bitconcatenate' 'mantissa_V' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 117 'zext' 'zext_ln682' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 118 'sext' 'sext_ln1311' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 119 'select' 'ush' <Predicate = (!icmp_ln1299)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 120 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 121 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 122 'zext' 'zext_ln1287' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 123 'lshr' 'r_V' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%r_V_4 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 124 'shl' 'r_V_4' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 125 'bitselect' 'tmp_86' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln662 = zext i1 %tmp_86 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 126 'zext' 'zext_ln662' <Predicate = (!icmp_ln1299 & isNeg)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_126 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_4, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 127 'partselect' 'tmp_126' <Predicate = (!icmp_ln1299 & !isNeg)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_126" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 128 'select' 'p_Val2_s' <Predicate = (!icmp_ln1299)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_s" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 129 'sub' 'result_V_1' <Predicate = (!icmp_ln1299 & p_Result_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.69ns)   --->   "%p_Val2_43 = select i1 %p_Result_14, i32 %result_V_1, i32 %p_Val2_s" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FSRCNN_V1/FSRCNN.cpp:1309]   --->   Operation 130 'select' 'p_Val2_43' <Predicate = (!icmp_ln1299)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 131 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, i32 %p_Val2_43, i4 %tmp_keep_V, i4 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1316]   --->   Operation 131 'write' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str65)" [FSRCNN_V1/FSRCNN.cpp:1300]   --->   Operation 132 'specregionbegin' 'tmp' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1301]   --->   Operation 133 'specpipeline' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_13 : Operation 134 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, i32 %p_Val2_43, i4 %tmp_keep_V, i4 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1316]   --->   Operation 134 'write' <Predicate = (!icmp_ln1299)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%empty_281 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str65, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:1317]   --->   Operation 135 'specregionend' 'empty_281' <Predicate = (!icmp_ln1299)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:1299]   --->   Operation 136 'br' <Predicate = (!icmp_ln1299)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 137 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ corr8_out_V_valid_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr8_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr8_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr8_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr8_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr8_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr8_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
br_ln1299             (br               ) [ 011111111111110]
i_0                   (phi              ) [ 001000000000000]
icmp_ln1299           (icmp             ) [ 001111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
i                     (add              ) [ 011111111111110]
br_ln1299             (br               ) [ 000000000000000]
empty                 (read             ) [ 000000000000000]
tmp_data_V            (extractvalue     ) [ 000000000000000]
tmp_keep_V            (extractvalue     ) [ 001011111111110]
tmp_user_V            (extractvalue     ) [ 001011111111110]
tmp_last_V            (extractvalue     ) [ 001011111111110]
tmp_id_V              (extractvalue     ) [ 001011111111110]
tmp_dest_V            (extractvalue     ) [ 001011111111110]
sext_ln1116           (sext             ) [ 000000000000000]
sext_ln1116_1         (sext             ) [ 000000000000000]
shl_ln                (bitconcatenate   ) [ 000000000000000]
sext_ln1118           (sext             ) [ 000000000000000]
tmp_V                 (sub              ) [ 000000000000000]
trunc_ln1118          (trunc            ) [ 001010000000000]
icmp_ln935            (icmp             ) [ 001011110000000]
p_Result_11           (bitselect        ) [ 001011110000000]
sub_ln939             (sub              ) [ 000000000000000]
tmp_V_1               (select           ) [ 001001100000000]
zext_ln938            (zext             ) [ 001001100000000]
p_Result_s            (partselect       ) [ 000000000000000]
p_Result_12           (bitconcatenate   ) [ 000000000000000]
tmp_s                 (cttz             ) [ 000000000000000]
l                     (trunc            ) [ 001001000000000]
trunc_ln943           (trunc            ) [ 001001110000000]
sub_ln944             (sub              ) [ 001000100000000]
lsb_index             (add              ) [ 000000000000000]
tmp_81                (partselect       ) [ 000000000000000]
icmp_ln947            (icmp             ) [ 000000000000000]
trunc_ln947           (trunc            ) [ 000000000000000]
sub_ln947             (sub              ) [ 000000000000000]
zext_ln947            (zext             ) [ 000000000000000]
lshr_ln947            (lshr             ) [ 000000000000000]
p_Result_3            (and              ) [ 000000000000000]
icmp_ln947_1          (icmp             ) [ 000000000000000]
a                     (and              ) [ 000000000000000]
tmp_82                (bitselect        ) [ 000000000000000]
xor_ln949             (xor              ) [ 000000000000000]
p_Result_4            (bitselect        ) [ 000000000000000]
and_ln949             (and              ) [ 000000000000000]
or_ln949              (or               ) [ 000000000000000]
or_ln                 (bitconcatenate   ) [ 001000100000000]
icmp_ln954            (icmp             ) [ 001000100000000]
zext_ln938_1          (zext             ) [ 000000000000000]
add_ln954             (add              ) [ 000000000000000]
lshr_ln954            (lshr             ) [ 000000000000000]
sub_ln954             (sub              ) [ 000000000000000]
zext_ln954            (zext             ) [ 000000000000000]
shl_ln954             (shl              ) [ 000000000000000]
trunc_ln954           (trunc            ) [ 000000000000000]
m                     (select           ) [ 000000000000000]
m_1                   (add              ) [ 000000000000000]
m_4                   (partselect       ) [ 001000010000000]
tmp_83                (bitselect        ) [ 001000010000000]
m_5                   (zext             ) [ 000000000000000]
select_ln964          (select           ) [ 000000000000000]
sub_ln964             (sub              ) [ 000000000000000]
add_ln964             (add              ) [ 000000000000000]
tmp_44                (bitconcatenate   ) [ 000000000000000]
p_Result_13           (partset          ) [ 000000000000000]
bitcast_ln739         (bitcast          ) [ 000000000000000]
data_util             (select           ) [ 001000001100000]
bitcast_ln1305        (bitcast          ) [ 000000000000000]
tmp_38                (partselect       ) [ 000000000000000]
trunc_ln1305          (trunc            ) [ 000000000000000]
icmp_ln1305           (icmp             ) [ 000000000000000]
icmp_ln1305_1         (icmp             ) [ 000000000000000]
or_ln1305             (or               ) [ 000000000000000]
tmp_39                (fcmp             ) [ 000000000000000]
and_ln1305            (and              ) [ 000000000000000]
data_util_1           (select           ) [ 001000000011000]
bitcast_ln1307        (bitcast          ) [ 000000000000000]
tmp_40                (partselect       ) [ 000000000000000]
trunc_ln1307          (trunc            ) [ 000000000000000]
icmp_ln1307           (icmp             ) [ 000000000000000]
icmp_ln1307_1         (icmp             ) [ 000000000000000]
or_ln1307             (or               ) [ 000000000000000]
tmp_41                (fcmp             ) [ 000000000000000]
and_ln1307            (and              ) [ 000000000000000]
p_Val2_41             (select           ) [ 000000000000000]
p_Result_14           (bitselect        ) [ 001000000000100]
tmp_V_2               (partselect       ) [ 000000000000000]
tmp_V_3               (trunc            ) [ 001000000000100]
zext_ln339            (zext             ) [ 000000000000000]
add_ln339             (add              ) [ 001000000000100]
isNeg                 (bitselect        ) [ 001000000000100]
sub_ln1311            (sub              ) [ 001000000000100]
mantissa_V            (bitconcatenate   ) [ 000000000000000]
zext_ln682            (zext             ) [ 000000000000000]
sext_ln1311           (sext             ) [ 000000000000000]
ush                   (select           ) [ 000000000000000]
sext_ln1311_1         (sext             ) [ 000000000000000]
sext_ln1311_2         (sext             ) [ 000000000000000]
zext_ln1287           (zext             ) [ 000000000000000]
r_V                   (lshr             ) [ 000000000000000]
r_V_4                 (shl              ) [ 000000000000000]
tmp_86                (bitselect        ) [ 000000000000000]
zext_ln662            (zext             ) [ 000000000000000]
tmp_126               (partselect       ) [ 000000000000000]
p_Val2_s              (select           ) [ 000000000000000]
result_V_1            (sub              ) [ 000000000000000]
p_Val2_43             (select           ) [ 001000000000010]
tmp                   (specregionbegin  ) [ 000000000000000]
specpipeline_ln1301   (specpipeline     ) [ 000000000000000]
write_ln1316          (write            ) [ 000000000000000]
empty_281             (specregionend    ) [ 000000000000000]
br_ln1299             (br               ) [ 011111111111110]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="corr8_out_V_valid_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr8_out_V_valid_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="corr8_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr8_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="corr8_out_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr8_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="corr8_out_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr8_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="corr8_out_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr8_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="corr8_out_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr8_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="corr8_out_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr8_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str608"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str609"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str610"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str611"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str612"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str613"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str601"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str602"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str603"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str604"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str605"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str606"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str594"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str595"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str596"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str597"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str598"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str599"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str587"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str588"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str589"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str590"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str591"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str592"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str580"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str581"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str582"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str583"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str584"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str585"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str573"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str574"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str575"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str576"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str577"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str578"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str566"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str567"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str568"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str569"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str570"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str571"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i44"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i20.i44"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i44.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="246" class="1004" name="empty_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="21" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="12" slack="0"/>
<pin id="250" dir="0" index="3" bw="4" slack="0"/>
<pin id="251" dir="0" index="4" bw="1" slack="0"/>
<pin id="252" dir="0" index="5" bw="1" slack="0"/>
<pin id="253" dir="0" index="6" bw="1" slack="0"/>
<pin id="254" dir="0" index="7" bw="1" slack="0"/>
<pin id="255" dir="1" index="8" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="0" index="3" bw="4" slack="0"/>
<pin id="269" dir="0" index="4" bw="1" slack="0"/>
<pin id="270" dir="0" index="5" bw="1" slack="0"/>
<pin id="271" dir="0" index="6" bw="1" slack="0"/>
<pin id="272" dir="0" index="7" bw="1" slack="0"/>
<pin id="273" dir="0" index="8" bw="32" slack="0"/>
<pin id="274" dir="0" index="9" bw="4" slack="9"/>
<pin id="275" dir="0" index="10" bw="1" slack="0"/>
<pin id="276" dir="0" index="11" bw="1" slack="9"/>
<pin id="277" dir="0" index="12" bw="1" slack="9"/>
<pin id="278" dir="0" index="13" bw="1" slack="9"/>
<pin id="279" dir="0" index="14" bw="1" slack="9"/>
<pin id="280" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1316/12 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_0_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="1"/>
<pin id="292" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_0_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="15" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_39/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_41/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln1299_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="0"/>
<pin id="313" dir="0" index="1" bw="15" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1299/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="15" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_data_V_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="21" slack="0"/>
<pin id="325" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_keep_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="21" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_user_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="21" slack="0"/>
<pin id="333" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_last_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="21" slack="0"/>
<pin id="337" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_id_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="21" slack="0"/>
<pin id="341" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_dest_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="21" slack="0"/>
<pin id="345" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln1116_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln1116_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="20" slack="0"/>
<pin id="357" dir="0" index="1" bw="12" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln1118_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="20" slack="0"/>
<pin id="365" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_V_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="20" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln1118_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="21" slack="0"/>
<pin id="375" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln935_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="20" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_Result_11_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="21" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sub_ln939_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="20" slack="1"/>
<pin id="394" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln939/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_V_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="20" slack="0"/>
<pin id="399" dir="0" index="2" bw="20" slack="1"/>
<pin id="400" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_1/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln938_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="20" slack="0"/>
<pin id="404" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln938/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Result_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="44" slack="0"/>
<pin id="408" dir="0" index="1" bw="20" slack="0"/>
<pin id="409" dir="0" index="2" bw="7" slack="0"/>
<pin id="410" dir="0" index="3" bw="1" slack="0"/>
<pin id="411" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_12_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="44" slack="0"/>
<pin id="420" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_s_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="l_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln943_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sub_ln944_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="lsb_index_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_81_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="31" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="0" index="3" bw="6" slack="0"/>
<pin id="456" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln947_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="31" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln947_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln947_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="6" slack="0"/>
<pin id="474" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln947_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="lshr_ln947_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="6" slack="0"/>
<pin id="484" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Result_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="20" slack="1"/>
<pin id="489" dir="0" index="1" bw="44" slack="0"/>
<pin id="490" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln947_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="20" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="a_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_82_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln949_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_Result_4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="20" slack="1"/>
<pin id="521" dir="0" index="2" bw="32" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="and_ln949_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln949_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln954_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln954/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln938_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="20" slack="2"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln938_1/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln954_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln954/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="lshr_ln954_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="20" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln954/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln954_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="1"/>
<pin id="568" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln954/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln954_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln954/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="shl_ln954_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="20" slack="2"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln954/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln954_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="44" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln954/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="m_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="0"/>
<pin id="587" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="m_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="m_4_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_83_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="6" slack="0"/>
<pin id="609" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="m_5_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="31" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_5/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln964_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sub_ln964_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="3"/>
<pin id="626" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln964_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_44_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="4"/>
<pin id="637" dir="0" index="2" bw="8" slack="0"/>
<pin id="638" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Result_13_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="31" slack="0"/>
<pin id="644" dir="0" index="2" bw="9" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="0" index="4" bw="6" slack="0"/>
<pin id="647" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_13/7 "/>
</bind>
</comp>

<comp id="653" class="1004" name="bitcast_ln739_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="data_util_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="4"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="32" slack="0"/>
<pin id="661" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_util/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="bitcast_ln1305_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="2"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1305/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_38_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="6" slack="0"/>
<pin id="671" dir="0" index="3" bw="6" slack="0"/>
<pin id="672" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln1305_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1305/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln1305_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1305/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="icmp_ln1305_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="23" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1305_1/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln1305_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1305/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln1305_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1305/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="data_util_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="32" slack="2"/>
<pin id="709" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_util_1/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="bitcast_ln1307_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="2"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1307/11 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_40_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="0" index="2" bw="6" slack="0"/>
<pin id="719" dir="0" index="3" bw="6" slack="0"/>
<pin id="720" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln1307_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1307/11 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln1307_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1307/11 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln1307_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="23" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1307_1/11 "/>
</bind>
</comp>

<comp id="741" class="1004" name="or_ln1307_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1307/11 "/>
</bind>
</comp>

<comp id="747" class="1004" name="and_ln1307_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1307/11 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_Val2_41_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="0"/>
<pin id="757" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_41/11 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_Result_14_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="6" slack="0"/>
<pin id="765" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_V_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="0" index="3" bw="6" slack="0"/>
<pin id="774" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/11 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_V_3_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/11 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln339_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/11 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln339_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/11 "/>
</bind>
</comp>

<comp id="793" class="1004" name="isNeg_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="9" slack="0"/>
<pin id="796" dir="0" index="2" bw="5" slack="0"/>
<pin id="797" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/11 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sub_ln1311_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="0" index="1" bw="8" slack="0"/>
<pin id="804" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/11 "/>
</bind>
</comp>

<comp id="807" class="1004" name="mantissa_V_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="25" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="0" index="2" bw="23" slack="1"/>
<pin id="811" dir="0" index="3" bw="1" slack="0"/>
<pin id="812" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/12 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln682_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="25" slack="0"/>
<pin id="818" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln1311_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="1"/>
<pin id="822" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/12 "/>
</bind>
</comp>

<comp id="823" class="1004" name="ush_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="9" slack="1"/>
<pin id="827" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/12 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sext_ln1311_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="0"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/12 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln1311_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="9" slack="0"/>
<pin id="835" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln1287_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="9" slack="0"/>
<pin id="839" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/12 "/>
</bind>
</comp>

<comp id="841" class="1004" name="r_V_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="25" slack="0"/>
<pin id="843" dir="0" index="1" bw="9" slack="0"/>
<pin id="844" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="847" class="1004" name="r_V_4_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="25" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/12 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_86_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="25" slack="0"/>
<pin id="856" dir="0" index="2" bw="6" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/12 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln662_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/12 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_126_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="0" index="1" bw="79" slack="0"/>
<pin id="868" dir="0" index="2" bw="6" slack="0"/>
<pin id="869" dir="0" index="3" bw="7" slack="0"/>
<pin id="870" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_126/12 "/>
</bind>
</comp>

<comp id="875" class="1004" name="p_Val2_s_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="0" index="2" bw="32" slack="0"/>
<pin id="879" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/12 "/>
</bind>
</comp>

<comp id="882" class="1004" name="result_V_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/12 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_Val2_43_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="32" slack="0"/>
<pin id="892" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_43/12 "/>
</bind>
</comp>

<comp id="896" class="1005" name="icmp_ln1299_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1299 "/>
</bind>
</comp>

<comp id="900" class="1005" name="i_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="15" slack="0"/>
<pin id="902" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp_keep_V_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="9"/>
<pin id="907" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_user_V_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="9"/>
<pin id="912" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_last_V_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="9"/>
<pin id="917" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_id_V_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="9"/>
<pin id="922" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_dest_V_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="9"/>
<pin id="927" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="930" class="1005" name="trunc_ln1118_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="20" slack="1"/>
<pin id="932" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln935_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="941" class="1005" name="p_Result_11_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_V_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="20" slack="2"/>
<pin id="949" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="zext_ln938_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="44" slack="1"/>
<pin id="954" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln938 "/>
</bind>
</comp>

<comp id="959" class="1005" name="l_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="964" class="1005" name="trunc_ln943_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="3"/>
<pin id="966" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="969" class="1005" name="sub_ln944_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="975" class="1005" name="or_ln_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="980" class="1005" name="icmp_ln954_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln954 "/>
</bind>
</comp>

<comp id="985" class="1005" name="m_4_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="31" slack="1"/>
<pin id="987" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="990" class="1005" name="tmp_83_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="995" class="1005" name="data_util_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_util "/>
</bind>
</comp>

<comp id="1002" class="1005" name="data_util_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_util_1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="p_Result_14_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_V_3_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="23" slack="1"/>
<pin id="1015" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="add_ln339_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="9" slack="1"/>
<pin id="1020" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln339 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="isNeg_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sub_ln1311_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="1"/>
<pin id="1031" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1311 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="p_Val2_43_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="256"><net_src comp="140" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="4" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="281"><net_src comp="232" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="264" pin=5"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="264" pin=6"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="264" pin=7"/></net>

<net id="289"><net_src comp="234" pin="0"/><net_sink comp="264" pin=10"/></net>

<net id="293"><net_src comp="130" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="204" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="202" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="294" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="132" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="294" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="138" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="246" pin="8"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="246" pin="8"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="246" pin="8"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="246" pin="8"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="246" pin="8"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="246" pin="8"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="323" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="323" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="142" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="323" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="144" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="347" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="355" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="351" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="146" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="367" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="148" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="150" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="152" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="154" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="421"><net_src comp="156" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="158" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="406" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="160" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="416" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="162" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="424" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="164" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="166" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="168" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="170" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="465"><net_src comp="451" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="172" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="440" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="174" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="176" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="178" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="461" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="180" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="445" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="170" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="162" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="182" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="445" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="512" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="498" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="184" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="172" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="531" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="445" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="36" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="558"><net_src comp="186" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="551" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="188" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="559" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="601"><net_src comp="168" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="590" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="32" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="170" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="610"><net_src comp="180" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="590" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="188" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="621"><net_src comp="190" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="622"><net_src comp="192" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="194" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="616" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="196" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="628" pin="2"/><net_sink comp="634" pin=2"/></net>

<net id="648"><net_src comp="198" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="613" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="634" pin="3"/><net_sink comp="641" pin=2"/></net>

<net id="651"><net_src comp="200" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="652"><net_src comp="170" pin="0"/><net_sink comp="641" pin=4"/></net>

<net id="656"><net_src comp="641" pin="5"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="202" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="663"><net_src comp="653" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="673"><net_src comp="206" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="664" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="200" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="208" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="664" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="667" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="210" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="677" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="212" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="681" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="301" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="204" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="721"><net_src comp="206" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="712" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="200" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="208" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="728"><net_src comp="712" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="715" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="210" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="725" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="212" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="729" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="306" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="36" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="712" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="180" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="753" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="170" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="775"><net_src comp="206" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="753" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="200" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="208" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="782"><net_src comp="753" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="769" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="214" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="798"><net_src comp="216" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="787" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="218" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="805"><net_src comp="190" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="769" pin="4"/><net_sink comp="801" pin=1"/></net>

<net id="813"><net_src comp="220" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="162" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="222" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="819"><net_src comp="807" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="823" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="823" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="829" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="807" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="833" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="816" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="837" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="858"><net_src comp="224" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="841" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="226" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="853" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="871"><net_src comp="228" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="847" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="226" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="230" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="880"><net_src comp="861" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="881"><net_src comp="865" pin="4"/><net_sink comp="875" pin=2"/></net>

<net id="886"><net_src comp="36" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="875" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="882" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="894"><net_src comp="875" pin="3"/><net_sink comp="888" pin=2"/></net>

<net id="895"><net_src comp="888" pin="3"/><net_sink comp="264" pin=8"/></net>

<net id="899"><net_src comp="311" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="317" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="908"><net_src comp="327" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="264" pin=9"/></net>

<net id="913"><net_src comp="331" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="264" pin=11"/></net>

<net id="918"><net_src comp="335" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="264" pin=12"/></net>

<net id="923"><net_src comp="339" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="264" pin=13"/></net>

<net id="928"><net_src comp="343" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="264" pin=14"/></net>

<net id="933"><net_src comp="373" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="939"><net_src comp="377" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="944"><net_src comp="383" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="950"><net_src comp="396" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="955"><net_src comp="402" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="962"><net_src comp="432" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="967"><net_src comp="436" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="972"><net_src comp="440" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="978"><net_src comp="537" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="983"><net_src comp="545" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="988"><net_src comp="595" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="993"><net_src comp="605" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="998"><net_src comp="657" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="1005"><net_src comp="705" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1011"><net_src comp="761" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1016"><net_src comp="779" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="1021"><net_src comp="787" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="1026"><net_src comp="793" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1032"><net_src comp="801" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1037"><net_src comp="888" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="264" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {13 }
	Port: stream_out_V_keep_V | {13 }
	Port: stream_out_V_strb_V | {13 }
	Port: stream_out_V_user_V | {13 }
	Port: stream_out_V_last_V | {13 }
	Port: stream_out_V_id_V | {13 }
	Port: stream_out_V_dest_V | {13 }
 - Input state : 
	Port: Loop_1_proc221 : corr8_out_V_valid_V | {3 }
	Port: Loop_1_proc221 : corr8_out_V_data_V | {3 }
	Port: Loop_1_proc221 : corr8_out_V_keep_V | {3 }
	Port: Loop_1_proc221 : corr8_out_V_user_V | {3 }
	Port: Loop_1_proc221 : corr8_out_V_last_V | {3 }
	Port: Loop_1_proc221 : corr8_out_V_id_V | {3 }
	Port: Loop_1_proc221 : corr8_out_V_dest_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln1299 : 1
		i : 1
		br_ln1299 : 2
	State 3
		sext_ln1116 : 1
		sext_ln1116_1 : 1
		shl_ln : 1
		sext_ln1118 : 2
		tmp_V : 3
		trunc_ln1118 : 4
		icmp_ln935 : 2
		p_Result_11 : 4
	State 4
		tmp_V_1 : 1
		zext_ln938 : 2
		p_Result_s : 3
		p_Result_12 : 4
		tmp_s : 5
		l : 6
		trunc_ln943 : 6
	State 5
		lsb_index : 1
		tmp_81 : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_3 : 5
		icmp_ln947_1 : 5
		a : 6
		tmp_82 : 2
		xor_ln949 : 3
		p_Result_4 : 2
		and_ln949 : 3
		or_ln949 : 6
		or_ln : 6
		icmp_ln954 : 2
	State 6
		lshr_ln954 : 1
		zext_ln954 : 1
		shl_ln954 : 2
		trunc_ln954 : 3
		m : 4
		m_1 : 5
		m_4 : 6
		tmp_83 : 6
	State 7
		add_ln964 : 1
		tmp_44 : 2
		p_Result_13 : 3
		bitcast_ln739 : 4
		data_util : 5
	State 8
	State 9
		tmp_38 : 1
		trunc_ln1305 : 1
		icmp_ln1305 : 2
		icmp_ln1305_1 : 2
		or_ln1305 : 3
		and_ln1305 : 3
		data_util_1 : 3
	State 10
	State 11
		tmp_40 : 1
		trunc_ln1307 : 1
		icmp_ln1307 : 2
		icmp_ln1307_1 : 2
		or_ln1307 : 3
		and_ln1307 : 3
		p_Val2_41 : 3
		p_Result_14 : 4
		tmp_V_2 : 4
		tmp_V_3 : 4
		zext_ln339 : 5
		add_ln339 : 6
		isNeg : 7
		sub_ln1311 : 5
	State 12
		zext_ln682 : 1
		ush : 1
		sext_ln1311_1 : 2
		sext_ln1311_2 : 2
		zext_ln1287 : 3
		r_V : 3
		r_V_4 : 4
		tmp_86 : 4
		zext_ln662 : 5
		tmp_126 : 5
		p_Val2_s : 6
		result_V_1 : 7
		p_Val2_43 : 8
		write_ln1316 : 9
	State 13
		empty_281 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_301      |    0    |    66   |   239   |
|          |      grp_fu_306      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_1_fu_396    |    0    |    0    |    20   |
|          |       m_fu_583       |    0    |    0    |    32   |
|          |  select_ln964_fu_616 |    0    |    0    |    8    |
|          |   data_util_fu_657   |    0    |    0    |    32   |
|  select  |  data_util_1_fu_705  |    0    |    0    |    32   |
|          |   p_Val2_41_fu_753   |    0    |    0    |    32   |
|          |      ush_fu_823      |    0    |    0    |    9    |
|          |    p_Val2_s_fu_875   |    0    |    0    |    32   |
|          |   p_Val2_43_fu_888   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_V_fu_367     |    0    |    0    |    27   |
|          |   sub_ln939_fu_391   |    0    |    0    |    27   |
|          |   sub_ln944_fu_440   |    0    |    0    |    39   |
|    sub   |   sub_ln947_fu_471   |    0    |    0    |    15   |
|          |   sub_ln954_fu_565   |    0    |    0    |    39   |
|          |   sub_ln964_fu_623   |    0    |    0    |    8    |
|          |   sub_ln1311_fu_801  |    0    |    0    |    15   |
|          |   result_V_1_fu_882  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln954_fu_574   |    0    |    0    |   101   |
|          |     r_V_4_fu_847     |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |   lshr_ln947_fu_481  |    0    |    0    |    13   |
|   lshr   |   lshr_ln954_fu_559  |    0    |    0    |   101   |
|          |      r_V_fu_841      |    0    |    0    |    73   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_317       |    0    |    0    |    21   |
|          |   lsb_index_fu_445   |    0    |    0    |    39   |
|    add   |   add_ln954_fu_554   |    0    |    0    |    39   |
|          |      m_1_fu_590      |    0    |    0    |    39   |
|          |   add_ln964_fu_628   |    0    |    0    |    8    |
|          |   add_ln339_fu_787   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   cttz   |     tmp_s_fu_424     |    0    |    73   |    71   |
|----------|----------------------|---------|---------|---------|
|          |  icmp_ln1299_fu_311  |    0    |    0    |    13   |
|          |   icmp_ln935_fu_377  |    0    |    0    |    18   |
|          |   icmp_ln947_fu_461  |    0    |    0    |    18   |
|          |  icmp_ln947_1_fu_492 |    0    |    0    |    18   |
|   icmp   |   icmp_ln954_fu_545  |    0    |    0    |    18   |
|          |  icmp_ln1305_fu_681  |    0    |    0    |    11   |
|          | icmp_ln1305_1_fu_687 |    0    |    0    |    18   |
|          |  icmp_ln1307_fu_729  |    0    |    0    |    11   |
|          | icmp_ln1307_1_fu_735 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_3_fu_487  |    0    |    0    |    44   |
|          |       a_fu_498       |    0    |    0    |    2    |
|    and   |   and_ln949_fu_525   |    0    |    0    |    2    |
|          |   and_ln1305_fu_699  |    0    |    0    |    2    |
|          |   and_ln1307_fu_747  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln949_fu_531   |    0    |    0    |    2    |
|    or    |   or_ln1305_fu_693   |    0    |    0    |    2    |
|          |   or_ln1307_fu_741   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln949_fu_512   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   |   empty_read_fu_246  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_264   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_data_V_fu_323  |    0    |    0    |    0    |
|          |   tmp_keep_V_fu_327  |    0    |    0    |    0    |
|extractvalue|   tmp_user_V_fu_331  |    0    |    0    |    0    |
|          |   tmp_last_V_fu_335  |    0    |    0    |    0    |
|          |    tmp_id_V_fu_339   |    0    |    0    |    0    |
|          |   tmp_dest_V_fu_343  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_347  |    0    |    0    |    0    |
|          | sext_ln1116_1_fu_351 |    0    |    0    |    0    |
|   sext   |  sext_ln1118_fu_363  |    0    |    0    |    0    |
|          |  sext_ln1311_fu_820  |    0    |    0    |    0    |
|          | sext_ln1311_1_fu_829 |    0    |    0    |    0    |
|          | sext_ln1311_2_fu_833 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_355    |    0    |    0    |    0    |
|          |  p_Result_12_fu_416  |    0    |    0    |    0    |
|bitconcatenate|     or_ln_fu_537     |    0    |    0    |    0    |
|          |     tmp_44_fu_634    |    0    |    0    |    0    |
|          |   mantissa_V_fu_807  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln1118_fu_373 |    0    |    0    |    0    |
|          |       l_fu_432       |    0    |    0    |    0    |
|          |  trunc_ln943_fu_436  |    0    |    0    |    0    |
|   trunc  |  trunc_ln947_fu_467  |    0    |    0    |    0    |
|          |  trunc_ln954_fu_579  |    0    |    0    |    0    |
|          |  trunc_ln1305_fu_677 |    0    |    0    |    0    |
|          |  trunc_ln1307_fu_725 |    0    |    0    |    0    |
|          |    tmp_V_3_fu_779    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_11_fu_383  |    0    |    0    |    0    |
|          |     tmp_82_fu_504    |    0    |    0    |    0    |
|          |   p_Result_4_fu_518  |    0    |    0    |    0    |
| bitselect|     tmp_83_fu_605    |    0    |    0    |    0    |
|          |  p_Result_14_fu_761  |    0    |    0    |    0    |
|          |     isNeg_fu_793     |    0    |    0    |    0    |
|          |     tmp_86_fu_853    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln938_fu_402  |    0    |    0    |    0    |
|          |   zext_ln947_fu_477  |    0    |    0    |    0    |
|          |  zext_ln938_1_fu_551 |    0    |    0    |    0    |
|          |   zext_ln954_fu_570  |    0    |    0    |    0    |
|   zext   |      m_5_fu_613      |    0    |    0    |    0    |
|          |   zext_ln339_fu_783  |    0    |    0    |    0    |
|          |   zext_ln682_fu_816  |    0    |    0    |    0    |
|          |  zext_ln1287_fu_837  |    0    |    0    |    0    |
|          |   zext_ln662_fu_861  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_s_fu_406  |    0    |    0    |    0    |
|          |     tmp_81_fu_451    |    0    |    0    |    0    |
|          |      m_4_fu_595      |    0    |    0    |    0    |
|partselect|     tmp_38_fu_667    |    0    |    0    |    0    |
|          |     tmp_40_fu_715    |    0    |    0    |    0    |
|          |    tmp_V_2_fu_769    |    0    |    0    |    0    |
|          |    tmp_126_fu_865    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_13_fu_641  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   205   |   1740  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln339_reg_1018 |    9   |
|data_util_1_reg_1002|   32   |
|  data_util_reg_995 |   32   |
|     i_0_reg_290    |   15   |
|      i_reg_900     |   15   |
| icmp_ln1299_reg_896|    1   |
| icmp_ln935_reg_936 |    1   |
| icmp_ln954_reg_980 |    1   |
|   isNeg_reg_1023   |    1   |
|      l_reg_959     |   32   |
|     m_4_reg_985    |   31   |
|    or_ln_reg_975   |   32   |
| p_Result_11_reg_941|    1   |
|p_Result_14_reg_1008|    1   |
| p_Val2_43_reg_1034 |   32   |
| sub_ln1311_reg_1029|    8   |
|  sub_ln944_reg_969 |   32   |
|   tmp_83_reg_990   |    1   |
|   tmp_V_1_reg_947  |   20   |
|  tmp_V_3_reg_1013  |   23   |
| tmp_dest_V_reg_925 |    1   |
|  tmp_id_V_reg_920  |    1   |
| tmp_keep_V_reg_905 |    4   |
| tmp_last_V_reg_915 |    1   |
| tmp_user_V_reg_910 |    1   |
|trunc_ln1118_reg_930|   20   |
| trunc_ln943_reg_964|    8   |
| zext_ln938_reg_952 |   44   |
+--------------------+--------+
|        Total       |   400  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_264 |  p8  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   205  |  1740  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   400  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   605  |  1749  |
+-----------+--------+--------+--------+--------+
