VSIM 306>run -all
#                    0  ir>: xxxxxxxx, R1=00000000, R2=00000000, R3=00000000, R4=00000000, R5=00000000, ALU_OP=x, WB_SEL=x, RF_WE=x, STAT_OUT=0
#                   35  ir>: 00000000, R1=00000000, R2=00000000, R3=00000000, R4=00000000, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=0
#                   85  ir>: 88100001, R1=00000000, R2=00000000, R3=00000000, R4=00000000, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=1
#                  105  ir>: 88100001, R1=00000000, R2=00000000, R3=00000000, R4=00000000, R5=00000000, ALU_OP=1, WB_SEL=0, RF_WE=0, STAT_OUT=1
#                  115  ir>: 88100001, R1=00000000, R2=00000000, R3=00000000, R4=00000000, R5=00000000, ALU_OP=1, WB_SEL=0, RF_WE=1, STAT_OUT=0
#                  125  ir>: 88100001, R1=00000001, R2=00000000, R3=00000000, R4=00000000, R5=00000000, ALU_OP=1, WB_SEL=0, RF_WE=1, STAT_OUT=0
#                  135  ir>: 80211001, R1=00000001, R2=00000001, R3=00000000, R4=00000000, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=0
#                  165  ir>: 80211001, R1=00000001, R2=00000001, R3=00000000, R4=00000000, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=0
#                  175  ir>: 80211001, R1=00000001, R2=00000002, R3=00000000, R4=00000000, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=0
#                  185  ir>: 8032200b, R1=00000001, R2=00000002, R3=00000002, R4=00000000, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=0
#                  215  ir>: 8032200b, R1=00000001, R2=00000002, R3=00000002, R4=00000000, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=0
#                  225  ir>: 8032200b, R1=00000001, R2=00000002, R3=00000008, R4=00000000, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=0
#                  235  ir>: 80412002, R1=00000001, R2=00000002, R3=00000008, R4=00000008, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=0
#                  245  ir>: 80412002, R1=00000001, R2=00000002, R3=00000008, R4=00000008, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  265  ir>: 80412002, R1=00000001, R2=00000002, R3=00000008, R4=00000008, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  275  ir>: 80412002, R1=00000001, R2=00000002, R3=00000008, R4=ffffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  285  ir>: 8044300a, R1=00000001, R2=00000002, R3=00000008, R4=ffffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  315  ir>: 8044300a, R1=00000001, R2=00000002, R3=00000008, R4=ffffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  325  ir>: 8044300a, R1=00000001, R2=00000002, R3=00000008, R4=00ffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  335  ir>: 80234007, R1=00000001, R2=00ffffff, R3=00000008, R4=00ffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  365  ir>: 80234007, R1=00000001, R2=00ffffff, R3=00000008, R4=00ffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  375  ir>: 80234007, R1=00000001, R2=00fffff7, R3=00000008, R4=00ffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  385  ir>: 80220004, R1=00000001, R2=00fffff7, R3=00000008, R4=00ffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  415  ir>: 80220004, R1=00000001, R2=00fffff7, R3=00000008, R4=00ffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  425  ir>: 80220004, R1=00000001, R2=ff000008, R3=00000008, R4=00ffffff, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  435  ir>: 80421009, R1=00000001, R2=ff000008, R3=00000008, R4=ff000008, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  465  ir>: 80421009, R1=00000001, R2=ff000008, R3=00000008, R4=ff000008, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  475  ir>: 80421009, R1=00000001, R2=ff000008, R3=00000008, R4=fe000011, R5=00000000, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  485  ir>: 80524005, R1=00000001, R2=ff000008, R3=00000008, R4=fe000011, R5=fe000011, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  515  ir>: 80524005, R1=00000001, R2=ff000008, R3=00000008, R4=fe000011, R5=fe000011, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  525  ir>: 80524005, R1=00000001, R2=ff000008, R3=00000008, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  535  ir>: 80324006, R1=00000001, R2=ff000008, R3=ff000019, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  565  ir>: 80324006, R1=00000001, R2=ff000008, R3=ff000019, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  575  ir>: 80324006, R1=00000001, R2=ff000008, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  585  ir>: 00000000, R1=00000001, R2=ff000008, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  685  ir>: 88100001, R1=00000001, R2=ff000008, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=1
#                  705  ir>: 88100001, R1=00000001, R2=ff000008, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=1, WB_SEL=0, RF_WE=0, STAT_OUT=1
#                  715  ir>: 88100001, R1=00000001, R2=ff000008, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=1, WB_SEL=0, RF_WE=1, STAT_OUT=0
#                  735  ir>: 80211002, R1=00000001, R2=00000001, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=0
#                  755  ir>: 80211002, R1=00000001, R2=00000001, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=1
#                  765  ir>: 80211002, R1=00000001, R2=00000001, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=1
#                  775  ir>: 80211002, R1=00000001, R2=00000000, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=1
#                  785  ir>: 80201002, R1=00000001, R2=00000000, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=1
#                  795  ir>: 80201002, R1=00000001, R2=00000000, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  815  ir>: 80201002, R1=00000001, R2=00000000, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  825  ir>: 80201002, R1=00000001, R2=ffffffff, R3=fe000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  835  ir>: 80311008, R1=00000001, R2=ffffffff, R3=ffffffff, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=a
#                  865  ir>: 80311008, R1=00000001, R2=ffffffff, R3=ffffffff, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  875  ir>: 80311008, R1=00000001, R2=ffffffff, R3=80000000, R4=fe000011, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=a
#                  885  ir>: 80423001, R1=00000001, R2=ffffffff, R3=80000000, R4=80000000, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=2
#                  895  ir>: 80423001, R1=00000001, R2=ffffffff, R3=80000000, R4=80000000, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=9
#                  905  ir>: 80423001, R1=00000001, R2=ffffffff, R3=80000000, R4=80000000, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=c
#                  915  ir>: 80423001, R1=00000001, R2=ffffffff, R3=80000000, R4=80000000, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=c
#                  925  ir>: 80423001, R1=00000001, R2=ffffffff, R3=80000000, R4=7fffffff, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=1, STAT_OUT=c
#                  935  ir>: f0000000, R1=00000001, R2=ffffffff, R3=80000000, R4=7fffffff, R5=ff000019, ALU_OP=0, WB_SEL=0, RF_WE=0, STAT_OUT=c
# Halt.
# ** Note: $stop    : H:/Classes/CompArch/SISC_Processor/ctrl.v(141)
#    Time: 940 ns  Iteration: 0  Instance: /sisc_tb/uut/my_ctrl
# Break in Module ctrl at H:/Classes/CompArch/SISC_Processor/ctrl.v line 141