// Seed: 3025141622
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    output wire id_8,
    input wire id_9,
    output wire id_10,
    output wire id_11,
    output tri0 id_12,
    input wor id_13,
    output tri0 id_14,
    output supply1 id_15,
    input wor id_16,
    input supply1 id_17,
    input wire id_18,
    input wor id_19
);
  supply0 id_21 = 1;
  assign module_1.type_3 = 0;
  wire id_22;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output uwire id_4,
    id_12,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input tri0 id_8,
    output tri1 id_9,
    output tri0 id_10
);
  wire id_13;
  id_14(
      id_0
  );
  assign id_10 = id_12;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_6,
      id_7,
      id_9,
      id_8,
      id_12,
      id_5,
      id_4,
      id_2,
      id_10,
      id_9,
      id_4,
      id_3,
      id_12,
      id_4,
      id_6,
      id_3,
      id_3,
      id_3
  );
endmodule
