var a119797 =
[
    [ "ADC Peripheral Access Layer", "de/d83/a119798.html", "de/d83/a119798" ],
    [ "CMP Peripheral Access Layer", "d1/d6e/a119800.html", "d1/d6e/a119800" ],
    [ "DAC Peripheral Access Layer", "da/d2e/a119802.html", "da/d2e/a119802" ],
    [ "DMA Peripheral Access Layer", "dd/dd4/a119804.html", "dd/dd4/a119804" ],
    [ "DMAMUX Peripheral Access Layer", "d2/d39/a119806.html", "d2/d39/a119806" ],
    [ "FGPIO Peripheral Access Layer", "d5/d96/a119808.html", "d5/d96/a119808" ],
    [ "FTFA Peripheral Access Layer", "d5/ddb/a119810.html", "d5/ddb/a119810" ],
    [ "GPIO Peripheral Access Layer", "de/d0a/a119812.html", "de/d0a/a119812" ],
    [ "I2C Peripheral Access Layer", "dd/d33/a119814.html", "dd/d33/a119814" ],
    [ "I2S Peripheral Access Layer", "d6/d14/a119816.html", "d6/d14/a119816" ],
    [ "LLWU Peripheral Access Layer", "da/d1c/a119818.html", "da/d1c/a119818" ],
    [ "LPTMR Peripheral Access Layer", "df/d3e/a119820.html", "df/d3e/a119820" ],
    [ "MCG Peripheral Access Layer", "d7/d0b/a119822.html", "d7/d0b/a119822" ],
    [ "MCM Peripheral Access Layer", "db/dc9/a119824.html", "db/dc9/a119824" ],
    [ "MTB Peripheral Access Layer", "dc/dbe/a119826.html", "dc/dbe/a119826" ],
    [ "MTBDWT Peripheral Access Layer", "da/df3/a119828.html", "da/df3/a119828" ],
    [ "NV Peripheral Access Layer", "da/d93/a119830.html", "da/d93/a119830" ],
    [ "OSC Peripheral Access Layer", "de/d63/a119832.html", "de/d63/a119832" ],
    [ "PIT Peripheral Access Layer", "dc/d1f/a119834.html", "dc/d1f/a119834" ],
    [ "PMC Peripheral Access Layer", "d3/da2/a119836.html", "d3/da2/a119836" ],
    [ "PORT Peripheral Access Layer", "d2/d96/a119838.html", "d2/d96/a119838" ],
    [ "RCM Peripheral Access Layer", "dd/da3/a119840.html", "dd/da3/a119840" ],
    [ "ROM Peripheral Access Layer", "da/d8b/a119842.html", "da/d8b/a119842" ],
    [ "RTC Peripheral Access Layer", "db/d83/a119844.html", "db/d83/a119844" ],
    [ "SIM Peripheral Access Layer", "dc/dd1/a119846.html", "dc/dd1/a119846" ],
    [ "SMC Peripheral Access Layer", "df/d78/a119848.html", "df/d78/a119848" ],
    [ "SPI Peripheral Access Layer", "d4/d31/a119850.html", "d4/d31/a119850" ],
    [ "TPM Peripheral Access Layer", "d9/d28/a119852.html", "d9/d28/a119852" ],
    [ "TSI Peripheral Access Layer", "d3/dca/a119854.html", "d3/dca/a119854" ],
    [ "UART Peripheral Access Layer", "dd/d00/a119856.html", "dd/d00/a119856" ],
    [ "UART0 Peripheral Access Layer", "dd/d7e/a119858.html", "dd/d7e/a119858" ],
    [ "USB Peripheral Access Layer", "dd/dc7/a119860.html", "dd/dc7/a119860" ]
];