From 4d57060c3a6a2e6addd5a64cd99e29080d3f60d1 Mon Sep 17 00:00:00 2001
From: wqyoung <quanyang.wang@windriver.com>
Date: Tue, 21 Feb 2017 15:20:03 +0800
Subject: [PATCH 1/2] ARM: imx: adjust initialization sequence of imx_gpc_init

The operation of "of_node_clear_flag" should be ahead of the timing setting
because the timing setting according to dts only apply to imx6ul/imx6sx. In
imx6q the timing setting will return and the function "of_node_clear_flag"
will not have chance to run.

Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 arch/arm/mach-imx/gpc.c |   12 ++++++------
 1 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/arch/arm/mach-imx/gpc.c b/arch/arm/mach-imx/gpc.c
index e1aa9c8..694cdce 100644
--- a/arch/arm/mach-imx/gpc.c
+++ b/arch/arm/mach-imx/gpc.c
@@ -531,6 +531,12 @@ static int __init imx_gpc_init(struct device_node *node,
 	}
 
 	/*
+	 * Clear the OF_POPULATED flag set in of_irq_init so that
+	 * later the GPC power domain driver will not be skipped.
+	 */
+	of_node_clear_flag(node, OF_POPULATED);
+
+	/*
 	 * If there are CPU isolation timing settings in dts,
 	 * update them according to dts, otherwise, keep them
 	 * with default value in registers.
@@ -565,12 +571,6 @@ static int __init imx_gpc_init(struct device_node *node,
 	val |= cpu_pdnscr_iso << GPC_PGC_CPU_SW_SHIFT;
 	writel_relaxed(val, gpc_base + GPC_PGC_CPU_PDNSCR);
 
-	/*
-	 * Clear the OF_POPULATED flag set in of_irq_init so that
-	 * later the GPC power domain driver will not be skipped.
-	 */
-	of_node_clear_flag(node, OF_POPULATED);
-
 	return 0;
 }
 IRQCHIP_DECLARE(imx_gpc, "fsl,imx6q-gpc", imx_gpc_init);
-- 
1.7.5.4

