Warning (10273): Verilog HDL warning at sign_extend.sv(17): extended using "x" or "z" File: C:/arqui-1/procesador-pipeline/sign_extend.sv Line: 17
Warning (10268): Verilog HDL information at dmem_ram.sv(17): always construct contains both blocking and non-blocking assignments File: C:/arqui-1/procesador-pipeline/dmem_ram.sv Line: 17
