library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity PWM is
	port(
		INA 	: inout std_logic;
		INB 	: inout std_logic;
		C		: out std_logic;
		input : in std_logic_vector;
		clk	: in std_logic;
		reset : in std_logic
	);
end entity

architecture structure of PWM is






end architecture;