--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml motorpackage.twx motorpackage.ncd -o motorpackage.twr
motorpackage.pcf -ucf test4.ucf

Design file:              motorpackage.ncd
Physical constraint file: motorpackage.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "inc_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19002 paths analyzed, 1600 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.735ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP48_X0Y14.PCIN0), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/XLXI_1/error_3 (FF)
  Destination:          XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         inc_BUFGP rising at 0.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/XLXI_1/error_3 to XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.DQ      Tcko                  0.447   XLXI_15/XLXI_1/error<3>
                                                       XLXI_15/XLXI_1/error_3
    DSP48_X0Y13.B3       net (fanout=2)        1.356   XLXI_15/XLXI_1/error<3>
    DSP48_X0Y13.PCOUT0   Tdspdo_B_PCOUT        4.400   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
                                                       XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
    DSP48_X0Y14.PCIN0    net (fanout=1)        0.059   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT_PCOUT_to_Msub_pwm_old[31]_GND_12_o_sub_17_OUT1_PCIN_0
    DSP48_X0Y14.CLK      Tdspdck_PCIN_CARRYOUTREG  1.447   XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
                                                       XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (6.294ns logic, 1.415ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/XLXI_1/error_7 (FF)
  Destination:          XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         inc_BUFGP rising at 0.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/XLXI_1/error_7 to XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.DQ      Tcko                  0.447   XLXI_15/XLXI_1/error<7>
                                                       XLXI_15/XLXI_1/error_7
    DSP48_X0Y13.B7       net (fanout=12)       1.281   XLXI_15/XLXI_1/error<7>
    DSP48_X0Y13.PCOUT0   Tdspdo_B_PCOUT        4.400   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
                                                       XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
    DSP48_X0Y14.PCIN0    net (fanout=1)        0.059   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT_PCOUT_to_Msub_pwm_old[31]_GND_12_o_sub_17_OUT1_PCIN_0
    DSP48_X0Y14.CLK      Tdspdck_PCIN_CARRYOUTREG  1.447   XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
                                                       XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (6.294ns logic, 1.340ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/XLXI_1/error_4 (FF)
  Destination:          XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         inc_BUFGP rising at 0.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/XLXI_1/error_4 to XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.447   XLXI_15/XLXI_1/error<7>
                                                       XLXI_15/XLXI_1/error_4
    DSP48_X0Y13.B4       net (fanout=2)        1.278   XLXI_15/XLXI_1/error<4>
    DSP48_X0Y13.PCOUT0   Tdspdo_B_PCOUT        4.400   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
                                                       XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
    DSP48_X0Y14.PCIN0    net (fanout=1)        0.059   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT_PCOUT_to_Msub_pwm_old[31]_GND_12_o_sub_17_OUT1_PCIN_0
    DSP48_X0Y14.CLK      Tdspdck_PCIN_CARRYOUTREG  1.447   XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
                                                       XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (6.294ns logic, 1.337ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP48_X0Y14.PCIN1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/XLXI_1/error_3 (FF)
  Destination:          XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         inc_BUFGP rising at 0.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/XLXI_1/error_3 to XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.DQ      Tcko                  0.447   XLXI_15/XLXI_1/error<3>
                                                       XLXI_15/XLXI_1/error_3
    DSP48_X0Y13.B3       net (fanout=2)        1.356   XLXI_15/XLXI_1/error<3>
    DSP48_X0Y13.PCOUT1   Tdspdo_B_PCOUT        4.400   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
                                                       XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
    DSP48_X0Y14.PCIN1    net (fanout=1)        0.059   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT_PCOUT_to_Msub_pwm_old[31]_GND_12_o_sub_17_OUT1_PCIN_1
    DSP48_X0Y14.CLK      Tdspdck_PCIN_CARRYOUTREG  1.447   XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
                                                       XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (6.294ns logic, 1.415ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/XLXI_1/error_7 (FF)
  Destination:          XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         inc_BUFGP rising at 0.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/XLXI_1/error_7 to XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.DQ      Tcko                  0.447   XLXI_15/XLXI_1/error<7>
                                                       XLXI_15/XLXI_1/error_7
    DSP48_X0Y13.B7       net (fanout=12)       1.281   XLXI_15/XLXI_1/error<7>
    DSP48_X0Y13.PCOUT1   Tdspdo_B_PCOUT        4.400   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
                                                       XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
    DSP48_X0Y14.PCIN1    net (fanout=1)        0.059   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT_PCOUT_to_Msub_pwm_old[31]_GND_12_o_sub_17_OUT1_PCIN_1
    DSP48_X0Y14.CLK      Tdspdck_PCIN_CARRYOUTREG  1.447   XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
                                                       XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (6.294ns logic, 1.340ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/XLXI_1/error_4 (FF)
  Destination:          XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         inc_BUFGP rising at 0.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/XLXI_1/error_4 to XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.447   XLXI_15/XLXI_1/error<7>
                                                       XLXI_15/XLXI_1/error_4
    DSP48_X0Y13.B4       net (fanout=2)        1.278   XLXI_15/XLXI_1/error<4>
    DSP48_X0Y13.PCOUT1   Tdspdo_B_PCOUT        4.400   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
                                                       XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
    DSP48_X0Y14.PCIN1    net (fanout=1)        0.059   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT_PCOUT_to_Msub_pwm_old[31]_GND_12_o_sub_17_OUT1_PCIN_1
    DSP48_X0Y14.CLK      Tdspdck_PCIN_CARRYOUTREG  1.447   XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
                                                       XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (6.294ns logic, 1.337ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP48_X0Y14.PCIN10), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/XLXI_1/error_3 (FF)
  Destination:          XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         inc_BUFGP rising at 0.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/XLXI_1/error_3 to XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.DQ      Tcko                  0.447   XLXI_15/XLXI_1/error<3>
                                                       XLXI_15/XLXI_1/error_3
    DSP48_X0Y13.B3       net (fanout=2)        1.356   XLXI_15/XLXI_1/error<3>
    DSP48_X0Y13.PCOUT10  Tdspdo_B_PCOUT        4.400   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
                                                       XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
    DSP48_X0Y14.PCIN10   net (fanout=1)        0.059   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT_PCOUT_to_Msub_pwm_old[31]_GND_12_o_sub_17_OUT1_PCIN_10
    DSP48_X0Y14.CLK      Tdspdck_PCIN_CARRYOUTREG  1.447   XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
                                                       XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (6.294ns logic, 1.415ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/XLXI_1/error_7 (FF)
  Destination:          XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         inc_BUFGP rising at 0.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/XLXI_1/error_7 to XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.DQ      Tcko                  0.447   XLXI_15/XLXI_1/error<7>
                                                       XLXI_15/XLXI_1/error_7
    DSP48_X0Y13.B7       net (fanout=12)       1.281   XLXI_15/XLXI_1/error<7>
    DSP48_X0Y13.PCOUT10  Tdspdo_B_PCOUT        4.400   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
                                                       XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
    DSP48_X0Y14.PCIN10   net (fanout=1)        0.059   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT_PCOUT_to_Msub_pwm_old[31]_GND_12_o_sub_17_OUT1_PCIN_10
    DSP48_X0Y14.CLK      Tdspdck_PCIN_CARRYOUTREG  1.447   XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
                                                       XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (6.294ns logic, 1.340ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/XLXI_1/error_4 (FF)
  Destination:          XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         inc_BUFGP rising at 0.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/XLXI_1/error_4 to XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.447   XLXI_15/XLXI_1/error<7>
                                                       XLXI_15/XLXI_1/error_4
    DSP48_X0Y13.B4       net (fanout=2)        1.278   XLXI_15/XLXI_1/error<4>
    DSP48_X0Y13.PCOUT10  Tdspdo_B_PCOUT        4.400   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
                                                       XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT
    DSP48_X0Y14.PCIN10   net (fanout=1)        0.059   XLXI_15/XLXI_1/Maddsub_GND_12_o_error[7]_MuLt_13_OUT_PCOUT_to_Msub_pwm_old[31]_GND_12_o_sub_17_OUT1_PCIN_10
    DSP48_X0Y14.CLK      Tdspdck_PCIN_CARRYOUTREG  1.447   XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
                                                       XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (6.294ns logic, 1.337ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "inc_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_14/XLXI_7/total_0 (SLICE_X7Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_14/XLXI_7/count_0 (FF)
  Destination:          XLXI_14/XLXI_7/total_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         inc_BUFGP rising at 10.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_14/XLXI_7/count_0 to XLXI_14/XLXI_7/total_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.200   XLXI_14/XLXI_7/count<3>
                                                       XLXI_14/XLXI_7/count_0
    SLICE_X7Y34.AX       net (fanout=2)        0.135   XLXI_14/XLXI_7/count<0>
    SLICE_X7Y34.CLK      Tckdi       (-Th)    -0.059   XLXI_14/XLXI_7/total<3>
                                                       XLXI_14/XLXI_7/total_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_14/XLXI_7/total_4 (SLICE_X7Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_14/XLXI_7/count_4 (FF)
  Destination:          XLXI_14/XLXI_7/total_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         inc_BUFGP rising at 10.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_14/XLXI_7/count_4 to XLXI_14/XLXI_7/total_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.200   XLXI_14/XLXI_7/count<7>
                                                       XLXI_14/XLXI_7/count_4
    SLICE_X7Y35.AX       net (fanout=2)        0.135   XLXI_14/XLXI_7/count<4>
    SLICE_X7Y35.CLK      Tckdi       (-Th)    -0.059   XLXI_14/XLXI_7/total<7>
                                                       XLXI_14/XLXI_7/total_4
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_18/XLXI_7/total_0 (SLICE_X11Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_18/XLXI_7/count_0 (FF)
  Destination:          XLXI_18/XLXI_7/total_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         inc_BUFGP rising at 10.000ns
  Destination Clock:    inc_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_18/XLXI_7/count_0 to XLXI_18/XLXI_7/total_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.AQ      Tcko                  0.200   XLXI_18/XLXI_7/count<3>
                                                       XLXI_18/XLXI_7/count_0
    SLICE_X11Y21.AX      net (fanout=2)        0.135   XLXI_18/XLXI_7/count<0>
    SLICE_X11Y21.CLK     Tckdi       (-Th)    -0.059   XLXI_18/XLXI_7/total<3>
                                                       XLXI_18/XLXI_7/total_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "inc_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.473ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: XLXI_14/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1/CLK
  Logical resource: XLXI_14/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: inc_BUFGP
--------------------------------------------------------------------------------
Slack: 7.473ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1/CLK
  Logical resource: XLXI_15/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1/CLK
  Location pin: DSP48_X0Y14.CLK
  Clock network: inc_BUFGP
--------------------------------------------------------------------------------
Slack: 7.473ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: XLXI_17/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1/CLK
  Logical resource: XLXI_17/XLXI_1/Msub_pwm_old[31]_GND_12_o_sub_17_OUT1/CLK
  Location pin: DSP48_X0Y7.CLK
  Clock network: inc_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock inc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
inc            |    7.735|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19002 paths, 0 nets, and 1906 connections

Design statistics:
   Minimum period:   7.735ns{1}   (Maximum frequency: 129.282MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 11 09:40:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



