
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003514  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003620  08003620  00013620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003644  08003644  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08003644  08003644  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003644  08003644  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003644  08003644  00013644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003648  08003648  00013648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  0800364c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  2000004c  08003698  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  08003698  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009dd9  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc7  00000000  00000000  00029e4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b20  00000000  00000000  0002bb18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a08  00000000  00000000  0002c638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170f7  00000000  00000000  0002d040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d390  00000000  00000000  00044137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000827a9  00000000  00000000  000514c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3c70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b5c  00000000  00000000  000d3cc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000004c 	.word	0x2000004c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003608 	.word	0x08003608

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000050 	.word	0x20000050
 8000148:	08003608 	.word	0x08003608

0800014c <toggleLEDs>:
 *
 *  Created on: Oct 3, 2025
 *      Author: DELL
 */
#include "fsm_modify.h"
void toggleLEDs(int mode) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	3b02      	subs	r3, #2
 8000158:	2b05      	cmp	r3, #5
 800015a:	d82d      	bhi.n	80001b8 <toggleLEDs+0x6c>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <toggleLEDs+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	0800017d 	.word	0x0800017d
 8000168:	08000187 	.word	0x08000187
 800016c:	08000191 	.word	0x08000191
 8000170:	0800019b 	.word	0x0800019b
 8000174:	080001a5 	.word	0x080001a5
 8000178:	080001af 	.word	0x080001af
    switch (mode) {
        case 2: toggleRed1(); toggleRed2(); break;
 800017c:	f000 ff44 	bl	8001008 <toggleRed1>
 8000180:	f000 ff60 	bl	8001044 <toggleRed2>
 8000184:	e018      	b.n	80001b8 <toggleLEDs+0x6c>
        case 3: toggleYellow1(); toggleYellow2(); break;
 8000186:	f000 ff49 	bl	800101c <toggleYellow1>
 800018a:	f000 ff65 	bl	8001058 <toggleYellow2>
 800018e:	e013      	b.n	80001b8 <toggleLEDs+0x6c>
        case 4: toggleGreen1(); toggleGreen2(); break;
 8000190:	f000 ff4e 	bl	8001030 <toggleGreen1>
 8000194:	f000 ff6a 	bl	800106c <toggleGreen2>
 8000198:	e00e      	b.n	80001b8 <toggleLEDs+0x6c>
        case 5: toggleRed1(); toggleRed2(); break; // RED2_MODIFY
 800019a:	f000 ff35 	bl	8001008 <toggleRed1>
 800019e:	f000 ff51 	bl	8001044 <toggleRed2>
 80001a2:	e009      	b.n	80001b8 <toggleLEDs+0x6c>
        case 6: toggleYellow1(); toggleYellow2(); break; // YELLOW2_MODIFY
 80001a4:	f000 ff3a 	bl	800101c <toggleYellow1>
 80001a8:	f000 ff56 	bl	8001058 <toggleYellow2>
 80001ac:	e004      	b.n	80001b8 <toggleLEDs+0x6c>
        case 7: toggleGreen1(); toggleGreen2(); break; // GREEN2_MODIFY
 80001ae:	f000 ff3f 	bl	8001030 <toggleGreen1>
 80001b2:	f000 ff5b 	bl	800106c <toggleGreen2>
 80001b6:	bf00      	nop
    }
}
 80001b8:	bf00      	nop
 80001ba:	3708      	adds	r7, #8
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}

080001c0 <fsm_modify>:

void fsm_modify(){
 80001c0:	b580      	push	{r7, lr}
 80001c2:	af00      	add	r7, sp, #0
	switch(status3){
 80001c4:	4bb3      	ldr	r3, [pc, #716]	; (8000494 <fsm_modify+0x2d4>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	3b0c      	subs	r3, #12
 80001ca:	2b06      	cmp	r3, #6
 80001cc:	f200 822d 	bhi.w	800062a <fsm_modify+0x46a>
 80001d0:	a201      	add	r2, pc, #4	; (adr r2, 80001d8 <fsm_modify+0x18>)
 80001d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001d6:	bf00      	nop
 80001d8:	080001f5 	.word	0x080001f5
 80001dc:	0800029d 	.word	0x0800029d
 80001e0:	08000345 	.word	0x08000345
 80001e4:	080003ed 	.word	0x080003ed
 80001e8:	080004b5 	.word	0x080004b5
 80001ec:	0800055b 	.word	0x0800055b
 80001f0:	0800062b 	.word	0x0800062b
	case RED1_MODIFY:
		//set mode to display
		mode = 2;
 80001f4:	4ba8      	ldr	r3, [pc, #672]	; (8000498 <fsm_modify+0x2d8>)
 80001f6:	2202      	movs	r2, #2
 80001f8:	601a      	str	r2, [r3, #0]
		if(endTimer1()) {
 80001fa:	f001 fe41 	bl	8001e80 <endTimer1>
 80001fe:	4603      	mov	r3, r0
 8000200:	2b00      	cmp	r3, #0
 8000202:	d008      	beq.n	8000216 <fsm_modify+0x56>
			setTimer1(1000);
 8000204:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000208:	f001 fd4e 	bl	8001ca8 <setTimer1>
			toggleLEDs(mode);
 800020c:	4ba2      	ldr	r3, [pc, #648]	; (8000498 <fsm_modify+0x2d8>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4618      	mov	r0, r3
 8000212:	f7ff ff9b 	bl	800014c <toggleLEDs>
		}
		if(Press_button(SET_VALUE)) {
 8000216:	2002      	movs	r0, #2
 8000218:	f000 fe52 	bl	8000ec0 <Press_button>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d00f      	beq.n	8000242 <fsm_modify+0x82>
			clearLed();
 8000222:	f000 ff2d 	bl	8001080 <clearLed>
			red1_duration = time_input * 1000;
 8000226:	4b9d      	ldr	r3, [pc, #628]	; (800049c <fsm_modify+0x2dc>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800022e:	fb02 f303 	mul.w	r3, r2, r3
 8000232:	4a9b      	ldr	r2, [pc, #620]	; (80004a0 <fsm_modify+0x2e0>)
 8000234:	6013      	str	r3, [r2, #0]
			time_input = 1;
 8000236:	4b99      	ldr	r3, [pc, #612]	; (800049c <fsm_modify+0x2dc>)
 8000238:	2201      	movs	r2, #1
 800023a:	601a      	str	r2, [r3, #0]
			status3 = YELLOW1_MODIFY;
 800023c:	4b95      	ldr	r3, [pc, #596]	; (8000494 <fsm_modify+0x2d4>)
 800023e:	220d      	movs	r2, #13
 8000240:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(SET_TIMER)) {
 8000242:	2001      	movs	r0, #1
 8000244:	f000 fe3c 	bl	8000ec0 <Press_button>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d016      	beq.n	800027c <fsm_modify+0xbc>
			time_input = (time_input + 1) % 1000;
 800024e:	4b93      	ldr	r3, [pc, #588]	; (800049c <fsm_modify+0x2dc>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	1c5a      	adds	r2, r3, #1
 8000254:	4b93      	ldr	r3, [pc, #588]	; (80004a4 <fsm_modify+0x2e4>)
 8000256:	fb83 1302 	smull	r1, r3, r3, r2
 800025a:	1199      	asrs	r1, r3, #6
 800025c:	17d3      	asrs	r3, r2, #31
 800025e:	1acb      	subs	r3, r1, r3
 8000260:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000264:	fb01 f303 	mul.w	r3, r1, r3
 8000268:	1ad3      	subs	r3, r2, r3
 800026a:	4a8c      	ldr	r2, [pc, #560]	; (800049c <fsm_modify+0x2dc>)
 800026c:	6013      	str	r3, [r2, #0]
			if(time_input == 0) time_input = 1;
 800026e:	4b8b      	ldr	r3, [pc, #556]	; (800049c <fsm_modify+0x2dc>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d102      	bne.n	800027c <fsm_modify+0xbc>
 8000276:	4b89      	ldr	r3, [pc, #548]	; (800049c <fsm_modify+0x2dc>)
 8000278:	2201      	movs	r2, #1
 800027a:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(CONTROL)){
 800027c:	2000      	movs	r0, #0
 800027e:	f000 fe1f 	bl	8000ec0 <Press_button>
 8000282:	4603      	mov	r3, r0
 8000284:	2b00      	cmp	r3, #0
 8000286:	f000 81d2 	beq.w	800062e <fsm_modify+0x46e>
			clearLed();
 800028a:	f000 fef9 	bl	8001080 <clearLed>
			time_input = 1;
 800028e:	4b83      	ldr	r3, [pc, #524]	; (800049c <fsm_modify+0x2dc>)
 8000290:	2201      	movs	r2, #1
 8000292:	601a      	str	r2, [r3, #0]
			status3 = YELLOW1_MODIFY;
 8000294:	4b7f      	ldr	r3, [pc, #508]	; (8000494 <fsm_modify+0x2d4>)
 8000296:	220d      	movs	r2, #13
 8000298:	601a      	str	r2, [r3, #0]
		}
		break;
 800029a:	e1c8      	b.n	800062e <fsm_modify+0x46e>
	case YELLOW1_MODIFY:
		mode = 3;
 800029c:	4b7e      	ldr	r3, [pc, #504]	; (8000498 <fsm_modify+0x2d8>)
 800029e:	2203      	movs	r2, #3
 80002a0:	601a      	str	r2, [r3, #0]
		if(endTimer1()) {
 80002a2:	f001 fded 	bl	8001e80 <endTimer1>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d008      	beq.n	80002be <fsm_modify+0xfe>
			setTimer1(1000);
 80002ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002b0:	f001 fcfa 	bl	8001ca8 <setTimer1>
			toggleLEDs(mode);
 80002b4:	4b78      	ldr	r3, [pc, #480]	; (8000498 <fsm_modify+0x2d8>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4618      	mov	r0, r3
 80002ba:	f7ff ff47 	bl	800014c <toggleLEDs>
		}
		if(Press_button(SET_VALUE)){
 80002be:	2002      	movs	r0, #2
 80002c0:	f000 fdfe 	bl	8000ec0 <Press_button>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d00f      	beq.n	80002ea <fsm_modify+0x12a>
			clearLed();
 80002ca:	f000 fed9 	bl	8001080 <clearLed>
			yellow1_duration = time_input * 1000;
 80002ce:	4b73      	ldr	r3, [pc, #460]	; (800049c <fsm_modify+0x2dc>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002d6:	fb02 f303 	mul.w	r3, r2, r3
 80002da:	4a73      	ldr	r2, [pc, #460]	; (80004a8 <fsm_modify+0x2e8>)
 80002dc:	6013      	str	r3, [r2, #0]
			time_input = 1;
 80002de:	4b6f      	ldr	r3, [pc, #444]	; (800049c <fsm_modify+0x2dc>)
 80002e0:	2201      	movs	r2, #1
 80002e2:	601a      	str	r2, [r3, #0]
			status3 = GREEN1_MODIFY;
 80002e4:	4b6b      	ldr	r3, [pc, #428]	; (8000494 <fsm_modify+0x2d4>)
 80002e6:	220e      	movs	r2, #14
 80002e8:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(SET_TIMER)) {
 80002ea:	2001      	movs	r0, #1
 80002ec:	f000 fde8 	bl	8000ec0 <Press_button>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d016      	beq.n	8000324 <fsm_modify+0x164>
			time_input = (time_input + 1) % 1000;
 80002f6:	4b69      	ldr	r3, [pc, #420]	; (800049c <fsm_modify+0x2dc>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	1c5a      	adds	r2, r3, #1
 80002fc:	4b69      	ldr	r3, [pc, #420]	; (80004a4 <fsm_modify+0x2e4>)
 80002fe:	fb83 1302 	smull	r1, r3, r3, r2
 8000302:	1199      	asrs	r1, r3, #6
 8000304:	17d3      	asrs	r3, r2, #31
 8000306:	1acb      	subs	r3, r1, r3
 8000308:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800030c:	fb01 f303 	mul.w	r3, r1, r3
 8000310:	1ad3      	subs	r3, r2, r3
 8000312:	4a62      	ldr	r2, [pc, #392]	; (800049c <fsm_modify+0x2dc>)
 8000314:	6013      	str	r3, [r2, #0]
			if(time_input == 0) time_input = 1;
 8000316:	4b61      	ldr	r3, [pc, #388]	; (800049c <fsm_modify+0x2dc>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d102      	bne.n	8000324 <fsm_modify+0x164>
 800031e:	4b5f      	ldr	r3, [pc, #380]	; (800049c <fsm_modify+0x2dc>)
 8000320:	2201      	movs	r2, #1
 8000322:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(CONTROL)){
 8000324:	2000      	movs	r0, #0
 8000326:	f000 fdcb 	bl	8000ec0 <Press_button>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	f000 8180 	beq.w	8000632 <fsm_modify+0x472>
			clearLed();
 8000332:	f000 fea5 	bl	8001080 <clearLed>
			time_input = 1;
 8000336:	4b59      	ldr	r3, [pc, #356]	; (800049c <fsm_modify+0x2dc>)
 8000338:	2201      	movs	r2, #1
 800033a:	601a      	str	r2, [r3, #0]
			status3 = GREEN1_MODIFY;
 800033c:	4b55      	ldr	r3, [pc, #340]	; (8000494 <fsm_modify+0x2d4>)
 800033e:	220e      	movs	r2, #14
 8000340:	601a      	str	r2, [r3, #0]
		}
		break;
 8000342:	e176      	b.n	8000632 <fsm_modify+0x472>
	case GREEN1_MODIFY:
		mode = 4;
 8000344:	4b54      	ldr	r3, [pc, #336]	; (8000498 <fsm_modify+0x2d8>)
 8000346:	2204      	movs	r2, #4
 8000348:	601a      	str	r2, [r3, #0]
		if(endTimer1()) {
 800034a:	f001 fd99 	bl	8001e80 <endTimer1>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d008      	beq.n	8000366 <fsm_modify+0x1a6>
			setTimer1(1000);
 8000354:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000358:	f001 fca6 	bl	8001ca8 <setTimer1>
			toggleLEDs(mode);
 800035c:	4b4e      	ldr	r3, [pc, #312]	; (8000498 <fsm_modify+0x2d8>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4618      	mov	r0, r3
 8000362:	f7ff fef3 	bl	800014c <toggleLEDs>
		}
		if(Press_button(SET_VALUE)) {
 8000366:	2002      	movs	r0, #2
 8000368:	f000 fdaa 	bl	8000ec0 <Press_button>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d00f      	beq.n	8000392 <fsm_modify+0x1d2>
			clearLed();
 8000372:	f000 fe85 	bl	8001080 <clearLed>
			green1_duration = time_input * 1000;
 8000376:	4b49      	ldr	r3, [pc, #292]	; (800049c <fsm_modify+0x2dc>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800037e:	fb02 f303 	mul.w	r3, r2, r3
 8000382:	4a4a      	ldr	r2, [pc, #296]	; (80004ac <fsm_modify+0x2ec>)
 8000384:	6013      	str	r3, [r2, #0]
			time_input = 1;
 8000386:	4b45      	ldr	r3, [pc, #276]	; (800049c <fsm_modify+0x2dc>)
 8000388:	2201      	movs	r2, #1
 800038a:	601a      	str	r2, [r3, #0]
			status3 = RED2_MODIFY;
 800038c:	4b41      	ldr	r3, [pc, #260]	; (8000494 <fsm_modify+0x2d4>)
 800038e:	220f      	movs	r2, #15
 8000390:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(SET_TIMER)) {
 8000392:	2001      	movs	r0, #1
 8000394:	f000 fd94 	bl	8000ec0 <Press_button>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d016      	beq.n	80003cc <fsm_modify+0x20c>
			time_input = (time_input + 1) % 1000;
 800039e:	4b3f      	ldr	r3, [pc, #252]	; (800049c <fsm_modify+0x2dc>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	1c5a      	adds	r2, r3, #1
 80003a4:	4b3f      	ldr	r3, [pc, #252]	; (80004a4 <fsm_modify+0x2e4>)
 80003a6:	fb83 1302 	smull	r1, r3, r3, r2
 80003aa:	1199      	asrs	r1, r3, #6
 80003ac:	17d3      	asrs	r3, r2, #31
 80003ae:	1acb      	subs	r3, r1, r3
 80003b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003b4:	fb01 f303 	mul.w	r3, r1, r3
 80003b8:	1ad3      	subs	r3, r2, r3
 80003ba:	4a38      	ldr	r2, [pc, #224]	; (800049c <fsm_modify+0x2dc>)
 80003bc:	6013      	str	r3, [r2, #0]
			if(time_input == 0) time_input = 1;
 80003be:	4b37      	ldr	r3, [pc, #220]	; (800049c <fsm_modify+0x2dc>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d102      	bne.n	80003cc <fsm_modify+0x20c>
 80003c6:	4b35      	ldr	r3, [pc, #212]	; (800049c <fsm_modify+0x2dc>)
 80003c8:	2201      	movs	r2, #1
 80003ca:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(CONTROL)) {
 80003cc:	2000      	movs	r0, #0
 80003ce:	f000 fd77 	bl	8000ec0 <Press_button>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	f000 812e 	beq.w	8000636 <fsm_modify+0x476>
			clearLed();
 80003da:	f000 fe51 	bl	8001080 <clearLed>
			time_input = 1;
 80003de:	4b2f      	ldr	r3, [pc, #188]	; (800049c <fsm_modify+0x2dc>)
 80003e0:	2201      	movs	r2, #1
 80003e2:	601a      	str	r2, [r3, #0]
			status3 = RED2_MODIFY;
 80003e4:	4b2b      	ldr	r3, [pc, #172]	; (8000494 <fsm_modify+0x2d4>)
 80003e6:	220f      	movs	r2, #15
 80003e8:	601a      	str	r2, [r3, #0]
		}
		break;
 80003ea:	e124      	b.n	8000636 <fsm_modify+0x476>
	case RED2_MODIFY:
		mode = 5;
 80003ec:	4b2a      	ldr	r3, [pc, #168]	; (8000498 <fsm_modify+0x2d8>)
 80003ee:	2205      	movs	r2, #5
 80003f0:	601a      	str	r2, [r3, #0]
		if(endTimer1()) {
 80003f2:	f001 fd45 	bl	8001e80 <endTimer1>
 80003f6:	4603      	mov	r3, r0
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d008      	beq.n	800040e <fsm_modify+0x24e>
			setTimer1(1000);
 80003fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000400:	f001 fc52 	bl	8001ca8 <setTimer1>
			toggleLEDs(mode);
 8000404:	4b24      	ldr	r3, [pc, #144]	; (8000498 <fsm_modify+0x2d8>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4618      	mov	r0, r3
 800040a:	f7ff fe9f 	bl	800014c <toggleLEDs>
		}
		if(Press_button(SET_VALUE)) {
 800040e:	2002      	movs	r0, #2
 8000410:	f000 fd56 	bl	8000ec0 <Press_button>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d00f      	beq.n	800043a <fsm_modify+0x27a>
			clearLed();
 800041a:	f000 fe31 	bl	8001080 <clearLed>
			red2_duration = time_input * 1000;
 800041e:	4b1f      	ldr	r3, [pc, #124]	; (800049c <fsm_modify+0x2dc>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000426:	fb02 f303 	mul.w	r3, r2, r3
 800042a:	4a21      	ldr	r2, [pc, #132]	; (80004b0 <fsm_modify+0x2f0>)
 800042c:	6013      	str	r3, [r2, #0]
			time_input = 1;
 800042e:	4b1b      	ldr	r3, [pc, #108]	; (800049c <fsm_modify+0x2dc>)
 8000430:	2201      	movs	r2, #1
 8000432:	601a      	str	r2, [r3, #0]
			status3 = YELLOW2_MODIFY;
 8000434:	4b17      	ldr	r3, [pc, #92]	; (8000494 <fsm_modify+0x2d4>)
 8000436:	2210      	movs	r2, #16
 8000438:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(SET_TIMER)) {
 800043a:	2001      	movs	r0, #1
 800043c:	f000 fd40 	bl	8000ec0 <Press_button>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d016      	beq.n	8000474 <fsm_modify+0x2b4>
			time_input = (time_input + 1) % 1000;
 8000446:	4b15      	ldr	r3, [pc, #84]	; (800049c <fsm_modify+0x2dc>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	1c5a      	adds	r2, r3, #1
 800044c:	4b15      	ldr	r3, [pc, #84]	; (80004a4 <fsm_modify+0x2e4>)
 800044e:	fb83 1302 	smull	r1, r3, r3, r2
 8000452:	1199      	asrs	r1, r3, #6
 8000454:	17d3      	asrs	r3, r2, #31
 8000456:	1acb      	subs	r3, r1, r3
 8000458:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800045c:	fb01 f303 	mul.w	r3, r1, r3
 8000460:	1ad3      	subs	r3, r2, r3
 8000462:	4a0e      	ldr	r2, [pc, #56]	; (800049c <fsm_modify+0x2dc>)
 8000464:	6013      	str	r3, [r2, #0]
			if(time_input == 0) time_input = 1;
 8000466:	4b0d      	ldr	r3, [pc, #52]	; (800049c <fsm_modify+0x2dc>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	2b00      	cmp	r3, #0
 800046c:	d102      	bne.n	8000474 <fsm_modify+0x2b4>
 800046e:	4b0b      	ldr	r3, [pc, #44]	; (800049c <fsm_modify+0x2dc>)
 8000470:	2201      	movs	r2, #1
 8000472:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(CONTROL)) {
 8000474:	2000      	movs	r0, #0
 8000476:	f000 fd23 	bl	8000ec0 <Press_button>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	f000 80dc 	beq.w	800063a <fsm_modify+0x47a>
			clearLed();
 8000482:	f000 fdfd 	bl	8001080 <clearLed>
			time_input = 1;
 8000486:	4b05      	ldr	r3, [pc, #20]	; (800049c <fsm_modify+0x2dc>)
 8000488:	2201      	movs	r2, #1
 800048a:	601a      	str	r2, [r3, #0]
			status3 = YELLOW2_MODIFY;
 800048c:	4b01      	ldr	r3, [pc, #4]	; (8000494 <fsm_modify+0x2d4>)
 800048e:	2210      	movs	r2, #16
 8000490:	601a      	str	r2, [r3, #0]
		}
		break;
 8000492:	e0d2      	b.n	800063a <fsm_modify+0x47a>
 8000494:	20000010 	.word	0x20000010
 8000498:	20000030 	.word	0x20000030
 800049c:	2000002c 	.word	0x2000002c
 80004a0:	20000014 	.word	0x20000014
 80004a4:	10624dd3 	.word	0x10624dd3
 80004a8:	20000018 	.word	0x20000018
 80004ac:	2000001c 	.word	0x2000001c
 80004b0:	20000020 	.word	0x20000020
	case YELLOW2_MODIFY:
		mode = 6;
 80004b4:	4b64      	ldr	r3, [pc, #400]	; (8000648 <fsm_modify+0x488>)
 80004b6:	2206      	movs	r2, #6
 80004b8:	601a      	str	r2, [r3, #0]
		if(endTimer1()) {
 80004ba:	f001 fce1 	bl	8001e80 <endTimer1>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d008      	beq.n	80004d6 <fsm_modify+0x316>
			setTimer1(1000);
 80004c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004c8:	f001 fbee 	bl	8001ca8 <setTimer1>
			toggleLEDs(mode);
 80004cc:	4b5e      	ldr	r3, [pc, #376]	; (8000648 <fsm_modify+0x488>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4618      	mov	r0, r3
 80004d2:	f7ff fe3b 	bl	800014c <toggleLEDs>
		}
		if(Press_button(SET_VALUE)){
 80004d6:	2002      	movs	r0, #2
 80004d8:	f000 fcf2 	bl	8000ec0 <Press_button>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d00f      	beq.n	8000502 <fsm_modify+0x342>
			clearLed();
 80004e2:	f000 fdcd 	bl	8001080 <clearLed>
			yellow2_duration = time_input * 1000;
 80004e6:	4b59      	ldr	r3, [pc, #356]	; (800064c <fsm_modify+0x48c>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004ee:	fb02 f303 	mul.w	r3, r2, r3
 80004f2:	4a57      	ldr	r2, [pc, #348]	; (8000650 <fsm_modify+0x490>)
 80004f4:	6013      	str	r3, [r2, #0]
			time_input = 1;
 80004f6:	4b55      	ldr	r3, [pc, #340]	; (800064c <fsm_modify+0x48c>)
 80004f8:	2201      	movs	r2, #1
 80004fa:	601a      	str	r2, [r3, #0]
			status3 = GREEN2_MODIFY;
 80004fc:	4b55      	ldr	r3, [pc, #340]	; (8000654 <fsm_modify+0x494>)
 80004fe:	2211      	movs	r2, #17
 8000500:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(SET_TIMER)) {
 8000502:	2001      	movs	r0, #1
 8000504:	f000 fcdc 	bl	8000ec0 <Press_button>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d016      	beq.n	800053c <fsm_modify+0x37c>
			time_input = (time_input + 1) % 1000;
 800050e:	4b4f      	ldr	r3, [pc, #316]	; (800064c <fsm_modify+0x48c>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	1c5a      	adds	r2, r3, #1
 8000514:	4b50      	ldr	r3, [pc, #320]	; (8000658 <fsm_modify+0x498>)
 8000516:	fb83 1302 	smull	r1, r3, r3, r2
 800051a:	1199      	asrs	r1, r3, #6
 800051c:	17d3      	asrs	r3, r2, #31
 800051e:	1acb      	subs	r3, r1, r3
 8000520:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000524:	fb01 f303 	mul.w	r3, r1, r3
 8000528:	1ad3      	subs	r3, r2, r3
 800052a:	4a48      	ldr	r2, [pc, #288]	; (800064c <fsm_modify+0x48c>)
 800052c:	6013      	str	r3, [r2, #0]
			if(time_input == 0) time_input = 1;
 800052e:	4b47      	ldr	r3, [pc, #284]	; (800064c <fsm_modify+0x48c>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d102      	bne.n	800053c <fsm_modify+0x37c>
 8000536:	4b45      	ldr	r3, [pc, #276]	; (800064c <fsm_modify+0x48c>)
 8000538:	2201      	movs	r2, #1
 800053a:	601a      	str	r2, [r3, #0]
		}
		if(Press_button(CONTROL)) {
 800053c:	2000      	movs	r0, #0
 800053e:	f000 fcbf 	bl	8000ec0 <Press_button>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d07a      	beq.n	800063e <fsm_modify+0x47e>
			clearLed();
 8000548:	f000 fd9a 	bl	8001080 <clearLed>
			time_input = 1;
 800054c:	4b3f      	ldr	r3, [pc, #252]	; (800064c <fsm_modify+0x48c>)
 800054e:	2201      	movs	r2, #1
 8000550:	601a      	str	r2, [r3, #0]
			status3 = GREEN2_MODIFY;
 8000552:	4b40      	ldr	r3, [pc, #256]	; (8000654 <fsm_modify+0x494>)
 8000554:	2211      	movs	r2, #17
 8000556:	601a      	str	r2, [r3, #0]
		}
		break;
 8000558:	e071      	b.n	800063e <fsm_modify+0x47e>
	case GREEN2_MODIFY:
		mode = 7;
 800055a:	4b3b      	ldr	r3, [pc, #236]	; (8000648 <fsm_modify+0x488>)
 800055c:	2207      	movs	r2, #7
 800055e:	601a      	str	r2, [r3, #0]
		if (endTimer1()){
 8000560:	f001 fc8e 	bl	8001e80 <endTimer1>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d008      	beq.n	800057c <fsm_modify+0x3bc>
			setTimer1(1000);
 800056a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800056e:	f001 fb9b 	bl	8001ca8 <setTimer1>
			toggleLEDs(mode);
 8000572:	4b35      	ldr	r3, [pc, #212]	; (8000648 <fsm_modify+0x488>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff fde8 	bl	800014c <toggleLEDs>
		}
		if(Press_button(SET_VALUE)) {
 800057c:	2002      	movs	r0, #2
 800057e:	f000 fc9f 	bl	8000ec0 <Press_button>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d01c      	beq.n	80005c2 <fsm_modify+0x402>
		    clearLed();
 8000588:	f000 fd7a 	bl	8001080 <clearLed>
		    green2_duration = time_input * 1000;
 800058c:	4b2f      	ldr	r3, [pc, #188]	; (800064c <fsm_modify+0x48c>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000594:	fb02 f303 	mul.w	r3, r2, r3
 8000598:	4a30      	ldr	r2, [pc, #192]	; (800065c <fsm_modify+0x49c>)
 800059a:	6013      	str	r3, [r2, #0]
		    time_input = 1;
 800059c:	4b2b      	ldr	r3, [pc, #172]	; (800064c <fsm_modify+0x48c>)
 800059e:	2201      	movs	r2, #1
 80005a0:	601a      	str	r2, [r3, #0]
		    return_flag1 = return_flag2 = 1;
 80005a2:	4b2f      	ldr	r3, [pc, #188]	; (8000660 <fsm_modify+0x4a0>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	4b2d      	ldr	r3, [pc, #180]	; (8000660 <fsm_modify+0x4a0>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a2d      	ldr	r2, [pc, #180]	; (8000664 <fsm_modify+0x4a4>)
 80005ae:	6013      	str	r3, [r2, #0]
		    status3 = DELAY;
 80005b0:	4b28      	ldr	r3, [pc, #160]	; (8000654 <fsm_modify+0x494>)
 80005b2:	2212      	movs	r2, #18
 80005b4:	601a      	str	r2, [r3, #0]
		    led1 = &countdown1;
 80005b6:	4b2c      	ldr	r3, [pc, #176]	; (8000668 <fsm_modify+0x4a8>)
 80005b8:	4a2c      	ldr	r2, [pc, #176]	; (800066c <fsm_modify+0x4ac>)
 80005ba:	601a      	str	r2, [r3, #0]
		    led2 = &countdown2;
 80005bc:	4b2c      	ldr	r3, [pc, #176]	; (8000670 <fsm_modify+0x4b0>)
 80005be:	4a2d      	ldr	r2, [pc, #180]	; (8000674 <fsm_modify+0x4b4>)
 80005c0:	601a      	str	r2, [r3, #0]
		 }

		 if(Press_button(SET_TIMER)) {
 80005c2:	2001      	movs	r0, #1
 80005c4:	f000 fc7c 	bl	8000ec0 <Press_button>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d011      	beq.n	80005f2 <fsm_modify+0x432>
		     time_input = (time_input % 99) + 1;
 80005ce:	4b1f      	ldr	r3, [pc, #124]	; (800064c <fsm_modify+0x48c>)
 80005d0:	681a      	ldr	r2, [r3, #0]
 80005d2:	4b29      	ldr	r3, [pc, #164]	; (8000678 <fsm_modify+0x4b8>)
 80005d4:	fb83 1302 	smull	r1, r3, r3, r2
 80005d8:	4413      	add	r3, r2
 80005da:	1199      	asrs	r1, r3, #6
 80005dc:	17d3      	asrs	r3, r2, #31
 80005de:	1ac9      	subs	r1, r1, r3
 80005e0:	460b      	mov	r3, r1
 80005e2:	005b      	lsls	r3, r3, #1
 80005e4:	440b      	add	r3, r1
 80005e6:	0159      	lsls	r1, r3, #5
 80005e8:	440b      	add	r3, r1
 80005ea:	1ad1      	subs	r1, r2, r3
 80005ec:	1c4b      	adds	r3, r1, #1
 80005ee:	4a17      	ldr	r2, [pc, #92]	; (800064c <fsm_modify+0x48c>)
 80005f0:	6013      	str	r3, [r2, #0]
		 }

		 if(Press_button(CONTROL)) {
 80005f2:	2000      	movs	r0, #0
 80005f4:	f000 fc64 	bl	8000ec0 <Press_button>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d021      	beq.n	8000642 <fsm_modify+0x482>
		    clearLed();
 80005fe:	f000 fd3f 	bl	8001080 <clearLed>
		    time_input = 1;
 8000602:	4b12      	ldr	r3, [pc, #72]	; (800064c <fsm_modify+0x48c>)
 8000604:	2201      	movs	r2, #1
 8000606:	601a      	str	r2, [r3, #0]
		    return_flag1 = return_flag2 = 1;
 8000608:	4b15      	ldr	r3, [pc, #84]	; (8000660 <fsm_modify+0x4a0>)
 800060a:	2201      	movs	r2, #1
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	4b14      	ldr	r3, [pc, #80]	; (8000660 <fsm_modify+0x4a0>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a14      	ldr	r2, [pc, #80]	; (8000664 <fsm_modify+0x4a4>)
 8000614:	6013      	str	r3, [r2, #0]
		    status3 = DELAY;
 8000616:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <fsm_modify+0x494>)
 8000618:	2212      	movs	r2, #18
 800061a:	601a      	str	r2, [r3, #0]
		    led1 = &countdown1;
 800061c:	4b12      	ldr	r3, [pc, #72]	; (8000668 <fsm_modify+0x4a8>)
 800061e:	4a13      	ldr	r2, [pc, #76]	; (800066c <fsm_modify+0x4ac>)
 8000620:	601a      	str	r2, [r3, #0]
		    led2 = &countdown2;
 8000622:	4b13      	ldr	r3, [pc, #76]	; (8000670 <fsm_modify+0x4b0>)
 8000624:	4a13      	ldr	r2, [pc, #76]	; (8000674 <fsm_modify+0x4b4>)
 8000626:	601a      	str	r2, [r3, #0]
		  }
		  break;
 8000628:	e00b      	b.n	8000642 <fsm_modify+0x482>
	case DELAY:
		break;
	default:
		break;
 800062a:	bf00      	nop
 800062c:	e00a      	b.n	8000644 <fsm_modify+0x484>
		break;
 800062e:	bf00      	nop
 8000630:	e008      	b.n	8000644 <fsm_modify+0x484>
		break;
 8000632:	bf00      	nop
 8000634:	e006      	b.n	8000644 <fsm_modify+0x484>
		break;
 8000636:	bf00      	nop
 8000638:	e004      	b.n	8000644 <fsm_modify+0x484>
		break;
 800063a:	bf00      	nop
 800063c:	e002      	b.n	8000644 <fsm_modify+0x484>
		break;
 800063e:	bf00      	nop
 8000640:	e000      	b.n	8000644 <fsm_modify+0x484>
		  break;
 8000642:	bf00      	nop
	}
}
 8000644:	bf00      	nop
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000030 	.word	0x20000030
 800064c:	2000002c 	.word	0x2000002c
 8000650:	20000024 	.word	0x20000024
 8000654:	20000010 	.word	0x20000010
 8000658:	10624dd3 	.word	0x10624dd3
 800065c:	20000028 	.word	0x20000028
 8000660:	20000074 	.word	0x20000074
 8000664:	20000070 	.word	0x20000070
 8000668:	20000114 	.word	0x20000114
 800066c:	20000068 	.word	0x20000068
 8000670:	20000118 	.word	0x20000118
 8000674:	2000006c 	.word	0x2000006c
 8000678:	a57eb503 	.word	0xa57eb503

0800067c <handleButtonPress>:
 *      Author: DELL
 */

#include "fsm_processing.h"

void handleButtonPress() {
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
    if(Press_button(0)){
 8000680:	2000      	movs	r0, #0
 8000682:	f000 fc1d 	bl	8000ec0 <Press_button>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d024      	beq.n	80006d6 <handleButtonPress+0x5a>
        clearLed();
 800068c:	f000 fcf8 	bl	8001080 <clearLed>
        lastState1 = status1;
 8000690:	4b12      	ldr	r3, [pc, #72]	; (80006dc <handleButtonPress+0x60>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a12      	ldr	r2, [pc, #72]	; (80006e0 <handleButtonPress+0x64>)
 8000696:	6013      	str	r3, [r2, #0]
        lastState2 = status2;
 8000698:	4b12      	ldr	r3, [pc, #72]	; (80006e4 <handleButtonPress+0x68>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a12      	ldr	r2, [pc, #72]	; (80006e8 <handleButtonPress+0x6c>)
 800069e:	6013      	str	r3, [r2, #0]
        status1 = DELAY;
 80006a0:	4b0e      	ldr	r3, [pc, #56]	; (80006dc <handleButtonPress+0x60>)
 80006a2:	2212      	movs	r2, #18
 80006a4:	601a      	str	r2, [r3, #0]
        status2 = DELAY;
 80006a6:	4b0f      	ldr	r3, [pc, #60]	; (80006e4 <handleButtonPress+0x68>)
 80006a8:	2212      	movs	r2, #18
 80006aa:	601a      	str	r2, [r3, #0]
        status3 = RED1_MODIFY;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <handleButtonPress+0x70>)
 80006ae:	220c      	movs	r2, #12
 80006b0:	601a      	str	r2, [r3, #0]
        clearTimer1();
 80006b2:	f001 fc2d 	bl	8001f10 <clearTimer1>
        clearTimer2();
 80006b6:	f001 fc3b 	bl	8001f30 <clearTimer2>
        clearTimer3();
 80006ba:	f001 fc49 	bl	8001f50 <clearTimer3>
        clearTimer4();
 80006be:	f001 fc57 	bl	8001f70 <clearTimer4>
        setTimer1(1000);
 80006c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006c6:	f001 faef 	bl	8001ca8 <setTimer1>
        led1 = &time_input;
 80006ca:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <handleButtonPress+0x74>)
 80006cc:	4a09      	ldr	r2, [pc, #36]	; (80006f4 <handleButtonPress+0x78>)
 80006ce:	601a      	str	r2, [r3, #0]
        led2 = &mode;
 80006d0:	4b09      	ldr	r3, [pc, #36]	; (80006f8 <handleButtonPress+0x7c>)
 80006d2:	4a0a      	ldr	r2, [pc, #40]	; (80006fc <handleButtonPress+0x80>)
 80006d4:	601a      	str	r2, [r3, #0]
    }
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000000 	.word	0x20000000
 80006e0:	20000004 	.word	0x20000004
 80006e4:	20000008 	.word	0x20000008
 80006e8:	2000000c 	.word	0x2000000c
 80006ec:	20000010 	.word	0x20000010
 80006f0:	20000114 	.word	0x20000114
 80006f4:	2000002c 	.word	0x2000002c
 80006f8:	20000118 	.word	0x20000118
 80006fc:	20000030 	.word	0x20000030

08000700 <runFsm1>:

void runFsm1(){
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
    switch(status1){
 8000704:	4baa      	ldr	r3, [pc, #680]	; (80009b0 <runFsm1+0x2b0>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	3b01      	subs	r3, #1
 800070a:	2b11      	cmp	r3, #17
 800070c:	f200 814a 	bhi.w	80009a4 <runFsm1+0x2a4>
 8000710:	a201      	add	r2, pc, #4	; (adr r2, 8000718 <runFsm1+0x18>)
 8000712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000716:	bf00      	nop
 8000718:	08000761 	.word	0x08000761
 800071c:	080007a7 	.word	0x080007a7
 8000720:	08000869 	.word	0x08000869
 8000724:	08000809 	.word	0x08000809
 8000728:	080009a5 	.word	0x080009a5
 800072c:	080009a5 	.word	0x080009a5
 8000730:	080009a5 	.word	0x080009a5
 8000734:	080009a5 	.word	0x080009a5
 8000738:	080009a5 	.word	0x080009a5
 800073c:	080009a5 	.word	0x080009a5
 8000740:	080009a5 	.word	0x080009a5
 8000744:	080009a5 	.word	0x080009a5
 8000748:	080009a5 	.word	0x080009a5
 800074c:	080009a5 	.word	0x080009a5
 8000750:	080009a5 	.word	0x080009a5
 8000754:	080009a5 	.word	0x080009a5
 8000758:	080009a5 	.word	0x080009a5
 800075c:	080008cb 	.word	0x080008cb
        case NORMAL:
            setRed1();
 8000760:	f000 fbce 	bl	8000f00 <setRed1>
            status1 = RED_LED;
 8000764:	4b92      	ldr	r3, [pc, #584]	; (80009b0 <runFsm1+0x2b0>)
 8000766:	2202      	movs	r2, #2
 8000768:	601a      	str	r2, [r3, #0]
            lastState1 = status1;
 800076a:	4b91      	ldr	r3, [pc, #580]	; (80009b0 <runFsm1+0x2b0>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4a91      	ldr	r2, [pc, #580]	; (80009b4 <runFsm1+0x2b4>)
 8000770:	6013      	str	r3, [r2, #0]
            setTimer1(red1_duration);
 8000772:	4b91      	ldr	r3, [pc, #580]	; (80009b8 <runFsm1+0x2b8>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4618      	mov	r0, r3
 8000778:	f001 fa96 	bl	8001ca8 <setTimer1>
            setTimer3(1000);
 800077c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000780:	f001 faca 	bl	8001d18 <setTimer3>
            countdown1 = red1_duration / 1000;
 8000784:	4b8c      	ldr	r3, [pc, #560]	; (80009b8 <runFsm1+0x2b8>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a8c      	ldr	r2, [pc, #560]	; (80009bc <runFsm1+0x2bc>)
 800078a:	fb82 1203 	smull	r1, r2, r2, r3
 800078e:	1192      	asrs	r2, r2, #6
 8000790:	17db      	asrs	r3, r3, #31
 8000792:	1ad3      	subs	r3, r2, r3
 8000794:	4a8a      	ldr	r2, [pc, #552]	; (80009c0 <runFsm1+0x2c0>)
 8000796:	6013      	str	r3, [r2, #0]
            led1 = &countdown1;
 8000798:	4b8a      	ldr	r3, [pc, #552]	; (80009c4 <runFsm1+0x2c4>)
 800079a:	4a89      	ldr	r2, [pc, #548]	; (80009c0 <runFsm1+0x2c0>)
 800079c:	601a      	str	r2, [r3, #0]
            mode = 1;
 800079e:	4b8a      	ldr	r3, [pc, #552]	; (80009c8 <runFsm1+0x2c8>)
 80007a0:	2201      	movs	r2, #1
 80007a2:	601a      	str	r2, [r3, #0]
            break;
 80007a4:	e101      	b.n	80009aa <runFsm1+0x2aa>

        case RED_LED:
            setRed1();
 80007a6:	f000 fbab 	bl	8000f00 <setRed1>
            mode = 1;
 80007aa:	4b87      	ldr	r3, [pc, #540]	; (80009c8 <runFsm1+0x2c8>)
 80007ac:	2201      	movs	r2, #1
 80007ae:	601a      	str	r2, [r3, #0]
            if(endTimer3()){
 80007b0:	f001 fb8a 	bl	8001ec8 <endTimer3>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d008      	beq.n	80007cc <runFsm1+0xcc>
                setTimer3(1000);
 80007ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007be:	f001 faab 	bl	8001d18 <setTimer3>
                countdown1--;
 80007c2:	4b7f      	ldr	r3, [pc, #508]	; (80009c0 <runFsm1+0x2c0>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	3b01      	subs	r3, #1
 80007c8:	4a7d      	ldr	r2, [pc, #500]	; (80009c0 <runFsm1+0x2c0>)
 80007ca:	6013      	str	r3, [r2, #0]
            }
            if(endTimer1() == 1){
 80007cc:	f001 fb58 	bl	8001e80 <endTimer1>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d115      	bne.n	8000802 <runFsm1+0x102>
                setTimer1(green1_duration);
 80007d6:	4b7d      	ldr	r3, [pc, #500]	; (80009cc <runFsm1+0x2cc>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4618      	mov	r0, r3
 80007dc:	f001 fa64 	bl	8001ca8 <setTimer1>
                status1 = GREEN_LED;
 80007e0:	4b73      	ldr	r3, [pc, #460]	; (80009b0 <runFsm1+0x2b0>)
 80007e2:	2204      	movs	r2, #4
 80007e4:	601a      	str	r2, [r3, #0]
                setTimer3(1000);
 80007e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007ea:	f001 fa95 	bl	8001d18 <setTimer3>
                countdown1 = green1_duration / 1000;
 80007ee:	4b77      	ldr	r3, [pc, #476]	; (80009cc <runFsm1+0x2cc>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a72      	ldr	r2, [pc, #456]	; (80009bc <runFsm1+0x2bc>)
 80007f4:	fb82 1203 	smull	r1, r2, r2, r3
 80007f8:	1192      	asrs	r2, r2, #6
 80007fa:	17db      	asrs	r3, r3, #31
 80007fc:	1ad3      	subs	r3, r2, r3
 80007fe:	4a70      	ldr	r2, [pc, #448]	; (80009c0 <runFsm1+0x2c0>)
 8000800:	6013      	str	r3, [r2, #0]
            }
            handleButtonPress();
 8000802:	f7ff ff3b 	bl	800067c <handleButtonPress>
            break;
 8000806:	e0d0      	b.n	80009aa <runFsm1+0x2aa>
        case GREEN_LED:
            mode = 1;
 8000808:	4b6f      	ldr	r3, [pc, #444]	; (80009c8 <runFsm1+0x2c8>)
 800080a:	2201      	movs	r2, #1
 800080c:	601a      	str	r2, [r3, #0]
            setGreen1();
 800080e:	f000 fba3 	bl	8000f58 <setGreen1>
            if(endTimer3()){
 8000812:	f001 fb59 	bl	8001ec8 <endTimer3>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d007      	beq.n	800082c <runFsm1+0x12c>
                setTimer3(100);
 800081c:	2064      	movs	r0, #100	; 0x64
 800081e:	f001 fa7b 	bl	8001d18 <setTimer3>
                countdown1--;
 8000822:	4b67      	ldr	r3, [pc, #412]	; (80009c0 <runFsm1+0x2c0>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	3b01      	subs	r3, #1
 8000828:	4a65      	ldr	r2, [pc, #404]	; (80009c0 <runFsm1+0x2c0>)
 800082a:	6013      	str	r3, [r2, #0]
            }
            if(endTimer1() == 1){
 800082c:	f001 fb28 	bl	8001e80 <endTimer1>
 8000830:	4603      	mov	r3, r0
 8000832:	2b01      	cmp	r3, #1
 8000834:	d115      	bne.n	8000862 <runFsm1+0x162>
                setTimer1(yellow1_duration);
 8000836:	4b66      	ldr	r3, [pc, #408]	; (80009d0 <runFsm1+0x2d0>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4618      	mov	r0, r3
 800083c:	f001 fa34 	bl	8001ca8 <setTimer1>
                status1 = YELLOW_LED;
 8000840:	4b5b      	ldr	r3, [pc, #364]	; (80009b0 <runFsm1+0x2b0>)
 8000842:	2203      	movs	r2, #3
 8000844:	601a      	str	r2, [r3, #0]
                setTimer3(1000);
 8000846:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800084a:	f001 fa65 	bl	8001d18 <setTimer3>
                countdown1 = yellow1_duration / 1000;
 800084e:	4b60      	ldr	r3, [pc, #384]	; (80009d0 <runFsm1+0x2d0>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a5a      	ldr	r2, [pc, #360]	; (80009bc <runFsm1+0x2bc>)
 8000854:	fb82 1203 	smull	r1, r2, r2, r3
 8000858:	1192      	asrs	r2, r2, #6
 800085a:	17db      	asrs	r3, r3, #31
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	4a58      	ldr	r2, [pc, #352]	; (80009c0 <runFsm1+0x2c0>)
 8000860:	6013      	str	r3, [r2, #0]
            }
            handleButtonPress();
 8000862:	f7ff ff0b 	bl	800067c <handleButtonPress>
            break;
 8000866:	e0a0      	b.n	80009aa <runFsm1+0x2aa>
        case YELLOW_LED:
            mode = 1;
 8000868:	4b57      	ldr	r3, [pc, #348]	; (80009c8 <runFsm1+0x2c8>)
 800086a:	2201      	movs	r2, #1
 800086c:	601a      	str	r2, [r3, #0]
            setYellow1();
 800086e:	f000 fb5d 	bl	8000f2c <setYellow1>
            if(endTimer3()){
 8000872:	f001 fb29 	bl	8001ec8 <endTimer3>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d008      	beq.n	800088e <runFsm1+0x18e>
                setTimer3(1000);
 800087c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000880:	f001 fa4a 	bl	8001d18 <setTimer3>
                countdown1--;
 8000884:	4b4e      	ldr	r3, [pc, #312]	; (80009c0 <runFsm1+0x2c0>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	3b01      	subs	r3, #1
 800088a:	4a4d      	ldr	r2, [pc, #308]	; (80009c0 <runFsm1+0x2c0>)
 800088c:	6013      	str	r3, [r2, #0]
            }
            if(endTimer1() == 1){
 800088e:	f001 faf7 	bl	8001e80 <endTimer1>
 8000892:	4603      	mov	r3, r0
 8000894:	2b01      	cmp	r3, #1
 8000896:	d115      	bne.n	80008c4 <runFsm1+0x1c4>
                setTimer1(red1_duration);
 8000898:	4b47      	ldr	r3, [pc, #284]	; (80009b8 <runFsm1+0x2b8>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4618      	mov	r0, r3
 800089e:	f001 fa03 	bl	8001ca8 <setTimer1>
                status1 = RED_LED;
 80008a2:	4b43      	ldr	r3, [pc, #268]	; (80009b0 <runFsm1+0x2b0>)
 80008a4:	2202      	movs	r2, #2
 80008a6:	601a      	str	r2, [r3, #0]
                setTimer3(1000);
 80008a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008ac:	f001 fa34 	bl	8001d18 <setTimer3>
                countdown1 = red1_duration / 1000;
 80008b0:	4b41      	ldr	r3, [pc, #260]	; (80009b8 <runFsm1+0x2b8>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a41      	ldr	r2, [pc, #260]	; (80009bc <runFsm1+0x2bc>)
 80008b6:	fb82 1203 	smull	r1, r2, r2, r3
 80008ba:	1192      	asrs	r2, r2, #6
 80008bc:	17db      	asrs	r3, r3, #31
 80008be:	1ad3      	subs	r3, r2, r3
 80008c0:	4a3f      	ldr	r2, [pc, #252]	; (80009c0 <runFsm1+0x2c0>)
 80008c2:	6013      	str	r3, [r2, #0]
            }
            handleButtonPress();
 80008c4:	f7ff feda 	bl	800067c <handleButtonPress>
            break;
 80008c8:	e06f      	b.n	80009aa <runFsm1+0x2aa>
        case DELAY:
            if(lastState1 == RED_LED && return_flag1){
 80008ca:	4b3a      	ldr	r3, [pc, #232]	; (80009b4 <runFsm1+0x2b4>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	d11f      	bne.n	8000912 <runFsm1+0x212>
 80008d2:	4b40      	ldr	r3, [pc, #256]	; (80009d4 <runFsm1+0x2d4>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d01b      	beq.n	8000912 <runFsm1+0x212>
                clearLed();
 80008da:	f000 fbd1 	bl	8001080 <clearLed>
                status1 = lastState1;
 80008de:	4b35      	ldr	r3, [pc, #212]	; (80009b4 <runFsm1+0x2b4>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4a33      	ldr	r2, [pc, #204]	; (80009b0 <runFsm1+0x2b0>)
 80008e4:	6013      	str	r3, [r2, #0]
                return_flag1 = 0;
 80008e6:	4b3b      	ldr	r3, [pc, #236]	; (80009d4 <runFsm1+0x2d4>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
                setTimer3(1000);
 80008ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008f0:	f001 fa12 	bl	8001d18 <setTimer3>
                setTimer1(red1_duration);
 80008f4:	4b30      	ldr	r3, [pc, #192]	; (80009b8 <runFsm1+0x2b8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4618      	mov	r0, r3
 80008fa:	f001 f9d5 	bl	8001ca8 <setTimer1>
                countdown1 = red1_duration / 1000;
 80008fe:	4b2e      	ldr	r3, [pc, #184]	; (80009b8 <runFsm1+0x2b8>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a2e      	ldr	r2, [pc, #184]	; (80009bc <runFsm1+0x2bc>)
 8000904:	fb82 1203 	smull	r1, r2, r2, r3
 8000908:	1192      	asrs	r2, r2, #6
 800090a:	17db      	asrs	r3, r3, #31
 800090c:	1ad3      	subs	r3, r2, r3
 800090e:	4a2c      	ldr	r2, [pc, #176]	; (80009c0 <runFsm1+0x2c0>)
 8000910:	6013      	str	r3, [r2, #0]
            }
            if(lastState1 == GREEN_LED && return_flag1){
 8000912:	4b28      	ldr	r3, [pc, #160]	; (80009b4 <runFsm1+0x2b4>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2b04      	cmp	r3, #4
 8000918:	d11f      	bne.n	800095a <runFsm1+0x25a>
 800091a:	4b2e      	ldr	r3, [pc, #184]	; (80009d4 <runFsm1+0x2d4>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d01b      	beq.n	800095a <runFsm1+0x25a>
                return_flag1 = 0;
 8000922:	4b2c      	ldr	r3, [pc, #176]	; (80009d4 <runFsm1+0x2d4>)
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
                status1 = lastState1;
 8000928:	4b22      	ldr	r3, [pc, #136]	; (80009b4 <runFsm1+0x2b4>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a20      	ldr	r2, [pc, #128]	; (80009b0 <runFsm1+0x2b0>)
 800092e:	6013      	str	r3, [r2, #0]
                clearLed();
 8000930:	f000 fba6 	bl	8001080 <clearLed>
                setTimer3(1000);
 8000934:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000938:	f001 f9ee 	bl	8001d18 <setTimer3>
                setTimer1(green1_duration);
 800093c:	4b23      	ldr	r3, [pc, #140]	; (80009cc <runFsm1+0x2cc>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f001 f9b1 	bl	8001ca8 <setTimer1>
                countdown1 = green1_duration / 1000;
 8000946:	4b21      	ldr	r3, [pc, #132]	; (80009cc <runFsm1+0x2cc>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a1c      	ldr	r2, [pc, #112]	; (80009bc <runFsm1+0x2bc>)
 800094c:	fb82 1203 	smull	r1, r2, r2, r3
 8000950:	1192      	asrs	r2, r2, #6
 8000952:	17db      	asrs	r3, r3, #31
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	4a1a      	ldr	r2, [pc, #104]	; (80009c0 <runFsm1+0x2c0>)
 8000958:	6013      	str	r3, [r2, #0]
            }
            if(lastState1 == YELLOW_LED && return_flag1) {
 800095a:	4b16      	ldr	r3, [pc, #88]	; (80009b4 <runFsm1+0x2b4>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	2b03      	cmp	r3, #3
 8000960:	d122      	bne.n	80009a8 <runFsm1+0x2a8>
 8000962:	4b1c      	ldr	r3, [pc, #112]	; (80009d4 <runFsm1+0x2d4>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d01e      	beq.n	80009a8 <runFsm1+0x2a8>
                return_flag1 = 0;
 800096a:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <runFsm1+0x2d4>)
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
                status1 = lastState1;
 8000970:	4b10      	ldr	r3, [pc, #64]	; (80009b4 <runFsm1+0x2b4>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a0e      	ldr	r2, [pc, #56]	; (80009b0 <runFsm1+0x2b0>)
 8000976:	6013      	str	r3, [r2, #0]
                clearLed();
 8000978:	f000 fb82 	bl	8001080 <clearLed>
                setTimer3(1000);
 800097c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000980:	f001 f9ca 	bl	8001d18 <setTimer3>
                setTimer1(yellow1_duration);
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <runFsm1+0x2d0>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f001 f98d 	bl	8001ca8 <setTimer1>
                countdown1 = yellow1_duration / 1000;
 800098e:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <runFsm1+0x2d0>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4a0a      	ldr	r2, [pc, #40]	; (80009bc <runFsm1+0x2bc>)
 8000994:	fb82 1203 	smull	r1, r2, r2, r3
 8000998:	1192      	asrs	r2, r2, #6
 800099a:	17db      	asrs	r3, r3, #31
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	4a08      	ldr	r2, [pc, #32]	; (80009c0 <runFsm1+0x2c0>)
 80009a0:	6013      	str	r3, [r2, #0]
            }
            break;
 80009a2:	e001      	b.n	80009a8 <runFsm1+0x2a8>

        default:
            break;
 80009a4:	bf00      	nop
 80009a6:	e000      	b.n	80009aa <runFsm1+0x2aa>
            break;
 80009a8:	bf00      	nop
    }
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20000000 	.word	0x20000000
 80009b4:	20000004 	.word	0x20000004
 80009b8:	20000014 	.word	0x20000014
 80009bc:	10624dd3 	.word	0x10624dd3
 80009c0:	20000068 	.word	0x20000068
 80009c4:	20000114 	.word	0x20000114
 80009c8:	20000030 	.word	0x20000030
 80009cc:	2000001c 	.word	0x2000001c
 80009d0:	20000018 	.word	0x20000018
 80009d4:	20000070 	.word	0x20000070

080009d8 <runFsm2>:

void runFsm2(){
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
    switch(status2){
 80009dc:	4baa      	ldr	r3, [pc, #680]	; (8000c88 <runFsm2+0x2b0>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	3b01      	subs	r3, #1
 80009e2:	2b11      	cmp	r3, #17
 80009e4:	f200 814b 	bhi.w	8000c7e <runFsm2+0x2a6>
 80009e8:	a201      	add	r2, pc, #4	; (adr r2, 80009f0 <runFsm2+0x18>)
 80009ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ee:	bf00      	nop
 80009f0:	08000a39 	.word	0x08000a39
 80009f4:	08000a7f 	.word	0x08000a7f
 80009f8:	08000b43 	.word	0x08000b43
 80009fc:	08000ae1 	.word	0x08000ae1
 8000a00:	08000c7f 	.word	0x08000c7f
 8000a04:	08000c7f 	.word	0x08000c7f
 8000a08:	08000c7f 	.word	0x08000c7f
 8000a0c:	08000c7f 	.word	0x08000c7f
 8000a10:	08000c7f 	.word	0x08000c7f
 8000a14:	08000c7f 	.word	0x08000c7f
 8000a18:	08000c7f 	.word	0x08000c7f
 8000a1c:	08000c7f 	.word	0x08000c7f
 8000a20:	08000c7f 	.word	0x08000c7f
 8000a24:	08000c7f 	.word	0x08000c7f
 8000a28:	08000c7f 	.word	0x08000c7f
 8000a2c:	08000c7f 	.word	0x08000c7f
 8000a30:	08000c7f 	.word	0x08000c7f
 8000a34:	08000ba5 	.word	0x08000ba5
        case NORMAL:
            setGreen2();
 8000a38:	f000 fad0 	bl	8000fdc <setGreen2>
            status2 = GREEN_LED;
 8000a3c:	4b92      	ldr	r3, [pc, #584]	; (8000c88 <runFsm2+0x2b0>)
 8000a3e:	2204      	movs	r2, #4
 8000a40:	601a      	str	r2, [r3, #0]
            lastState2 = status2;
 8000a42:	4b91      	ldr	r3, [pc, #580]	; (8000c88 <runFsm2+0x2b0>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4a91      	ldr	r2, [pc, #580]	; (8000c8c <runFsm2+0x2b4>)
 8000a48:	6013      	str	r3, [r2, #0]
            setTimer2(green2_duration);
 8000a4a:	4b91      	ldr	r3, [pc, #580]	; (8000c90 <runFsm2+0x2b8>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f001 f946 	bl	8001ce0 <setTimer2>
            setTimer4(1000);
 8000a54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a58:	f001 f97a 	bl	8001d50 <setTimer4>
            countdown2 = green2_duration / 1000;
 8000a5c:	4b8c      	ldr	r3, [pc, #560]	; (8000c90 <runFsm2+0x2b8>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a8c      	ldr	r2, [pc, #560]	; (8000c94 <runFsm2+0x2bc>)
 8000a62:	fb82 1203 	smull	r1, r2, r2, r3
 8000a66:	1192      	asrs	r2, r2, #6
 8000a68:	17db      	asrs	r3, r3, #31
 8000a6a:	1ad3      	subs	r3, r2, r3
 8000a6c:	4a8a      	ldr	r2, [pc, #552]	; (8000c98 <runFsm2+0x2c0>)
 8000a6e:	6013      	str	r3, [r2, #0]
            led2 = &countdown2;
 8000a70:	4b8a      	ldr	r3, [pc, #552]	; (8000c9c <runFsm2+0x2c4>)
 8000a72:	4a89      	ldr	r2, [pc, #548]	; (8000c98 <runFsm2+0x2c0>)
 8000a74:	601a      	str	r2, [r3, #0]
            mode = 1;
 8000a76:	4b8a      	ldr	r3, [pc, #552]	; (8000ca0 <runFsm2+0x2c8>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	601a      	str	r2, [r3, #0]
            break;
 8000a7c:	e102      	b.n	8000c84 <runFsm2+0x2ac>

        case RED_LED:
            setRed2();
 8000a7e:	f000 fa81 	bl	8000f84 <setRed2>
            mode = 1;
 8000a82:	4b87      	ldr	r3, [pc, #540]	; (8000ca0 <runFsm2+0x2c8>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	601a      	str	r2, [r3, #0]
            if(endTimer4()){
 8000a88:	f001 fa30 	bl	8001eec <endTimer4>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d008      	beq.n	8000aa4 <runFsm2+0xcc>
                setTimer4(1000);
 8000a92:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a96:	f001 f95b 	bl	8001d50 <setTimer4>
                countdown2--;
 8000a9a:	4b7f      	ldr	r3, [pc, #508]	; (8000c98 <runFsm2+0x2c0>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	3b01      	subs	r3, #1
 8000aa0:	4a7d      	ldr	r2, [pc, #500]	; (8000c98 <runFsm2+0x2c0>)
 8000aa2:	6013      	str	r3, [r2, #0]
            }
            if(endTimer2() == 1){
 8000aa4:	f001 f9fe 	bl	8001ea4 <endTimer2>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d115      	bne.n	8000ada <runFsm2+0x102>
                setTimer2(green2_duration);
 8000aae:	4b78      	ldr	r3, [pc, #480]	; (8000c90 <runFsm2+0x2b8>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f001 f914 	bl	8001ce0 <setTimer2>
                status2 = GREEN_LED;
 8000ab8:	4b73      	ldr	r3, [pc, #460]	; (8000c88 <runFsm2+0x2b0>)
 8000aba:	2204      	movs	r2, #4
 8000abc:	601a      	str	r2, [r3, #0]
                setTimer4(1000);
 8000abe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ac2:	f001 f945 	bl	8001d50 <setTimer4>
                countdown2 = green2_duration / 1000;
 8000ac6:	4b72      	ldr	r3, [pc, #456]	; (8000c90 <runFsm2+0x2b8>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a72      	ldr	r2, [pc, #456]	; (8000c94 <runFsm2+0x2bc>)
 8000acc:	fb82 1203 	smull	r1, r2, r2, r3
 8000ad0:	1192      	asrs	r2, r2, #6
 8000ad2:	17db      	asrs	r3, r3, #31
 8000ad4:	1ad3      	subs	r3, r2, r3
 8000ad6:	4a70      	ldr	r2, [pc, #448]	; (8000c98 <runFsm2+0x2c0>)
 8000ad8:	6013      	str	r3, [r2, #0]
            }
            handleButtonPress();
 8000ada:	f7ff fdcf 	bl	800067c <handleButtonPress>
            break;
 8000ade:	e0d1      	b.n	8000c84 <runFsm2+0x2ac>
        case GREEN_LED:
            mode = 1;
 8000ae0:	4b6f      	ldr	r3, [pc, #444]	; (8000ca0 <runFsm2+0x2c8>)
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	601a      	str	r2, [r3, #0]
            setGreen2();
 8000ae6:	f000 fa79 	bl	8000fdc <setGreen2>
            if(endTimer4()){
 8000aea:	f001 f9ff 	bl	8001eec <endTimer4>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d008      	beq.n	8000b06 <runFsm2+0x12e>
                setTimer4(1000);
 8000af4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000af8:	f001 f92a 	bl	8001d50 <setTimer4>
                countdown2--;
 8000afc:	4b66      	ldr	r3, [pc, #408]	; (8000c98 <runFsm2+0x2c0>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	3b01      	subs	r3, #1
 8000b02:	4a65      	ldr	r2, [pc, #404]	; (8000c98 <runFsm2+0x2c0>)
 8000b04:	6013      	str	r3, [r2, #0]
            }
            if(endTimer2() == 1){
 8000b06:	f001 f9cd 	bl	8001ea4 <endTimer2>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d115      	bne.n	8000b3c <runFsm2+0x164>
                setTimer2(yellow2_duration);
 8000b10:	4b64      	ldr	r3, [pc, #400]	; (8000ca4 <runFsm2+0x2cc>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f001 f8e3 	bl	8001ce0 <setTimer2>
                status2 = YELLOW_LED;
 8000b1a:	4b5b      	ldr	r3, [pc, #364]	; (8000c88 <runFsm2+0x2b0>)
 8000b1c:	2203      	movs	r2, #3
 8000b1e:	601a      	str	r2, [r3, #0]
                setTimer4(1000);
 8000b20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b24:	f001 f914 	bl	8001d50 <setTimer4>
                countdown2 = yellow2_duration / 1000;
 8000b28:	4b5e      	ldr	r3, [pc, #376]	; (8000ca4 <runFsm2+0x2cc>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a59      	ldr	r2, [pc, #356]	; (8000c94 <runFsm2+0x2bc>)
 8000b2e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b32:	1192      	asrs	r2, r2, #6
 8000b34:	17db      	asrs	r3, r3, #31
 8000b36:	1ad3      	subs	r3, r2, r3
 8000b38:	4a57      	ldr	r2, [pc, #348]	; (8000c98 <runFsm2+0x2c0>)
 8000b3a:	6013      	str	r3, [r2, #0]
            }
            handleButtonPress();
 8000b3c:	f7ff fd9e 	bl	800067c <handleButtonPress>
            break;
 8000b40:	e0a0      	b.n	8000c84 <runFsm2+0x2ac>
        case YELLOW_LED:
            mode = 1;
 8000b42:	4b57      	ldr	r3, [pc, #348]	; (8000ca0 <runFsm2+0x2c8>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	601a      	str	r2, [r3, #0]
            setYellow2();
 8000b48:	f000 fa32 	bl	8000fb0 <setYellow2>
            if(endTimer4()){
 8000b4c:	f001 f9ce 	bl	8001eec <endTimer4>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d008      	beq.n	8000b68 <runFsm2+0x190>
                setTimer4(1000);
 8000b56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b5a:	f001 f8f9 	bl	8001d50 <setTimer4>
                countdown2--;
 8000b5e:	4b4e      	ldr	r3, [pc, #312]	; (8000c98 <runFsm2+0x2c0>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	3b01      	subs	r3, #1
 8000b64:	4a4c      	ldr	r2, [pc, #304]	; (8000c98 <runFsm2+0x2c0>)
 8000b66:	6013      	str	r3, [r2, #0]
            }
            if(endTimer2() == 1){
 8000b68:	f001 f99c 	bl	8001ea4 <endTimer2>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d115      	bne.n	8000b9e <runFsm2+0x1c6>
                setTimer2(red2_duration);
 8000b72:	4b4d      	ldr	r3, [pc, #308]	; (8000ca8 <runFsm2+0x2d0>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f001 f8b2 	bl	8001ce0 <setTimer2>
                status2 = RED_LED;
 8000b7c:	4b42      	ldr	r3, [pc, #264]	; (8000c88 <runFsm2+0x2b0>)
 8000b7e:	2202      	movs	r2, #2
 8000b80:	601a      	str	r2, [r3, #0]
                setTimer4(1000);
 8000b82:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b86:	f001 f8e3 	bl	8001d50 <setTimer4>
                countdown2 = red2_duration / 1000;
 8000b8a:	4b47      	ldr	r3, [pc, #284]	; (8000ca8 <runFsm2+0x2d0>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a41      	ldr	r2, [pc, #260]	; (8000c94 <runFsm2+0x2bc>)
 8000b90:	fb82 1203 	smull	r1, r2, r2, r3
 8000b94:	1192      	asrs	r2, r2, #6
 8000b96:	17db      	asrs	r3, r3, #31
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	4a3f      	ldr	r2, [pc, #252]	; (8000c98 <runFsm2+0x2c0>)
 8000b9c:	6013      	str	r3, [r2, #0]
            }
            handleButtonPress();
 8000b9e:	f7ff fd6d 	bl	800067c <handleButtonPress>
            break;
 8000ba2:	e06f      	b.n	8000c84 <runFsm2+0x2ac>
        case DELAY:
            if(lastState2 == RED_LED && return_flag2){
 8000ba4:	4b39      	ldr	r3, [pc, #228]	; (8000c8c <runFsm2+0x2b4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b02      	cmp	r3, #2
 8000baa:	d11f      	bne.n	8000bec <runFsm2+0x214>
 8000bac:	4b3f      	ldr	r3, [pc, #252]	; (8000cac <runFsm2+0x2d4>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d01b      	beq.n	8000bec <runFsm2+0x214>
                clearLed();
 8000bb4:	f000 fa64 	bl	8001080 <clearLed>
                status2 = lastState2;
 8000bb8:	4b34      	ldr	r3, [pc, #208]	; (8000c8c <runFsm2+0x2b4>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a32      	ldr	r2, [pc, #200]	; (8000c88 <runFsm2+0x2b0>)
 8000bbe:	6013      	str	r3, [r2, #0]
                return_flag2 = 0;
 8000bc0:	4b3a      	ldr	r3, [pc, #232]	; (8000cac <runFsm2+0x2d4>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
                setTimer4(1000);
 8000bc6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bca:	f001 f8c1 	bl	8001d50 <setTimer4>
                setTimer2(red2_duration);
 8000bce:	4b36      	ldr	r3, [pc, #216]	; (8000ca8 <runFsm2+0x2d0>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f001 f884 	bl	8001ce0 <setTimer2>
                countdown2 = red2_duration / 1000;
 8000bd8:	4b33      	ldr	r3, [pc, #204]	; (8000ca8 <runFsm2+0x2d0>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a2d      	ldr	r2, [pc, #180]	; (8000c94 <runFsm2+0x2bc>)
 8000bde:	fb82 1203 	smull	r1, r2, r2, r3
 8000be2:	1192      	asrs	r2, r2, #6
 8000be4:	17db      	asrs	r3, r3, #31
 8000be6:	1ad3      	subs	r3, r2, r3
 8000be8:	4a2b      	ldr	r2, [pc, #172]	; (8000c98 <runFsm2+0x2c0>)
 8000bea:	6013      	str	r3, [r2, #0]
            }
            if(lastState2 == GREEN_LED && return_flag2){
 8000bec:	4b27      	ldr	r3, [pc, #156]	; (8000c8c <runFsm2+0x2b4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b04      	cmp	r3, #4
 8000bf2:	d11f      	bne.n	8000c34 <runFsm2+0x25c>
 8000bf4:	4b2d      	ldr	r3, [pc, #180]	; (8000cac <runFsm2+0x2d4>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d01b      	beq.n	8000c34 <runFsm2+0x25c>
                return_flag2 = 0;
 8000bfc:	4b2b      	ldr	r3, [pc, #172]	; (8000cac <runFsm2+0x2d4>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
                status2 = lastState2;
 8000c02:	4b22      	ldr	r3, [pc, #136]	; (8000c8c <runFsm2+0x2b4>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a20      	ldr	r2, [pc, #128]	; (8000c88 <runFsm2+0x2b0>)
 8000c08:	6013      	str	r3, [r2, #0]
                clearLed();
 8000c0a:	f000 fa39 	bl	8001080 <clearLed>
                setTimer4(1000);
 8000c0e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c12:	f001 f89d 	bl	8001d50 <setTimer4>
                setTimer2(green2_duration);
 8000c16:	4b1e      	ldr	r3, [pc, #120]	; (8000c90 <runFsm2+0x2b8>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f001 f860 	bl	8001ce0 <setTimer2>
                countdown2 = green2_duration / 1000;
 8000c20:	4b1b      	ldr	r3, [pc, #108]	; (8000c90 <runFsm2+0x2b8>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a1b      	ldr	r2, [pc, #108]	; (8000c94 <runFsm2+0x2bc>)
 8000c26:	fb82 1203 	smull	r1, r2, r2, r3
 8000c2a:	1192      	asrs	r2, r2, #6
 8000c2c:	17db      	asrs	r3, r3, #31
 8000c2e:	1ad3      	subs	r3, r2, r3
 8000c30:	4a19      	ldr	r2, [pc, #100]	; (8000c98 <runFsm2+0x2c0>)
 8000c32:	6013      	str	r3, [r2, #0]
            }
            if(lastState2 == YELLOW_LED && return_flag2) {
 8000c34:	4b15      	ldr	r3, [pc, #84]	; (8000c8c <runFsm2+0x2b4>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2b03      	cmp	r3, #3
 8000c3a:	d122      	bne.n	8000c82 <runFsm2+0x2aa>
 8000c3c:	4b1b      	ldr	r3, [pc, #108]	; (8000cac <runFsm2+0x2d4>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d01e      	beq.n	8000c82 <runFsm2+0x2aa>
                return_flag2 = 0;
 8000c44:	4b19      	ldr	r3, [pc, #100]	; (8000cac <runFsm2+0x2d4>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
                status2 = lastState2;
 8000c4a:	4b10      	ldr	r3, [pc, #64]	; (8000c8c <runFsm2+0x2b4>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a0e      	ldr	r2, [pc, #56]	; (8000c88 <runFsm2+0x2b0>)
 8000c50:	6013      	str	r3, [r2, #0]
                clearLed();
 8000c52:	f000 fa15 	bl	8001080 <clearLed>
                setTimer4(1000);
 8000c56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c5a:	f001 f879 	bl	8001d50 <setTimer4>
                setTimer2(yellow2_duration);
 8000c5e:	4b11      	ldr	r3, [pc, #68]	; (8000ca4 <runFsm2+0x2cc>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4618      	mov	r0, r3
 8000c64:	f001 f83c 	bl	8001ce0 <setTimer2>
                countdown2 = yellow2_duration / 1000;
 8000c68:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <runFsm2+0x2cc>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a09      	ldr	r2, [pc, #36]	; (8000c94 <runFsm2+0x2bc>)
 8000c6e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c72:	1192      	asrs	r2, r2, #6
 8000c74:	17db      	asrs	r3, r3, #31
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	4a07      	ldr	r2, [pc, #28]	; (8000c98 <runFsm2+0x2c0>)
 8000c7a:	6013      	str	r3, [r2, #0]
            }
            break;
 8000c7c:	e001      	b.n	8000c82 <runFsm2+0x2aa>
        default:
            break;
 8000c7e:	bf00      	nop
 8000c80:	e000      	b.n	8000c84 <runFsm2+0x2ac>
            break;
 8000c82:	bf00      	nop
    }
}
 8000c84:	bf00      	nop
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20000008 	.word	0x20000008
 8000c8c:	2000000c 	.word	0x2000000c
 8000c90:	20000028 	.word	0x20000028
 8000c94:	10624dd3 	.word	0x10624dd3
 8000c98:	2000006c 	.word	0x2000006c
 8000c9c:	20000118 	.word	0x20000118
 8000ca0:	20000030 	.word	0x20000030
 8000ca4:	20000024 	.word	0x20000024
 8000ca8:	20000020 	.word	0x20000020
 8000cac:	20000074 	.word	0x20000074

08000cb0 <systemINIT>:
int countdown2 = 0;

int return_flag1 = 0;
int return_flag2 = 0;

void systemINIT(){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
	setButton();
 8000cb4:	f000 f838 	bl	8000d28 <setButton>
	GPIOB->ODR = 0xffff;
 8000cb8:	4b19      	ldr	r3, [pc, #100]	; (8000d20 <systemINIT+0x70>)
 8000cba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cbe:	60da      	str	r2, [r3, #12]
	setTimer0(100);
 8000cc0:	2064      	movs	r0, #100	; 0x64
 8000cc2:	f000 ffd5 	bl	8001c70 <setTimer0>
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ccc:	4815      	ldr	r0, [pc, #84]	; (8000d24 <systemINIT+0x74>)
 8000cce:	f001 fc86 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cd8:	4812      	ldr	r0, [pc, #72]	; (8000d24 <systemINIT+0x74>)
 8000cda:	f001 fc80 	bl	80025de <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2104      	movs	r1, #4
 8000ce2:	4810      	ldr	r0, [pc, #64]	; (8000d24 <systemINIT+0x74>)
 8000ce4:	f001 fc7b 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000ce8:	2201      	movs	r2, #1
 8000cea:	2108      	movs	r1, #8
 8000cec:	480d      	ldr	r0, [pc, #52]	; (8000d24 <systemINIT+0x74>)
 8000cee:	f001 fc76 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	2110      	movs	r1, #16
 8000cf6:	480b      	ldr	r0, [pc, #44]	; (8000d24 <systemINIT+0x74>)
 8000cf8:	f001 fc71 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	2120      	movs	r1, #32
 8000d00:	4808      	ldr	r0, [pc, #32]	; (8000d24 <systemINIT+0x74>)
 8000d02:	f001 fc6c 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000d06:	2201      	movs	r2, #1
 8000d08:	2140      	movs	r1, #64	; 0x40
 8000d0a:	4806      	ldr	r0, [pc, #24]	; (8000d24 <systemINIT+0x74>)
 8000d0c:	f001 fc67 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8000d10:	2200      	movs	r2, #0
 8000d12:	2180      	movs	r1, #128	; 0x80
 8000d14:	4803      	ldr	r0, [pc, #12]	; (8000d24 <systemINIT+0x74>)
 8000d16:	f001 fc62 	bl	80025de <HAL_GPIO_WritePin>
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40010c00 	.word	0x40010c00
 8000d24:	40010800 	.word	0x40010800

08000d28 <setButton>:
static uint8_t press1s_flag[NO_OF_BUTTONS];
static uint16_t press1s_counter[NO_OF_BUTTONS];

#define INPUT_PORT GPIOA
uint16_t BUTTON_PIN[NO_OF_BUTTONS] = {0x2000, 0x4000, 0x8000};
void setButton(){
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
	for (unsigned char i = 0; i < NO_OF_BUTTONS; i++){
 8000d2e:	2300      	movs	r3, #0
 8000d30:	71fb      	strb	r3, [r7, #7]
 8000d32:	e020      	b.n	8000d76 <setButton+0x4e>
		debounceButtonBuffer1[i] = BUTTON_IS_RELEASED;
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	4a14      	ldr	r2, [pc, #80]	; (8000d88 <setButton+0x60>)
 8000d38:	2101      	movs	r1, #1
 8000d3a:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	4a13      	ldr	r2, [pc, #76]	; (8000d8c <setButton+0x64>)
 8000d40:	2101      	movs	r1, #1
 8000d42:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer3[i] = BUTTON_IS_RELEASED;
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	4a12      	ldr	r2, [pc, #72]	; (8000d90 <setButton+0x68>)
 8000d48:	2101      	movs	r1, #1
 8000d4a:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer4[i] = BUTTON_IS_RELEASED;
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	4a11      	ldr	r2, [pc, #68]	; (8000d94 <setButton+0x6c>)
 8000d50:	2101      	movs	r1, #1
 8000d52:	54d1      	strb	r1, [r2, r3]
		button_flag[i] = BUTTON_FLAG_RESET;
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	4a10      	ldr	r2, [pc, #64]	; (8000d98 <setButton+0x70>)
 8000d58:	2100      	movs	r1, #0
 8000d5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		press1s_flag[i] = BUTTON_FLAG_RESET;
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	4a0e      	ldr	r2, [pc, #56]	; (8000d9c <setButton+0x74>)
 8000d62:	2100      	movs	r1, #0
 8000d64:	54d1      	strb	r1, [r2, r3]
		press1s_counter[i] = 0;
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	4a0d      	ldr	r2, [pc, #52]	; (8000da0 <setButton+0x78>)
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (unsigned char i = 0; i < NO_OF_BUTTONS; i++){
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	3301      	adds	r3, #1
 8000d74:	71fb      	strb	r3, [r7, #7]
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	2b02      	cmp	r3, #2
 8000d7a:	d9db      	bls.n	8000d34 <setButton+0xc>
	}
}
 8000d7c:	bf00      	nop
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr
 8000d88:	20000078 	.word	0x20000078
 8000d8c:	2000007c 	.word	0x2000007c
 8000d90:	20000080 	.word	0x20000080
 8000d94:	20000084 	.word	0x20000084
 8000d98:	200000c0 	.word	0x200000c0
 8000d9c:	20000088 	.word	0x20000088
 8000da0:	2000008c 	.word	0x2000008c

08000da4 <readButton>:

void readButton(void){
 8000da4:	b590      	push	{r4, r7, lr}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
	for (unsigned char i = 0; i < NO_OF_BUTTONS; i++){
 8000daa:	2300      	movs	r3, #0
 8000dac:	71fb      	strb	r3, [r7, #7]
 8000dae:	e06b      	b.n	8000e88 <readButton+0xe4>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000db0:	79fa      	ldrb	r2, [r7, #7]
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	4938      	ldr	r1, [pc, #224]	; (8000e98 <readButton+0xf4>)
 8000db6:	5c89      	ldrb	r1, [r1, r2]
 8000db8:	4a38      	ldr	r2, [pc, #224]	; (8000e9c <readButton+0xf8>)
 8000dba:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000dbc:	79fa      	ldrb	r2, [r7, #7]
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	4937      	ldr	r1, [pc, #220]	; (8000ea0 <readButton+0xfc>)
 8000dc2:	5c89      	ldrb	r1, [r1, r2]
 8000dc4:	4a34      	ldr	r2, [pc, #208]	; (8000e98 <readButton+0xf4>)
 8000dc6:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(INPUT_PORT, BUTTON_PIN[i]);
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	4a36      	ldr	r2, [pc, #216]	; (8000ea4 <readButton+0x100>)
 8000dcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dd0:	79fc      	ldrb	r4, [r7, #7]
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4834      	ldr	r0, [pc, #208]	; (8000ea8 <readButton+0x104>)
 8000dd6:	f001 fbeb 	bl	80025b0 <HAL_GPIO_ReadPin>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	461a      	mov	r2, r3
 8000dde:	4b30      	ldr	r3, [pc, #192]	; (8000ea0 <readButton+0xfc>)
 8000de0:	551a      	strb	r2, [r3, r4]
		if ((debounceButtonBuffer2[i] == debounceButtonBuffer1[i]) && (debounceButtonBuffer2[i] == debounceButtonBuffer3[i])){
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	4a2c      	ldr	r2, [pc, #176]	; (8000e98 <readButton+0xf4>)
 8000de6:	5cd2      	ldrb	r2, [r2, r3]
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	492d      	ldr	r1, [pc, #180]	; (8000ea0 <readButton+0xfc>)
 8000dec:	5ccb      	ldrb	r3, [r1, r3]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d147      	bne.n	8000e82 <readButton+0xde>
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	4a28      	ldr	r2, [pc, #160]	; (8000e98 <readButton+0xf4>)
 8000df6:	5cd2      	ldrb	r2, [r2, r3]
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	4928      	ldr	r1, [pc, #160]	; (8000e9c <readButton+0xf8>)
 8000dfc:	5ccb      	ldrb	r3, [r1, r3]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d13f      	bne.n	8000e82 <readButton+0xde>
			if (debounceButtonBuffer3[i] != debounceButtonBuffer4[i]){
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	4a25      	ldr	r2, [pc, #148]	; (8000e9c <readButton+0xf8>)
 8000e06:	5cd2      	ldrb	r2, [r2, r3]
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	4928      	ldr	r1, [pc, #160]	; (8000eac <readButton+0x108>)
 8000e0c:	5ccb      	ldrb	r3, [r1, r3]
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d023      	beq.n	8000e5a <readButton+0xb6>
				debounceButtonBuffer4[i] = debounceButtonBuffer3[i];
 8000e12:	79fa      	ldrb	r2, [r7, #7]
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	4921      	ldr	r1, [pc, #132]	; (8000e9c <readButton+0xf8>)
 8000e18:	5c89      	ldrb	r1, [r1, r2]
 8000e1a:	4a24      	ldr	r2, [pc, #144]	; (8000eac <readButton+0x108>)
 8000e1c:	54d1      	strb	r1, [r2, r3]
				if (debounceButtonBuffer4[i] == BUTTON_IS_PRESSED){
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	4a22      	ldr	r2, [pc, #136]	; (8000eac <readButton+0x108>)
 8000e22:	5cd3      	ldrb	r3, [r2, r3]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d109      	bne.n	8000e3c <readButton+0x98>
					Max_press = 500;
 8000e28:	4b21      	ldr	r3, [pc, #132]	; (8000eb0 <readButton+0x10c>)
 8000e2a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000e2e:	601a      	str	r2, [r3, #0]
					button_flag[i] = BUTTON_FLAG_SET;
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	4a20      	ldr	r2, [pc, #128]	; (8000eb4 <readButton+0x110>)
 8000e34:	2101      	movs	r1, #1
 8000e36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000e3a:	e022      	b.n	8000e82 <readButton+0xde>
				}else{
					Max_press--;
 8000e3c:	4b1c      	ldr	r3, [pc, #112]	; (8000eb0 <readButton+0x10c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	3b01      	subs	r3, #1
 8000e42:	4a1b      	ldr	r2, [pc, #108]	; (8000eb0 <readButton+0x10c>)
 8000e44:	6013      	str	r3, [r2, #0]
					press1s_counter[i] = 0;
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	4a1b      	ldr	r2, [pc, #108]	; (8000eb8 <readButton+0x114>)
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					debounceButtonBuffer4[i] = BUTTON_IS_RELEASED;
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	4a16      	ldr	r2, [pc, #88]	; (8000eac <readButton+0x108>)
 8000e54:	2101      	movs	r1, #1
 8000e56:	54d1      	strb	r1, [r2, r3]
 8000e58:	e013      	b.n	8000e82 <readButton+0xde>
				}
			}else{
				if (press1s_counter[i] < DURATION_FOR_AUTO_INCREASING){
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	4a16      	ldr	r2, [pc, #88]	; (8000eb8 <readButton+0x114>)
 8000e5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e62:	2b63      	cmp	r3, #99	; 0x63
 8000e64:	d809      	bhi.n	8000e7a <readButton+0xd6>
					press1s_counter[i]++;
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	4a13      	ldr	r2, [pc, #76]	; (8000eb8 <readButton+0x114>)
 8000e6a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e6e:	3201      	adds	r2, #1
 8000e70:	b291      	uxth	r1, r2
 8000e72:	4a11      	ldr	r2, [pc, #68]	; (8000eb8 <readButton+0x114>)
 8000e74:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000e78:	e003      	b.n	8000e82 <readButton+0xde>
				}else press1s_flag[i] = BUTTON_FLAG_SET;
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	4a0f      	ldr	r2, [pc, #60]	; (8000ebc <readButton+0x118>)
 8000e7e:	2101      	movs	r1, #1
 8000e80:	54d1      	strb	r1, [r2, r3]
	for (unsigned char i = 0; i < NO_OF_BUTTONS; i++){
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	3301      	adds	r3, #1
 8000e86:	71fb      	strb	r3, [r7, #7]
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	2b02      	cmp	r3, #2
 8000e8c:	d990      	bls.n	8000db0 <readButton+0xc>
			}
		}
	}
}
 8000e8e:	bf00      	nop
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd90      	pop	{r4, r7, pc}
 8000e98:	2000007c 	.word	0x2000007c
 8000e9c:	20000080 	.word	0x20000080
 8000ea0:	20000078 	.word	0x20000078
 8000ea4:	20000038 	.word	0x20000038
 8000ea8:	40010800 	.word	0x40010800
 8000eac:	20000084 	.word	0x20000084
 8000eb0:	20000034 	.word	0x20000034
 8000eb4:	200000c0 	.word	0x200000c0
 8000eb8:	2000008c 	.word	0x2000008c
 8000ebc:	20000088 	.word	0x20000088

08000ec0 <Press_button>:

unsigned char Press_button(unsigned char index){
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d901      	bls.n	8000ed4 <Press_button+0x14>
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	e00d      	b.n	8000ef0 <Press_button+0x30>
	if (button_flag[index] == BUTTON_FLAG_SET){
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	4a09      	ldr	r2, [pc, #36]	; (8000efc <Press_button+0x3c>)
 8000ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d106      	bne.n	8000eee <Press_button+0x2e>
		button_flag[index] = BUTTON_FLAG_RESET;
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	4a06      	ldr	r2, [pc, #24]	; (8000efc <Press_button+0x3c>)
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e000      	b.n	8000ef0 <Press_button+0x30>
	}else return 0;
 8000eee:	2300      	movs	r3, #0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	200000c0 	.word	0x200000c0

08000f00 <setRed1>:
 *  Created on: Oct 3, 2025
 *      Author: DELL
 */

#include "led_display.h"
void setRed1(){
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2104      	movs	r1, #4
 8000f08:	4807      	ldr	r0, [pc, #28]	; (8000f28 <setRed1+0x28>)
 8000f0a:	f001 fb68 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2110      	movs	r1, #16
 8000f12:	4805      	ldr	r0, [pc, #20]	; (8000f28 <setRed1+0x28>)
 8000f14:	f001 fb63 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2108      	movs	r1, #8
 8000f1c:	4802      	ldr	r0, [pc, #8]	; (8000f28 <setRed1+0x28>)
 8000f1e:	f001 fb5e 	bl	80025de <HAL_GPIO_WritePin>
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40010800 	.word	0x40010800

08000f2c <setYellow1>:

void setYellow1(){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000f30:	2201      	movs	r2, #1
 8000f32:	2104      	movs	r1, #4
 8000f34:	4807      	ldr	r0, [pc, #28]	; (8000f54 <setYellow1+0x28>)
 8000f36:	f001 fb52 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	2110      	movs	r1, #16
 8000f3e:	4805      	ldr	r0, [pc, #20]	; (8000f54 <setYellow1+0x28>)
 8000f40:	f001 fb4d 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2108      	movs	r1, #8
 8000f48:	4802      	ldr	r0, [pc, #8]	; (8000f54 <setYellow1+0x28>)
 8000f4a:	f001 fb48 	bl	80025de <HAL_GPIO_WritePin>
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40010800 	.word	0x40010800

08000f58 <setGreen1>:

void setGreen1(){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	2104      	movs	r1, #4
 8000f60:	4807      	ldr	r0, [pc, #28]	; (8000f80 <setGreen1+0x28>)
 8000f62:	f001 fb3c 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2110      	movs	r1, #16
 8000f6a:	4805      	ldr	r0, [pc, #20]	; (8000f80 <setGreen1+0x28>)
 8000f6c:	f001 fb37 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2108      	movs	r1, #8
 8000f74:	4802      	ldr	r0, [pc, #8]	; (8000f80 <setGreen1+0x28>)
 8000f76:	f001 fb32 	bl	80025de <HAL_GPIO_WritePin>
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40010800 	.word	0x40010800

08000f84 <setRed2>:

void setRed2(){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2120      	movs	r1, #32
 8000f8c:	4807      	ldr	r0, [pc, #28]	; (8000fac <setRed2+0x28>)
 8000f8e:	f001 fb26 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	2180      	movs	r1, #128	; 0x80
 8000f96:	4805      	ldr	r0, [pc, #20]	; (8000fac <setRed2+0x28>)
 8000f98:	f001 fb21 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2140      	movs	r1, #64	; 0x40
 8000fa0:	4802      	ldr	r0, [pc, #8]	; (8000fac <setRed2+0x28>)
 8000fa2:	f001 fb1c 	bl	80025de <HAL_GPIO_WritePin>
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40010800 	.word	0x40010800

08000fb0 <setYellow2>:

void setYellow2(){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	2120      	movs	r1, #32
 8000fb8:	4807      	ldr	r0, [pc, #28]	; (8000fd8 <setYellow2+0x28>)
 8000fba:	f001 fb10 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	2180      	movs	r1, #128	; 0x80
 8000fc2:	4805      	ldr	r0, [pc, #20]	; (8000fd8 <setYellow2+0x28>)
 8000fc4:	f001 fb0b 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2140      	movs	r1, #64	; 0x40
 8000fcc:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <setYellow2+0x28>)
 8000fce:	f001 fb06 	bl	80025de <HAL_GPIO_WritePin>
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40010800 	.word	0x40010800

08000fdc <setGreen2>:

void setGreen2(){
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2120      	movs	r1, #32
 8000fe4:	4807      	ldr	r0, [pc, #28]	; (8001004 <setGreen2+0x28>)
 8000fe6:	f001 fafa 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2180      	movs	r1, #128	; 0x80
 8000fee:	4805      	ldr	r0, [pc, #20]	; (8001004 <setGreen2+0x28>)
 8000ff0:	f001 faf5 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2140      	movs	r1, #64	; 0x40
 8000ff8:	4802      	ldr	r0, [pc, #8]	; (8001004 <setGreen2+0x28>)
 8000ffa:	f001 faf0 	bl	80025de <HAL_GPIO_WritePin>
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40010800 	.word	0x40010800

08001008 <toggleRed1>:

void toggleRed1(){
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 800100c:	2104      	movs	r1, #4
 800100e:	4802      	ldr	r0, [pc, #8]	; (8001018 <toggleRed1+0x10>)
 8001010:	f001 fafd 	bl	800260e <HAL_GPIO_TogglePin>
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40010800 	.word	0x40010800

0800101c <toggleYellow1>:
void toggleYellow1(){
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 8001020:	2108      	movs	r1, #8
 8001022:	4802      	ldr	r0, [pc, #8]	; (800102c <toggleYellow1+0x10>)
 8001024:	f001 faf3 	bl	800260e <HAL_GPIO_TogglePin>
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40010800 	.word	0x40010800

08001030 <toggleGreen1>:
void toggleGreen1(){
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8001034:	2110      	movs	r1, #16
 8001036:	4802      	ldr	r0, [pc, #8]	; (8001040 <toggleGreen1+0x10>)
 8001038:	f001 fae9 	bl	800260e <HAL_GPIO_TogglePin>
}
 800103c:	bf00      	nop
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40010800 	.word	0x40010800

08001044 <toggleRed2>:
void toggleRed2(){
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 8001048:	2120      	movs	r1, #32
 800104a:	4802      	ldr	r0, [pc, #8]	; (8001054 <toggleRed2+0x10>)
 800104c:	f001 fadf 	bl	800260e <HAL_GPIO_TogglePin>
}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40010800 	.word	0x40010800

08001058 <toggleYellow2>:
void toggleYellow2(){
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW2_GPIO_Port, YELLOW2_Pin);
 800105c:	2140      	movs	r1, #64	; 0x40
 800105e:	4802      	ldr	r0, [pc, #8]	; (8001068 <toggleYellow2+0x10>)
 8001060:	f001 fad5 	bl	800260e <HAL_GPIO_TogglePin>
}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40010800 	.word	0x40010800

0800106c <toggleGreen2>:
void toggleGreen2(){
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 8001070:	2180      	movs	r1, #128	; 0x80
 8001072:	4802      	ldr	r0, [pc, #8]	; (800107c <toggleGreen2+0x10>)
 8001074:	f001 facb 	bl	800260e <HAL_GPIO_TogglePin>
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40010800 	.word	0x40010800

08001080 <clearLed>:

void clearLed(){
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001084:	2201      	movs	r2, #1
 8001086:	2104      	movs	r1, #4
 8001088:	480e      	ldr	r0, [pc, #56]	; (80010c4 <clearLed+0x44>)
 800108a:	f001 faa8 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 800108e:	2201      	movs	r2, #1
 8001090:	2110      	movs	r1, #16
 8001092:	480c      	ldr	r0, [pc, #48]	; (80010c4 <clearLed+0x44>)
 8001094:	f001 faa3 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001098:	2201      	movs	r2, #1
 800109a:	2108      	movs	r1, #8
 800109c:	4809      	ldr	r0, [pc, #36]	; (80010c4 <clearLed+0x44>)
 800109e:	f001 fa9e 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 80010a2:	2201      	movs	r2, #1
 80010a4:	2120      	movs	r1, #32
 80010a6:	4807      	ldr	r0, [pc, #28]	; (80010c4 <clearLed+0x44>)
 80010a8:	f001 fa99 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 80010ac:	2201      	movs	r2, #1
 80010ae:	2180      	movs	r1, #128	; 0x80
 80010b0:	4804      	ldr	r0, [pc, #16]	; (80010c4 <clearLed+0x44>)
 80010b2:	f001 fa94 	bl	80025de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 80010b6:	2201      	movs	r2, #1
 80010b8:	2140      	movs	r1, #64	; 0x40
 80010ba:	4802      	ldr	r0, [pc, #8]	; (80010c4 <clearLed+0x44>)
 80010bc:	f001 fa8f 	bl	80025de <HAL_GPIO_WritePin>
}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40010800 	.word	0x40010800

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010cc:	f000 ff86 	bl	8001fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d0:	f000 f814 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d4:	f000 f89a 	bl	800120c <MX_GPIO_Init>
  MX_TIM2_Init();
 80010d8:	f000 f84c 	bl	8001174 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80010dc:	4806      	ldr	r0, [pc, #24]	; (80010f8 <main+0x30>)
 80010de:	f001 fedb 	bl	8002e98 <HAL_TIM_Base_Start_IT>
  systemINIT();
 80010e2:	f7ff fde5 	bl	8000cb0 <systemINIT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  runFsm1();
 80010e6:	f7ff fb0b 	bl	8000700 <runFsm1>
	  runFsm2();
 80010ea:	f7ff fc75 	bl	80009d8 <runFsm2>
	  fsm_modify();
 80010ee:	f7ff f867 	bl	80001c0 <fsm_modify>
	  update7SEG();
 80010f2:	f000 fca9 	bl	8001a48 <update7SEG>
	  runFsm1();
 80010f6:	e7f6      	b.n	80010e6 <main+0x1e>
 80010f8:	200000cc 	.word	0x200000cc

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b090      	sub	sp, #64	; 0x40
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0318 	add.w	r3, r7, #24
 8001106:	2228      	movs	r2, #40	; 0x28
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f002 fa74 	bl	80035f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800111e:	2302      	movs	r3, #2
 8001120:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001122:	2301      	movs	r3, #1
 8001124:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001126:	2310      	movs	r3, #16
 8001128:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800112a:	2300      	movs	r3, #0
 800112c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800112e:	f107 0318 	add.w	r3, r7, #24
 8001132:	4618      	mov	r0, r3
 8001134:	f001 fa84 	bl	8002640 <HAL_RCC_OscConfig>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800113e:	f000 f8d5 	bl	80012ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001142:	230f      	movs	r3, #15
 8001144:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001146:	2300      	movs	r3, #0
 8001148:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001152:	2300      	movs	r3, #0
 8001154:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f001 fcf0 	bl	8002b40 <HAL_RCC_ClockConfig>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001166:	f000 f8c1 	bl	80012ec <Error_Handler>
  }
}
 800116a:	bf00      	nop
 800116c:	3740      	adds	r7, #64	; 0x40
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
	...

08001174 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800117a:	f107 0308 	add.w	r3, r7, #8
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	609a      	str	r2, [r3, #8]
 8001186:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001188:	463b      	mov	r3, r7
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001190:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <MX_TIM2_Init+0x94>)
 8001192:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001196:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001198:	4b1b      	ldr	r3, [pc, #108]	; (8001208 <MX_TIM2_Init+0x94>)
 800119a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800119e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a0:	4b19      	ldr	r3, [pc, #100]	; (8001208 <MX_TIM2_Init+0x94>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <MX_TIM2_Init+0x94>)
 80011a8:	2209      	movs	r2, #9
 80011aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <MX_TIM2_Init+0x94>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <MX_TIM2_Init+0x94>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011b8:	4813      	ldr	r0, [pc, #76]	; (8001208 <MX_TIM2_Init+0x94>)
 80011ba:	f001 fe1d 	bl	8002df8 <HAL_TIM_Base_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011c4:	f000 f892 	bl	80012ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011ce:	f107 0308 	add.w	r3, r7, #8
 80011d2:	4619      	mov	r1, r3
 80011d4:	480c      	ldr	r0, [pc, #48]	; (8001208 <MX_TIM2_Init+0x94>)
 80011d6:	f001 ff9b 	bl	8003110 <HAL_TIM_ConfigClockSource>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011e0:	f000 f884 	bl	80012ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e4:	2300      	movs	r3, #0
 80011e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011e8:	2300      	movs	r3, #0
 80011ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011ec:	463b      	mov	r3, r7
 80011ee:	4619      	mov	r1, r3
 80011f0:	4805      	ldr	r0, [pc, #20]	; (8001208 <MX_TIM2_Init+0x94>)
 80011f2:	f002 f973 	bl	80034dc <HAL_TIMEx_MasterConfigSynchronization>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011fc:	f000 f876 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001200:	bf00      	nop
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200000cc 	.word	0x200000cc

0800120c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001220:	4b29      	ldr	r3, [pc, #164]	; (80012c8 <MX_GPIO_Init+0xbc>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4a28      	ldr	r2, [pc, #160]	; (80012c8 <MX_GPIO_Init+0xbc>)
 8001226:	f043 0304 	orr.w	r3, r3, #4
 800122a:	6193      	str	r3, [r2, #24]
 800122c:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <MX_GPIO_Init+0xbc>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	f003 0304 	and.w	r3, r3, #4
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001238:	4b23      	ldr	r3, [pc, #140]	; (80012c8 <MX_GPIO_Init+0xbc>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	4a22      	ldr	r2, [pc, #136]	; (80012c8 <MX_GPIO_Init+0xbc>)
 800123e:	f043 0308 	orr.w	r3, r3, #8
 8001242:	6193      	str	r3, [r2, #24]
 8001244:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <MX_GPIO_Init+0xbc>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	f003 0308 	and.w	r3, r3, #8
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 8001250:	2200      	movs	r2, #0
 8001252:	f240 61fc 	movw	r1, #1788	; 0x6fc
 8001256:	481d      	ldr	r0, [pc, #116]	; (80012cc <MX_GPIO_Init+0xc0>)
 8001258:	f001 f9c1 	bl	80025de <HAL_GPIO_WritePin>
                          |YELLOW2_Pin|GREEN2_Pin|EN0_Pin|EN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEGA1_Pin|SEGB1_Pin|SEGC1_Pin|SEGD2_Pin
 800125c:	2200      	movs	r2, #0
 800125e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001262:	481b      	ldr	r0, [pc, #108]	; (80012d0 <MX_GPIO_Init+0xc4>)
 8001264:	f001 f9bb 	bl	80025de <HAL_GPIO_WritePin>
                          |SEGE1_Pin|SEGF1_Pin|SEGG1_Pin|SEGA2_Pin
                          |SEGB2_Pin|SEGC2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED1_Pin YELLOW1_Pin GREEN1_Pin RED2_Pin
                           YELLOW2_Pin GREEN2_Pin EN0_Pin EN1_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 8001268:	f240 63fc 	movw	r3, #1788	; 0x6fc
 800126c:	60bb      	str	r3, [r7, #8]
                          |YELLOW2_Pin|GREEN2_Pin|EN0_Pin|EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126e:	2301      	movs	r3, #1
 8001270:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001276:	2302      	movs	r3, #2
 8001278:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127a:	f107 0308 	add.w	r3, r7, #8
 800127e:	4619      	mov	r1, r3
 8001280:	4812      	ldr	r0, [pc, #72]	; (80012cc <MX_GPIO_Init+0xc0>)
 8001282:	f001 f81b 	bl	80022bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SEGA1_Pin SEGB1_Pin SEGC1_Pin SEGD2_Pin
                           SEGE2_Pin SEGF2_Pin SEGG2_Pin SEGD1_Pin
                           SEGE1_Pin SEGF1_Pin SEGG1_Pin SEGA2_Pin
                           SEGB2_Pin SEGC2_Pin */
  GPIO_InitStruct.Pin = SEGA1_Pin|SEGB1_Pin|SEGC1_Pin|SEGD2_Pin
 8001286:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800128a:	60bb      	str	r3, [r7, #8]
                          |SEGE2_Pin|SEGF2_Pin|SEGG2_Pin|SEGD1_Pin
                          |SEGE1_Pin|SEGF1_Pin|SEGG1_Pin|SEGA2_Pin
                          |SEGB2_Pin|SEGC2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128c:	2301      	movs	r3, #1
 800128e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001294:	2302      	movs	r3, #2
 8001296:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001298:	f107 0308 	add.w	r3, r7, #8
 800129c:	4619      	mov	r1, r3
 800129e:	480c      	ldr	r0, [pc, #48]	; (80012d0 <MX_GPIO_Init+0xc4>)
 80012a0:	f001 f80c 	bl	80022bc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUT0_Pin BUT1_Pin BUT2_Pin */
  GPIO_InitStruct.Pin = BUT0_Pin|BUT1_Pin|BUT2_Pin;
 80012a4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80012a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ae:	2301      	movs	r3, #1
 80012b0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b2:	f107 0308 	add.w	r3, r7, #8
 80012b6:	4619      	mov	r1, r3
 80012b8:	4804      	ldr	r0, [pc, #16]	; (80012cc <MX_GPIO_Init+0xc0>)
 80012ba:	f000 ffff 	bl	80022bc <HAL_GPIO_Init>

}
 80012be:	bf00      	nop
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40010800 	.word	0x40010800
 80012d0:	40010c00 	.word	0x40010c00

080012d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	timerRun();
 80012dc:	f000 fd54 	bl	8001d88 <timerRun>
	readButton();
 80012e0:	f7ff fd60 	bl	8000da4 <readButton>
}
 80012e4:	bf00      	nop
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f0:	b672      	cpsid	i
}
 80012f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f4:	e7fe      	b.n	80012f4 <Error_Handler+0x8>
	...

080012f8 <display7SEG1>:
 *      Author:	DELL
 */
#include "segment_display.h"
#include "global.h"

void display7SEG1 (int num){
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b09      	cmp	r3, #9
 8001304:	f200 8180 	bhi.w	8001608 <display7SEG1+0x310>
 8001308:	a201      	add	r2, pc, #4	; (adr r2, 8001310 <display7SEG1+0x18>)
 800130a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800130e:	bf00      	nop
 8001310:	08001339 	.word	0x08001339
 8001314:	08001381 	.word	0x08001381
 8001318:	080013c9 	.word	0x080013c9
 800131c:	08001411 	.word	0x08001411
 8001320:	08001459 	.word	0x08001459
 8001324:	080014a1 	.word	0x080014a1
 8001328:	080014e9 	.word	0x080014e9
 800132c:	08001531 	.word	0x08001531
 8001330:	08001579 	.word	0x08001579
 8001334:	080015c1 	.word	0x080015c1
	switch (num){
	case 0:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, RESET);
 8001338:	2200      	movs	r2, #0
 800133a:	2101      	movs	r1, #1
 800133c:	48c6      	ldr	r0, [pc, #792]	; (8001658 <display7SEG1+0x360>)
 800133e:	f001 f94e 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	2102      	movs	r1, #2
 8001346:	48c4      	ldr	r0, [pc, #784]	; (8001658 <display7SEG1+0x360>)
 8001348:	f001 f949 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	2104      	movs	r1, #4
 8001350:	48c1      	ldr	r0, [pc, #772]	; (8001658 <display7SEG1+0x360>)
 8001352:	f001 f944 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, RESET);
 8001356:	2200      	movs	r2, #0
 8001358:	2108      	movs	r1, #8
 800135a:	48bf      	ldr	r0, [pc, #764]	; (8001658 <display7SEG1+0x360>)
 800135c:	f001 f93f 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, RESET);
 8001360:	2200      	movs	r2, #0
 8001362:	2110      	movs	r1, #16
 8001364:	48bc      	ldr	r0, [pc, #752]	; (8001658 <display7SEG1+0x360>)
 8001366:	f001 f93a 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2120      	movs	r1, #32
 800136e:	48ba      	ldr	r0, [pc, #744]	; (8001658 <display7SEG1+0x360>)
 8001370:	f001 f935 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, SET);
 8001374:	2201      	movs	r2, #1
 8001376:	2140      	movs	r1, #64	; 0x40
 8001378:	48b7      	ldr	r0, [pc, #732]	; (8001658 <display7SEG1+0x360>)
 800137a:	f001 f930 	bl	80025de <HAL_GPIO_WritePin>
				break;
 800137e:	e167      	b.n	8001650 <display7SEG1+0x358>
		case 1:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, SET);
 8001380:	2201      	movs	r2, #1
 8001382:	2101      	movs	r1, #1
 8001384:	48b4      	ldr	r0, [pc, #720]	; (8001658 <display7SEG1+0x360>)
 8001386:	f001 f92a 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	2102      	movs	r1, #2
 800138e:	48b2      	ldr	r0, [pc, #712]	; (8001658 <display7SEG1+0x360>)
 8001390:	f001 f925 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, RESET);
 8001394:	2200      	movs	r2, #0
 8001396:	2104      	movs	r1, #4
 8001398:	48af      	ldr	r0, [pc, #700]	; (8001658 <display7SEG1+0x360>)
 800139a:	f001 f920 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, SET);
 800139e:	2201      	movs	r2, #1
 80013a0:	2108      	movs	r1, #8
 80013a2:	48ad      	ldr	r0, [pc, #692]	; (8001658 <display7SEG1+0x360>)
 80013a4:	f001 f91b 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, SET);
 80013a8:	2201      	movs	r2, #1
 80013aa:	2110      	movs	r1, #16
 80013ac:	48aa      	ldr	r0, [pc, #680]	; (8001658 <display7SEG1+0x360>)
 80013ae:	f001 f916 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, SET);
 80013b2:	2201      	movs	r2, #1
 80013b4:	2120      	movs	r1, #32
 80013b6:	48a8      	ldr	r0, [pc, #672]	; (8001658 <display7SEG1+0x360>)
 80013b8:	f001 f911 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	2140      	movs	r1, #64	; 0x40
 80013c0:	48a5      	ldr	r0, [pc, #660]	; (8001658 <display7SEG1+0x360>)
 80013c2:	f001 f90c 	bl	80025de <HAL_GPIO_WritePin>
				break;
 80013c6:	e143      	b.n	8001650 <display7SEG1+0x358>
		case 2:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, RESET);
 80013c8:	2200      	movs	r2, #0
 80013ca:	2101      	movs	r1, #1
 80013cc:	48a2      	ldr	r0, [pc, #648]	; (8001658 <display7SEG1+0x360>)
 80013ce:	f001 f906 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2102      	movs	r1, #2
 80013d6:	48a0      	ldr	r0, [pc, #640]	; (8001658 <display7SEG1+0x360>)
 80013d8:	f001 f901 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, SET);
 80013dc:	2201      	movs	r2, #1
 80013de:	2104      	movs	r1, #4
 80013e0:	489d      	ldr	r0, [pc, #628]	; (8001658 <display7SEG1+0x360>)
 80013e2:	f001 f8fc 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2108      	movs	r1, #8
 80013ea:	489b      	ldr	r0, [pc, #620]	; (8001658 <display7SEG1+0x360>)
 80013ec:	f001 f8f7 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, RESET);
 80013f0:	2200      	movs	r2, #0
 80013f2:	2110      	movs	r1, #16
 80013f4:	4898      	ldr	r0, [pc, #608]	; (8001658 <display7SEG1+0x360>)
 80013f6:	f001 f8f2 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, SET);
 80013fa:	2201      	movs	r2, #1
 80013fc:	2120      	movs	r1, #32
 80013fe:	4896      	ldr	r0, [pc, #600]	; (8001658 <display7SEG1+0x360>)
 8001400:	f001 f8ed 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	2140      	movs	r1, #64	; 0x40
 8001408:	4893      	ldr	r0, [pc, #588]	; (8001658 <display7SEG1+0x360>)
 800140a:	f001 f8e8 	bl	80025de <HAL_GPIO_WritePin>
				break;
 800140e:	e11f      	b.n	8001650 <display7SEG1+0x358>
		case 3:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	2101      	movs	r1, #1
 8001414:	4890      	ldr	r0, [pc, #576]	; (8001658 <display7SEG1+0x360>)
 8001416:	f001 f8e2 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2102      	movs	r1, #2
 800141e:	488e      	ldr	r0, [pc, #568]	; (8001658 <display7SEG1+0x360>)
 8001420:	f001 f8dd 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	2104      	movs	r1, #4
 8001428:	488b      	ldr	r0, [pc, #556]	; (8001658 <display7SEG1+0x360>)
 800142a:	f001 f8d8 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, RESET);
 800142e:	2200      	movs	r2, #0
 8001430:	2108      	movs	r1, #8
 8001432:	4889      	ldr	r0, [pc, #548]	; (8001658 <display7SEG1+0x360>)
 8001434:	f001 f8d3 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, SET);
 8001438:	2201      	movs	r2, #1
 800143a:	2110      	movs	r1, #16
 800143c:	4886      	ldr	r0, [pc, #536]	; (8001658 <display7SEG1+0x360>)
 800143e:	f001 f8ce 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, SET);
 8001442:	2201      	movs	r2, #1
 8001444:	2120      	movs	r1, #32
 8001446:	4884      	ldr	r0, [pc, #528]	; (8001658 <display7SEG1+0x360>)
 8001448:	f001 f8c9 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, RESET);
 800144c:	2200      	movs	r2, #0
 800144e:	2140      	movs	r1, #64	; 0x40
 8001450:	4881      	ldr	r0, [pc, #516]	; (8001658 <display7SEG1+0x360>)
 8001452:	f001 f8c4 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8001456:	e0fb      	b.n	8001650 <display7SEG1+0x358>
		case 4:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, SET);
 8001458:	2201      	movs	r2, #1
 800145a:	2101      	movs	r1, #1
 800145c:	487e      	ldr	r0, [pc, #504]	; (8001658 <display7SEG1+0x360>)
 800145e:	f001 f8be 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, RESET);
 8001462:	2200      	movs	r2, #0
 8001464:	2102      	movs	r1, #2
 8001466:	487c      	ldr	r0, [pc, #496]	; (8001658 <display7SEG1+0x360>)
 8001468:	f001 f8b9 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, RESET);
 800146c:	2200      	movs	r2, #0
 800146e:	2104      	movs	r1, #4
 8001470:	4879      	ldr	r0, [pc, #484]	; (8001658 <display7SEG1+0x360>)
 8001472:	f001 f8b4 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, SET);
 8001476:	2201      	movs	r2, #1
 8001478:	2108      	movs	r1, #8
 800147a:	4877      	ldr	r0, [pc, #476]	; (8001658 <display7SEG1+0x360>)
 800147c:	f001 f8af 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, SET);
 8001480:	2201      	movs	r2, #1
 8001482:	2110      	movs	r1, #16
 8001484:	4874      	ldr	r0, [pc, #464]	; (8001658 <display7SEG1+0x360>)
 8001486:	f001 f8aa 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	2120      	movs	r1, #32
 800148e:	4872      	ldr	r0, [pc, #456]	; (8001658 <display7SEG1+0x360>)
 8001490:	f001 f8a5 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	2140      	movs	r1, #64	; 0x40
 8001498:	486f      	ldr	r0, [pc, #444]	; (8001658 <display7SEG1+0x360>)
 800149a:	f001 f8a0 	bl	80025de <HAL_GPIO_WritePin>
				break;
 800149e:	e0d7      	b.n	8001650 <display7SEG1+0x358>
		case 5:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, RESET);
 80014a0:	2200      	movs	r2, #0
 80014a2:	2101      	movs	r1, #1
 80014a4:	486c      	ldr	r0, [pc, #432]	; (8001658 <display7SEG1+0x360>)
 80014a6:	f001 f89a 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, SET);
 80014aa:	2201      	movs	r2, #1
 80014ac:	2102      	movs	r1, #2
 80014ae:	486a      	ldr	r0, [pc, #424]	; (8001658 <display7SEG1+0x360>)
 80014b0:	f001 f895 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, RESET);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2104      	movs	r1, #4
 80014b8:	4867      	ldr	r0, [pc, #412]	; (8001658 <display7SEG1+0x360>)
 80014ba:	f001 f890 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, RESET);
 80014be:	2200      	movs	r2, #0
 80014c0:	2108      	movs	r1, #8
 80014c2:	4865      	ldr	r0, [pc, #404]	; (8001658 <display7SEG1+0x360>)
 80014c4:	f001 f88b 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, SET);
 80014c8:	2201      	movs	r2, #1
 80014ca:	2110      	movs	r1, #16
 80014cc:	4862      	ldr	r0, [pc, #392]	; (8001658 <display7SEG1+0x360>)
 80014ce:	f001 f886 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, RESET);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2120      	movs	r1, #32
 80014d6:	4860      	ldr	r0, [pc, #384]	; (8001658 <display7SEG1+0x360>)
 80014d8:	f001 f881 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, RESET);
 80014dc:	2200      	movs	r2, #0
 80014de:	2140      	movs	r1, #64	; 0x40
 80014e0:	485d      	ldr	r0, [pc, #372]	; (8001658 <display7SEG1+0x360>)
 80014e2:	f001 f87c 	bl	80025de <HAL_GPIO_WritePin>
				break;
 80014e6:	e0b3      	b.n	8001650 <display7SEG1+0x358>
		case 6:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, RESET);
 80014e8:	2200      	movs	r2, #0
 80014ea:	2101      	movs	r1, #1
 80014ec:	485a      	ldr	r0, [pc, #360]	; (8001658 <display7SEG1+0x360>)
 80014ee:	f001 f876 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, SET);
 80014f2:	2201      	movs	r2, #1
 80014f4:	2102      	movs	r1, #2
 80014f6:	4858      	ldr	r0, [pc, #352]	; (8001658 <display7SEG1+0x360>)
 80014f8:	f001 f871 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, RESET);
 80014fc:	2200      	movs	r2, #0
 80014fe:	2104      	movs	r1, #4
 8001500:	4855      	ldr	r0, [pc, #340]	; (8001658 <display7SEG1+0x360>)
 8001502:	f001 f86c 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, RESET);
 8001506:	2200      	movs	r2, #0
 8001508:	2108      	movs	r1, #8
 800150a:	4853      	ldr	r0, [pc, #332]	; (8001658 <display7SEG1+0x360>)
 800150c:	f001 f867 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, RESET);
 8001510:	2200      	movs	r2, #0
 8001512:	2110      	movs	r1, #16
 8001514:	4850      	ldr	r0, [pc, #320]	; (8001658 <display7SEG1+0x360>)
 8001516:	f001 f862 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	2120      	movs	r1, #32
 800151e:	484e      	ldr	r0, [pc, #312]	; (8001658 <display7SEG1+0x360>)
 8001520:	f001 f85d 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, RESET);
 8001524:	2200      	movs	r2, #0
 8001526:	2140      	movs	r1, #64	; 0x40
 8001528:	484b      	ldr	r0, [pc, #300]	; (8001658 <display7SEG1+0x360>)
 800152a:	f001 f858 	bl	80025de <HAL_GPIO_WritePin>
				break;
 800152e:	e08f      	b.n	8001650 <display7SEG1+0x358>
		case 7:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, RESET);
 8001530:	2200      	movs	r2, #0
 8001532:	2101      	movs	r1, #1
 8001534:	4848      	ldr	r0, [pc, #288]	; (8001658 <display7SEG1+0x360>)
 8001536:	f001 f852 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, RESET);
 800153a:	2200      	movs	r2, #0
 800153c:	2102      	movs	r1, #2
 800153e:	4846      	ldr	r0, [pc, #280]	; (8001658 <display7SEG1+0x360>)
 8001540:	f001 f84d 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, RESET);
 8001544:	2200      	movs	r2, #0
 8001546:	2104      	movs	r1, #4
 8001548:	4843      	ldr	r0, [pc, #268]	; (8001658 <display7SEG1+0x360>)
 800154a:	f001 f848 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, SET);
 800154e:	2201      	movs	r2, #1
 8001550:	2108      	movs	r1, #8
 8001552:	4841      	ldr	r0, [pc, #260]	; (8001658 <display7SEG1+0x360>)
 8001554:	f001 f843 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, SET);
 8001558:	2201      	movs	r2, #1
 800155a:	2110      	movs	r1, #16
 800155c:	483e      	ldr	r0, [pc, #248]	; (8001658 <display7SEG1+0x360>)
 800155e:	f001 f83e 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, SET);
 8001562:	2201      	movs	r2, #1
 8001564:	2120      	movs	r1, #32
 8001566:	483c      	ldr	r0, [pc, #240]	; (8001658 <display7SEG1+0x360>)
 8001568:	f001 f839 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, SET);
 800156c:	2201      	movs	r2, #1
 800156e:	2140      	movs	r1, #64	; 0x40
 8001570:	4839      	ldr	r0, [pc, #228]	; (8001658 <display7SEG1+0x360>)
 8001572:	f001 f834 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8001576:	e06b      	b.n	8001650 <display7SEG1+0x358>
		case 8:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, RESET);
 8001578:	2200      	movs	r2, #0
 800157a:	2101      	movs	r1, #1
 800157c:	4836      	ldr	r0, [pc, #216]	; (8001658 <display7SEG1+0x360>)
 800157e:	f001 f82e 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	2102      	movs	r1, #2
 8001586:	4834      	ldr	r0, [pc, #208]	; (8001658 <display7SEG1+0x360>)
 8001588:	f001 f829 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, RESET);
 800158c:	2200      	movs	r2, #0
 800158e:	2104      	movs	r1, #4
 8001590:	4831      	ldr	r0, [pc, #196]	; (8001658 <display7SEG1+0x360>)
 8001592:	f001 f824 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, RESET);
 8001596:	2200      	movs	r2, #0
 8001598:	2108      	movs	r1, #8
 800159a:	482f      	ldr	r0, [pc, #188]	; (8001658 <display7SEG1+0x360>)
 800159c:	f001 f81f 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2110      	movs	r1, #16
 80015a4:	482c      	ldr	r0, [pc, #176]	; (8001658 <display7SEG1+0x360>)
 80015a6:	f001 f81a 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2120      	movs	r1, #32
 80015ae:	482a      	ldr	r0, [pc, #168]	; (8001658 <display7SEG1+0x360>)
 80015b0:	f001 f815 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, RESET);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2140      	movs	r1, #64	; 0x40
 80015b8:	4827      	ldr	r0, [pc, #156]	; (8001658 <display7SEG1+0x360>)
 80015ba:	f001 f810 	bl	80025de <HAL_GPIO_WritePin>
				break;
 80015be:	e047      	b.n	8001650 <display7SEG1+0x358>
		case 9:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, RESET);
 80015c0:	2200      	movs	r2, #0
 80015c2:	2101      	movs	r1, #1
 80015c4:	4824      	ldr	r0, [pc, #144]	; (8001658 <display7SEG1+0x360>)
 80015c6:	f001 f80a 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, RESET);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2102      	movs	r1, #2
 80015ce:	4822      	ldr	r0, [pc, #136]	; (8001658 <display7SEG1+0x360>)
 80015d0:	f001 f805 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, RESET);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2104      	movs	r1, #4
 80015d8:	481f      	ldr	r0, [pc, #124]	; (8001658 <display7SEG1+0x360>)
 80015da:	f001 f800 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	2108      	movs	r1, #8
 80015e2:	481d      	ldr	r0, [pc, #116]	; (8001658 <display7SEG1+0x360>)
 80015e4:	f000 fffb 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, SET);
 80015e8:	2201      	movs	r2, #1
 80015ea:	2110      	movs	r1, #16
 80015ec:	481a      	ldr	r0, [pc, #104]	; (8001658 <display7SEG1+0x360>)
 80015ee:	f000 fff6 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2120      	movs	r1, #32
 80015f6:	4818      	ldr	r0, [pc, #96]	; (8001658 <display7SEG1+0x360>)
 80015f8:	f000 fff1 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, RESET);
 80015fc:	2200      	movs	r2, #0
 80015fe:	2140      	movs	r1, #64	; 0x40
 8001600:	4815      	ldr	r0, [pc, #84]	; (8001658 <display7SEG1+0x360>)
 8001602:	f000 ffec 	bl	80025de <HAL_GPIO_WritePin>
				break;
 8001606:	e023      	b.n	8001650 <display7SEG1+0x358>
		default:
				HAL_GPIO_WritePin(SEGA1_GPIO_Port, SEGA1_Pin, SET);
 8001608:	2201      	movs	r2, #1
 800160a:	2101      	movs	r1, #1
 800160c:	4812      	ldr	r0, [pc, #72]	; (8001658 <display7SEG1+0x360>)
 800160e:	f000 ffe6 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGB1_GPIO_Port, SEGB1_Pin, SET);
 8001612:	2201      	movs	r2, #1
 8001614:	2102      	movs	r1, #2
 8001616:	4810      	ldr	r0, [pc, #64]	; (8001658 <display7SEG1+0x360>)
 8001618:	f000 ffe1 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGC1_GPIO_Port, SEGC1_Pin, SET);
 800161c:	2201      	movs	r2, #1
 800161e:	2104      	movs	r1, #4
 8001620:	480d      	ldr	r0, [pc, #52]	; (8001658 <display7SEG1+0x360>)
 8001622:	f000 ffdc 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGD1_GPIO_Port, SEGD1_Pin, SET);
 8001626:	2201      	movs	r2, #1
 8001628:	2108      	movs	r1, #8
 800162a:	480b      	ldr	r0, [pc, #44]	; (8001658 <display7SEG1+0x360>)
 800162c:	f000 ffd7 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGE1_GPIO_Port, SEGE1_Pin, SET);
 8001630:	2201      	movs	r2, #1
 8001632:	2110      	movs	r1, #16
 8001634:	4808      	ldr	r0, [pc, #32]	; (8001658 <display7SEG1+0x360>)
 8001636:	f000 ffd2 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGF1_GPIO_Port, SEGF1_Pin, SET);
 800163a:	2201      	movs	r2, #1
 800163c:	2120      	movs	r1, #32
 800163e:	4806      	ldr	r0, [pc, #24]	; (8001658 <display7SEG1+0x360>)
 8001640:	f000 ffcd 	bl	80025de <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEGG1_GPIO_Port, SEGG1_Pin, SET);
 8001644:	2201      	movs	r2, #1
 8001646:	2140      	movs	r1, #64	; 0x40
 8001648:	4803      	ldr	r0, [pc, #12]	; (8001658 <display7SEG1+0x360>)
 800164a:	f000 ffc8 	bl	80025de <HAL_GPIO_WritePin>
				break;
 800164e:	bf00      	nop
		}
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40010c00 	.word	0x40010c00

0800165c <display7SEG2>:

void display7SEG2(int num) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b09      	cmp	r3, #9
 8001668:	f200 81be 	bhi.w	80019e8 <display7SEG2+0x38c>
 800166c:	a201      	add	r2, pc, #4	; (adr r2, 8001674 <display7SEG2+0x18>)
 800166e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001672:	bf00      	nop
 8001674:	0800169d 	.word	0x0800169d
 8001678:	080016f1 	.word	0x080016f1
 800167c:	08001745 	.word	0x08001745
 8001680:	08001799 	.word	0x08001799
 8001684:	080017ed 	.word	0x080017ed
 8001688:	08001841 	.word	0x08001841
 800168c:	08001895 	.word	0x08001895
 8001690:	080018e9 	.word	0x080018e9
 8001694:	0800193d 	.word	0x0800193d
 8001698:	08001991 	.word	0x08001991
    switch (num){
    case 0:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, RESET);
 800169c:	2200      	movs	r2, #0
 800169e:	2180      	movs	r1, #128	; 0x80
 80016a0:	48d0      	ldr	r0, [pc, #832]	; (80019e4 <display7SEG2+0x388>)
 80016a2:	f000 ff9c 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, RESET);
 80016a6:	2200      	movs	r2, #0
 80016a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016ac:	48cd      	ldr	r0, [pc, #820]	; (80019e4 <display7SEG2+0x388>)
 80016ae:	f000 ff96 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, RESET);
 80016b2:	2200      	movs	r2, #0
 80016b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016b8:	48ca      	ldr	r0, [pc, #808]	; (80019e4 <display7SEG2+0x388>)
 80016ba:	f000 ff90 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, RESET);
 80016be:	2200      	movs	r2, #0
 80016c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016c4:	48c7      	ldr	r0, [pc, #796]	; (80019e4 <display7SEG2+0x388>)
 80016c6:	f000 ff8a 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, RESET);
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016d0:	48c4      	ldr	r0, [pc, #784]	; (80019e4 <display7SEG2+0x388>)
 80016d2:	f000 ff84 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016dc:	48c1      	ldr	r0, [pc, #772]	; (80019e4 <display7SEG2+0x388>)
 80016de:	f000 ff7e 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, SET);
 80016e2:	2201      	movs	r2, #1
 80016e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016e8:	48be      	ldr	r0, [pc, #760]	; (80019e4 <display7SEG2+0x388>)
 80016ea:	f000 ff78 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 80016ee:	e1a5      	b.n	8001a3c <display7SEG2+0x3e0>
    case 1:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, SET);
 80016f0:	2201      	movs	r2, #1
 80016f2:	2180      	movs	r1, #128	; 0x80
 80016f4:	48bb      	ldr	r0, [pc, #748]	; (80019e4 <display7SEG2+0x388>)
 80016f6:	f000 ff72 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, RESET);
 80016fa:	2200      	movs	r2, #0
 80016fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001700:	48b8      	ldr	r0, [pc, #736]	; (80019e4 <display7SEG2+0x388>)
 8001702:	f000 ff6c 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, RESET);
 8001706:	2200      	movs	r2, #0
 8001708:	f44f 7100 	mov.w	r1, #512	; 0x200
 800170c:	48b5      	ldr	r0, [pc, #724]	; (80019e4 <display7SEG2+0x388>)
 800170e:	f000 ff66 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, SET);
 8001712:	2201      	movs	r2, #1
 8001714:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001718:	48b2      	ldr	r0, [pc, #712]	; (80019e4 <display7SEG2+0x388>)
 800171a:	f000 ff60 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, SET);
 800171e:	2201      	movs	r2, #1
 8001720:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001724:	48af      	ldr	r0, [pc, #700]	; (80019e4 <display7SEG2+0x388>)
 8001726:	f000 ff5a 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, SET);
 800172a:	2201      	movs	r2, #1
 800172c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001730:	48ac      	ldr	r0, [pc, #688]	; (80019e4 <display7SEG2+0x388>)
 8001732:	f000 ff54 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, SET);
 8001736:	2201      	movs	r2, #1
 8001738:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800173c:	48a9      	ldr	r0, [pc, #676]	; (80019e4 <display7SEG2+0x388>)
 800173e:	f000 ff4e 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 8001742:	e17b      	b.n	8001a3c <display7SEG2+0x3e0>
    case 2:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, RESET);
 8001744:	2200      	movs	r2, #0
 8001746:	2180      	movs	r1, #128	; 0x80
 8001748:	48a6      	ldr	r0, [pc, #664]	; (80019e4 <display7SEG2+0x388>)
 800174a:	f000 ff48 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001754:	48a3      	ldr	r0, [pc, #652]	; (80019e4 <display7SEG2+0x388>)
 8001756:	f000 ff42 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGD2_Pin, SET);
 800175a:	2201      	movs	r2, #1
 800175c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001760:	48a0      	ldr	r0, [pc, #640]	; (80019e4 <display7SEG2+0x388>)
 8001762:	f000 ff3c 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, RESET);
 8001766:	2200      	movs	r2, #0
 8001768:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800176c:	489d      	ldr	r0, [pc, #628]	; (80019e4 <display7SEG2+0x388>)
 800176e:	f000 ff36 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001778:	489a      	ldr	r0, [pc, #616]	; (80019e4 <display7SEG2+0x388>)
 800177a:	f000 ff30 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, SET);
 800177e:	2201      	movs	r2, #1
 8001780:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001784:	4897      	ldr	r0, [pc, #604]	; (80019e4 <display7SEG2+0x388>)
 8001786:	f000 ff2a 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, RESET);
 800178a:	2200      	movs	r2, #0
 800178c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001790:	4894      	ldr	r0, [pc, #592]	; (80019e4 <display7SEG2+0x388>)
 8001792:	f000 ff24 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 8001796:	e151      	b.n	8001a3c <display7SEG2+0x3e0>
    case 3:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA1_Pin, RESET);
 8001798:	2200      	movs	r2, #0
 800179a:	2101      	movs	r1, #1
 800179c:	4891      	ldr	r0, [pc, #580]	; (80019e4 <display7SEG2+0x388>)
 800179e:	f000 ff1e 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, RESET);
 80017a2:	2200      	movs	r2, #0
 80017a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017a8:	488e      	ldr	r0, [pc, #568]	; (80019e4 <display7SEG2+0x388>)
 80017aa:	f000 ff18 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, RESET);
 80017ae:	2200      	movs	r2, #0
 80017b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017b4:	488b      	ldr	r0, [pc, #556]	; (80019e4 <display7SEG2+0x388>)
 80017b6:	f000 ff12 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017c0:	4888      	ldr	r0, [pc, #544]	; (80019e4 <display7SEG2+0x388>)
 80017c2:	f000 ff0c 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, SET);
 80017c6:	2201      	movs	r2, #1
 80017c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017cc:	4885      	ldr	r0, [pc, #532]	; (80019e4 <display7SEG2+0x388>)
 80017ce:	f000 ff06 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, SET);
 80017d2:	2201      	movs	r2, #1
 80017d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017d8:	4882      	ldr	r0, [pc, #520]	; (80019e4 <display7SEG2+0x388>)
 80017da:	f000 ff00 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, RESET);
 80017de:	2200      	movs	r2, #0
 80017e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017e4:	487f      	ldr	r0, [pc, #508]	; (80019e4 <display7SEG2+0x388>)
 80017e6:	f000 fefa 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 80017ea:	e127      	b.n	8001a3c <display7SEG2+0x3e0>
    case 4:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, SET);
 80017ec:	2201      	movs	r2, #1
 80017ee:	2180      	movs	r1, #128	; 0x80
 80017f0:	487c      	ldr	r0, [pc, #496]	; (80019e4 <display7SEG2+0x388>)
 80017f2:	f000 fef4 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, SET);
 80017f6:	2201      	movs	r2, #1
 80017f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017fc:	4879      	ldr	r0, [pc, #484]	; (80019e4 <display7SEG2+0x388>)
 80017fe:	f000 feee 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, RESET);
 8001802:	2200      	movs	r2, #0
 8001804:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001808:	4876      	ldr	r0, [pc, #472]	; (80019e4 <display7SEG2+0x388>)
 800180a:	f000 fee8 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, SET);
 800180e:	2201      	movs	r2, #1
 8001810:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001814:	4873      	ldr	r0, [pc, #460]	; (80019e4 <display7SEG2+0x388>)
 8001816:	f000 fee2 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, SET);
 800181a:	2201      	movs	r2, #1
 800181c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001820:	4870      	ldr	r0, [pc, #448]	; (80019e4 <display7SEG2+0x388>)
 8001822:	f000 fedc 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, RESET);
 8001826:	2200      	movs	r2, #0
 8001828:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800182c:	486d      	ldr	r0, [pc, #436]	; (80019e4 <display7SEG2+0x388>)
 800182e:	f000 fed6 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, RESET);
 8001832:	2200      	movs	r2, #0
 8001834:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001838:	486a      	ldr	r0, [pc, #424]	; (80019e4 <display7SEG2+0x388>)
 800183a:	f000 fed0 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 800183e:	e0fd      	b.n	8001a3c <display7SEG2+0x3e0>
    case 5:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	2180      	movs	r1, #128	; 0x80
 8001844:	4867      	ldr	r0, [pc, #412]	; (80019e4 <display7SEG2+0x388>)
 8001846:	f000 feca 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, SET);
 800184a:	2201      	movs	r2, #1
 800184c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001850:	4864      	ldr	r0, [pc, #400]	; (80019e4 <display7SEG2+0x388>)
 8001852:	f000 fec4 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, RESET);
 8001856:	2200      	movs	r2, #0
 8001858:	f44f 7100 	mov.w	r1, #512	; 0x200
 800185c:	4861      	ldr	r0, [pc, #388]	; (80019e4 <display7SEG2+0x388>)
 800185e:	f000 febe 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, RESET);
 8001862:	2200      	movs	r2, #0
 8001864:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001868:	485e      	ldr	r0, [pc, #376]	; (80019e4 <display7SEG2+0x388>)
 800186a:	f000 feb8 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, SET);
 800186e:	2201      	movs	r2, #1
 8001870:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001874:	485b      	ldr	r0, [pc, #364]	; (80019e4 <display7SEG2+0x388>)
 8001876:	f000 feb2 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, RESET);
 800187a:	2200      	movs	r2, #0
 800187c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001880:	4858      	ldr	r0, [pc, #352]	; (80019e4 <display7SEG2+0x388>)
 8001882:	f000 feac 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800188c:	4855      	ldr	r0, [pc, #340]	; (80019e4 <display7SEG2+0x388>)
 800188e:	f000 fea6 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 8001892:	e0d3      	b.n	8001a3c <display7SEG2+0x3e0>
    case 6:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	2180      	movs	r1, #128	; 0x80
 8001898:	4852      	ldr	r0, [pc, #328]	; (80019e4 <display7SEG2+0x388>)
 800189a:	f000 fea0 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, SET);
 800189e:	2201      	movs	r2, #1
 80018a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018a4:	484f      	ldr	r0, [pc, #316]	; (80019e4 <display7SEG2+0x388>)
 80018a6:	f000 fe9a 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018b0:	484c      	ldr	r0, [pc, #304]	; (80019e4 <display7SEG2+0x388>)
 80018b2:	f000 fe94 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018bc:	4849      	ldr	r0, [pc, #292]	; (80019e4 <display7SEG2+0x388>)
 80018be:	f000 fe8e 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, RESET);
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018c8:	4846      	ldr	r0, [pc, #280]	; (80019e4 <display7SEG2+0x388>)
 80018ca:	f000 fe88 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, RESET);
 80018ce:	2200      	movs	r2, #0
 80018d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018d4:	4843      	ldr	r0, [pc, #268]	; (80019e4 <display7SEG2+0x388>)
 80018d6:	f000 fe82 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018e0:	4840      	ldr	r0, [pc, #256]	; (80019e4 <display7SEG2+0x388>)
 80018e2:	f000 fe7c 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 80018e6:	e0a9      	b.n	8001a3c <display7SEG2+0x3e0>
    case 7:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, RESET);
 80018e8:	2200      	movs	r2, #0
 80018ea:	2180      	movs	r1, #128	; 0x80
 80018ec:	483d      	ldr	r0, [pc, #244]	; (80019e4 <display7SEG2+0x388>)
 80018ee:	f000 fe76 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, RESET);
 80018f2:	2200      	movs	r2, #0
 80018f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018f8:	483a      	ldr	r0, [pc, #232]	; (80019e4 <display7SEG2+0x388>)
 80018fa:	f000 fe70 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, RESET);
 80018fe:	2200      	movs	r2, #0
 8001900:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001904:	4837      	ldr	r0, [pc, #220]	; (80019e4 <display7SEG2+0x388>)
 8001906:	f000 fe6a 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, SET);
 800190a:	2201      	movs	r2, #1
 800190c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001910:	4834      	ldr	r0, [pc, #208]	; (80019e4 <display7SEG2+0x388>)
 8001912:	f000 fe64 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, SET);
 8001916:	2201      	movs	r2, #1
 8001918:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800191c:	4831      	ldr	r0, [pc, #196]	; (80019e4 <display7SEG2+0x388>)
 800191e:	f000 fe5e 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, SET);
 8001922:	2201      	movs	r2, #1
 8001924:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001928:	482e      	ldr	r0, [pc, #184]	; (80019e4 <display7SEG2+0x388>)
 800192a:	f000 fe58 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, SET);
 800192e:	2201      	movs	r2, #1
 8001930:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001934:	482b      	ldr	r0, [pc, #172]	; (80019e4 <display7SEG2+0x388>)
 8001936:	f000 fe52 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 800193a:	e07f      	b.n	8001a3c <display7SEG2+0x3e0>
    case 8:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, RESET);
 800193c:	2200      	movs	r2, #0
 800193e:	2180      	movs	r1, #128	; 0x80
 8001940:	4828      	ldr	r0, [pc, #160]	; (80019e4 <display7SEG2+0x388>)
 8001942:	f000 fe4c 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, RESET);
 8001946:	2200      	movs	r2, #0
 8001948:	f44f 7180 	mov.w	r1, #256	; 0x100
 800194c:	4825      	ldr	r0, [pc, #148]	; (80019e4 <display7SEG2+0x388>)
 800194e:	f000 fe46 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, RESET);
 8001952:	2200      	movs	r2, #0
 8001954:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001958:	4822      	ldr	r0, [pc, #136]	; (80019e4 <display7SEG2+0x388>)
 800195a:	f000 fe40 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, RESET);
 800195e:	2200      	movs	r2, #0
 8001960:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001964:	481f      	ldr	r0, [pc, #124]	; (80019e4 <display7SEG2+0x388>)
 8001966:	f000 fe3a 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001970:	481c      	ldr	r0, [pc, #112]	; (80019e4 <display7SEG2+0x388>)
 8001972:	f000 fe34 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, RESET);
 8001976:	2200      	movs	r2, #0
 8001978:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800197c:	4819      	ldr	r0, [pc, #100]	; (80019e4 <display7SEG2+0x388>)
 800197e:	f000 fe2e 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, RESET);
 8001982:	2200      	movs	r2, #0
 8001984:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001988:	4816      	ldr	r0, [pc, #88]	; (80019e4 <display7SEG2+0x388>)
 800198a:	f000 fe28 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 800198e:	e055      	b.n	8001a3c <display7SEG2+0x3e0>
    case 9:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, RESET);
 8001990:	2200      	movs	r2, #0
 8001992:	2180      	movs	r1, #128	; 0x80
 8001994:	4813      	ldr	r0, [pc, #76]	; (80019e4 <display7SEG2+0x388>)
 8001996:	f000 fe22 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, RESET);
 800199a:	2200      	movs	r2, #0
 800199c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019a0:	4810      	ldr	r0, [pc, #64]	; (80019e4 <display7SEG2+0x388>)
 80019a2:	f000 fe1c 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019ac:	480d      	ldr	r0, [pc, #52]	; (80019e4 <display7SEG2+0x388>)
 80019ae:	f000 fe16 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, RESET);
 80019b2:	2200      	movs	r2, #0
 80019b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019b8:	480a      	ldr	r0, [pc, #40]	; (80019e4 <display7SEG2+0x388>)
 80019ba:	f000 fe10 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, SET);
 80019be:	2201      	movs	r2, #1
 80019c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019c4:	4807      	ldr	r0, [pc, #28]	; (80019e4 <display7SEG2+0x388>)
 80019c6:	f000 fe0a 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, RESET);
 80019ca:	2200      	movs	r2, #0
 80019cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <display7SEG2+0x388>)
 80019d2:	f000 fe04 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, RESET);
 80019d6:	2200      	movs	r2, #0
 80019d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019dc:	4801      	ldr	r0, [pc, #4]	; (80019e4 <display7SEG2+0x388>)
 80019de:	f000 fdfe 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 80019e2:	e02b      	b.n	8001a3c <display7SEG2+0x3e0>
 80019e4:	40010c00 	.word	0x40010c00
    default:
    		HAL_GPIO_WritePin(SEGA2_GPIO_Port, SEGA2_Pin, SET);
 80019e8:	2201      	movs	r2, #1
 80019ea:	2180      	movs	r1, #128	; 0x80
 80019ec:	4815      	ldr	r0, [pc, #84]	; (8001a44 <display7SEG2+0x3e8>)
 80019ee:	f000 fdf6 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGB2_GPIO_Port, SEGB2_Pin, SET);
 80019f2:	2201      	movs	r2, #1
 80019f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019f8:	4812      	ldr	r0, [pc, #72]	; (8001a44 <display7SEG2+0x3e8>)
 80019fa:	f000 fdf0 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGC2_GPIO_Port, SEGC2_Pin, SET);
 80019fe:	2201      	movs	r2, #1
 8001a00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a04:	480f      	ldr	r0, [pc, #60]	; (8001a44 <display7SEG2+0x3e8>)
 8001a06:	f000 fdea 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGD2_GPIO_Port, SEGD2_Pin, SET);
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a10:	480c      	ldr	r0, [pc, #48]	; (8001a44 <display7SEG2+0x3e8>)
 8001a12:	f000 fde4 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGE2_GPIO_Port, SEGE2_Pin, SET);
 8001a16:	2201      	movs	r2, #1
 8001a18:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a1c:	4809      	ldr	r0, [pc, #36]	; (8001a44 <display7SEG2+0x3e8>)
 8001a1e:	f000 fdde 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGF2_GPIO_Port, SEGF2_Pin, SET);
 8001a22:	2201      	movs	r2, #1
 8001a24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a28:	4806      	ldr	r0, [pc, #24]	; (8001a44 <display7SEG2+0x3e8>)
 8001a2a:	f000 fdd8 	bl	80025de <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(SEGG2_GPIO_Port, SEGG2_Pin, SET);
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a34:	4803      	ldr	r0, [pc, #12]	; (8001a44 <display7SEG2+0x3e8>)
 8001a36:	f000 fdd2 	bl	80025de <HAL_GPIO_WritePin>
    		break;
 8001a3a:	bf00      	nop
    }
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40010c00 	.word	0x40010c00

08001a48 <update7SEG>:

int * led1;
int * led2;
int led_index = 0;
void update7SEG(){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
	if (endTimer0()){
 8001a4c:	f000 fa06 	bl	8001e5c <endTimer0>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d070      	beq.n	8001b38 <update7SEG+0xf0>
		setTimer0(500);
 8001a56:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a5a:	f000 f909 	bl	8001c70 <setTimer0>
		switch(led_index){
 8001a5e:	4b37      	ldr	r3, [pc, #220]	; (8001b3c <update7SEG+0xf4>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d002      	beq.n	8001a6c <update7SEG+0x24>
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d02e      	beq.n	8001ac8 <update7SEG+0x80>
			display7SEG2(*led2 / 10);
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
			break;
		default:
			break;
 8001a6a:	e05b      	b.n	8001b24 <update7SEG+0xdc>
			SEG_PORT->ODR = 0xffff;
 8001a6c:	4b34      	ldr	r3, [pc, #208]	; (8001b40 <update7SEG+0xf8>)
 8001a6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a72:	60da      	str	r2, [r3, #12]
			display7SEG1(*led1 % 10);
 8001a74:	4b33      	ldr	r3, [pc, #204]	; (8001b44 <update7SEG+0xfc>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	4b33      	ldr	r3, [pc, #204]	; (8001b48 <update7SEG+0x100>)
 8001a7c:	fb83 1302 	smull	r1, r3, r3, r2
 8001a80:	1099      	asrs	r1, r3, #2
 8001a82:	17d3      	asrs	r3, r2, #31
 8001a84:	1ac9      	subs	r1, r1, r3
 8001a86:	460b      	mov	r3, r1
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	1ad1      	subs	r1, r2, r3
 8001a90:	4608      	mov	r0, r1
 8001a92:	f7ff fc31 	bl	80012f8 <display7SEG1>
			display7SEG2(*led1 / 10);
 8001a96:	4b2b      	ldr	r3, [pc, #172]	; (8001b44 <update7SEG+0xfc>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a2a      	ldr	r2, [pc, #168]	; (8001b48 <update7SEG+0x100>)
 8001a9e:	fb82 1203 	smull	r1, r2, r2, r3
 8001aa2:	1092      	asrs	r2, r2, #2
 8001aa4:	17db      	asrs	r3, r3, #31
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fdd7 	bl	800165c <display7SEG2>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ab4:	4825      	ldr	r0, [pc, #148]	; (8001b4c <update7SEG+0x104>)
 8001ab6:	f000 fd92 	bl	80025de <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001aba:	2201      	movs	r2, #1
 8001abc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ac0:	4822      	ldr	r0, [pc, #136]	; (8001b4c <update7SEG+0x104>)
 8001ac2:	f000 fd8c 	bl	80025de <HAL_GPIO_WritePin>
			break;
 8001ac6:	e02d      	b.n	8001b24 <update7SEG+0xdc>
			SEG_PORT->ODR = 0xffff;
 8001ac8:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <update7SEG+0xf8>)
 8001aca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ace:	60da      	str	r2, [r3, #12]
			display7SEG1(*led2 % 10);
 8001ad0:	4b1f      	ldr	r3, [pc, #124]	; (8001b50 <update7SEG+0x108>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	4b1c      	ldr	r3, [pc, #112]	; (8001b48 <update7SEG+0x100>)
 8001ad8:	fb83 1302 	smull	r1, r3, r3, r2
 8001adc:	1099      	asrs	r1, r3, #2
 8001ade:	17d3      	asrs	r3, r2, #31
 8001ae0:	1ac9      	subs	r1, r1, r3
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	1ad1      	subs	r1, r2, r3
 8001aec:	4608      	mov	r0, r1
 8001aee:	f7ff fc03 	bl	80012f8 <display7SEG1>
			display7SEG2(*led2 / 10);
 8001af2:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <update7SEG+0x108>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a13      	ldr	r2, [pc, #76]	; (8001b48 <update7SEG+0x100>)
 8001afa:	fb82 1203 	smull	r1, r2, r2, r3
 8001afe:	1092      	asrs	r2, r2, #2
 8001b00:	17db      	asrs	r3, r3, #31
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff fda9 	bl	800165c <display7SEG2>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b10:	480e      	ldr	r0, [pc, #56]	; (8001b4c <update7SEG+0x104>)
 8001b12:	f000 fd64 	bl	80025de <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001b16:	2200      	movs	r2, #0
 8001b18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b1c:	480b      	ldr	r0, [pc, #44]	; (8001b4c <update7SEG+0x104>)
 8001b1e:	f000 fd5e 	bl	80025de <HAL_GPIO_WritePin>
			break;
 8001b22:	bf00      	nop
		}
		led_index = (led_index + 1) % 2;
 8001b24:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <update7SEG+0xf4>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	bfb8      	it	lt
 8001b32:	425b      	neglt	r3, r3
 8001b34:	4a01      	ldr	r2, [pc, #4]	; (8001b3c <update7SEG+0xf4>)
 8001b36:	6013      	str	r3, [r2, #0]
	}
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20000094 	.word	0x20000094
 8001b40:	40010c00 	.word	0x40010c00
 8001b44:	20000114 	.word	0x20000114
 8001b48:	66666667 	.word	0x66666667
 8001b4c:	40010800 	.word	0x40010800
 8001b50:	20000118 	.word	0x20000118

08001b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b5a:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <HAL_MspInit+0x5c>)
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	4a14      	ldr	r2, [pc, #80]	; (8001bb0 <HAL_MspInit+0x5c>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	6193      	str	r3, [r2, #24]
 8001b66:	4b12      	ldr	r3, [pc, #72]	; (8001bb0 <HAL_MspInit+0x5c>)
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b72:	4b0f      	ldr	r3, [pc, #60]	; (8001bb0 <HAL_MspInit+0x5c>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	4a0e      	ldr	r2, [pc, #56]	; (8001bb0 <HAL_MspInit+0x5c>)
 8001b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b7c:	61d3      	str	r3, [r2, #28]
 8001b7e:	4b0c      	ldr	r3, [pc, #48]	; (8001bb0 <HAL_MspInit+0x5c>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <HAL_MspInit+0x60>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	4a04      	ldr	r2, [pc, #16]	; (8001bb4 <HAL_MspInit+0x60>)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	3714      	adds	r7, #20
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	40010000 	.word	0x40010000

08001bb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bc8:	d113      	bne.n	8001bf2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bca:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <HAL_TIM_Base_MspInit+0x44>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	4a0b      	ldr	r2, [pc, #44]	; (8001bfc <HAL_TIM_Base_MspInit+0x44>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	61d3      	str	r3, [r2, #28]
 8001bd6:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <HAL_TIM_Base_MspInit+0x44>)
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001be2:	2200      	movs	r2, #0
 8001be4:	2100      	movs	r1, #0
 8001be6:	201c      	movs	r0, #28
 8001be8:	f000 fb31 	bl	800224e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bec:	201c      	movs	r0, #28
 8001bee:	f000 fb4a 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001bf2:	bf00      	nop
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40021000 	.word	0x40021000

08001c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c04:	e7fe      	b.n	8001c04 <NMI_Handler+0x4>

08001c06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c0a:	e7fe      	b.n	8001c0a <HardFault_Handler+0x4>

08001c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <MemManage_Handler+0x4>

08001c12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c16:	e7fe      	b.n	8001c16 <BusFault_Handler+0x4>

08001c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <UsageFault_Handler+0x4>

08001c1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr

08001c2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bc80      	pop	{r7}
 8001c34:	4770      	bx	lr

08001c36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr

08001c42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c46:	f000 fa0f 	bl	8002068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
	...

08001c50 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c54:	4802      	ldr	r0, [pc, #8]	; (8001c60 <TIM2_IRQHandler+0x10>)
 8001c56:	f001 f96b 	bl	8002f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200000cc 	.word	0x200000cc

08001c64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bc80      	pop	{r7}
 8001c6e:	4770      	bx	lr

08001c70 <setTimer0>:
int timer1_flag = 0;
int timer2_flag = 0;
int timer3_flag = 0;
int timer4_flag = 0;

void setTimer0 (int duration){
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
	timer0_counter = duration/10;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a08      	ldr	r2, [pc, #32]	; (8001c9c <setTimer0+0x2c>)
 8001c7c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c80:	1092      	asrs	r2, r2, #2
 8001c82:	17db      	asrs	r3, r3, #31
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	4a06      	ldr	r2, [pc, #24]	; (8001ca0 <setTimer0+0x30>)
 8001c88:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8001c8a:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <setTimer0+0x34>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	66666667 	.word	0x66666667
 8001ca0:	20000098 	.word	0x20000098
 8001ca4:	200000ac 	.word	0x200000ac

08001ca8 <setTimer1>:
void setTimer1 (int duration){
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/10;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a08      	ldr	r2, [pc, #32]	; (8001cd4 <setTimer1+0x2c>)
 8001cb4:	fb82 1203 	smull	r1, r2, r2, r3
 8001cb8:	1092      	asrs	r2, r2, #2
 8001cba:	17db      	asrs	r3, r3, #31
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	4a06      	ldr	r2, [pc, #24]	; (8001cd8 <setTimer1+0x30>)
 8001cc0:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001cc2:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <setTimer1+0x34>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	66666667 	.word	0x66666667
 8001cd8:	2000009c 	.word	0x2000009c
 8001cdc:	200000b0 	.word	0x200000b0

08001ce0 <setTimer2>:
void setTimer2 (int duration){
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/10;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a08      	ldr	r2, [pc, #32]	; (8001d0c <setTimer2+0x2c>)
 8001cec:	fb82 1203 	smull	r1, r2, r2, r3
 8001cf0:	1092      	asrs	r2, r2, #2
 8001cf2:	17db      	asrs	r3, r3, #31
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	4a06      	ldr	r2, [pc, #24]	; (8001d10 <setTimer2+0x30>)
 8001cf8:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <setTimer2+0x34>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	66666667 	.word	0x66666667
 8001d10:	200000a0 	.word	0x200000a0
 8001d14:	200000b4 	.word	0x200000b4

08001d18 <setTimer3>:
void setTimer3 (int duration){
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/10;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a08      	ldr	r2, [pc, #32]	; (8001d44 <setTimer3+0x2c>)
 8001d24:	fb82 1203 	smull	r1, r2, r2, r3
 8001d28:	1092      	asrs	r2, r2, #2
 8001d2a:	17db      	asrs	r3, r3, #31
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	4a06      	ldr	r2, [pc, #24]	; (8001d48 <setTimer3+0x30>)
 8001d30:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001d32:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <setTimer3+0x34>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bc80      	pop	{r7}
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	66666667 	.word	0x66666667
 8001d48:	200000a4 	.word	0x200000a4
 8001d4c:	200000b8 	.word	0x200000b8

08001d50 <setTimer4>:
void setTimer4 (int duration){
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/10;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a08      	ldr	r2, [pc, #32]	; (8001d7c <setTimer4+0x2c>)
 8001d5c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d60:	1092      	asrs	r2, r2, #2
 8001d62:	17db      	asrs	r3, r3, #31
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	4a06      	ldr	r2, [pc, #24]	; (8001d80 <setTimer4+0x30>)
 8001d68:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <setTimer4+0x34>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	66666667 	.word	0x66666667
 8001d80:	200000a8 	.word	0x200000a8
 8001d84:	200000bc 	.word	0x200000bc

08001d88 <timerRun>:

void timerRun(){
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
	if (timer0_counter > 0){
 8001d8c:	4b29      	ldr	r3, [pc, #164]	; (8001e34 <timerRun+0xac>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	dd0b      	ble.n	8001dac <timerRun+0x24>
		timer0_counter--;
 8001d94:	4b27      	ldr	r3, [pc, #156]	; (8001e34 <timerRun+0xac>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	4a26      	ldr	r2, [pc, #152]	; (8001e34 <timerRun+0xac>)
 8001d9c:	6013      	str	r3, [r2, #0]
		if (timer0_counter <= 0) timer0_flag = 1;
 8001d9e:	4b25      	ldr	r3, [pc, #148]	; (8001e34 <timerRun+0xac>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	dc02      	bgt.n	8001dac <timerRun+0x24>
 8001da6:	4b24      	ldr	r3, [pc, #144]	; (8001e38 <timerRun+0xb0>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	601a      	str	r2, [r3, #0]
	}
	if (timer1_counter > 0){
 8001dac:	4b23      	ldr	r3, [pc, #140]	; (8001e3c <timerRun+0xb4>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	dd0b      	ble.n	8001dcc <timerRun+0x44>
		timer1_counter--;
 8001db4:	4b21      	ldr	r3, [pc, #132]	; (8001e3c <timerRun+0xb4>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	3b01      	subs	r3, #1
 8001dba:	4a20      	ldr	r2, [pc, #128]	; (8001e3c <timerRun+0xb4>)
 8001dbc:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) timer1_flag = 1;
 8001dbe:	4b1f      	ldr	r3, [pc, #124]	; (8001e3c <timerRun+0xb4>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	dc02      	bgt.n	8001dcc <timerRun+0x44>
 8001dc6:	4b1e      	ldr	r3, [pc, #120]	; (8001e40 <timerRun+0xb8>)
 8001dc8:	2201      	movs	r2, #1
 8001dca:	601a      	str	r2, [r3, #0]
	}
	if (timer2_counter > 0){
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <timerRun+0xbc>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	dd0b      	ble.n	8001dec <timerRun+0x64>
		timer2_counter--;
 8001dd4:	4b1b      	ldr	r3, [pc, #108]	; (8001e44 <timerRun+0xbc>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	4a1a      	ldr	r2, [pc, #104]	; (8001e44 <timerRun+0xbc>)
 8001ddc:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) timer2_flag = 1;
 8001dde:	4b19      	ldr	r3, [pc, #100]	; (8001e44 <timerRun+0xbc>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	dc02      	bgt.n	8001dec <timerRun+0x64>
 8001de6:	4b18      	ldr	r3, [pc, #96]	; (8001e48 <timerRun+0xc0>)
 8001de8:	2201      	movs	r2, #1
 8001dea:	601a      	str	r2, [r3, #0]
	}
	if (timer3_counter > 0){
 8001dec:	4b17      	ldr	r3, [pc, #92]	; (8001e4c <timerRun+0xc4>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	dd0b      	ble.n	8001e0c <timerRun+0x84>
		timer3_counter--;
 8001df4:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <timerRun+0xc4>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	4a14      	ldr	r2, [pc, #80]	; (8001e4c <timerRun+0xc4>)
 8001dfc:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0) timer3_flag = 1;
 8001dfe:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <timerRun+0xc4>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	dc02      	bgt.n	8001e0c <timerRun+0x84>
 8001e06:	4b12      	ldr	r3, [pc, #72]	; (8001e50 <timerRun+0xc8>)
 8001e08:	2201      	movs	r2, #1
 8001e0a:	601a      	str	r2, [r3, #0]
	}
	if (timer4_counter > 0){
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <timerRun+0xcc>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	dd0b      	ble.n	8001e2c <timerRun+0xa4>
		timer4_counter--;
 8001e14:	4b0f      	ldr	r3, [pc, #60]	; (8001e54 <timerRun+0xcc>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	4a0e      	ldr	r2, [pc, #56]	; (8001e54 <timerRun+0xcc>)
 8001e1c:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0) timer4_flag = 1;
 8001e1e:	4b0d      	ldr	r3, [pc, #52]	; (8001e54 <timerRun+0xcc>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	dc02      	bgt.n	8001e2c <timerRun+0xa4>
 8001e26:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <timerRun+0xd0>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	601a      	str	r2, [r3, #0]
	}
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr
 8001e34:	20000098 	.word	0x20000098
 8001e38:	200000ac 	.word	0x200000ac
 8001e3c:	2000009c 	.word	0x2000009c
 8001e40:	200000b0 	.word	0x200000b0
 8001e44:	200000a0 	.word	0x200000a0
 8001e48:	200000b4 	.word	0x200000b4
 8001e4c:	200000a4 	.word	0x200000a4
 8001e50:	200000b8 	.word	0x200000b8
 8001e54:	200000a8 	.word	0x200000a8
 8001e58:	200000bc 	.word	0x200000bc

08001e5c <endTimer0>:

int endTimer0(){
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
	if (timer0_flag == 1){
 8001e60:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <endTimer0+0x20>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d104      	bne.n	8001e72 <endTimer0+0x16>
		timer0_flag = 0;
 8001e68:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <endTimer0+0x20>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
		return 1;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e000      	b.n	8001e74 <endTimer0+0x18>
	}else return 0;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr
 8001e7c:	200000ac 	.word	0x200000ac

08001e80 <endTimer1>:

int endTimer1(){
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
	if (timer1_flag == 1){
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <endTimer1+0x20>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d104      	bne.n	8001e96 <endTimer1+0x16>
		timer1_flag = 0;
 8001e8c:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <endTimer1+0x20>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	601a      	str	r2, [r3, #0]
		return 1;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e000      	b.n	8001e98 <endTimer1+0x18>
	}else return 0;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr
 8001ea0:	200000b0 	.word	0x200000b0

08001ea4 <endTimer2>:

int endTimer2(){
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
	if (timer2_flag == 1){
 8001ea8:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <endTimer2+0x20>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d104      	bne.n	8001eba <endTimer2+0x16>
		timer2_flag = 0;
 8001eb0:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <endTimer2+0x20>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
		return 1;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e000      	b.n	8001ebc <endTimer2+0x18>
	}else return 0;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr
 8001ec4:	200000b4 	.word	0x200000b4

08001ec8 <endTimer3>:

int endTimer3(){
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
	if (timer3_flag == 1){
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <endTimer3+0x20>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d104      	bne.n	8001ede <endTimer3+0x16>
		timer3_flag = 0;
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <endTimer3+0x20>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
		return 1;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e000      	b.n	8001ee0 <endTimer3+0x18>
	}else return 0;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr
 8001ee8:	200000b8 	.word	0x200000b8

08001eec <endTimer4>:

int endTimer4(){
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
	if (timer4_flag == 1){
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <endTimer4+0x20>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d104      	bne.n	8001f02 <endTimer4+0x16>
		timer4_flag = 0;
 8001ef8:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <endTimer4+0x20>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
		return 1;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e000      	b.n	8001f04 <endTimer4+0x18>
	}else return 0;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	200000bc 	.word	0x200000bc

08001f10 <clearTimer1>:
void clearTimer0(){
	timer0_counter = 0;
	timer0_flag = 0;
}

void clearTimer1(){
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
	timer1_counter = 0;
 8001f14:	4b04      	ldr	r3, [pc, #16]	; (8001f28 <clearTimer1+0x18>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
	timer1_flag = 0;
 8001f1a:	4b04      	ldr	r3, [pc, #16]	; (8001f2c <clearTimer1+0x1c>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
}
 8001f20:	bf00      	nop
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr
 8001f28:	2000009c 	.word	0x2000009c
 8001f2c:	200000b0 	.word	0x200000b0

08001f30 <clearTimer2>:

void clearTimer2(){
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
	timer2_counter = 0;
 8001f34:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <clearTimer2+0x18>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]
	timer2_flag = 0;
 8001f3a:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <clearTimer2+0x1c>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr
 8001f48:	200000a0 	.word	0x200000a0
 8001f4c:	200000b4 	.word	0x200000b4

08001f50 <clearTimer3>:

void clearTimer3(){
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
	timer3_counter = 0;
 8001f54:	4b04      	ldr	r3, [pc, #16]	; (8001f68 <clearTimer3+0x18>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
	timer3_flag = 0;
 8001f5a:	4b04      	ldr	r3, [pc, #16]	; (8001f6c <clearTimer3+0x1c>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	200000a4 	.word	0x200000a4
 8001f6c:	200000b8 	.word	0x200000b8

08001f70 <clearTimer4>:

void clearTimer4(){
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
	timer4_counter = 0;
 8001f74:	4b04      	ldr	r3, [pc, #16]	; (8001f88 <clearTimer4+0x18>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
	timer4_flag = 0;
 8001f7a:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <clearTimer4+0x1c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr
 8001f88:	200000a8 	.word	0x200000a8
 8001f8c:	200000bc 	.word	0x200000bc

08001f90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f90:	f7ff fe68 	bl	8001c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f94:	480b      	ldr	r0, [pc, #44]	; (8001fc4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f96:	490c      	ldr	r1, [pc, #48]	; (8001fc8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f98:	4a0c      	ldr	r2, [pc, #48]	; (8001fcc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f9c:	e002      	b.n	8001fa4 <LoopCopyDataInit>

08001f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fa2:	3304      	adds	r3, #4

08001fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa8:	d3f9      	bcc.n	8001f9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001faa:	4a09      	ldr	r2, [pc, #36]	; (8001fd0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fac:	4c09      	ldr	r4, [pc, #36]	; (8001fd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fb0:	e001      	b.n	8001fb6 <LoopFillZerobss>

08001fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb4:	3204      	adds	r2, #4

08001fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb8:	d3fb      	bcc.n	8001fb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fba:	f001 faf9 	bl	80035b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fbe:	f7ff f883 	bl	80010c8 <main>
  bx lr
 8001fc2:	4770      	bx	lr
  ldr r0, =_sdata
 8001fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fc8:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8001fcc:	0800364c 	.word	0x0800364c
  ldr r2, =_sbss
 8001fd0:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8001fd4:	20000120 	.word	0x20000120

08001fd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fd8:	e7fe      	b.n	8001fd8 <ADC1_2_IRQHandler>
	...

08001fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fe0:	4b08      	ldr	r3, [pc, #32]	; (8002004 <HAL_Init+0x28>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a07      	ldr	r2, [pc, #28]	; (8002004 <HAL_Init+0x28>)
 8001fe6:	f043 0310 	orr.w	r3, r3, #16
 8001fea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fec:	2003      	movs	r0, #3
 8001fee:	f000 f923 	bl	8002238 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ff2:	200f      	movs	r0, #15
 8001ff4:	f000 f808 	bl	8002008 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff8:	f7ff fdac 	bl	8001b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40022000 	.word	0x40022000

08002008 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <HAL_InitTick+0x54>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4b12      	ldr	r3, [pc, #72]	; (8002060 <HAL_InitTick+0x58>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	4619      	mov	r1, r3
 800201a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800201e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002022:	fbb2 f3f3 	udiv	r3, r2, r3
 8002026:	4618      	mov	r0, r3
 8002028:	f000 f93b 	bl	80022a2 <HAL_SYSTICK_Config>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e00e      	b.n	8002054 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2b0f      	cmp	r3, #15
 800203a:	d80a      	bhi.n	8002052 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800203c:	2200      	movs	r2, #0
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	f04f 30ff 	mov.w	r0, #4294967295
 8002044:	f000 f903 	bl	800224e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002048:	4a06      	ldr	r2, [pc, #24]	; (8002064 <HAL_InitTick+0x5c>)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800204e:	2300      	movs	r3, #0
 8002050:	e000      	b.n	8002054 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
}
 8002054:	4618      	mov	r0, r3
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000040 	.word	0x20000040
 8002060:	20000048 	.word	0x20000048
 8002064:	20000044 	.word	0x20000044

08002068 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800206c:	4b05      	ldr	r3, [pc, #20]	; (8002084 <HAL_IncTick+0x1c>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	461a      	mov	r2, r3
 8002072:	4b05      	ldr	r3, [pc, #20]	; (8002088 <HAL_IncTick+0x20>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4413      	add	r3, r2
 8002078:	4a03      	ldr	r2, [pc, #12]	; (8002088 <HAL_IncTick+0x20>)
 800207a:	6013      	str	r3, [r2, #0]
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr
 8002084:	20000048 	.word	0x20000048
 8002088:	2000011c 	.word	0x2000011c

0800208c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return uwTick;
 8002090:	4b02      	ldr	r3, [pc, #8]	; (800209c <HAL_GetTick+0x10>)
 8002092:	681b      	ldr	r3, [r3, #0]
}
 8002094:	4618      	mov	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr
 800209c:	2000011c 	.word	0x2000011c

080020a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b0:	4b0c      	ldr	r3, [pc, #48]	; (80020e4 <__NVIC_SetPriorityGrouping+0x44>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020bc:	4013      	ands	r3, r2
 80020be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d2:	4a04      	ldr	r2, [pc, #16]	; (80020e4 <__NVIC_SetPriorityGrouping+0x44>)
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	60d3      	str	r3, [r2, #12]
}
 80020d8:	bf00      	nop
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc80      	pop	{r7}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	e000ed00 	.word	0xe000ed00

080020e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020ec:	4b04      	ldr	r3, [pc, #16]	; (8002100 <__NVIC_GetPriorityGrouping+0x18>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	0a1b      	lsrs	r3, r3, #8
 80020f2:	f003 0307 	and.w	r3, r3, #7
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	2b00      	cmp	r3, #0
 8002114:	db0b      	blt.n	800212e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	f003 021f 	and.w	r2, r3, #31
 800211c:	4906      	ldr	r1, [pc, #24]	; (8002138 <__NVIC_EnableIRQ+0x34>)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	095b      	lsrs	r3, r3, #5
 8002124:	2001      	movs	r0, #1
 8002126:	fa00 f202 	lsl.w	r2, r0, r2
 800212a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr
 8002138:	e000e100 	.word	0xe000e100

0800213c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	6039      	str	r1, [r7, #0]
 8002146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214c:	2b00      	cmp	r3, #0
 800214e:	db0a      	blt.n	8002166 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	b2da      	uxtb	r2, r3
 8002154:	490c      	ldr	r1, [pc, #48]	; (8002188 <__NVIC_SetPriority+0x4c>)
 8002156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215a:	0112      	lsls	r2, r2, #4
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	440b      	add	r3, r1
 8002160:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002164:	e00a      	b.n	800217c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4908      	ldr	r1, [pc, #32]	; (800218c <__NVIC_SetPriority+0x50>)
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	3b04      	subs	r3, #4
 8002174:	0112      	lsls	r2, r2, #4
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	440b      	add	r3, r1
 800217a:	761a      	strb	r2, [r3, #24]
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	bc80      	pop	{r7}
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	e000e100 	.word	0xe000e100
 800218c:	e000ed00 	.word	0xe000ed00

08002190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002190:	b480      	push	{r7}
 8002192:	b089      	sub	sp, #36	; 0x24
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	f1c3 0307 	rsb	r3, r3, #7
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	bf28      	it	cs
 80021ae:	2304      	movcs	r3, #4
 80021b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3304      	adds	r3, #4
 80021b6:	2b06      	cmp	r3, #6
 80021b8:	d902      	bls.n	80021c0 <NVIC_EncodePriority+0x30>
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	3b03      	subs	r3, #3
 80021be:	e000      	b.n	80021c2 <NVIC_EncodePriority+0x32>
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c4:	f04f 32ff 	mov.w	r2, #4294967295
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43da      	mvns	r2, r3
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	401a      	ands	r2, r3
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d8:	f04f 31ff 	mov.w	r1, #4294967295
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	fa01 f303 	lsl.w	r3, r1, r3
 80021e2:	43d9      	mvns	r1, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e8:	4313      	orrs	r3, r2
         );
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3724      	adds	r7, #36	; 0x24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr

080021f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3b01      	subs	r3, #1
 8002200:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002204:	d301      	bcc.n	800220a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002206:	2301      	movs	r3, #1
 8002208:	e00f      	b.n	800222a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800220a:	4a0a      	ldr	r2, [pc, #40]	; (8002234 <SysTick_Config+0x40>)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3b01      	subs	r3, #1
 8002210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002212:	210f      	movs	r1, #15
 8002214:	f04f 30ff 	mov.w	r0, #4294967295
 8002218:	f7ff ff90 	bl	800213c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800221c:	4b05      	ldr	r3, [pc, #20]	; (8002234 <SysTick_Config+0x40>)
 800221e:	2200      	movs	r2, #0
 8002220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002222:	4b04      	ldr	r3, [pc, #16]	; (8002234 <SysTick_Config+0x40>)
 8002224:	2207      	movs	r2, #7
 8002226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	e000e010 	.word	0xe000e010

08002238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff ff2d 	bl	80020a0 <__NVIC_SetPriorityGrouping>
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800224e:	b580      	push	{r7, lr}
 8002250:	b086      	sub	sp, #24
 8002252:	af00      	add	r7, sp, #0
 8002254:	4603      	mov	r3, r0
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
 800225a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002260:	f7ff ff42 	bl	80020e8 <__NVIC_GetPriorityGrouping>
 8002264:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	68b9      	ldr	r1, [r7, #8]
 800226a:	6978      	ldr	r0, [r7, #20]
 800226c:	f7ff ff90 	bl	8002190 <NVIC_EncodePriority>
 8002270:	4602      	mov	r2, r0
 8002272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002276:	4611      	mov	r1, r2
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff ff5f 	bl	800213c <__NVIC_SetPriority>
}
 800227e:	bf00      	nop
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	4603      	mov	r3, r0
 800228e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff35 	bl	8002104 <__NVIC_EnableIRQ>
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff ffa2 	bl	80021f4 <SysTick_Config>
 80022b0:	4603      	mov	r3, r0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
	...

080022bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022bc:	b480      	push	{r7}
 80022be:	b08b      	sub	sp, #44	; 0x2c
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022c6:	2300      	movs	r3, #0
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022ca:	2300      	movs	r3, #0
 80022cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ce:	e148      	b.n	8002562 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022d0:	2201      	movs	r2, #1
 80022d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	69fa      	ldr	r2, [r7, #28]
 80022e0:	4013      	ands	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	f040 8137 	bne.w	800255c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	4aa3      	ldr	r2, [pc, #652]	; (8002580 <HAL_GPIO_Init+0x2c4>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d05e      	beq.n	80023b6 <HAL_GPIO_Init+0xfa>
 80022f8:	4aa1      	ldr	r2, [pc, #644]	; (8002580 <HAL_GPIO_Init+0x2c4>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d875      	bhi.n	80023ea <HAL_GPIO_Init+0x12e>
 80022fe:	4aa1      	ldr	r2, [pc, #644]	; (8002584 <HAL_GPIO_Init+0x2c8>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d058      	beq.n	80023b6 <HAL_GPIO_Init+0xfa>
 8002304:	4a9f      	ldr	r2, [pc, #636]	; (8002584 <HAL_GPIO_Init+0x2c8>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d86f      	bhi.n	80023ea <HAL_GPIO_Init+0x12e>
 800230a:	4a9f      	ldr	r2, [pc, #636]	; (8002588 <HAL_GPIO_Init+0x2cc>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d052      	beq.n	80023b6 <HAL_GPIO_Init+0xfa>
 8002310:	4a9d      	ldr	r2, [pc, #628]	; (8002588 <HAL_GPIO_Init+0x2cc>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d869      	bhi.n	80023ea <HAL_GPIO_Init+0x12e>
 8002316:	4a9d      	ldr	r2, [pc, #628]	; (800258c <HAL_GPIO_Init+0x2d0>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d04c      	beq.n	80023b6 <HAL_GPIO_Init+0xfa>
 800231c:	4a9b      	ldr	r2, [pc, #620]	; (800258c <HAL_GPIO_Init+0x2d0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d863      	bhi.n	80023ea <HAL_GPIO_Init+0x12e>
 8002322:	4a9b      	ldr	r2, [pc, #620]	; (8002590 <HAL_GPIO_Init+0x2d4>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d046      	beq.n	80023b6 <HAL_GPIO_Init+0xfa>
 8002328:	4a99      	ldr	r2, [pc, #612]	; (8002590 <HAL_GPIO_Init+0x2d4>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d85d      	bhi.n	80023ea <HAL_GPIO_Init+0x12e>
 800232e:	2b12      	cmp	r3, #18
 8002330:	d82a      	bhi.n	8002388 <HAL_GPIO_Init+0xcc>
 8002332:	2b12      	cmp	r3, #18
 8002334:	d859      	bhi.n	80023ea <HAL_GPIO_Init+0x12e>
 8002336:	a201      	add	r2, pc, #4	; (adr r2, 800233c <HAL_GPIO_Init+0x80>)
 8002338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800233c:	080023b7 	.word	0x080023b7
 8002340:	08002391 	.word	0x08002391
 8002344:	080023a3 	.word	0x080023a3
 8002348:	080023e5 	.word	0x080023e5
 800234c:	080023eb 	.word	0x080023eb
 8002350:	080023eb 	.word	0x080023eb
 8002354:	080023eb 	.word	0x080023eb
 8002358:	080023eb 	.word	0x080023eb
 800235c:	080023eb 	.word	0x080023eb
 8002360:	080023eb 	.word	0x080023eb
 8002364:	080023eb 	.word	0x080023eb
 8002368:	080023eb 	.word	0x080023eb
 800236c:	080023eb 	.word	0x080023eb
 8002370:	080023eb 	.word	0x080023eb
 8002374:	080023eb 	.word	0x080023eb
 8002378:	080023eb 	.word	0x080023eb
 800237c:	080023eb 	.word	0x080023eb
 8002380:	08002399 	.word	0x08002399
 8002384:	080023ad 	.word	0x080023ad
 8002388:	4a82      	ldr	r2, [pc, #520]	; (8002594 <HAL_GPIO_Init+0x2d8>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d013      	beq.n	80023b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800238e:	e02c      	b.n	80023ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	623b      	str	r3, [r7, #32]
          break;
 8002396:	e029      	b.n	80023ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	3304      	adds	r3, #4
 800239e:	623b      	str	r3, [r7, #32]
          break;
 80023a0:	e024      	b.n	80023ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	3308      	adds	r3, #8
 80023a8:	623b      	str	r3, [r7, #32]
          break;
 80023aa:	e01f      	b.n	80023ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	330c      	adds	r3, #12
 80023b2:	623b      	str	r3, [r7, #32]
          break;
 80023b4:	e01a      	b.n	80023ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d102      	bne.n	80023c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023be:	2304      	movs	r3, #4
 80023c0:	623b      	str	r3, [r7, #32]
          break;
 80023c2:	e013      	b.n	80023ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d105      	bne.n	80023d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023cc:	2308      	movs	r3, #8
 80023ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	69fa      	ldr	r2, [r7, #28]
 80023d4:	611a      	str	r2, [r3, #16]
          break;
 80023d6:	e009      	b.n	80023ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023d8:	2308      	movs	r3, #8
 80023da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	69fa      	ldr	r2, [r7, #28]
 80023e0:	615a      	str	r2, [r3, #20]
          break;
 80023e2:	e003      	b.n	80023ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023e4:	2300      	movs	r3, #0
 80023e6:	623b      	str	r3, [r7, #32]
          break;
 80023e8:	e000      	b.n	80023ec <HAL_GPIO_Init+0x130>
          break;
 80023ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	2bff      	cmp	r3, #255	; 0xff
 80023f0:	d801      	bhi.n	80023f6 <HAL_GPIO_Init+0x13a>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	e001      	b.n	80023fa <HAL_GPIO_Init+0x13e>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3304      	adds	r3, #4
 80023fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	2bff      	cmp	r3, #255	; 0xff
 8002400:	d802      	bhi.n	8002408 <HAL_GPIO_Init+0x14c>
 8002402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	e002      	b.n	800240e <HAL_GPIO_Init+0x152>
 8002408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240a:	3b08      	subs	r3, #8
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	210f      	movs	r1, #15
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	fa01 f303 	lsl.w	r3, r1, r3
 800241c:	43db      	mvns	r3, r3
 800241e:	401a      	ands	r2, r3
 8002420:	6a39      	ldr	r1, [r7, #32]
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	fa01 f303 	lsl.w	r3, r1, r3
 8002428:	431a      	orrs	r2, r3
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 8090 	beq.w	800255c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800243c:	4b56      	ldr	r3, [pc, #344]	; (8002598 <HAL_GPIO_Init+0x2dc>)
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	4a55      	ldr	r2, [pc, #340]	; (8002598 <HAL_GPIO_Init+0x2dc>)
 8002442:	f043 0301 	orr.w	r3, r3, #1
 8002446:	6193      	str	r3, [r2, #24]
 8002448:	4b53      	ldr	r3, [pc, #332]	; (8002598 <HAL_GPIO_Init+0x2dc>)
 800244a:	699b      	ldr	r3, [r3, #24]
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002454:	4a51      	ldr	r2, [pc, #324]	; (800259c <HAL_GPIO_Init+0x2e0>)
 8002456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002458:	089b      	lsrs	r3, r3, #2
 800245a:	3302      	adds	r3, #2
 800245c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002460:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002464:	f003 0303 	and.w	r3, r3, #3
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	220f      	movs	r2, #15
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	4013      	ands	r3, r2
 8002476:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a49      	ldr	r2, [pc, #292]	; (80025a0 <HAL_GPIO_Init+0x2e4>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d00d      	beq.n	800249c <HAL_GPIO_Init+0x1e0>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a48      	ldr	r2, [pc, #288]	; (80025a4 <HAL_GPIO_Init+0x2e8>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d007      	beq.n	8002498 <HAL_GPIO_Init+0x1dc>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4a47      	ldr	r2, [pc, #284]	; (80025a8 <HAL_GPIO_Init+0x2ec>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d101      	bne.n	8002494 <HAL_GPIO_Init+0x1d8>
 8002490:	2302      	movs	r3, #2
 8002492:	e004      	b.n	800249e <HAL_GPIO_Init+0x1e2>
 8002494:	2303      	movs	r3, #3
 8002496:	e002      	b.n	800249e <HAL_GPIO_Init+0x1e2>
 8002498:	2301      	movs	r3, #1
 800249a:	e000      	b.n	800249e <HAL_GPIO_Init+0x1e2>
 800249c:	2300      	movs	r3, #0
 800249e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024a0:	f002 0203 	and.w	r2, r2, #3
 80024a4:	0092      	lsls	r2, r2, #2
 80024a6:	4093      	lsls	r3, r2
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024ae:	493b      	ldr	r1, [pc, #236]	; (800259c <HAL_GPIO_Init+0x2e0>)
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	089b      	lsrs	r3, r3, #2
 80024b4:	3302      	adds	r3, #2
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d006      	beq.n	80024d6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024c8:	4b38      	ldr	r3, [pc, #224]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	4937      	ldr	r1, [pc, #220]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	608b      	str	r3, [r1, #8]
 80024d4:	e006      	b.n	80024e4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024d6:	4b35      	ldr	r3, [pc, #212]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	43db      	mvns	r3, r3
 80024de:	4933      	ldr	r1, [pc, #204]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d006      	beq.n	80024fe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024f0:	4b2e      	ldr	r3, [pc, #184]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 80024f2:	68da      	ldr	r2, [r3, #12]
 80024f4:	492d      	ldr	r1, [pc, #180]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	60cb      	str	r3, [r1, #12]
 80024fc:	e006      	b.n	800250c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024fe:	4b2b      	ldr	r3, [pc, #172]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 8002500:	68da      	ldr	r2, [r3, #12]
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	43db      	mvns	r3, r3
 8002506:	4929      	ldr	r1, [pc, #164]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 8002508:	4013      	ands	r3, r2
 800250a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d006      	beq.n	8002526 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002518:	4b24      	ldr	r3, [pc, #144]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	4923      	ldr	r1, [pc, #140]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	4313      	orrs	r3, r2
 8002522:	604b      	str	r3, [r1, #4]
 8002524:	e006      	b.n	8002534 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002526:	4b21      	ldr	r3, [pc, #132]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	43db      	mvns	r3, r3
 800252e:	491f      	ldr	r1, [pc, #124]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 8002530:	4013      	ands	r3, r2
 8002532:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d006      	beq.n	800254e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002540:	4b1a      	ldr	r3, [pc, #104]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	4919      	ldr	r1, [pc, #100]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	4313      	orrs	r3, r2
 800254a:	600b      	str	r3, [r1, #0]
 800254c:	e006      	b.n	800255c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800254e:	4b17      	ldr	r3, [pc, #92]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	43db      	mvns	r3, r3
 8002556:	4915      	ldr	r1, [pc, #84]	; (80025ac <HAL_GPIO_Init+0x2f0>)
 8002558:	4013      	ands	r3, r2
 800255a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800255c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255e:	3301      	adds	r3, #1
 8002560:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002568:	fa22 f303 	lsr.w	r3, r2, r3
 800256c:	2b00      	cmp	r3, #0
 800256e:	f47f aeaf 	bne.w	80022d0 <HAL_GPIO_Init+0x14>
  }
}
 8002572:	bf00      	nop
 8002574:	bf00      	nop
 8002576:	372c      	adds	r7, #44	; 0x2c
 8002578:	46bd      	mov	sp, r7
 800257a:	bc80      	pop	{r7}
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	10320000 	.word	0x10320000
 8002584:	10310000 	.word	0x10310000
 8002588:	10220000 	.word	0x10220000
 800258c:	10210000 	.word	0x10210000
 8002590:	10120000 	.word	0x10120000
 8002594:	10110000 	.word	0x10110000
 8002598:	40021000 	.word	0x40021000
 800259c:	40010000 	.word	0x40010000
 80025a0:	40010800 	.word	0x40010800
 80025a4:	40010c00 	.word	0x40010c00
 80025a8:	40011000 	.word	0x40011000
 80025ac:	40010400 	.word	0x40010400

080025b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	460b      	mov	r3, r1
 80025ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	887b      	ldrh	r3, [r7, #2]
 80025c2:	4013      	ands	r3, r2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025c8:	2301      	movs	r3, #1
 80025ca:	73fb      	strb	r3, [r7, #15]
 80025cc:	e001      	b.n	80025d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025ce:	2300      	movs	r3, #0
 80025d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025de:	b480      	push	{r7}
 80025e0:	b083      	sub	sp, #12
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	460b      	mov	r3, r1
 80025e8:	807b      	strh	r3, [r7, #2]
 80025ea:	4613      	mov	r3, r2
 80025ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025ee:	787b      	ldrb	r3, [r7, #1]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025f4:	887a      	ldrh	r2, [r7, #2]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025fa:	e003      	b.n	8002604 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025fc:	887b      	ldrh	r3, [r7, #2]
 80025fe:	041a      	lsls	r2, r3, #16
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	611a      	str	r2, [r3, #16]
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr

0800260e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800260e:	b480      	push	{r7}
 8002610:	b085      	sub	sp, #20
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
 8002616:	460b      	mov	r3, r1
 8002618:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002620:	887a      	ldrh	r2, [r7, #2]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	4013      	ands	r3, r2
 8002626:	041a      	lsls	r2, r3, #16
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	43d9      	mvns	r1, r3
 800262c:	887b      	ldrh	r3, [r7, #2]
 800262e:	400b      	ands	r3, r1
 8002630:	431a      	orrs	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	611a      	str	r2, [r3, #16]
}
 8002636:	bf00      	nop
 8002638:	3714      	adds	r7, #20
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr

08002640 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e26c      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	2b00      	cmp	r3, #0
 800265c:	f000 8087 	beq.w	800276e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002660:	4b92      	ldr	r3, [pc, #584]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 030c 	and.w	r3, r3, #12
 8002668:	2b04      	cmp	r3, #4
 800266a:	d00c      	beq.n	8002686 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800266c:	4b8f      	ldr	r3, [pc, #572]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f003 030c 	and.w	r3, r3, #12
 8002674:	2b08      	cmp	r3, #8
 8002676:	d112      	bne.n	800269e <HAL_RCC_OscConfig+0x5e>
 8002678:	4b8c      	ldr	r3, [pc, #560]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002684:	d10b      	bne.n	800269e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002686:	4b89      	ldr	r3, [pc, #548]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d06c      	beq.n	800276c <HAL_RCC_OscConfig+0x12c>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d168      	bne.n	800276c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e246      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a6:	d106      	bne.n	80026b6 <HAL_RCC_OscConfig+0x76>
 80026a8:	4b80      	ldr	r3, [pc, #512]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a7f      	ldr	r2, [pc, #508]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026b2:	6013      	str	r3, [r2, #0]
 80026b4:	e02e      	b.n	8002714 <HAL_RCC_OscConfig+0xd4>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d10c      	bne.n	80026d8 <HAL_RCC_OscConfig+0x98>
 80026be:	4b7b      	ldr	r3, [pc, #492]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a7a      	ldr	r2, [pc, #488]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	4b78      	ldr	r3, [pc, #480]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a77      	ldr	r2, [pc, #476]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	e01d      	b.n	8002714 <HAL_RCC_OscConfig+0xd4>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026e0:	d10c      	bne.n	80026fc <HAL_RCC_OscConfig+0xbc>
 80026e2:	4b72      	ldr	r3, [pc, #456]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a71      	ldr	r2, [pc, #452]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026ec:	6013      	str	r3, [r2, #0]
 80026ee:	4b6f      	ldr	r3, [pc, #444]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a6e      	ldr	r2, [pc, #440]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	e00b      	b.n	8002714 <HAL_RCC_OscConfig+0xd4>
 80026fc:	4b6b      	ldr	r3, [pc, #428]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a6a      	ldr	r2, [pc, #424]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002702:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002706:	6013      	str	r3, [r2, #0]
 8002708:	4b68      	ldr	r3, [pc, #416]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a67      	ldr	r2, [pc, #412]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800270e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002712:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d013      	beq.n	8002744 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800271c:	f7ff fcb6 	bl	800208c <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002724:	f7ff fcb2 	bl	800208c <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b64      	cmp	r3, #100	; 0x64
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e1fa      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002736:	4b5d      	ldr	r3, [pc, #372]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d0f0      	beq.n	8002724 <HAL_RCC_OscConfig+0xe4>
 8002742:	e014      	b.n	800276e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002744:	f7ff fca2 	bl	800208c <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800274c:	f7ff fc9e 	bl	800208c <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b64      	cmp	r3, #100	; 0x64
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e1e6      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800275e:	4b53      	ldr	r3, [pc, #332]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d1f0      	bne.n	800274c <HAL_RCC_OscConfig+0x10c>
 800276a:	e000      	b.n	800276e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800276c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d063      	beq.n	8002842 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800277a:	4b4c      	ldr	r3, [pc, #304]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 030c 	and.w	r3, r3, #12
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00b      	beq.n	800279e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002786:	4b49      	ldr	r3, [pc, #292]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f003 030c 	and.w	r3, r3, #12
 800278e:	2b08      	cmp	r3, #8
 8002790:	d11c      	bne.n	80027cc <HAL_RCC_OscConfig+0x18c>
 8002792:	4b46      	ldr	r3, [pc, #280]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d116      	bne.n	80027cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800279e:	4b43      	ldr	r3, [pc, #268]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d005      	beq.n	80027b6 <HAL_RCC_OscConfig+0x176>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d001      	beq.n	80027b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e1ba      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b6:	4b3d      	ldr	r3, [pc, #244]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	4939      	ldr	r1, [pc, #228]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ca:	e03a      	b.n	8002842 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	691b      	ldr	r3, [r3, #16]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d020      	beq.n	8002816 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027d4:	4b36      	ldr	r3, [pc, #216]	; (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027da:	f7ff fc57 	bl	800208c <HAL_GetTick>
 80027de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e0:	e008      	b.n	80027f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027e2:	f7ff fc53 	bl	800208c <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e19b      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f4:	4b2d      	ldr	r3, [pc, #180]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0f0      	beq.n	80027e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002800:	4b2a      	ldr	r3, [pc, #168]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	00db      	lsls	r3, r3, #3
 800280e:	4927      	ldr	r1, [pc, #156]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002810:	4313      	orrs	r3, r2
 8002812:	600b      	str	r3, [r1, #0]
 8002814:	e015      	b.n	8002842 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002816:	4b26      	ldr	r3, [pc, #152]	; (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281c:	f7ff fc36 	bl	800208c <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002824:	f7ff fc32 	bl	800208c <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e17a      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002836:	4b1d      	ldr	r3, [pc, #116]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f0      	bne.n	8002824 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	2b00      	cmp	r3, #0
 800284c:	d03a      	beq.n	80028c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d019      	beq.n	800288a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002856:	4b17      	ldr	r3, [pc, #92]	; (80028b4 <HAL_RCC_OscConfig+0x274>)
 8002858:	2201      	movs	r2, #1
 800285a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800285c:	f7ff fc16 	bl	800208c <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002864:	f7ff fc12 	bl	800208c <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e15a      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002876:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0f0      	beq.n	8002864 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002882:	2001      	movs	r0, #1
 8002884:	f000 fa9a 	bl	8002dbc <RCC_Delay>
 8002888:	e01c      	b.n	80028c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800288a:	4b0a      	ldr	r3, [pc, #40]	; (80028b4 <HAL_RCC_OscConfig+0x274>)
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002890:	f7ff fbfc 	bl	800208c <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002896:	e00f      	b.n	80028b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002898:	f7ff fbf8 	bl	800208c <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d908      	bls.n	80028b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e140      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
 80028aa:	bf00      	nop
 80028ac:	40021000 	.word	0x40021000
 80028b0:	42420000 	.word	0x42420000
 80028b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028b8:	4b9e      	ldr	r3, [pc, #632]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1e9      	bne.n	8002898 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0304 	and.w	r3, r3, #4
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f000 80a6 	beq.w	8002a1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028d2:	2300      	movs	r3, #0
 80028d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028d6:	4b97      	ldr	r3, [pc, #604]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10d      	bne.n	80028fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028e2:	4b94      	ldr	r3, [pc, #592]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	4a93      	ldr	r2, [pc, #588]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ec:	61d3      	str	r3, [r2, #28]
 80028ee:	4b91      	ldr	r3, [pc, #580]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f6:	60bb      	str	r3, [r7, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028fa:	2301      	movs	r3, #1
 80028fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028fe:	4b8e      	ldr	r3, [pc, #568]	; (8002b38 <HAL_RCC_OscConfig+0x4f8>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002906:	2b00      	cmp	r3, #0
 8002908:	d118      	bne.n	800293c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800290a:	4b8b      	ldr	r3, [pc, #556]	; (8002b38 <HAL_RCC_OscConfig+0x4f8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a8a      	ldr	r2, [pc, #552]	; (8002b38 <HAL_RCC_OscConfig+0x4f8>)
 8002910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002914:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002916:	f7ff fbb9 	bl	800208c <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800291e:	f7ff fbb5 	bl	800208c <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b64      	cmp	r3, #100	; 0x64
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e0fd      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002930:	4b81      	ldr	r3, [pc, #516]	; (8002b38 <HAL_RCC_OscConfig+0x4f8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d106      	bne.n	8002952 <HAL_RCC_OscConfig+0x312>
 8002944:	4b7b      	ldr	r3, [pc, #492]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	4a7a      	ldr	r2, [pc, #488]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800294a:	f043 0301 	orr.w	r3, r3, #1
 800294e:	6213      	str	r3, [r2, #32]
 8002950:	e02d      	b.n	80029ae <HAL_RCC_OscConfig+0x36e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10c      	bne.n	8002974 <HAL_RCC_OscConfig+0x334>
 800295a:	4b76      	ldr	r3, [pc, #472]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	4a75      	ldr	r2, [pc, #468]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002960:	f023 0301 	bic.w	r3, r3, #1
 8002964:	6213      	str	r3, [r2, #32]
 8002966:	4b73      	ldr	r3, [pc, #460]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	4a72      	ldr	r2, [pc, #456]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800296c:	f023 0304 	bic.w	r3, r3, #4
 8002970:	6213      	str	r3, [r2, #32]
 8002972:	e01c      	b.n	80029ae <HAL_RCC_OscConfig+0x36e>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2b05      	cmp	r3, #5
 800297a:	d10c      	bne.n	8002996 <HAL_RCC_OscConfig+0x356>
 800297c:	4b6d      	ldr	r3, [pc, #436]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	4a6c      	ldr	r2, [pc, #432]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002982:	f043 0304 	orr.w	r3, r3, #4
 8002986:	6213      	str	r3, [r2, #32]
 8002988:	4b6a      	ldr	r3, [pc, #424]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	4a69      	ldr	r2, [pc, #420]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800298e:	f043 0301 	orr.w	r3, r3, #1
 8002992:	6213      	str	r3, [r2, #32]
 8002994:	e00b      	b.n	80029ae <HAL_RCC_OscConfig+0x36e>
 8002996:	4b67      	ldr	r3, [pc, #412]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	4a66      	ldr	r2, [pc, #408]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800299c:	f023 0301 	bic.w	r3, r3, #1
 80029a0:	6213      	str	r3, [r2, #32]
 80029a2:	4b64      	ldr	r3, [pc, #400]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	4a63      	ldr	r2, [pc, #396]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80029a8:	f023 0304 	bic.w	r3, r3, #4
 80029ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d015      	beq.n	80029e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b6:	f7ff fb69 	bl	800208c <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029bc:	e00a      	b.n	80029d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029be:	f7ff fb65 	bl	800208c <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e0ab      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029d4:	4b57      	ldr	r3, [pc, #348]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f003 0302 	and.w	r3, r3, #2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d0ee      	beq.n	80029be <HAL_RCC_OscConfig+0x37e>
 80029e0:	e014      	b.n	8002a0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e2:	f7ff fb53 	bl	800208c <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e8:	e00a      	b.n	8002a00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ea:	f7ff fb4f 	bl	800208c <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e095      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a00:	4b4c      	ldr	r3, [pc, #304]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1ee      	bne.n	80029ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a0c:	7dfb      	ldrb	r3, [r7, #23]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d105      	bne.n	8002a1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a12:	4b48      	ldr	r3, [pc, #288]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a14:	69db      	ldr	r3, [r3, #28]
 8002a16:	4a47      	ldr	r2, [pc, #284]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 8081 	beq.w	8002b2a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a28:	4b42      	ldr	r3, [pc, #264]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 030c 	and.w	r3, r3, #12
 8002a30:	2b08      	cmp	r3, #8
 8002a32:	d061      	beq.n	8002af8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	69db      	ldr	r3, [r3, #28]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d146      	bne.n	8002aca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a3c:	4b3f      	ldr	r3, [pc, #252]	; (8002b3c <HAL_RCC_OscConfig+0x4fc>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a42:	f7ff fb23 	bl	800208c <HAL_GetTick>
 8002a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a48:	e008      	b.n	8002a5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a4a:	f7ff fb1f 	bl	800208c <HAL_GetTick>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d901      	bls.n	8002a5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e067      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a5c:	4b35      	ldr	r3, [pc, #212]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1f0      	bne.n	8002a4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a70:	d108      	bne.n	8002a84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a72:	4b30      	ldr	r3, [pc, #192]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	492d      	ldr	r1, [pc, #180]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a84:	4b2b      	ldr	r3, [pc, #172]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a19      	ldr	r1, [r3, #32]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a94:	430b      	orrs	r3, r1
 8002a96:	4927      	ldr	r1, [pc, #156]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a9c:	4b27      	ldr	r3, [pc, #156]	; (8002b3c <HAL_RCC_OscConfig+0x4fc>)
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa2:	f7ff faf3 	bl	800208c <HAL_GetTick>
 8002aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002aa8:	e008      	b.n	8002abc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aaa:	f7ff faef 	bl	800208c <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e037      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002abc:	4b1d      	ldr	r3, [pc, #116]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0f0      	beq.n	8002aaa <HAL_RCC_OscConfig+0x46a>
 8002ac8:	e02f      	b.n	8002b2a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aca:	4b1c      	ldr	r3, [pc, #112]	; (8002b3c <HAL_RCC_OscConfig+0x4fc>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad0:	f7ff fadc 	bl	800208c <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad8:	f7ff fad8 	bl	800208c <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e020      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aea:	4b12      	ldr	r3, [pc, #72]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1f0      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x498>
 8002af6:	e018      	b.n	8002b2a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d101      	bne.n	8002b04 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e013      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b04:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d106      	bne.n	8002b26 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d001      	beq.n	8002b2a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40021000 	.word	0x40021000
 8002b38:	40007000 	.word	0x40007000
 8002b3c:	42420060 	.word	0x42420060

08002b40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d101      	bne.n	8002b54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e0d0      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b54:	4b6a      	ldr	r3, [pc, #424]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0307 	and.w	r3, r3, #7
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d910      	bls.n	8002b84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b62:	4b67      	ldr	r3, [pc, #412]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f023 0207 	bic.w	r2, r3, #7
 8002b6a:	4965      	ldr	r1, [pc, #404]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b72:	4b63      	ldr	r3, [pc, #396]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d001      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e0b8      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d020      	beq.n	8002bd2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0304 	and.w	r3, r3, #4
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d005      	beq.n	8002ba8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b9c:	4b59      	ldr	r3, [pc, #356]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	4a58      	ldr	r2, [pc, #352]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ba6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0308 	and.w	r3, r3, #8
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d005      	beq.n	8002bc0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bb4:	4b53      	ldr	r3, [pc, #332]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	4a52      	ldr	r2, [pc, #328]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002bba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002bbe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bc0:	4b50      	ldr	r3, [pc, #320]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	494d      	ldr	r1, [pc, #308]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d040      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d107      	bne.n	8002bf6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be6:	4b47      	ldr	r3, [pc, #284]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d115      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e07f      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d107      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bfe:	4b41      	ldr	r3, [pc, #260]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d109      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e073      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0e:	4b3d      	ldr	r3, [pc, #244]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e06b      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c1e:	4b39      	ldr	r3, [pc, #228]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f023 0203 	bic.w	r2, r3, #3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	4936      	ldr	r1, [pc, #216]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c30:	f7ff fa2c 	bl	800208c <HAL_GetTick>
 8002c34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c36:	e00a      	b.n	8002c4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c38:	f7ff fa28 	bl	800208c <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e053      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c4e:	4b2d      	ldr	r3, [pc, #180]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f003 020c 	and.w	r2, r3, #12
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d1eb      	bne.n	8002c38 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c60:	4b27      	ldr	r3, [pc, #156]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	683a      	ldr	r2, [r7, #0]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d210      	bcs.n	8002c90 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c6e:	4b24      	ldr	r3, [pc, #144]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f023 0207 	bic.w	r2, r3, #7
 8002c76:	4922      	ldr	r1, [pc, #136]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c7e:	4b20      	ldr	r3, [pc, #128]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d001      	beq.n	8002c90 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e032      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d008      	beq.n	8002cae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c9c:	4b19      	ldr	r3, [pc, #100]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	4916      	ldr	r1, [pc, #88]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0308 	and.w	r3, r3, #8
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d009      	beq.n	8002cce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cba:	4b12      	ldr	r3, [pc, #72]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	490e      	ldr	r1, [pc, #56]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cce:	f000 f821 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	091b      	lsrs	r3, r3, #4
 8002cda:	f003 030f 	and.w	r3, r3, #15
 8002cde:	490a      	ldr	r1, [pc, #40]	; (8002d08 <HAL_RCC_ClockConfig+0x1c8>)
 8002ce0:	5ccb      	ldrb	r3, [r1, r3]
 8002ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce6:	4a09      	ldr	r2, [pc, #36]	; (8002d0c <HAL_RCC_ClockConfig+0x1cc>)
 8002ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cea:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <HAL_RCC_ClockConfig+0x1d0>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff f98a 	bl	8002008 <HAL_InitTick>

  return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40022000 	.word	0x40022000
 8002d04:	40021000 	.word	0x40021000
 8002d08:	08003620 	.word	0x08003620
 8002d0c:	20000040 	.word	0x20000040
 8002d10:	20000044 	.word	0x20000044

08002d14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b087      	sub	sp, #28
 8002d18:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60bb      	str	r3, [r7, #8]
 8002d22:	2300      	movs	r3, #0
 8002d24:	617b      	str	r3, [r7, #20]
 8002d26:	2300      	movs	r3, #0
 8002d28:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d2e:	4b1e      	ldr	r3, [pc, #120]	; (8002da8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	2b04      	cmp	r3, #4
 8002d3c:	d002      	beq.n	8002d44 <HAL_RCC_GetSysClockFreq+0x30>
 8002d3e:	2b08      	cmp	r3, #8
 8002d40:	d003      	beq.n	8002d4a <HAL_RCC_GetSysClockFreq+0x36>
 8002d42:	e027      	b.n	8002d94 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d44:	4b19      	ldr	r3, [pc, #100]	; (8002dac <HAL_RCC_GetSysClockFreq+0x98>)
 8002d46:	613b      	str	r3, [r7, #16]
      break;
 8002d48:	e027      	b.n	8002d9a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	0c9b      	lsrs	r3, r3, #18
 8002d4e:	f003 030f 	and.w	r3, r3, #15
 8002d52:	4a17      	ldr	r2, [pc, #92]	; (8002db0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d54:	5cd3      	ldrb	r3, [r2, r3]
 8002d56:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d010      	beq.n	8002d84 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d62:	4b11      	ldr	r3, [pc, #68]	; (8002da8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	0c5b      	lsrs	r3, r3, #17
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	4a11      	ldr	r2, [pc, #68]	; (8002db4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d6e:	5cd3      	ldrb	r3, [r2, r3]
 8002d70:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a0d      	ldr	r2, [pc, #52]	; (8002dac <HAL_RCC_GetSysClockFreq+0x98>)
 8002d76:	fb02 f203 	mul.w	r2, r2, r3
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	e004      	b.n	8002d8e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a0c      	ldr	r2, [pc, #48]	; (8002db8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d88:	fb02 f303 	mul.w	r3, r2, r3
 8002d8c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	613b      	str	r3, [r7, #16]
      break;
 8002d92:	e002      	b.n	8002d9a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d94:	4b05      	ldr	r3, [pc, #20]	; (8002dac <HAL_RCC_GetSysClockFreq+0x98>)
 8002d96:	613b      	str	r3, [r7, #16]
      break;
 8002d98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d9a:	693b      	ldr	r3, [r7, #16]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	371c      	adds	r7, #28
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	40021000 	.word	0x40021000
 8002dac:	007a1200 	.word	0x007a1200
 8002db0:	08003630 	.word	0x08003630
 8002db4:	08003640 	.word	0x08003640
 8002db8:	003d0900 	.word	0x003d0900

08002dbc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002dc4:	4b0a      	ldr	r3, [pc, #40]	; (8002df0 <RCC_Delay+0x34>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a0a      	ldr	r2, [pc, #40]	; (8002df4 <RCC_Delay+0x38>)
 8002dca:	fba2 2303 	umull	r2, r3, r2, r3
 8002dce:	0a5b      	lsrs	r3, r3, #9
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	fb02 f303 	mul.w	r3, r2, r3
 8002dd6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002dd8:	bf00      	nop
  }
  while (Delay --);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	1e5a      	subs	r2, r3, #1
 8002dde:	60fa      	str	r2, [r7, #12]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1f9      	bne.n	8002dd8 <RCC_Delay+0x1c>
}
 8002de4:	bf00      	nop
 8002de6:	bf00      	nop
 8002de8:	3714      	adds	r7, #20
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr
 8002df0:	20000040 	.word	0x20000040
 8002df4:	10624dd3 	.word	0x10624dd3

08002df8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e041      	b.n	8002e8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d106      	bne.n	8002e24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f7fe feca 	bl	8001bb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2202      	movs	r2, #2
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	3304      	adds	r3, #4
 8002e34:	4619      	mov	r1, r3
 8002e36:	4610      	mov	r0, r2
 8002e38:	f000 fa56 	bl	80032e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
	...

08002e98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d001      	beq.n	8002eb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e035      	b.n	8002f1c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68da      	ldr	r2, [r3, #12]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0201 	orr.w	r2, r2, #1
 8002ec6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a16      	ldr	r2, [pc, #88]	; (8002f28 <HAL_TIM_Base_Start_IT+0x90>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d009      	beq.n	8002ee6 <HAL_TIM_Base_Start_IT+0x4e>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eda:	d004      	beq.n	8002ee6 <HAL_TIM_Base_Start_IT+0x4e>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a12      	ldr	r2, [pc, #72]	; (8002f2c <HAL_TIM_Base_Start_IT+0x94>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d111      	bne.n	8002f0a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2b06      	cmp	r3, #6
 8002ef6:	d010      	beq.n	8002f1a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f042 0201 	orr.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f08:	e007      	b.n	8002f1a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f042 0201 	orr.w	r2, r2, #1
 8002f18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	40012c00 	.word	0x40012c00
 8002f2c:	40000400 	.word	0x40000400

08002f30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d020      	beq.n	8002f94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d01b      	beq.n	8002f94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f06f 0202 	mvn.w	r2, #2
 8002f64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	699b      	ldr	r3, [r3, #24]
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f000 f998 	bl	80032b0 <HAL_TIM_IC_CaptureCallback>
 8002f80:	e005      	b.n	8002f8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 f98b 	bl	800329e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 f99a 	bl	80032c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	f003 0304 	and.w	r3, r3, #4
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d020      	beq.n	8002fe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d01b      	beq.n	8002fe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f06f 0204 	mvn.w	r2, #4
 8002fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2202      	movs	r2, #2
 8002fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d003      	beq.n	8002fce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 f972 	bl	80032b0 <HAL_TIM_IC_CaptureCallback>
 8002fcc:	e005      	b.n	8002fda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 f965 	bl	800329e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f000 f974 	bl	80032c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	f003 0308 	and.w	r3, r3, #8
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d020      	beq.n	800302c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f003 0308 	and.w	r3, r3, #8
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d01b      	beq.n	800302c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f06f 0208 	mvn.w	r2, #8
 8002ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2204      	movs	r2, #4
 8003002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	69db      	ldr	r3, [r3, #28]
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d003      	beq.n	800301a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 f94c 	bl	80032b0 <HAL_TIM_IC_CaptureCallback>
 8003018:	e005      	b.n	8003026 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f93f 	bl	800329e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 f94e 	bl	80032c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	f003 0310 	and.w	r3, r3, #16
 8003032:	2b00      	cmp	r3, #0
 8003034:	d020      	beq.n	8003078 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f003 0310 	and.w	r3, r3, #16
 800303c:	2b00      	cmp	r3, #0
 800303e:	d01b      	beq.n	8003078 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f06f 0210 	mvn.w	r2, #16
 8003048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2208      	movs	r2, #8
 800304e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 f926 	bl	80032b0 <HAL_TIM_IC_CaptureCallback>
 8003064:	e005      	b.n	8003072 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f919 	bl	800329e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 f928 	bl	80032c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00c      	beq.n	800309c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f003 0301 	and.w	r3, r3, #1
 8003088:	2b00      	cmp	r3, #0
 800308a:	d007      	beq.n	800309c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f06f 0201 	mvn.w	r2, #1
 8003094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7fe f91c 	bl	80012d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00c      	beq.n	80030c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d007      	beq.n	80030c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80030b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 fa6f 	bl	800359e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00c      	beq.n	80030e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d007      	beq.n	80030e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f8f8 	bl	80032d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	f003 0320 	and.w	r3, r3, #32
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00c      	beq.n	8003108 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f003 0320 	and.w	r3, r3, #32
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d007      	beq.n	8003108 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f06f 0220 	mvn.w	r2, #32
 8003100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 fa42 	bl	800358c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003108:	bf00      	nop
 800310a:	3710      	adds	r7, #16
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_TIM_ConfigClockSource+0x1c>
 8003128:	2302      	movs	r3, #2
 800312a:	e0b4      	b.n	8003296 <HAL_TIM_ConfigClockSource+0x186>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2202      	movs	r2, #2
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800314a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003152:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68ba      	ldr	r2, [r7, #8]
 800315a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003164:	d03e      	beq.n	80031e4 <HAL_TIM_ConfigClockSource+0xd4>
 8003166:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800316a:	f200 8087 	bhi.w	800327c <HAL_TIM_ConfigClockSource+0x16c>
 800316e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003172:	f000 8086 	beq.w	8003282 <HAL_TIM_ConfigClockSource+0x172>
 8003176:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800317a:	d87f      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 800317c:	2b70      	cmp	r3, #112	; 0x70
 800317e:	d01a      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0xa6>
 8003180:	2b70      	cmp	r3, #112	; 0x70
 8003182:	d87b      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 8003184:	2b60      	cmp	r3, #96	; 0x60
 8003186:	d050      	beq.n	800322a <HAL_TIM_ConfigClockSource+0x11a>
 8003188:	2b60      	cmp	r3, #96	; 0x60
 800318a:	d877      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 800318c:	2b50      	cmp	r3, #80	; 0x50
 800318e:	d03c      	beq.n	800320a <HAL_TIM_ConfigClockSource+0xfa>
 8003190:	2b50      	cmp	r3, #80	; 0x50
 8003192:	d873      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 8003194:	2b40      	cmp	r3, #64	; 0x40
 8003196:	d058      	beq.n	800324a <HAL_TIM_ConfigClockSource+0x13a>
 8003198:	2b40      	cmp	r3, #64	; 0x40
 800319a:	d86f      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 800319c:	2b30      	cmp	r3, #48	; 0x30
 800319e:	d064      	beq.n	800326a <HAL_TIM_ConfigClockSource+0x15a>
 80031a0:	2b30      	cmp	r3, #48	; 0x30
 80031a2:	d86b      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 80031a4:	2b20      	cmp	r3, #32
 80031a6:	d060      	beq.n	800326a <HAL_TIM_ConfigClockSource+0x15a>
 80031a8:	2b20      	cmp	r3, #32
 80031aa:	d867      	bhi.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d05c      	beq.n	800326a <HAL_TIM_ConfigClockSource+0x15a>
 80031b0:	2b10      	cmp	r3, #16
 80031b2:	d05a      	beq.n	800326a <HAL_TIM_ConfigClockSource+0x15a>
 80031b4:	e062      	b.n	800327c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6818      	ldr	r0, [r3, #0]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	6899      	ldr	r1, [r3, #8]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	f000 f96a 	bl	800349e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80031d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	609a      	str	r2, [r3, #8]
      break;
 80031e2:	e04f      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6818      	ldr	r0, [r3, #0]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	6899      	ldr	r1, [r3, #8]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	f000 f953 	bl	800349e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003206:	609a      	str	r2, [r3, #8]
      break;
 8003208:	e03c      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6818      	ldr	r0, [r3, #0]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	6859      	ldr	r1, [r3, #4]
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	461a      	mov	r2, r3
 8003218:	f000 f8ca 	bl	80033b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2150      	movs	r1, #80	; 0x50
 8003222:	4618      	mov	r0, r3
 8003224:	f000 f921 	bl	800346a <TIM_ITRx_SetConfig>
      break;
 8003228:	e02c      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6818      	ldr	r0, [r3, #0]
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	6859      	ldr	r1, [r3, #4]
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	461a      	mov	r2, r3
 8003238:	f000 f8e8 	bl	800340c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2160      	movs	r1, #96	; 0x60
 8003242:	4618      	mov	r0, r3
 8003244:	f000 f911 	bl	800346a <TIM_ITRx_SetConfig>
      break;
 8003248:	e01c      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6818      	ldr	r0, [r3, #0]
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	6859      	ldr	r1, [r3, #4]
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	461a      	mov	r2, r3
 8003258:	f000 f8aa 	bl	80033b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2140      	movs	r1, #64	; 0x40
 8003262:	4618      	mov	r0, r3
 8003264:	f000 f901 	bl	800346a <TIM_ITRx_SetConfig>
      break;
 8003268:	e00c      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4619      	mov	r1, r3
 8003274:	4610      	mov	r0, r2
 8003276:	f000 f8f8 	bl	800346a <TIM_ITRx_SetConfig>
      break;
 800327a:	e003      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	73fb      	strb	r3, [r7, #15]
      break;
 8003280:	e000      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003282:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003294:	7bfb      	ldrb	r3, [r7, #15]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800329e:	b480      	push	{r7}
 80032a0:	b083      	sub	sp, #12
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr

080032b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	bc80      	pop	{r7}
 80032c0:	4770      	bx	lr

080032c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032c2:	b480      	push	{r7}
 80032c4:	b083      	sub	sp, #12
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032ca:	bf00      	nop
 80032cc:	370c      	adds	r7, #12
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bc80      	pop	{r7}
 80032d2:	4770      	bx	lr

080032d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr
	...

080032e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	4a2b      	ldr	r2, [pc, #172]	; (80033a8 <TIM_Base_SetConfig+0xc0>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d007      	beq.n	8003310 <TIM_Base_SetConfig+0x28>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003306:	d003      	beq.n	8003310 <TIM_Base_SetConfig+0x28>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a28      	ldr	r2, [pc, #160]	; (80033ac <TIM_Base_SetConfig+0xc4>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d108      	bne.n	8003322 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003316:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	4313      	orrs	r3, r2
 8003320:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a20      	ldr	r2, [pc, #128]	; (80033a8 <TIM_Base_SetConfig+0xc0>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d007      	beq.n	800333a <TIM_Base_SetConfig+0x52>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003330:	d003      	beq.n	800333a <TIM_Base_SetConfig+0x52>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a1d      	ldr	r2, [pc, #116]	; (80033ac <TIM_Base_SetConfig+0xc4>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d108      	bne.n	800334c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	4313      	orrs	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	4313      	orrs	r3, r2
 8003358:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a0d      	ldr	r2, [pc, #52]	; (80033a8 <TIM_Base_SetConfig+0xc0>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d103      	bne.n	8003380 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	691a      	ldr	r2, [r3, #16]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b00      	cmp	r3, #0
 8003390:	d005      	beq.n	800339e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	691b      	ldr	r3, [r3, #16]
 8003396:	f023 0201 	bic.w	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	611a      	str	r2, [r3, #16]
  }
}
 800339e:	bf00      	nop
 80033a0:	3714      	adds	r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr
 80033a8:	40012c00 	.word	0x40012c00
 80033ac:	40000400 	.word	0x40000400

080033b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b087      	sub	sp, #28
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	f023 0201 	bic.w	r2, r3, #1
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f023 030a 	bic.w	r3, r3, #10
 80033ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	693a      	ldr	r2, [r7, #16]
 80033fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	621a      	str	r2, [r3, #32]
}
 8003402:	bf00      	nop
 8003404:	371c      	adds	r7, #28
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr

0800340c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800340c:	b480      	push	{r7}
 800340e:	b087      	sub	sp, #28
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	f023 0210 	bic.w	r2, r3, #16
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003436:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	031b      	lsls	r3, r3, #12
 800343c:	693a      	ldr	r2, [r7, #16]
 800343e:	4313      	orrs	r3, r2
 8003440:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003448:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	011b      	lsls	r3, r3, #4
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	4313      	orrs	r3, r2
 8003452:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	697a      	ldr	r2, [r7, #20]
 800345e:	621a      	str	r2, [r3, #32]
}
 8003460:	bf00      	nop
 8003462:	371c      	adds	r7, #28
 8003464:	46bd      	mov	sp, r7
 8003466:	bc80      	pop	{r7}
 8003468:	4770      	bx	lr

0800346a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800346a:	b480      	push	{r7}
 800346c:	b085      	sub	sp, #20
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
 8003472:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003480:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003482:	683a      	ldr	r2, [r7, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4313      	orrs	r3, r2
 8003488:	f043 0307 	orr.w	r3, r3, #7
 800348c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	609a      	str	r2, [r3, #8]
}
 8003494:	bf00      	nop
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	bc80      	pop	{r7}
 800349c:	4770      	bx	lr

0800349e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800349e:	b480      	push	{r7}
 80034a0:	b087      	sub	sp, #28
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	60f8      	str	r0, [r7, #12]
 80034a6:	60b9      	str	r1, [r7, #8]
 80034a8:	607a      	str	r2, [r7, #4]
 80034aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	021a      	lsls	r2, r3, #8
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	431a      	orrs	r2, r3
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	609a      	str	r2, [r3, #8]
}
 80034d2:	bf00      	nop
 80034d4:	371c      	adds	r7, #28
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bc80      	pop	{r7}
 80034da:	4770      	bx	lr

080034dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d101      	bne.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034f0:	2302      	movs	r3, #2
 80034f2:	e041      	b.n	8003578 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2202      	movs	r2, #2
 8003500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800351a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	4313      	orrs	r3, r2
 8003524:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a14      	ldr	r2, [pc, #80]	; (8003584 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d009      	beq.n	800354c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003540:	d004      	beq.n	800354c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a10      	ldr	r2, [pc, #64]	; (8003588 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d10c      	bne.n	8003566 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003552:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	68ba      	ldr	r2, [r7, #8]
 800355a:	4313      	orrs	r3, r2
 800355c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68ba      	ldr	r2, [r7, #8]
 8003564:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2201      	movs	r2, #1
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3714      	adds	r7, #20
 800357c:	46bd      	mov	sp, r7
 800357e:	bc80      	pop	{r7}
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	40012c00 	.word	0x40012c00
 8003588:	40000400 	.word	0x40000400

0800358c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	bc80      	pop	{r7}
 800359c:	4770      	bx	lr

0800359e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800359e:	b480      	push	{r7}
 80035a0:	b083      	sub	sp, #12
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035a6:	bf00      	nop
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bc80      	pop	{r7}
 80035ae:	4770      	bx	lr

080035b0 <__libc_init_array>:
 80035b0:	b570      	push	{r4, r5, r6, lr}
 80035b2:	2600      	movs	r6, #0
 80035b4:	4d0c      	ldr	r5, [pc, #48]	; (80035e8 <__libc_init_array+0x38>)
 80035b6:	4c0d      	ldr	r4, [pc, #52]	; (80035ec <__libc_init_array+0x3c>)
 80035b8:	1b64      	subs	r4, r4, r5
 80035ba:	10a4      	asrs	r4, r4, #2
 80035bc:	42a6      	cmp	r6, r4
 80035be:	d109      	bne.n	80035d4 <__libc_init_array+0x24>
 80035c0:	f000 f822 	bl	8003608 <_init>
 80035c4:	2600      	movs	r6, #0
 80035c6:	4d0a      	ldr	r5, [pc, #40]	; (80035f0 <__libc_init_array+0x40>)
 80035c8:	4c0a      	ldr	r4, [pc, #40]	; (80035f4 <__libc_init_array+0x44>)
 80035ca:	1b64      	subs	r4, r4, r5
 80035cc:	10a4      	asrs	r4, r4, #2
 80035ce:	42a6      	cmp	r6, r4
 80035d0:	d105      	bne.n	80035de <__libc_init_array+0x2e>
 80035d2:	bd70      	pop	{r4, r5, r6, pc}
 80035d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80035d8:	4798      	blx	r3
 80035da:	3601      	adds	r6, #1
 80035dc:	e7ee      	b.n	80035bc <__libc_init_array+0xc>
 80035de:	f855 3b04 	ldr.w	r3, [r5], #4
 80035e2:	4798      	blx	r3
 80035e4:	3601      	adds	r6, #1
 80035e6:	e7f2      	b.n	80035ce <__libc_init_array+0x1e>
 80035e8:	08003644 	.word	0x08003644
 80035ec:	08003644 	.word	0x08003644
 80035f0:	08003644 	.word	0x08003644
 80035f4:	08003648 	.word	0x08003648

080035f8 <memset>:
 80035f8:	4603      	mov	r3, r0
 80035fa:	4402      	add	r2, r0
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d100      	bne.n	8003602 <memset+0xa>
 8003600:	4770      	bx	lr
 8003602:	f803 1b01 	strb.w	r1, [r3], #1
 8003606:	e7f9      	b.n	80035fc <memset+0x4>

08003608 <_init>:
 8003608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800360a:	bf00      	nop
 800360c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800360e:	bc08      	pop	{r3}
 8003610:	469e      	mov	lr, r3
 8003612:	4770      	bx	lr

08003614 <_fini>:
 8003614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003616:	bf00      	nop
 8003618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800361a:	bc08      	pop	{r3}
 800361c:	469e      	mov	lr, r3
 800361e:	4770      	bx	lr
