

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Wed Mar 13 22:55:45 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|     525|     435|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     159|
|Register         |        -|      -|     686|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|    1211|     690|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |correlateTop_mul_bkb_U1  |correlateTop_mul_bkb  |  i0 * i0  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_2_5_i_fu_411_p2            |     +    |      0|    0|  16|          16|          16|
    |p_Val2_5_2_i_fu_368_p2            |     +    |      0|    0|  16|          16|          16|
    |tmp10_fu_393_p2                   |     +    |      0|    0|  16|          16|          16|
    |tmp11_fu_399_p2                   |     +    |      0|   53|  21|          16|          16|
    |tmp1_fu_332_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp2_fu_338_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp3_fu_362_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp4_fu_350_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp5_fu_356_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp6_fu_387_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp7_fu_375_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp8_fu_381_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp9_fu_405_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp_2_fu_466_p2                   |     +    |      0|  101|  37|           6|          32|
    |tmp_fu_344_p2                     |     +    |      0|    0|  16|          16|          16|
    |p_Val2_8_i_fu_430_p2              |     -    |      0|   53|  21|          16|          16|
    |p_Val2_9_i_fu_424_p2              |     -    |      0|   53|  21|          16|          16|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|    0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|    0|   2|           1|           1|
    |ap_condition_375                  |    and   |      0|    0|   2|           1|           1|
    |i_data_data_V_0_load_A            |    and   |      0|    0|   2|           1|           1|
    |i_data_data_V_0_load_B            |    and   |      0|    0|   2|           1|           1|
    |i_data_last_V_0_load_A            |    and   |      0|    0|   2|           1|           1|
    |i_data_last_V_0_load_B            |    and   |      0|    0|   2|           1|           1|
    |o_data_data_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |o_data_data_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |o_data_last_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |o_data_last_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |cond_i_fu_158_p2                  |   icmp   |      0|    0|   2|           4|           1|
    |i_data_data_V_0_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |i_data_last_V_0_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |o_data_data_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |o_data_last_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |tmp_3_fu_478_p2                   |   icmp   |      0|    0|   8|          16|          12|
    |tmp_i_fu_418_p2                   |   icmp   |      0|    0|   8|          16|          16|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |    or    |      0|    0|   2|           1|           1|
    |o_data_data_V_tmp_fu_483_p3       |  select  |      0|    0|  32|           1|          32|
    |tmp_1_i_fu_436_p3                 |  select  |      0|    0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  525| 435|         324|         386|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_126  |   9|          2|   16|         32|
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_2_reg_137  |   9|          2|   16|         32|
    |i_data_TDATA_blk_n                               |   9|          2|    1|          2|
    |i_data_data_V_0_data_out                         |   9|          2|   32|         64|
    |i_data_data_V_0_state                            |  15|          3|    2|          6|
    |i_data_last_V_0_data_out                         |   9|          2|    1|          2|
    |i_data_last_V_0_state                            |  15|          3|    2|          6|
    |loadCount_V                                      |   9|          2|   32|         64|
    |o_data_TDATA_blk_n                               |   9|          2|    1|          2|
    |o_data_data_V_1_data_out                         |   9|          2|   32|         64|
    |o_data_data_V_1_state                            |  15|          3|    2|          6|
    |o_data_last_V_1_data_out                         |   9|          2|    1|          2|
    |o_data_last_V_1_state                            |  15|          3|    2|          6|
    |p_Val2_1_phi_fu_130_p4                           |   9|          2|   16|         32|
    |p_Val2_2_phi_fu_141_p4                           |   9|          2|   16|         32|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 159|         34|  172|        352|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_126  |  16|   0|   16|          0|
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_2_reg_137  |  16|   0|   16|          0|
    |cond_i_reg_507                                   |   1|   0|    1|          0|
    |cor_phaseClass0_V_0                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_1                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_10                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_11                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_12                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_13                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_14                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_2                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_3                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_4                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_5                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_6                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_7                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_8                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_9                              |  16|   0|   16|          0|
    |currentState                                     |   1|   0|    1|          0|
    |currentState_load_reg_503                        |   1|   0|    1|          0|
    |i_data_data_V_0_payload_A                        |  32|   0|   32|          0|
    |i_data_data_V_0_payload_B                        |  32|   0|   32|          0|
    |i_data_data_V_0_sel_rd                           |   1|   0|    1|          0|
    |i_data_data_V_0_sel_wr                           |   1|   0|    1|          0|
    |i_data_data_V_0_state                            |   2|   0|    2|          0|
    |i_data_last_V_0_payload_A                        |   1|   0|    1|          0|
    |i_data_last_V_0_payload_B                        |   1|   0|    1|          0|
    |i_data_last_V_0_sel_rd                           |   1|   0|    1|          0|
    |i_data_last_V_0_sel_wr                           |   1|   0|    1|          0|
    |i_data_last_V_0_state                            |   2|   0|    2|          0|
    |i_data_last_V_tmp_reg_511                        |   1|   0|    1|          0|
    |loadCount_V                                      |  32|   0|   32|          0|
    |o_data_data_V_1_payload_A                        |  32|   0|   32|          0|
    |o_data_data_V_1_payload_B                        |  32|   0|   32|          0|
    |o_data_data_V_1_sel_rd                           |   1|   0|    1|          0|
    |o_data_data_V_1_sel_wr                           |   1|   0|    1|          0|
    |o_data_data_V_1_state                            |   2|   0|    2|          0|
    |o_data_last_V_1_payload_A                        |   1|   0|    1|          0|
    |o_data_last_V_1_payload_B                        |   1|   0|    1|          0|
    |o_data_last_V_1_sel_rd                           |   1|   0|    1|          0|
    |o_data_last_V_1_sel_wr                           |   1|   0|    1|          0|
    |o_data_last_V_1_state                            |   2|   0|    2|          0|
    |res_V_reg_521                                    |  16|   0|   16|          0|
    |start_V_read_reg_499                             |   1|   0|    1|          0|
    |tmp_1_i_reg_516                                  |  16|   0|   16|          0|
    |currentState_load_reg_503                        |  64|  32|    1|          0|
    |i_data_last_V_tmp_reg_511                        |  64|  32|    1|          0|
    |start_V_read_reg_499                             |  64|  32|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 686|  96|  497|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |    start_V    |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |  phaseClass_V |    scalar    |
+---------------+-----+-----+--------------+---------------+--------------+

