# sd\_set\_comp\_synth\_attr

## Description

This Tcl command sets synthesis attribute to the specified SmartDesign module. The attribute is added in the HDL file at the component generation.

```
sd_set_comp_synth_attr \
        -sd_name {SmartDesign component name} \ 
        -attr_name {synthesis attribute name} \
        -attr_value {synthesis attribute value}
```

## Arguments

|Parameter|Type|Description|
|---------|----|-----------|
|sd\_name|string|This argument is used to specify the name of the SmartDesign module in which the synthesis attribute is set. This is a mandatory argument.|
|attr\_name|string|This argument specifies the synthesis attribute. This is a mandatory argument.|
|attr\_value|string|Value of the attribute. Some attributes do not require values.|

## Synthesis Attributes

The following is the list of attributes and directives available in the Synopsys® FPGA synthesis tool that are supported by SmartDesign.

|Name|Object|Attribute/Directive|
|----|------|-------------------|
|syn\_insert\_buffer|port, instance|Attribute|
|syn\_keep|net|Directive|
|syn\_maxfan|port, net, instance, register|Attribute|
|syn\_no\_compile\_point|module/architecture|Attribute|
|syn\_noclockbuf|port, net, module/architecture|Attribute|
|syn\_noprune|instance, module/architecture|Directive|
|syn\_preserve|register, port, module/architecture|Directive|

|Return Type|Description|
|-----------|-----------|
|None|None|

## Error Codes

|Error Code|Description|
|----------|-----------|
|None|Error: Failed to set synthesis attribute 'tlm\_psioooc\_eynn\_pin' to component 'top'. This attribute cannot be set to components.|
|None|Parameter 'attr\_value' has illegal value.|
|None|Required parameter 'attr\_value' is missing.|
|None|Parameter 'attr\_name' has illegal value.|
|None|Required parameter 'attr\_name' is missing.|
|None|Parameter 'sd\_name' has illegal value.|
|None|Required parameter 'sd\_name' is missing.|
|None|Parameter 'param\_name' is not defined. Valid command formatting is 'sd\_set\_comp\_synth\_attr -sd\_name "sd\_name" -attr\_name "attr\_name" -attr\_value "attr\_value"'.|

## Supported Families

|Supported Families|
|------------------|
|PolarFire®|
|PolarFire SoC|
|RTG4™|
|SmartFusion® 2|
|IGLOO® 2|

## Example

This example sets "syn\_no\_compile\_point" attribute with "false" value on the "top" component.

```
sd_set_comp_synth_attr -sd_name {top} \
                       -attr_name {syn_no_compile_point} \
                       -attr_value {false}
```

## See Also

-   sd\_remove\_comp\_synth\_attr

**Parent topic:**[SmartDesign Tcl Commands](GUID-92BDB298-D736-4F37-87A0-3E5E1200BEE6.md)

