Clock tree timing engine global stage delay update for worstDelay:setup.early...
Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.early...
Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.late...
Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

----------------------------------------------------------------------------
Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
----------------------------------------------------------------------------
clk/typConstraintMode       1              551                    0
----------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode        -        0.222     0.236     0.231        0.004       ignored                  -         0.014              -
worstDelay:setup.late     clk/typConstraintMode    *0.100       0.222     0.237     0.232        0.004       explicit             0.100         0.014    100% {0.222, 0.237}
bestDelay:hold.early      clk/typConstraintMode        -        0.222     0.236     0.231        0.004       ignored                  -         0.014              -
bestDelay:hold.late       clk/typConstraintMode        -        0.222     0.237     0.232        0.004       ignored                  -         0.014              -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------
Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode    0.222       1       0.236       2
-    min clk_r_REG507_S1/CK
-    max clk_r_REG336_S1/CK
worstDelay:setup.late     clk/typConstraintMode    0.222       3       0.237       4
-    min clk_r_REG507_S1/CK
-    max clk_r_REG336_S1/CK
bestDelay:hold.early      clk/typConstraintMode    0.222       5       0.236       6
-    min clk_r_REG507_S1/CK
-    max clk_r_REG336_S1/CK
bestDelay:hold.late       clk/typConstraintMode    0.222       7       0.237       8
-    min clk_r_REG507_S1/CK
-    max clk_r_REG336_S1/CK
---------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, min clock_path:
================================================================

PathID    : 1
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG507_S1/CK
Delay     : 0.222

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,16.000)     -            1    
CTS_ccl_a_inv_00014/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (7.200,19.200)      10.400   -       
CTS_ccl_a_inv_00014/Y
-     CLKINVX8TR   fall   0.047   0.047   0.048  0.032  (8.000,19.200)       0.800      1    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  fall   0.001   0.048   0.048  -      (34.400,19.600)     26.800   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  rise   0.048   0.095   0.065  0.107  (34.800,20.000)      0.800      3    
CTS_ccl_a_inv_00010/A
-     CLKINVX12TR  rise   0.007   0.103   0.066  -      (102.800,196.400)  244.400   -       
CTS_ccl_a_inv_00010/Y
-     CLKINVX12TR  fall   0.049   0.152   0.054  0.062  (102.000,196.400)    0.800      2    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  fall   0.002   0.154   0.055  -      (102.000,228.400)   32.000   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  rise   0.067   0.221   0.093  0.164  (102.400,228.800)    0.800     60    
clk_r_REG507_S1/CK
-     DFFQX1TR     rise   0.001   0.222   0.093  -      (104.400,231.600)    4.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, max clock_path:
================================================================

PathID    : 2
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG489_S1/CK
Delay     : 0.236

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,16.000)     -            1    
CTS_ccl_a_inv_00014/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (7.200,19.200)      10.400   -       
CTS_ccl_a_inv_00014/Y
-     CLKINVX8TR   fall   0.047   0.047   0.048  0.032  (8.000,19.200)       0.800      1    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  fall   0.001   0.048   0.048  -      (34.400,19.600)     26.800   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  rise   0.048   0.095   0.065  0.107  (34.800,20.000)      0.800      3    
CTS_ccl_a_inv_00011/A
-     CLKINVX16TR  rise   0.007   0.102   0.066  -      (124.000,178.000)  247.200   -       
CTS_ccl_a_inv_00011/Y
-     CLKINVX16TR  fall   0.054   0.156   0.062  0.097  (124.800,176.800)    2.000      3    
CTS_ccl_a_inv_00005/A
-     CLKINVX20TR  fall   0.002   0.158   0.063  -      (148.800,178.000)   25.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX20TR  rise   0.074   0.232   0.099  0.178  (149.200,178.400)    0.800     66    
clk_r_REG489_S1/CK
-     DFFQX1TR     rise   0.004   0.236   0.100  -      (109.600,217.200)   78.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, min clock_path:
===============================================================

PathID    : 3
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG507_S1/CK
Delay     : 0.222

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,16.000)     -            1    
CTS_ccl_a_inv_00014/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (7.200,19.200)      10.400   -       
CTS_ccl_a_inv_00014/Y
-     CLKINVX8TR   fall   0.047   0.047   0.048  0.032  (8.000,19.200)       0.800      1    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  fall   0.001   0.048   0.048  -      (34.400,19.600)     26.800   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  rise   0.048   0.096   0.065  0.107  (34.800,20.000)      0.800      3    
CTS_ccl_a_inv_00010/A
-     CLKINVX12TR  rise   0.007   0.103   0.066  -      (102.800,196.400)  244.400   -       
CTS_ccl_a_inv_00010/Y
-     CLKINVX12TR  fall   0.049   0.152   0.054  0.062  (102.000,196.400)    0.800      2    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  fall   0.002   0.154   0.055  -      (102.000,228.400)   32.000   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  rise   0.067   0.221   0.093  0.164  (102.400,228.800)    0.800     60    
clk_r_REG507_S1/CK
-     DFFQX1TR     rise   0.001   0.222   0.093  -      (104.400,231.600)    4.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, max clock_path:
===============================================================

PathID    : 4
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG489_S1/CK
Delay     : 0.237

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,16.000)     -            1    
CTS_ccl_a_inv_00014/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (7.200,19.200)      10.400   -       
CTS_ccl_a_inv_00014/Y
-     CLKINVX8TR   fall   0.047   0.047   0.048  0.032  (8.000,19.200)       0.800      1    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  fall   0.001   0.048   0.048  -      (34.400,19.600)     26.800   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  rise   0.048   0.096   0.065  0.107  (34.800,20.000)      0.800      3    
CTS_ccl_a_inv_00011/A
-     CLKINVX16TR  rise   0.007   0.103   0.066  -      (124.000,178.000)  247.200   -       
CTS_ccl_a_inv_00011/Y
-     CLKINVX16TR  fall   0.054   0.157   0.062  0.097  (124.800,176.800)    2.000      3    
CTS_ccl_a_inv_00005/A
-     CLKINVX20TR  fall   0.002   0.159   0.063  -      (148.800,178.000)   25.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX20TR  rise   0.074   0.233   0.099  0.178  (149.200,178.400)    0.800     66    
clk_r_REG489_S1/CK
-     DFFQX1TR     rise   0.004   0.237   0.100  -      (109.600,217.200)   78.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, min clock_path:
==============================================================

PathID    : 5
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG507_S1/CK
Delay     : 0.222

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,16.000)     -            1    
CTS_ccl_a_inv_00014/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (7.200,19.200)      10.400   -       
CTS_ccl_a_inv_00014/Y
-     CLKINVX8TR   fall   0.047   0.047   0.048  0.032  (8.000,19.200)       0.800      1    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  fall   0.001   0.048   0.048  -      (34.400,19.600)     26.800   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  rise   0.048   0.095   0.065  0.107  (34.800,20.000)      0.800      3    
CTS_ccl_a_inv_00010/A
-     CLKINVX12TR  rise   0.007   0.103   0.066  -      (102.800,196.400)  244.400   -       
CTS_ccl_a_inv_00010/Y
-     CLKINVX12TR  fall   0.049   0.152   0.054  0.062  (102.000,196.400)    0.800      2    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  fall   0.002   0.154   0.055  -      (102.000,228.400)   32.000   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  rise   0.067   0.221   0.093  0.164  (102.400,228.800)    0.800     60    
clk_r_REG507_S1/CK
-     DFFQX1TR     rise   0.001   0.222   0.093  -      (104.400,231.600)    4.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, max clock_path:
==============================================================

PathID    : 6
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG489_S1/CK
Delay     : 0.236

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,16.000)     -            1    
CTS_ccl_a_inv_00014/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (7.200,19.200)      10.400   -       
CTS_ccl_a_inv_00014/Y
-     CLKINVX8TR   fall   0.047   0.047   0.048  0.032  (8.000,19.200)       0.800      1    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  fall   0.001   0.048   0.048  -      (34.400,19.600)     26.800   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  rise   0.048   0.095   0.065  0.107  (34.800,20.000)      0.800      3    
CTS_ccl_a_inv_00011/A
-     CLKINVX16TR  rise   0.007   0.102   0.066  -      (124.000,178.000)  247.200   -       
CTS_ccl_a_inv_00011/Y
-     CLKINVX16TR  fall   0.054   0.156   0.062  0.097  (124.800,176.800)    2.000      3    
CTS_ccl_a_inv_00005/A
-     CLKINVX20TR  fall   0.002   0.158   0.063  -      (148.800,178.000)   25.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX20TR  rise   0.074   0.232   0.099  0.178  (149.200,178.400)    0.800     66    
clk_r_REG489_S1/CK
-     DFFQX1TR     rise   0.004   0.236   0.100  -      (109.600,217.200)   78.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, min clock_path:
=============================================================

PathID    : 7
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG507_S1/CK
Delay     : 0.222

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,16.000)     -            1    
CTS_ccl_a_inv_00014/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (7.200,19.200)      10.400   -       
CTS_ccl_a_inv_00014/Y
-     CLKINVX8TR   fall   0.047   0.047   0.048  0.032  (8.000,19.200)       0.800      1    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  fall   0.001   0.048   0.048  -      (34.400,19.600)     26.800   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  rise   0.048   0.096   0.065  0.107  (34.800,20.000)      0.800      3    
CTS_ccl_a_inv_00010/A
-     CLKINVX12TR  rise   0.007   0.103   0.066  -      (102.800,196.400)  244.400   -       
CTS_ccl_a_inv_00010/Y
-     CLKINVX12TR  fall   0.049   0.152   0.054  0.062  (102.000,196.400)    0.800      2    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  fall   0.002   0.154   0.055  -      (102.000,228.400)   32.000   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  rise   0.067   0.221   0.093  0.164  (102.400,228.800)    0.800     60    
clk_r_REG507_S1/CK
-     DFFQX1TR     rise   0.001   0.222   0.093  -      (104.400,231.600)    4.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, max clock_path:
=============================================================

PathID    : 8
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG489_S1/CK
Delay     : 0.237

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,16.000)     -            1    
CTS_ccl_a_inv_00014/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (7.200,19.200)      10.400   -       
CTS_ccl_a_inv_00014/Y
-     CLKINVX8TR   fall   0.047   0.047   0.048  0.032  (8.000,19.200)       0.800      1    
CTS_ccl_a_inv_00013/A
-     CLKINVX20TR  fall   0.001   0.048   0.048  -      (34.400,19.600)     26.800   -       
CTS_ccl_a_inv_00013/Y
-     CLKINVX20TR  rise   0.048   0.096   0.065  0.107  (34.800,20.000)      0.800      3    
CTS_ccl_a_inv_00011/A
-     CLKINVX16TR  rise   0.007   0.103   0.066  -      (124.000,178.000)  247.200   -       
CTS_ccl_a_inv_00011/Y
-     CLKINVX16TR  fall   0.054   0.157   0.062  0.097  (124.800,176.800)    2.000      3    
CTS_ccl_a_inv_00005/A
-     CLKINVX20TR  fall   0.002   0.159   0.063  -      (148.800,178.000)   25.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX20TR  rise   0.074   0.233   0.099  0.178  (149.200,178.400)    0.800     66    
clk_r_REG489_S1/CK
-     DFFQX1TR     rise   0.004   0.237   0.100  -      (109.600,217.200)   78.400   -       
---------------------------------------------------------------------------------------------------


