
Christmas-2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039c8  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08003a84  08003a84  00004a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b58  08003b58  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003b58  08003b58  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b58  08003b58  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b58  08003b58  00004b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b5c  08003b5c  00004b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003b60  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  2000000c  08003b6c  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000020c  08003b6c  0000520c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d608  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002243  00000000  00000000  0001263c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  00014880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b5b  00000000  00000000  00015718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015e90  00000000  00000000  00016273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001075b  00000000  00000000  0002c103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d775  00000000  00000000  0003c85e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9fd3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034a0  00000000  00000000  000ca018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000cd4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003a6c 	.word	0x08003a6c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003a6c 	.word	0x08003a6c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <main>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
	  /* USER CODE END 1 */

	  /* MCU Configuration--------------------------------------------------------*/

	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
		HAL_Init();
 8000220:	f000 fdbe 	bl	8000da0 <HAL_Init>
	  /* USER CODE BEGIN Init */

	  /* USER CODE END Init */

	  /* Configure the system clock */
	  SystemClock_Config();
 8000224:	f000 f812 	bl	800024c <SystemClock_Config>
	  /* USER CODE BEGIN SysInit */

	  /* USER CODE END SysInit */

	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 8000228:	f000 fa38 	bl	800069c <MX_GPIO_Init>
	  MX_DMA_Init();
 800022c:	f000 fa18 	bl	8000660 <MX_DMA_Init>
	  MX_I2S1_Init();
 8000230:	f000 f864 	bl	80002fc <MX_I2S1_Init>
	  MX_SPI2_Init();
 8000234:	f000 f88c 	bl	8000350 <MX_SPI2_Init>
	  MX_TIM1_Init();
 8000238:	f000 f8c8 	bl	80003cc <MX_TIM1_Init>
	  MX_TIM3_Init();
 800023c:	f000 f97e 	bl	800053c <MX_TIM3_Init>
	  MX_TIM14_Init();
 8000240:	f000 f9e8 	bl	8000614 <MX_TIM14_Init>
	  /* USER CODE BEGIN 2 */


	  flashInit();
 8000244:	f000 fad8 	bl	80007f8 <flashInit>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */


	while (1)
 8000248:	46c0      	nop			@ (mov r8, r8)
 800024a:	e7fd      	b.n	8000248 <main+0x2c>

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b590      	push	{r4, r7, lr}
 800024e:	b093      	sub	sp, #76	@ 0x4c
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	2410      	movs	r4, #16
 8000254:	193b      	adds	r3, r7, r4
 8000256:	0018      	movs	r0, r3
 8000258:	2338      	movs	r3, #56	@ 0x38
 800025a:	001a      	movs	r2, r3
 800025c:	2100      	movs	r1, #0
 800025e:	f003 fbd9 	bl	8003a14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000262:	003b      	movs	r3, r7
 8000264:	0018      	movs	r0, r3
 8000266:	2310      	movs	r3, #16
 8000268:	001a      	movs	r2, r3
 800026a:	2100      	movs	r1, #0
 800026c:	f003 fbd2 	bl	8003a14 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000270:	2380      	movs	r3, #128	@ 0x80
 8000272:	009b      	lsls	r3, r3, #2
 8000274:	0018      	movs	r0, r3
 8000276:	f001 fb1f 	bl	80018b8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800027a:	193b      	adds	r3, r7, r4
 800027c:	2201      	movs	r2, #1
 800027e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000280:	193b      	adds	r3, r7, r4
 8000282:	2280      	movs	r2, #128	@ 0x80
 8000284:	0252      	lsls	r2, r2, #9
 8000286:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000288:	0021      	movs	r1, r4
 800028a:	187b      	adds	r3, r7, r1
 800028c:	2202      	movs	r2, #2
 800028e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000290:	187b      	adds	r3, r7, r1
 8000292:	2203      	movs	r2, #3
 8000294:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000296:	187b      	adds	r3, r7, r1
 8000298:	2200      	movs	r2, #0
 800029a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2208      	movs	r2, #8
 80002a0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	22c0      	movs	r2, #192	@ 0xc0
 80002a6:	02d2      	lsls	r2, r2, #11
 80002a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	22c0      	movs	r2, #192	@ 0xc0
 80002ae:	04d2      	lsls	r2, r2, #19
 80002b0:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2280      	movs	r2, #128	@ 0x80
 80002b6:	0592      	lsls	r2, r2, #22
 80002b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	0018      	movs	r0, r3
 80002be:	f001 fb47 	bl	8001950 <HAL_RCC_OscConfig>
 80002c2:	1e03      	subs	r3, r0, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80002c6:	f000 fb17 	bl	80008f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ca:	003b      	movs	r3, r7
 80002cc:	2207      	movs	r2, #7
 80002ce:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d0:	003b      	movs	r3, r7
 80002d2:	2202      	movs	r2, #2
 80002d4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d6:	003b      	movs	r3, r7
 80002d8:	2200      	movs	r2, #0
 80002da:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002dc:	003b      	movs	r3, r7
 80002de:	2200      	movs	r2, #0
 80002e0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002e2:	003b      	movs	r3, r7
 80002e4:	2102      	movs	r1, #2
 80002e6:	0018      	movs	r0, r3
 80002e8:	f001 fe4c 	bl	8001f84 <HAL_RCC_ClockConfig>
 80002ec:	1e03      	subs	r3, r0, #0
 80002ee:	d001      	beq.n	80002f4 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80002f0:	f000 fb02 	bl	80008f8 <Error_Handler>
  }
}
 80002f4:	46c0      	nop			@ (mov r8, r8)
 80002f6:	46bd      	mov	sp, r7
 80002f8:	b013      	add	sp, #76	@ 0x4c
 80002fa:	bd90      	pop	{r4, r7, pc}

080002fc <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000300:	4b10      	ldr	r3, [pc, #64]	@ (8000344 <MX_I2S1_Init+0x48>)
 8000302:	4a11      	ldr	r2, [pc, #68]	@ (8000348 <MX_I2S1_Init+0x4c>)
 8000304:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8000306:	4b0f      	ldr	r3, [pc, #60]	@ (8000344 <MX_I2S1_Init+0x48>)
 8000308:	2280      	movs	r2, #128	@ 0x80
 800030a:	0092      	lsls	r2, r2, #2
 800030c:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800030e:	4b0d      	ldr	r3, [pc, #52]	@ (8000344 <MX_I2S1_Init+0x48>)
 8000310:	2200      	movs	r2, #0
 8000312:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000314:	4b0b      	ldr	r3, [pc, #44]	@ (8000344 <MX_I2S1_Init+0x48>)
 8000316:	2200      	movs	r2, #0
 8000318:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800031a:	4b0a      	ldr	r3, [pc, #40]	@ (8000344 <MX_I2S1_Init+0x48>)
 800031c:	2200      	movs	r2, #0
 800031e:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000320:	4b08      	ldr	r3, [pc, #32]	@ (8000344 <MX_I2S1_Init+0x48>)
 8000322:	4a0a      	ldr	r2, [pc, #40]	@ (800034c <MX_I2S1_Init+0x50>)
 8000324:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000326:	4b07      	ldr	r3, [pc, #28]	@ (8000344 <MX_I2S1_Init+0x48>)
 8000328:	2200      	movs	r2, #0
 800032a:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800032c:	4b05      	ldr	r3, [pc, #20]	@ (8000344 <MX_I2S1_Init+0x48>)
 800032e:	0018      	movs	r0, r3
 8000330:	f001 f9cc 	bl	80016cc <HAL_I2S_Init>
 8000334:	1e03      	subs	r3, r0, #0
 8000336:	d001      	beq.n	800033c <MX_I2S1_Init+0x40>
  {
    Error_Handler();
 8000338:	f000 fade 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800033c:	46c0      	nop			@ (mov r8, r8)
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}
 8000342:	46c0      	nop			@ (mov r8, r8)
 8000344:	20000028 	.word	0x20000028
 8000348:	40013000 	.word	0x40013000
 800034c:	0000ac44 	.word	0x0000ac44

08000350 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000354:	4b1b      	ldr	r3, [pc, #108]	@ (80003c4 <MX_SPI2_Init+0x74>)
 8000356:	4a1c      	ldr	r2, [pc, #112]	@ (80003c8 <MX_SPI2_Init+0x78>)
 8000358:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800035a:	4b1a      	ldr	r3, [pc, #104]	@ (80003c4 <MX_SPI2_Init+0x74>)
 800035c:	2282      	movs	r2, #130	@ 0x82
 800035e:	0052      	lsls	r2, r2, #1
 8000360:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000362:	4b18      	ldr	r3, [pc, #96]	@ (80003c4 <MX_SPI2_Init+0x74>)
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000368:	4b16      	ldr	r3, [pc, #88]	@ (80003c4 <MX_SPI2_Init+0x74>)
 800036a:	22e0      	movs	r2, #224	@ 0xe0
 800036c:	00d2      	lsls	r2, r2, #3
 800036e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000370:	4b14      	ldr	r3, [pc, #80]	@ (80003c4 <MX_SPI2_Init+0x74>)
 8000372:	2200      	movs	r2, #0
 8000374:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000376:	4b13      	ldr	r3, [pc, #76]	@ (80003c4 <MX_SPI2_Init+0x74>)
 8000378:	2200      	movs	r2, #0
 800037a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800037c:	4b11      	ldr	r3, [pc, #68]	@ (80003c4 <MX_SPI2_Init+0x74>)
 800037e:	2280      	movs	r2, #128	@ 0x80
 8000380:	0092      	lsls	r2, r2, #2
 8000382:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000384:	4b0f      	ldr	r3, [pc, #60]	@ (80003c4 <MX_SPI2_Init+0x74>)
 8000386:	2208      	movs	r2, #8
 8000388:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800038a:	4b0e      	ldr	r3, [pc, #56]	@ (80003c4 <MX_SPI2_Init+0x74>)
 800038c:	2200      	movs	r2, #0
 800038e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000390:	4b0c      	ldr	r3, [pc, #48]	@ (80003c4 <MX_SPI2_Init+0x74>)
 8000392:	2200      	movs	r2, #0
 8000394:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000396:	4b0b      	ldr	r3, [pc, #44]	@ (80003c4 <MX_SPI2_Init+0x74>)
 8000398:	2200      	movs	r2, #0
 800039a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800039c:	4b09      	ldr	r3, [pc, #36]	@ (80003c4 <MX_SPI2_Init+0x74>)
 800039e:	2207      	movs	r2, #7
 80003a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80003a2:	4b08      	ldr	r3, [pc, #32]	@ (80003c4 <MX_SPI2_Init+0x74>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80003a8:	4b06      	ldr	r3, [pc, #24]	@ (80003c4 <MX_SPI2_Init+0x74>)
 80003aa:	2208      	movs	r2, #8
 80003ac:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80003ae:	4b05      	ldr	r3, [pc, #20]	@ (80003c4 <MX_SPI2_Init+0x74>)
 80003b0:	0018      	movs	r0, r3
 80003b2:	f002 fba1 	bl	8002af8 <HAL_SPI_Init>
 80003b6:	1e03      	subs	r3, r0, #0
 80003b8:	d001      	beq.n	80003be <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80003ba:	f000 fa9d 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80003be:	46c0      	nop			@ (mov r8, r8)
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	200000c0 	.word	0x200000c0
 80003c8:	40003800 	.word	0x40003800

080003cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b098      	sub	sp, #96	@ 0x60
 80003d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003d2:	2354      	movs	r3, #84	@ 0x54
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	0018      	movs	r0, r3
 80003d8:	230c      	movs	r3, #12
 80003da:	001a      	movs	r2, r3
 80003dc:	2100      	movs	r1, #0
 80003de:	f003 fb19 	bl	8003a14 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003e2:	2338      	movs	r3, #56	@ 0x38
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	0018      	movs	r0, r3
 80003e8:	231c      	movs	r3, #28
 80003ea:	001a      	movs	r2, r3
 80003ec:	2100      	movs	r1, #0
 80003ee:	f003 fb11 	bl	8003a14 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	0018      	movs	r0, r3
 80003f6:	2334      	movs	r3, #52	@ 0x34
 80003f8:	001a      	movs	r2, r3
 80003fa:	2100      	movs	r1, #0
 80003fc:	f003 fb0a 	bl	8003a14 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000400:	4b4b      	ldr	r3, [pc, #300]	@ (8000530 <MX_TIM1_Init+0x164>)
 8000402:	4a4c      	ldr	r2, [pc, #304]	@ (8000534 <MX_TIM1_Init+0x168>)
 8000404:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 800-1;
 8000406:	4b4a      	ldr	r3, [pc, #296]	@ (8000530 <MX_TIM1_Init+0x164>)
 8000408:	4a4b      	ldr	r2, [pc, #300]	@ (8000538 <MX_TIM1_Init+0x16c>)
 800040a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800040c:	4b48      	ldr	r3, [pc, #288]	@ (8000530 <MX_TIM1_Init+0x164>)
 800040e:	2200      	movs	r2, #0
 8000410:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8000412:	4b47      	ldr	r3, [pc, #284]	@ (8000530 <MX_TIM1_Init+0x164>)
 8000414:	2263      	movs	r2, #99	@ 0x63
 8000416:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000418:	4b45      	ldr	r3, [pc, #276]	@ (8000530 <MX_TIM1_Init+0x164>)
 800041a:	2200      	movs	r2, #0
 800041c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800041e:	4b44      	ldr	r3, [pc, #272]	@ (8000530 <MX_TIM1_Init+0x164>)
 8000420:	2200      	movs	r2, #0
 8000422:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000424:	4b42      	ldr	r3, [pc, #264]	@ (8000530 <MX_TIM1_Init+0x164>)
 8000426:	2200      	movs	r2, #0
 8000428:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800042a:	4b41      	ldr	r3, [pc, #260]	@ (8000530 <MX_TIM1_Init+0x164>)
 800042c:	0018      	movs	r0, r3
 800042e:	f002 fc73 	bl	8002d18 <HAL_TIM_PWM_Init>
 8000432:	1e03      	subs	r3, r0, #0
 8000434:	d001      	beq.n	800043a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000436:	f000 fa5f 	bl	80008f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800043a:	2154      	movs	r1, #84	@ 0x54
 800043c:	187b      	adds	r3, r7, r1
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000442:	187b      	adds	r3, r7, r1
 8000444:	2200      	movs	r2, #0
 8000446:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000448:	187b      	adds	r3, r7, r1
 800044a:	2200      	movs	r2, #0
 800044c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800044e:	187a      	adds	r2, r7, r1
 8000450:	4b37      	ldr	r3, [pc, #220]	@ (8000530 <MX_TIM1_Init+0x164>)
 8000452:	0011      	movs	r1, r2
 8000454:	0018      	movs	r0, r3
 8000456:	f003 f9d9 	bl	800380c <HAL_TIMEx_MasterConfigSynchronization>
 800045a:	1e03      	subs	r3, r0, #0
 800045c:	d001      	beq.n	8000462 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800045e:	f000 fa4b 	bl	80008f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000462:	2138      	movs	r1, #56	@ 0x38
 8000464:	187b      	adds	r3, r7, r1
 8000466:	2260      	movs	r2, #96	@ 0x60
 8000468:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800046a:	187b      	adds	r3, r7, r1
 800046c:	2200      	movs	r2, #0
 800046e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000470:	187b      	adds	r3, r7, r1
 8000472:	2200      	movs	r2, #0
 8000474:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000476:	187b      	adds	r3, r7, r1
 8000478:	2200      	movs	r2, #0
 800047a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800047c:	187b      	adds	r3, r7, r1
 800047e:	2200      	movs	r2, #0
 8000480:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000482:	187b      	adds	r3, r7, r1
 8000484:	2200      	movs	r2, #0
 8000486:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000488:	187b      	adds	r3, r7, r1
 800048a:	2200      	movs	r2, #0
 800048c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800048e:	1879      	adds	r1, r7, r1
 8000490:	4b27      	ldr	r3, [pc, #156]	@ (8000530 <MX_TIM1_Init+0x164>)
 8000492:	2200      	movs	r2, #0
 8000494:	0018      	movs	r0, r3
 8000496:	f002 fd75 	bl	8002f84 <HAL_TIM_PWM_ConfigChannel>
 800049a:	1e03      	subs	r3, r0, #0
 800049c:	d001      	beq.n	80004a2 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800049e:	f000 fa2b 	bl	80008f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80004a2:	2338      	movs	r3, #56	@ 0x38
 80004a4:	18f9      	adds	r1, r7, r3
 80004a6:	4b22      	ldr	r3, [pc, #136]	@ (8000530 <MX_TIM1_Init+0x164>)
 80004a8:	2204      	movs	r2, #4
 80004aa:	0018      	movs	r0, r3
 80004ac:	f002 fd6a 	bl	8002f84 <HAL_TIM_PWM_ConfigChannel>
 80004b0:	1e03      	subs	r3, r0, #0
 80004b2:	d001      	beq.n	80004b8 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 80004b4:	f000 fa20 	bl	80008f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004b8:	1d3b      	adds	r3, r7, #4
 80004ba:	2200      	movs	r2, #0
 80004bc:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	2200      	movs	r2, #0
 80004c2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004c4:	1d3b      	adds	r3, r7, #4
 80004c6:	2200      	movs	r2, #0
 80004c8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80004ca:	1d3b      	adds	r3, r7, #4
 80004cc:	2200      	movs	r2, #0
 80004ce:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80004d0:	1d3b      	adds	r3, r7, #4
 80004d2:	2200      	movs	r2, #0
 80004d4:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	2280      	movs	r2, #128	@ 0x80
 80004da:	0192      	lsls	r2, r2, #6
 80004dc:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	2200      	movs	r2, #0
 80004e2:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80004e4:	1d3b      	adds	r3, r7, #4
 80004e6:	2200      	movs	r2, #0
 80004e8:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	2200      	movs	r2, #0
 80004ee:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80004f0:	1d3b      	adds	r3, r7, #4
 80004f2:	2280      	movs	r2, #128	@ 0x80
 80004f4:	0492      	lsls	r2, r2, #18
 80004f6:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80004f8:	1d3b      	adds	r3, r7, #4
 80004fa:	2200      	movs	r2, #0
 80004fc:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80004fe:	1d3b      	adds	r3, r7, #4
 8000500:	2200      	movs	r2, #0
 8000502:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000504:	1d3b      	adds	r3, r7, #4
 8000506:	2200      	movs	r2, #0
 8000508:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800050a:	1d3a      	adds	r2, r7, #4
 800050c:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <MX_TIM1_Init+0x164>)
 800050e:	0011      	movs	r1, r2
 8000510:	0018      	movs	r0, r3
 8000512:	f003 f9e3 	bl	80038dc <HAL_TIMEx_ConfigBreakDeadTime>
 8000516:	1e03      	subs	r3, r0, #0
 8000518:	d001      	beq.n	800051e <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 800051a:	f000 f9ed 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800051e:	4b04      	ldr	r3, [pc, #16]	@ (8000530 <MX_TIM1_Init+0x164>)
 8000520:	0018      	movs	r0, r3
 8000522:	f000 fb79 	bl	8000c18 <HAL_TIM_MspPostInit>

}
 8000526:	46c0      	nop			@ (mov r8, r8)
 8000528:	46bd      	mov	sp, r7
 800052a:	b018      	add	sp, #96	@ 0x60
 800052c:	bd80      	pop	{r7, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	20000124 	.word	0x20000124
 8000534:	40012c00 	.word	0x40012c00
 8000538:	0000031f 	.word	0x0000031f

0800053c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08a      	sub	sp, #40	@ 0x28
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000542:	231c      	movs	r3, #28
 8000544:	18fb      	adds	r3, r7, r3
 8000546:	0018      	movs	r0, r3
 8000548:	230c      	movs	r3, #12
 800054a:	001a      	movs	r2, r3
 800054c:	2100      	movs	r1, #0
 800054e:	f003 fa61 	bl	8003a14 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000552:	003b      	movs	r3, r7
 8000554:	0018      	movs	r0, r3
 8000556:	231c      	movs	r3, #28
 8000558:	001a      	movs	r2, r3
 800055a:	2100      	movs	r1, #0
 800055c:	f003 fa5a 	bl	8003a14 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000560:	4b29      	ldr	r3, [pc, #164]	@ (8000608 <MX_TIM3_Init+0xcc>)
 8000562:	4a2a      	ldr	r2, [pc, #168]	@ (800060c <MX_TIM3_Init+0xd0>)
 8000564:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 800-1;
 8000566:	4b28      	ldr	r3, [pc, #160]	@ (8000608 <MX_TIM3_Init+0xcc>)
 8000568:	4a29      	ldr	r2, [pc, #164]	@ (8000610 <MX_TIM3_Init+0xd4>)
 800056a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800056c:	4b26      	ldr	r3, [pc, #152]	@ (8000608 <MX_TIM3_Init+0xcc>)
 800056e:	2200      	movs	r2, #0
 8000570:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8000572:	4b25      	ldr	r3, [pc, #148]	@ (8000608 <MX_TIM3_Init+0xcc>)
 8000574:	2263      	movs	r2, #99	@ 0x63
 8000576:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000578:	4b23      	ldr	r3, [pc, #140]	@ (8000608 <MX_TIM3_Init+0xcc>)
 800057a:	2200      	movs	r2, #0
 800057c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800057e:	4b22      	ldr	r3, [pc, #136]	@ (8000608 <MX_TIM3_Init+0xcc>)
 8000580:	2200      	movs	r2, #0
 8000582:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000584:	4b20      	ldr	r3, [pc, #128]	@ (8000608 <MX_TIM3_Init+0xcc>)
 8000586:	0018      	movs	r0, r3
 8000588:	f002 fbc6 	bl	8002d18 <HAL_TIM_PWM_Init>
 800058c:	1e03      	subs	r3, r0, #0
 800058e:	d001      	beq.n	8000594 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000590:	f000 f9b2 	bl	80008f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000594:	211c      	movs	r1, #28
 8000596:	187b      	adds	r3, r7, r1
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800059c:	187b      	adds	r3, r7, r1
 800059e:	2200      	movs	r2, #0
 80005a0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005a2:	187a      	adds	r2, r7, r1
 80005a4:	4b18      	ldr	r3, [pc, #96]	@ (8000608 <MX_TIM3_Init+0xcc>)
 80005a6:	0011      	movs	r1, r2
 80005a8:	0018      	movs	r0, r3
 80005aa:	f003 f92f 	bl	800380c <HAL_TIMEx_MasterConfigSynchronization>
 80005ae:	1e03      	subs	r3, r0, #0
 80005b0:	d001      	beq.n	80005b6 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80005b2:	f000 f9a1 	bl	80008f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005b6:	003b      	movs	r3, r7
 80005b8:	2260      	movs	r2, #96	@ 0x60
 80005ba:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80005bc:	003b      	movs	r3, r7
 80005be:	2200      	movs	r2, #0
 80005c0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005c2:	003b      	movs	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005c8:	003b      	movs	r3, r7
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005ce:	0039      	movs	r1, r7
 80005d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000608 <MX_TIM3_Init+0xcc>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	0018      	movs	r0, r3
 80005d6:	f002 fcd5 	bl	8002f84 <HAL_TIM_PWM_ConfigChannel>
 80005da:	1e03      	subs	r3, r0, #0
 80005dc:	d001      	beq.n	80005e2 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 80005de:	f000 f98b 	bl	80008f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80005e2:	0039      	movs	r1, r7
 80005e4:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <MX_TIM3_Init+0xcc>)
 80005e6:	2204      	movs	r2, #4
 80005e8:	0018      	movs	r0, r3
 80005ea:	f002 fccb 	bl	8002f84 <HAL_TIM_PWM_ConfigChannel>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 80005f2:	f000 f981 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80005f6:	4b04      	ldr	r3, [pc, #16]	@ (8000608 <MX_TIM3_Init+0xcc>)
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 fb0d 	bl	8000c18 <HAL_TIM_MspPostInit>

}
 80005fe:	46c0      	nop			@ (mov r8, r8)
 8000600:	46bd      	mov	sp, r7
 8000602:	b00a      	add	sp, #40	@ 0x28
 8000604:	bd80      	pop	{r7, pc}
 8000606:	46c0      	nop			@ (mov r8, r8)
 8000608:	20000170 	.word	0x20000170
 800060c:	40000400 	.word	0x40000400
 8000610:	0000031f 	.word	0x0000031f

08000614 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000618:	4b0e      	ldr	r3, [pc, #56]	@ (8000654 <MX_TIM14_Init+0x40>)
 800061a:	4a0f      	ldr	r2, [pc, #60]	@ (8000658 <MX_TIM14_Init+0x44>)
 800061c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 800061e:	4b0d      	ldr	r3, [pc, #52]	@ (8000654 <MX_TIM14_Init+0x40>)
 8000620:	22f4      	movs	r2, #244	@ 0xf4
 8000622:	0092      	lsls	r2, r2, #2
 8000624:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000626:	4b0b      	ldr	r3, [pc, #44]	@ (8000654 <MX_TIM14_Init+0x40>)
 8000628:	2200      	movs	r2, #0
 800062a:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <MX_TIM14_Init+0x40>)
 800062e:	4a0b      	ldr	r2, [pc, #44]	@ (800065c <MX_TIM14_Init+0x48>)
 8000630:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000632:	4b08      	ldr	r3, [pc, #32]	@ (8000654 <MX_TIM14_Init+0x40>)
 8000634:	2200      	movs	r2, #0
 8000636:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000638:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <MX_TIM14_Init+0x40>)
 800063a:	2200      	movs	r2, #0
 800063c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800063e:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <MX_TIM14_Init+0x40>)
 8000640:	0018      	movs	r0, r3
 8000642:	f002 fb11 	bl	8002c68 <HAL_TIM_Base_Init>
 8000646:	1e03      	subs	r3, r0, #0
 8000648:	d001      	beq.n	800064e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800064a:	f000 f955 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	200001bc 	.word	0x200001bc
 8000658:	40002000 	.word	0x40002000
 800065c:	0000ffff 	.word	0x0000ffff

08000660 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000666:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <MX_DMA_Init+0x38>)
 8000668:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800066a:	4b0b      	ldr	r3, [pc, #44]	@ (8000698 <MX_DMA_Init+0x38>)
 800066c:	2101      	movs	r1, #1
 800066e:	430a      	orrs	r2, r1
 8000670:	639a      	str	r2, [r3, #56]	@ 0x38
 8000672:	4b09      	ldr	r3, [pc, #36]	@ (8000698 <MX_DMA_Init+0x38>)
 8000674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000676:	2201      	movs	r2, #1
 8000678:	4013      	ands	r3, r2
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800067e:	2200      	movs	r2, #0
 8000680:	2100      	movs	r1, #0
 8000682:	2009      	movs	r0, #9
 8000684:	f000 fce2 	bl	800104c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000688:	2009      	movs	r0, #9
 800068a:	f000 fcf4 	bl	8001076 <HAL_NVIC_EnableIRQ>

}
 800068e:	46c0      	nop			@ (mov r8, r8)
 8000690:	46bd      	mov	sp, r7
 8000692:	b002      	add	sp, #8
 8000694:	bd80      	pop	{r7, pc}
 8000696:	46c0      	nop			@ (mov r8, r8)
 8000698:	40021000 	.word	0x40021000

0800069c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b08b      	sub	sp, #44	@ 0x2c
 80006a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a2:	2414      	movs	r4, #20
 80006a4:	193b      	adds	r3, r7, r4
 80006a6:	0018      	movs	r0, r3
 80006a8:	2314      	movs	r3, #20
 80006aa:	001a      	movs	r2, r3
 80006ac:	2100      	movs	r1, #0
 80006ae:	f003 f9b1 	bl	8003a14 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006b2:	4b4d      	ldr	r3, [pc, #308]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006b6:	4b4c      	ldr	r3, [pc, #304]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006b8:	2120      	movs	r1, #32
 80006ba:	430a      	orrs	r2, r1
 80006bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80006be:	4b4a      	ldr	r3, [pc, #296]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006c2:	2220      	movs	r2, #32
 80006c4:	4013      	ands	r3, r2
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ca:	4b47      	ldr	r3, [pc, #284]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006ce:	4b46      	ldr	r3, [pc, #280]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006d0:	2101      	movs	r1, #1
 80006d2:	430a      	orrs	r2, r1
 80006d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80006d6:	4b44      	ldr	r3, [pc, #272]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006da:	2201      	movs	r2, #1
 80006dc:	4013      	ands	r3, r2
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e2:	4b41      	ldr	r3, [pc, #260]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006e6:	4b40      	ldr	r3, [pc, #256]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006e8:	2102      	movs	r1, #2
 80006ea:	430a      	orrs	r2, r1
 80006ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ee:	4b3e      	ldr	r3, [pc, #248]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006f2:	2202      	movs	r2, #2
 80006f4:	4013      	ands	r3, r2
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006fa:	4b3b      	ldr	r3, [pc, #236]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 80006fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006fe:	4b3a      	ldr	r3, [pc, #232]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 8000700:	2104      	movs	r1, #4
 8000702:	430a      	orrs	r2, r1
 8000704:	635a      	str	r2, [r3, #52]	@ 0x34
 8000706:	4b38      	ldr	r3, [pc, #224]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 8000708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800070a:	2204      	movs	r2, #4
 800070c:	4013      	ands	r3, r2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000712:	4b35      	ldr	r3, [pc, #212]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 8000714:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000716:	4b34      	ldr	r3, [pc, #208]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 8000718:	2108      	movs	r1, #8
 800071a:	430a      	orrs	r2, r1
 800071c:	635a      	str	r2, [r3, #52]	@ 0x34
 800071e:	4b32      	ldr	r3, [pc, #200]	@ (80007e8 <MX_GPIO_Init+0x14c>)
 8000720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000722:	2208      	movs	r2, #8
 8000724:	4013      	ands	r3, r2
 8000726:	603b      	str	r3, [r7, #0]
 8000728:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CHIP_SELECT_Pin|MEM_nWP_Pin|MEM_nHOLD_Pin, GPIO_PIN_SET);
 800072a:	23a0      	movs	r3, #160	@ 0xa0
 800072c:	05db      	lsls	r3, r3, #23
 800072e:	2201      	movs	r2, #1
 8000730:	21e0      	movs	r1, #224	@ 0xe0
 8000732:	0018      	movs	r0, r3
 8000734:	f000 ffac 	bl	8001690 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin|LED2_Pin|LED10_Pin
 8000738:	492c      	ldr	r1, [pc, #176]	@ (80007ec <MX_GPIO_Init+0x150>)
 800073a:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <MX_GPIO_Init+0x154>)
 800073c:	2200      	movs	r2, #0
 800073e:	0018      	movs	r0, r3
 8000740:	f000 ffa6 	bl	8001690 <HAL_GPIO_WritePin>
                          |LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin
                          |LED15_Pin|LED3_Pin|LED4_Pin|LED5_Pin
                          |LED6_Pin|LED7_Pin|LED8_Pin|LED9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AMP_ENABLE_GPIO_Port, AMP_ENABLE_Pin, GPIO_PIN_RESET);
 8000744:	4b2b      	ldr	r3, [pc, #172]	@ (80007f4 <MX_GPIO_Init+0x158>)
 8000746:	2200      	movs	r2, #0
 8000748:	2101      	movs	r1, #1
 800074a:	0018      	movs	r0, r3
 800074c:	f000 ffa0 	bl	8001690 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CHIP_SELECT_Pin MEM_nWP_Pin MEM_nHOLD_Pin */
  GPIO_InitStruct.Pin = SPI_CHIP_SELECT_Pin|MEM_nWP_Pin|MEM_nHOLD_Pin;
 8000750:	193b      	adds	r3, r7, r4
 8000752:	22e0      	movs	r2, #224	@ 0xe0
 8000754:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000756:	193b      	adds	r3, r7, r4
 8000758:	2201      	movs	r2, #1
 800075a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	193b      	adds	r3, r7, r4
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000762:	193b      	adds	r3, r7, r4
 8000764:	2200      	movs	r2, #0
 8000766:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000768:	193a      	adds	r2, r7, r4
 800076a:	23a0      	movs	r3, #160	@ 0xa0
 800076c:	05db      	lsls	r3, r3, #23
 800076e:	0011      	movs	r1, r2
 8000770:	0018      	movs	r0, r3
 8000772:	f000 fe29 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED10_Pin
                           LED11_Pin LED12_Pin LED13_Pin LED14_Pin
                           LED15_Pin LED3_Pin LED4_Pin LED5_Pin
                           LED6_Pin LED7_Pin LED8_Pin LED9_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED10_Pin
 8000776:	193b      	adds	r3, r7, r4
 8000778:	4a1c      	ldr	r2, [pc, #112]	@ (80007ec <MX_GPIO_Init+0x150>)
 800077a:	601a      	str	r2, [r3, #0]
                          |LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin
                          |LED15_Pin|LED3_Pin|LED4_Pin|LED5_Pin
                          |LED6_Pin|LED7_Pin|LED8_Pin|LED9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077c:	193b      	adds	r3, r7, r4
 800077e:	2201      	movs	r2, #1
 8000780:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	193b      	adds	r3, r7, r4
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000788:	193b      	adds	r3, r7, r4
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800078e:	193b      	adds	r3, r7, r4
 8000790:	4a17      	ldr	r2, [pc, #92]	@ (80007f0 <MX_GPIO_Init+0x154>)
 8000792:	0019      	movs	r1, r3
 8000794:	0010      	movs	r0, r2
 8000796:	f000 fe17 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : AMP_ENABLE_Pin */
  GPIO_InitStruct.Pin = AMP_ENABLE_Pin;
 800079a:	193b      	adds	r3, r7, r4
 800079c:	2201      	movs	r2, #1
 800079e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a0:	193b      	adds	r3, r7, r4
 80007a2:	2201      	movs	r2, #1
 80007a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(AMP_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	4a0f      	ldr	r2, [pc, #60]	@ (80007f4 <MX_GPIO_Init+0x158>)
 80007b6:	0019      	movs	r1, r3
 80007b8:	0010      	movs	r0, r2
 80007ba:	f000 fe05 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80007be:	0021      	movs	r1, r4
 80007c0:	187b      	adds	r3, r7, r1
 80007c2:	2202      	movs	r2, #2
 80007c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007c6:	187b      	adds	r3, r7, r1
 80007c8:	2288      	movs	r2, #136	@ 0x88
 80007ca:	0352      	lsls	r2, r2, #13
 80007cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	4a07      	ldr	r2, [pc, #28]	@ (80007f4 <MX_GPIO_Init+0x158>)
 80007d8:	0019      	movs	r1, r3
 80007da:	0010      	movs	r0, r2
 80007dc:	f000 fdf4 	bl	80013c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007e0:	46c0      	nop			@ (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	b00b      	add	sp, #44	@ 0x2c
 80007e6:	bd90      	pop	{r4, r7, pc}
 80007e8:	40021000 	.word	0x40021000
 80007ec:	0000ffff 	.word	0x0000ffff
 80007f0:	50000400 	.word	0x50000400
 80007f4:	50000c00 	.word	0x50000c00

080007f8 <flashInit>:


void flashInit(void) {
 80007f8:	b590      	push	{r4, r7, lr}
 80007fa:	b08f      	sub	sp, #60	@ 0x3c
 80007fc:	af00      	add	r7, sp, #0

	int pwm = 50;
 80007fe:	2332      	movs	r3, #50	@ 0x32
 8000800:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int delay = 30;
 8000802:	231e      	movs	r3, #30
 8000804:	62bb      	str	r3, [r7, #40]	@ 0x28

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm);
 8000806:	4b38      	ldr	r3, [pc, #224]	@ (80008e8 <flashInit+0xf0>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800080c:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800080e:	4b36      	ldr	r3, [pc, #216]	@ (80008e8 <flashInit+0xf0>)
 8000810:	2100      	movs	r1, #0
 8000812:	0018      	movs	r0, r3
 8000814:	f002 fad8 	bl	8002dc8 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm);
 8000818:	4b33      	ldr	r3, [pc, #204]	@ (80008e8 <flashInit+0xf0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800081e:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000820:	4b31      	ldr	r3, [pc, #196]	@ (80008e8 <flashInit+0xf0>)
 8000822:	2104      	movs	r1, #4
 8000824:	0018      	movs	r0, r3
 8000826:	f002 facf 	bl	8002dc8 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pwm);
 800082a:	4b30      	ldr	r3, [pc, #192]	@ (80008ec <flashInit+0xf4>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000830:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000832:	4b2e      	ldr	r3, [pc, #184]	@ (80008ec <flashInit+0xf4>)
 8000834:	2100      	movs	r1, #0
 8000836:	0018      	movs	r0, r3
 8000838:	f002 fac6 	bl	8002dc8 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwm);
 800083c:	4b2b      	ldr	r3, [pc, #172]	@ (80008ec <flashInit+0xf4>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000842:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000844:	4b29      	ldr	r3, [pc, #164]	@ (80008ec <flashInit+0xf4>)
 8000846:	2104      	movs	r1, #4
 8000848:	0018      	movs	r0, r3
 800084a:	f002 fabd 	bl	8002dc8 <HAL_TIM_PWM_Start>

	GPIO_TypeDef *GPIOPort = GPIOB;
 800084e:	4b28      	ldr	r3, [pc, #160]	@ (80008f0 <flashInit+0xf8>)
 8000850:	627b      	str	r3, [r7, #36]	@ 0x24

	const uint16_t GPIOPins[16] = {GPIO_PIN_0, GPIO_PIN_1, GPIO_PIN_2, GPIO_PIN_3,
 8000852:	1d3b      	adds	r3, r7, #4
 8000854:	4a27      	ldr	r2, [pc, #156]	@ (80008f4 <flashInit+0xfc>)
 8000856:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000858:	c313      	stmia	r3!, {r0, r1, r4}
 800085a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800085c:	c313      	stmia	r3!, {r0, r1, r4}
 800085e:	ca03      	ldmia	r2!, {r0, r1}
 8000860:	c303      	stmia	r3!, {r0, r1}
									GPIO_PIN_4, GPIO_PIN_5, GPIO_PIN_6, GPIO_PIN_7,
									GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11,
									GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14, GPIO_PIN_15};

	for(int i = 0; i < 16; i++) {
 8000862:	2300      	movs	r3, #0
 8000864:	637b      	str	r3, [r7, #52]	@ 0x34
 8000866:	e018      	b.n	800089a <flashInit+0xa2>

		HAL_GPIO_WritePin(GPIOPort, GPIOPins[i], GPIO_PIN_SET);
 8000868:	1d3b      	adds	r3, r7, #4
 800086a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800086c:	0052      	lsls	r2, r2, #1
 800086e:	5ad1      	ldrh	r1, [r2, r3]
 8000870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000872:	2201      	movs	r2, #1
 8000874:	0018      	movs	r0, r3
 8000876:	f000 ff0b 	bl	8001690 <HAL_GPIO_WritePin>
		HAL_Delay(delay);
 800087a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800087c:	0018      	movs	r0, r3
 800087e:	f000 fb15 	bl	8000eac <HAL_Delay>
		HAL_GPIO_WritePin(GPIOPort, GPIOPins[i], GPIO_PIN_RESET);
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000886:	0052      	lsls	r2, r2, #1
 8000888:	5ad1      	ldrh	r1, [r2, r3]
 800088a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800088c:	2200      	movs	r2, #0
 800088e:	0018      	movs	r0, r3
 8000890:	f000 fefe 	bl	8001690 <HAL_GPIO_WritePin>
	for(int i = 0; i < 16; i++) {
 8000894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000896:	3301      	adds	r3, #1
 8000898:	637b      	str	r3, [r7, #52]	@ 0x34
 800089a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800089c:	2b0f      	cmp	r3, #15
 800089e:	dde3      	ble.n	8000868 <flashInit+0x70>

	}
	for(int i = 15; i >= 0; i--) {
 80008a0:	230f      	movs	r3, #15
 80008a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80008a4:	e018      	b.n	80008d8 <flashInit+0xe0>

		HAL_GPIO_WritePin(GPIOPort, GPIOPins[i], GPIO_PIN_SET);
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80008aa:	0052      	lsls	r2, r2, #1
 80008ac:	5ad1      	ldrh	r1, [r2, r3]
 80008ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008b0:	2201      	movs	r2, #1
 80008b2:	0018      	movs	r0, r3
 80008b4:	f000 feec 	bl	8001690 <HAL_GPIO_WritePin>
		HAL_Delay(delay);
 80008b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008ba:	0018      	movs	r0, r3
 80008bc:	f000 faf6 	bl	8000eac <HAL_Delay>
		HAL_GPIO_WritePin(GPIOPort, GPIOPins[i], GPIO_PIN_RESET);
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80008c4:	0052      	lsls	r2, r2, #1
 80008c6:	5ad1      	ldrh	r1, [r2, r3]
 80008c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ca:	2200      	movs	r2, #0
 80008cc:	0018      	movs	r0, r3
 80008ce:	f000 fedf 	bl	8001690 <HAL_GPIO_WritePin>
	for(int i = 15; i >= 0; i--) {
 80008d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008d4:	3b01      	subs	r3, #1
 80008d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80008d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008da:	2b00      	cmp	r3, #0
 80008dc:	dae3      	bge.n	80008a6 <flashInit+0xae>

	}

}
 80008de:	46c0      	nop			@ (mov r8, r8)
 80008e0:	46c0      	nop			@ (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	b00f      	add	sp, #60	@ 0x3c
 80008e6:	bd90      	pop	{r4, r7, pc}
 80008e8:	20000124 	.word	0x20000124
 80008ec:	20000170 	.word	0x20000170
 80008f0:	50000400 	.word	0x50000400
 80008f4:	08003a84 	.word	0x08003a84

080008f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008fc:	b672      	cpsid	i
}
 80008fe:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000900:	46c0      	nop			@ (mov r8, r8)
 8000902:	e7fd      	b.n	8000900 <Error_Handler+0x8>

08000904 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800090a:	4b13      	ldr	r3, [pc, #76]	@ (8000958 <HAL_MspInit+0x54>)
 800090c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800090e:	4b12      	ldr	r3, [pc, #72]	@ (8000958 <HAL_MspInit+0x54>)
 8000910:	2101      	movs	r1, #1
 8000912:	430a      	orrs	r2, r1
 8000914:	641a      	str	r2, [r3, #64]	@ 0x40
 8000916:	4b10      	ldr	r3, [pc, #64]	@ (8000958 <HAL_MspInit+0x54>)
 8000918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800091a:	2201      	movs	r2, #1
 800091c:	4013      	ands	r3, r2
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000922:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <HAL_MspInit+0x54>)
 8000924:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000926:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <HAL_MspInit+0x54>)
 8000928:	2180      	movs	r1, #128	@ 0x80
 800092a:	0549      	lsls	r1, r1, #21
 800092c:	430a      	orrs	r2, r1
 800092e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000930:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <HAL_MspInit+0x54>)
 8000932:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000934:	2380      	movs	r3, #128	@ 0x80
 8000936:	055b      	lsls	r3, r3, #21
 8000938:	4013      	ands	r3, r2
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800093e:	2200      	movs	r2, #0
 8000940:	2100      	movs	r1, #0
 8000942:	2004      	movs	r0, #4
 8000944:	f000 fb82 	bl	800104c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000948:	2004      	movs	r0, #4
 800094a:	f000 fb94 	bl	8001076 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094e:	46c0      	nop			@ (mov r8, r8)
 8000950:	46bd      	mov	sp, r7
 8000952:	b002      	add	sp, #8
 8000954:	bd80      	pop	{r7, pc}
 8000956:	46c0      	nop			@ (mov r8, r8)
 8000958:	40021000 	.word	0x40021000

0800095c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800095c:	b590      	push	{r4, r7, lr}
 800095e:	b095      	sub	sp, #84	@ 0x54
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	233c      	movs	r3, #60	@ 0x3c
 8000966:	18fb      	adds	r3, r7, r3
 8000968:	0018      	movs	r0, r3
 800096a:	2314      	movs	r3, #20
 800096c:	001a      	movs	r2, r3
 800096e:	2100      	movs	r1, #0
 8000970:	f003 f850 	bl	8003a14 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000974:	2414      	movs	r4, #20
 8000976:	193b      	adds	r3, r7, r4
 8000978:	0018      	movs	r0, r3
 800097a:	2328      	movs	r3, #40	@ 0x28
 800097c:	001a      	movs	r2, r3
 800097e:	2100      	movs	r1, #0
 8000980:	f003 f848 	bl	8003a14 <memset>
  if(hi2s->Instance==SPI1)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a39      	ldr	r2, [pc, #228]	@ (8000a70 <HAL_I2S_MspInit+0x114>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d16b      	bne.n	8000a66 <HAL_I2S_MspInit+0x10a>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 800098e:	193b      	adds	r3, r7, r4
 8000990:	2280      	movs	r2, #128	@ 0x80
 8000992:	0112      	lsls	r2, r2, #4
 8000994:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8000996:	193b      	adds	r3, r7, r4
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800099c:	193b      	adds	r3, r7, r4
 800099e:	0018      	movs	r0, r3
 80009a0:	f001 fc98 	bl	80022d4 <HAL_RCCEx_PeriphCLKConfig>
 80009a4:	1e03      	subs	r3, r0, #0
 80009a6:	d001      	beq.n	80009ac <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80009a8:	f7ff ffa6 	bl	80008f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009ac:	4b31      	ldr	r3, [pc, #196]	@ (8000a74 <HAL_I2S_MspInit+0x118>)
 80009ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009b0:	4b30      	ldr	r3, [pc, #192]	@ (8000a74 <HAL_I2S_MspInit+0x118>)
 80009b2:	2180      	movs	r1, #128	@ 0x80
 80009b4:	0149      	lsls	r1, r1, #5
 80009b6:	430a      	orrs	r2, r1
 80009b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80009ba:	4b2e      	ldr	r3, [pc, #184]	@ (8000a74 <HAL_I2S_MspInit+0x118>)
 80009bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009be:	2380      	movs	r3, #128	@ 0x80
 80009c0:	015b      	lsls	r3, r3, #5
 80009c2:	4013      	ands	r3, r2
 80009c4:	613b      	str	r3, [r7, #16]
 80009c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c8:	4b2a      	ldr	r3, [pc, #168]	@ (8000a74 <HAL_I2S_MspInit+0x118>)
 80009ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009cc:	4b29      	ldr	r3, [pc, #164]	@ (8000a74 <HAL_I2S_MspInit+0x118>)
 80009ce:	2101      	movs	r1, #1
 80009d0:	430a      	orrs	r2, r1
 80009d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80009d4:	4b27      	ldr	r3, [pc, #156]	@ (8000a74 <HAL_I2S_MspInit+0x118>)
 80009d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009d8:	2201      	movs	r2, #1
 80009da:	4013      	ands	r3, r2
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	68fb      	ldr	r3, [r7, #12]
    /**I2S1 GPIO Configuration
    PA1     ------> I2S1_CK
    PA2     ------> I2S1_SD
    PA15     ------> I2S1_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_15;
 80009e0:	213c      	movs	r1, #60	@ 0x3c
 80009e2:	187b      	adds	r3, r7, r1
 80009e4:	4a24      	ldr	r2, [pc, #144]	@ (8000a78 <HAL_I2S_MspInit+0x11c>)
 80009e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2202      	movs	r2, #2
 80009ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2200      	movs	r2, #0
 80009f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a00:	187a      	adds	r2, r7, r1
 8000a02:	23a0      	movs	r3, #160	@ 0xa0
 8000a04:	05db      	lsls	r3, r3, #23
 8000a06:	0011      	movs	r1, r2
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f000 fcdd 	bl	80013c8 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8000a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a10:	4a1b      	ldr	r2, [pc, #108]	@ (8000a80 <HAL_I2S_MspInit+0x124>)
 8000a12:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8000a14:	4b19      	ldr	r3, [pc, #100]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a16:	2211      	movs	r2, #17
 8000a18:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a1a:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a1c:	2210      	movs	r2, #16
 8000a1e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a20:	4b16      	ldr	r3, [pc, #88]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a26:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a28:	2280      	movs	r2, #128	@ 0x80
 8000a2a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a2c:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a2e:	2280      	movs	r2, #128	@ 0x80
 8000a30:	0052      	lsls	r2, r2, #1
 8000a32:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a34:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a36:	2280      	movs	r2, #128	@ 0x80
 8000a38:	00d2      	lsls	r2, r2, #3
 8000a3a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a3e:	2220      	movs	r2, #32
 8000a40:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a44:	22c0      	movs	r2, #192	@ 0xc0
 8000a46:	0192      	lsls	r2, r2, #6
 8000a48:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f000 fb2f 	bl	80010b0 <HAL_DMA_Init>
 8000a52:	1e03      	subs	r3, r0, #0
 8000a54:	d001      	beq.n	8000a5a <HAL_I2S_MspInit+0xfe>
    {
      Error_Handler();
 8000a56:	f7ff ff4f 	bl	80008f8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4a07      	ldr	r2, [pc, #28]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a5e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <HAL_I2S_MspInit+0x120>)
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000a66:	46c0      	nop			@ (mov r8, r8)
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	b015      	add	sp, #84	@ 0x54
 8000a6c:	bd90      	pop	{r4, r7, pc}
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	40013000 	.word	0x40013000
 8000a74:	40021000 	.word	0x40021000
 8000a78:	00008006 	.word	0x00008006
 8000a7c:	20000064 	.word	0x20000064
 8000a80:	40020008 	.word	0x40020008

08000a84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a84:	b590      	push	{r4, r7, lr}
 8000a86:	b08b      	sub	sp, #44	@ 0x2c
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8c:	2414      	movs	r4, #20
 8000a8e:	193b      	adds	r3, r7, r4
 8000a90:	0018      	movs	r0, r3
 8000a92:	2314      	movs	r3, #20
 8000a94:	001a      	movs	r2, r3
 8000a96:	2100      	movs	r1, #0
 8000a98:	f002 ffbc 	bl	8003a14 <memset>
  if(hspi->Instance==SPI2)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a26      	ldr	r2, [pc, #152]	@ (8000b3c <HAL_SPI_MspInit+0xb8>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d146      	bne.n	8000b34 <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000aa6:	4b26      	ldr	r3, [pc, #152]	@ (8000b40 <HAL_SPI_MspInit+0xbc>)
 8000aa8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000aaa:	4b25      	ldr	r3, [pc, #148]	@ (8000b40 <HAL_SPI_MspInit+0xbc>)
 8000aac:	2180      	movs	r1, #128	@ 0x80
 8000aae:	01c9      	lsls	r1, r1, #7
 8000ab0:	430a      	orrs	r2, r1
 8000ab2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ab4:	4b22      	ldr	r3, [pc, #136]	@ (8000b40 <HAL_SPI_MspInit+0xbc>)
 8000ab6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ab8:	2380      	movs	r3, #128	@ 0x80
 8000aba:	01db      	lsls	r3, r3, #7
 8000abc:	4013      	ands	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
 8000ac0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b40 <HAL_SPI_MspInit+0xbc>)
 8000ac4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8000b40 <HAL_SPI_MspInit+0xbc>)
 8000ac8:	2101      	movs	r1, #1
 8000aca:	430a      	orrs	r2, r1
 8000acc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ace:	4b1c      	ldr	r3, [pc, #112]	@ (8000b40 <HAL_SPI_MspInit+0xbc>)
 8000ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PA0     ------> SPI2_SCK
    PA3     ------> SPI2_MISO
    PA4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000ada:	193b      	adds	r3, r7, r4
 8000adc:	2209      	movs	r2, #9
 8000ade:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae0:	193b      	adds	r3, r7, r4
 8000ae2:	2202      	movs	r2, #2
 8000ae4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	193b      	adds	r3, r7, r4
 8000ae8:	2200      	movs	r2, #0
 8000aea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	193b      	adds	r3, r7, r4
 8000aee:	2200      	movs	r2, #0
 8000af0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000af2:	193b      	adds	r3, r7, r4
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af8:	193a      	adds	r2, r7, r4
 8000afa:	23a0      	movs	r3, #160	@ 0xa0
 8000afc:	05db      	lsls	r3, r3, #23
 8000afe:	0011      	movs	r1, r2
 8000b00:	0018      	movs	r0, r3
 8000b02:	f000 fc61 	bl	80013c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b06:	0021      	movs	r1, r4
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	2210      	movs	r2, #16
 8000b0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2202      	movs	r2, #2
 8000b12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	187b      	adds	r3, r7, r1
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000b20:	187b      	adds	r3, r7, r1
 8000b22:	2201      	movs	r2, #1
 8000b24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b26:	187a      	adds	r2, r7, r1
 8000b28:	23a0      	movs	r3, #160	@ 0xa0
 8000b2a:	05db      	lsls	r3, r3, #23
 8000b2c:	0011      	movs	r1, r2
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f000 fc4a 	bl	80013c8 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000b34:	46c0      	nop			@ (mov r8, r8)
 8000b36:	46bd      	mov	sp, r7
 8000b38:	b00b      	add	sp, #44	@ 0x2c
 8000b3a:	bd90      	pop	{r4, r7, pc}
 8000b3c:	40003800 	.word	0x40003800
 8000b40:	40021000 	.word	0x40021000

08000b44 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b44:	b590      	push	{r4, r7, lr}
 8000b46:	b08f      	sub	sp, #60	@ 0x3c
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b4c:	2410      	movs	r4, #16
 8000b4e:	193b      	adds	r3, r7, r4
 8000b50:	0018      	movs	r0, r3
 8000b52:	2328      	movs	r3, #40	@ 0x28
 8000b54:	001a      	movs	r2, r3
 8000b56:	2100      	movs	r1, #0
 8000b58:	f002 ff5c 	bl	8003a14 <memset>
  if(htim_pwm->Instance==TIM1)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a1a      	ldr	r2, [pc, #104]	@ (8000bcc <HAL_TIM_PWM_MspInit+0x88>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d11d      	bne.n	8000ba2 <HAL_TIM_PWM_MspInit+0x5e>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000b66:	193b      	adds	r3, r7, r4
 8000b68:	2280      	movs	r2, #128	@ 0x80
 8000b6a:	0392      	lsls	r2, r2, #14
 8000b6c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8000b6e:	193b      	adds	r3, r7, r4
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b74:	193b      	adds	r3, r7, r4
 8000b76:	0018      	movs	r0, r3
 8000b78:	f001 fbac 	bl	80022d4 <HAL_RCCEx_PeriphCLKConfig>
 8000b7c:	1e03      	subs	r3, r0, #0
 8000b7e:	d001      	beq.n	8000b84 <HAL_TIM_PWM_MspInit+0x40>
    {
      Error_Handler();
 8000b80:	f7ff feba 	bl	80008f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b84:	4b12      	ldr	r3, [pc, #72]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x8c>)
 8000b86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b88:	4b11      	ldr	r3, [pc, #68]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x8c>)
 8000b8a:	2180      	movs	r1, #128	@ 0x80
 8000b8c:	0109      	lsls	r1, r1, #4
 8000b8e:	430a      	orrs	r2, r1
 8000b90:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b92:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x8c>)
 8000b94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b96:	2380      	movs	r3, #128	@ 0x80
 8000b98:	011b      	lsls	r3, r3, #4
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ba0:	e010      	b.n	8000bc4 <HAL_TIM_PWM_MspInit+0x80>
  else if(htim_pwm->Instance==TIM3)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a0b      	ldr	r2, [pc, #44]	@ (8000bd4 <HAL_TIM_PWM_MspInit+0x90>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d10b      	bne.n	8000bc4 <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000bac:	4b08      	ldr	r3, [pc, #32]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x8c>)
 8000bae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bb0:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x8c>)
 8000bb2:	2102      	movs	r1, #2
 8000bb4:	430a      	orrs	r2, r1
 8000bb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bb8:	4b05      	ldr	r3, [pc, #20]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x8c>)
 8000bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000bbc:	2202      	movs	r2, #2
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	60bb      	str	r3, [r7, #8]
 8000bc2:	68bb      	ldr	r3, [r7, #8]
}
 8000bc4:	46c0      	nop			@ (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	b00f      	add	sp, #60	@ 0x3c
 8000bca:	bd90      	pop	{r4, r7, pc}
 8000bcc:	40012c00 	.word	0x40012c00
 8000bd0:	40021000 	.word	0x40021000
 8000bd4:	40000400 	.word	0x40000400

08000bd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a0a      	ldr	r2, [pc, #40]	@ (8000c10 <HAL_TIM_Base_MspInit+0x38>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d10d      	bne.n	8000c06 <HAL_TIM_Base_MspInit+0x2e>
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000bea:	4b0a      	ldr	r3, [pc, #40]	@ (8000c14 <HAL_TIM_Base_MspInit+0x3c>)
 8000bec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bee:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <HAL_TIM_Base_MspInit+0x3c>)
 8000bf0:	2180      	movs	r1, #128	@ 0x80
 8000bf2:	0209      	lsls	r1, r1, #8
 8000bf4:	430a      	orrs	r2, r1
 8000bf6:	641a      	str	r2, [r3, #64]	@ 0x40
 8000bf8:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <HAL_TIM_Base_MspInit+0x3c>)
 8000bfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bfc:	2380      	movs	r3, #128	@ 0x80
 8000bfe:	021b      	lsls	r3, r3, #8
 8000c00:	4013      	ands	r3, r2
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000c06:	46c0      	nop			@ (mov r8, r8)
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b004      	add	sp, #16
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	46c0      	nop			@ (mov r8, r8)
 8000c10:	40002000 	.word	0x40002000
 8000c14:	40021000 	.word	0x40021000

08000c18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c18:	b590      	push	{r4, r7, lr}
 8000c1a:	b08b      	sub	sp, #44	@ 0x2c
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c20:	2414      	movs	r4, #20
 8000c22:	193b      	adds	r3, r7, r4
 8000c24:	0018      	movs	r0, r3
 8000c26:	2314      	movs	r3, #20
 8000c28:	001a      	movs	r2, r3
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	f002 fef2 	bl	8003a14 <memset>
  if(htim->Instance==TIM1)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a29      	ldr	r2, [pc, #164]	@ (8000cdc <HAL_TIM_MspPostInit+0xc4>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d124      	bne.n	8000c84 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	4b29      	ldr	r3, [pc, #164]	@ (8000ce0 <HAL_TIM_MspPostInit+0xc8>)
 8000c3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c3e:	4b28      	ldr	r3, [pc, #160]	@ (8000ce0 <HAL_TIM_MspPostInit+0xc8>)
 8000c40:	2101      	movs	r1, #1
 8000c42:	430a      	orrs	r2, r1
 8000c44:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c46:	4b26      	ldr	r3, [pc, #152]	@ (8000ce0 <HAL_TIM_MspPostInit+0xc8>)
 8000c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_0_Pin|PWM_1_Pin;
 8000c52:	193b      	adds	r3, r7, r4
 8000c54:	22c0      	movs	r2, #192	@ 0xc0
 8000c56:	0092      	lsls	r2, r2, #2
 8000c58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5a:	0021      	movs	r1, r4
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	2202      	movs	r2, #2
 8000c60:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	2202      	movs	r2, #2
 8000c72:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c74:	187a      	adds	r2, r7, r1
 8000c76:	23a0      	movs	r3, #160	@ 0xa0
 8000c78:	05db      	lsls	r3, r3, #23
 8000c7a:	0011      	movs	r1, r2
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f000 fba3 	bl	80013c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c82:	e026      	b.n	8000cd2 <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM3)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a16      	ldr	r2, [pc, #88]	@ (8000ce4 <HAL_TIM_MspPostInit+0xcc>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d121      	bne.n	8000cd2 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ce0 <HAL_TIM_MspPostInit+0xc8>)
 8000c90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c92:	4b13      	ldr	r3, [pc, #76]	@ (8000ce0 <HAL_TIM_MspPostInit+0xc8>)
 8000c94:	2104      	movs	r1, #4
 8000c96:	430a      	orrs	r2, r1
 8000c98:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <HAL_TIM_MspPostInit+0xc8>)
 8000c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c9e:	2204      	movs	r2, #4
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_2_Pin|PWM_3_Pin;
 8000ca6:	2114      	movs	r1, #20
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	22c0      	movs	r2, #192	@ 0xc0
 8000cac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	4a07      	ldr	r2, [pc, #28]	@ (8000ce8 <HAL_TIM_MspPostInit+0xd0>)
 8000cca:	0019      	movs	r1, r3
 8000ccc:	0010      	movs	r0, r2
 8000cce:	f000 fb7b 	bl	80013c8 <HAL_GPIO_Init>
}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b00b      	add	sp, #44	@ 0x2c
 8000cd8:	bd90      	pop	{r4, r7, pc}
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	40012c00 	.word	0x40012c00
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	40000400 	.word	0x40000400
 8000ce8:	50000800 	.word	0x50000800

08000cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cf0:	46c0      	nop			@ (mov r8, r8)
 8000cf2:	e7fd      	b.n	8000cf0 <NMI_Handler+0x4>

08000cf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf8:	46c0      	nop			@ (mov r8, r8)
 8000cfa:	e7fd      	b.n	8000cf8 <HardFault_Handler+0x4>

08000cfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d00:	46c0      	nop			@ (mov r8, r8)
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d0a:	46c0      	nop			@ (mov r8, r8)
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d14:	f000 f8ae 	bl	8000e74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d18:	46c0      	nop			@ (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000d2c:	4b03      	ldr	r3, [pc, #12]	@ (8000d3c <DMA1_Channel1_IRQHandler+0x14>)
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f000 fa48 	bl	80011c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d34:	46c0      	nop			@ (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	46c0      	nop			@ (mov r8, r8)
 8000d3c:	20000064 	.word	0x20000064

08000d40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d44:	46c0      	nop			@ (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d4c:	480d      	ldr	r0, [pc, #52]	@ (8000d84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d4e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d50:	f7ff fff6 	bl	8000d40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d54:	480c      	ldr	r0, [pc, #48]	@ (8000d88 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d56:	490d      	ldr	r1, [pc, #52]	@ (8000d8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d58:	4a0d      	ldr	r2, [pc, #52]	@ (8000d90 <LoopForever+0xe>)
  movs r3, #0
 8000d5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d5c:	e002      	b.n	8000d64 <LoopCopyDataInit>

08000d5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d62:	3304      	adds	r3, #4

08000d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d68:	d3f9      	bcc.n	8000d5e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d98 <LoopForever+0x16>)
  movs r3, #0
 8000d6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d70:	e001      	b.n	8000d76 <LoopFillZerobss>

08000d72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d74:	3204      	adds	r2, #4

08000d76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d78:	d3fb      	bcc.n	8000d72 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d7a:	f002 fe53 	bl	8003a24 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000d7e:	f7ff fa4d 	bl	800021c <main>

08000d82 <LoopForever>:

LoopForever:
  b LoopForever
 8000d82:	e7fe      	b.n	8000d82 <LoopForever>
  ldr   r0, =_estack
 8000d84:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d8c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d90:	08003b60 	.word	0x08003b60
  ldr r2, =_sbss
 8000d94:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d98:	2000020c 	.word	0x2000020c

08000d9c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d9c:	e7fe      	b.n	8000d9c <ADC1_IRQHandler>
	...

08000da0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000da6:	1dfb      	adds	r3, r7, #7
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dac:	4b0b      	ldr	r3, [pc, #44]	@ (8000ddc <HAL_Init+0x3c>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ddc <HAL_Init+0x3c>)
 8000db2:	2180      	movs	r1, #128	@ 0x80
 8000db4:	0049      	lsls	r1, r1, #1
 8000db6:	430a      	orrs	r2, r1
 8000db8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dba:	2003      	movs	r0, #3
 8000dbc:	f000 f810 	bl	8000de0 <HAL_InitTick>
 8000dc0:	1e03      	subs	r3, r0, #0
 8000dc2:	d003      	beq.n	8000dcc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000dc4:	1dfb      	adds	r3, r7, #7
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	701a      	strb	r2, [r3, #0]
 8000dca:	e001      	b.n	8000dd0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000dcc:	f7ff fd9a 	bl	8000904 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000dd0:	1dfb      	adds	r3, r7, #7
 8000dd2:	781b      	ldrb	r3, [r3, #0]
}
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b002      	add	sp, #8
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40022000 	.word	0x40022000

08000de0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de0:	b590      	push	{r4, r7, lr}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000de8:	230f      	movs	r3, #15
 8000dea:	18fb      	adds	r3, r7, r3
 8000dec:	2200      	movs	r2, #0
 8000dee:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000df0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e68 <HAL_InitTick+0x88>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d02b      	beq.n	8000e50 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000df8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e6c <HAL_InitTick+0x8c>)
 8000dfa:	681c      	ldr	r4, [r3, #0]
 8000dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e68 <HAL_InitTick+0x88>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	0019      	movs	r1, r3
 8000e02:	23fa      	movs	r3, #250	@ 0xfa
 8000e04:	0098      	lsls	r0, r3, #2
 8000e06:	f7ff f97d 	bl	8000104 <__udivsi3>
 8000e0a:	0003      	movs	r3, r0
 8000e0c:	0019      	movs	r1, r3
 8000e0e:	0020      	movs	r0, r4
 8000e10:	f7ff f978 	bl	8000104 <__udivsi3>
 8000e14:	0003      	movs	r3, r0
 8000e16:	0018      	movs	r0, r3
 8000e18:	f000 f93d 	bl	8001096 <HAL_SYSTICK_Config>
 8000e1c:	1e03      	subs	r3, r0, #0
 8000e1e:	d112      	bne.n	8000e46 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b03      	cmp	r3, #3
 8000e24:	d80a      	bhi.n	8000e3c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e26:	6879      	ldr	r1, [r7, #4]
 8000e28:	2301      	movs	r3, #1
 8000e2a:	425b      	negs	r3, r3
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f000 f90c 	bl	800104c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e34:	4b0e      	ldr	r3, [pc, #56]	@ (8000e70 <HAL_InitTick+0x90>)
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	e00d      	b.n	8000e58 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000e3c:	230f      	movs	r3, #15
 8000e3e:	18fb      	adds	r3, r7, r3
 8000e40:	2201      	movs	r2, #1
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	e008      	b.n	8000e58 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e46:	230f      	movs	r3, #15
 8000e48:	18fb      	adds	r3, r7, r3
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	701a      	strb	r2, [r3, #0]
 8000e4e:	e003      	b.n	8000e58 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e50:	230f      	movs	r3, #15
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	2201      	movs	r2, #1
 8000e56:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000e58:	230f      	movs	r3, #15
 8000e5a:	18fb      	adds	r3, r7, r3
 8000e5c:	781b      	ldrb	r3, [r3, #0]
}
 8000e5e:	0018      	movs	r0, r3
 8000e60:	46bd      	mov	sp, r7
 8000e62:	b005      	add	sp, #20
 8000e64:	bd90      	pop	{r4, r7, pc}
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	20000008 	.word	0x20000008
 8000e6c:	20000000 	.word	0x20000000
 8000e70:	20000004 	.word	0x20000004

08000e74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e78:	4b05      	ldr	r3, [pc, #20]	@ (8000e90 <HAL_IncTick+0x1c>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	4b05      	ldr	r3, [pc, #20]	@ (8000e94 <HAL_IncTick+0x20>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	18d2      	adds	r2, r2, r3
 8000e84:	4b03      	ldr	r3, [pc, #12]	@ (8000e94 <HAL_IncTick+0x20>)
 8000e86:	601a      	str	r2, [r3, #0]
}
 8000e88:	46c0      	nop			@ (mov r8, r8)
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	46c0      	nop			@ (mov r8, r8)
 8000e90:	20000008 	.word	0x20000008
 8000e94:	20000208 	.word	0x20000208

08000e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e9c:	4b02      	ldr	r3, [pc, #8]	@ (8000ea8 <HAL_GetTick+0x10>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	20000208 	.word	0x20000208

08000eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb4:	f7ff fff0 	bl	8000e98 <HAL_GetTick>
 8000eb8:	0003      	movs	r3, r0
 8000eba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	d005      	beq.n	8000ed2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef0 <HAL_Delay+0x44>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	001a      	movs	r2, r3
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	189b      	adds	r3, r3, r2
 8000ed0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ed2:	46c0      	nop			@ (mov r8, r8)
 8000ed4:	f7ff ffe0 	bl	8000e98 <HAL_GetTick>
 8000ed8:	0002      	movs	r2, r0
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d8f7      	bhi.n	8000ed4 <HAL_Delay+0x28>
  {
  }
}
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	46c0      	nop			@ (mov r8, r8)
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	b004      	add	sp, #16
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	46c0      	nop			@ (mov r8, r8)
 8000ef0:	20000008 	.word	0x20000008

08000ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	0002      	movs	r2, r0
 8000efc:	1dfb      	adds	r3, r7, #7
 8000efe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f00:	1dfb      	adds	r3, r7, #7
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f06:	d809      	bhi.n	8000f1c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f08:	1dfb      	adds	r3, r7, #7
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	001a      	movs	r2, r3
 8000f0e:	231f      	movs	r3, #31
 8000f10:	401a      	ands	r2, r3
 8000f12:	4b04      	ldr	r3, [pc, #16]	@ (8000f24 <__NVIC_EnableIRQ+0x30>)
 8000f14:	2101      	movs	r1, #1
 8000f16:	4091      	lsls	r1, r2
 8000f18:	000a      	movs	r2, r1
 8000f1a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000f1c:	46c0      	nop			@ (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b002      	add	sp, #8
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	e000e100 	.word	0xe000e100

08000f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	0002      	movs	r2, r0
 8000f30:	6039      	str	r1, [r7, #0]
 8000f32:	1dfb      	adds	r3, r7, #7
 8000f34:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f36:	1dfb      	adds	r3, r7, #7
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f3c:	d828      	bhi.n	8000f90 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f3e:	4a2f      	ldr	r2, [pc, #188]	@ (8000ffc <__NVIC_SetPriority+0xd4>)
 8000f40:	1dfb      	adds	r3, r7, #7
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	b25b      	sxtb	r3, r3
 8000f46:	089b      	lsrs	r3, r3, #2
 8000f48:	33c0      	adds	r3, #192	@ 0xc0
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	589b      	ldr	r3, [r3, r2]
 8000f4e:	1dfa      	adds	r2, r7, #7
 8000f50:	7812      	ldrb	r2, [r2, #0]
 8000f52:	0011      	movs	r1, r2
 8000f54:	2203      	movs	r2, #3
 8000f56:	400a      	ands	r2, r1
 8000f58:	00d2      	lsls	r2, r2, #3
 8000f5a:	21ff      	movs	r1, #255	@ 0xff
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	000a      	movs	r2, r1
 8000f60:	43d2      	mvns	r2, r2
 8000f62:	401a      	ands	r2, r3
 8000f64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	019b      	lsls	r3, r3, #6
 8000f6a:	22ff      	movs	r2, #255	@ 0xff
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	1dfb      	adds	r3, r7, #7
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	0018      	movs	r0, r3
 8000f74:	2303      	movs	r3, #3
 8000f76:	4003      	ands	r3, r0
 8000f78:	00db      	lsls	r3, r3, #3
 8000f7a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f7c:	481f      	ldr	r0, [pc, #124]	@ (8000ffc <__NVIC_SetPriority+0xd4>)
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	b25b      	sxtb	r3, r3
 8000f84:	089b      	lsrs	r3, r3, #2
 8000f86:	430a      	orrs	r2, r1
 8000f88:	33c0      	adds	r3, #192	@ 0xc0
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f8e:	e031      	b.n	8000ff4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f90:	4a1b      	ldr	r2, [pc, #108]	@ (8001000 <__NVIC_SetPriority+0xd8>)
 8000f92:	1dfb      	adds	r3, r7, #7
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	0019      	movs	r1, r3
 8000f98:	230f      	movs	r3, #15
 8000f9a:	400b      	ands	r3, r1
 8000f9c:	3b08      	subs	r3, #8
 8000f9e:	089b      	lsrs	r3, r3, #2
 8000fa0:	3306      	adds	r3, #6
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	18d3      	adds	r3, r2, r3
 8000fa6:	3304      	adds	r3, #4
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	1dfa      	adds	r2, r7, #7
 8000fac:	7812      	ldrb	r2, [r2, #0]
 8000fae:	0011      	movs	r1, r2
 8000fb0:	2203      	movs	r2, #3
 8000fb2:	400a      	ands	r2, r1
 8000fb4:	00d2      	lsls	r2, r2, #3
 8000fb6:	21ff      	movs	r1, #255	@ 0xff
 8000fb8:	4091      	lsls	r1, r2
 8000fba:	000a      	movs	r2, r1
 8000fbc:	43d2      	mvns	r2, r2
 8000fbe:	401a      	ands	r2, r3
 8000fc0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	019b      	lsls	r3, r3, #6
 8000fc6:	22ff      	movs	r2, #255	@ 0xff
 8000fc8:	401a      	ands	r2, r3
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	0018      	movs	r0, r3
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	4003      	ands	r3, r0
 8000fd4:	00db      	lsls	r3, r3, #3
 8000fd6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fd8:	4809      	ldr	r0, [pc, #36]	@ (8001000 <__NVIC_SetPriority+0xd8>)
 8000fda:	1dfb      	adds	r3, r7, #7
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	001c      	movs	r4, r3
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	4023      	ands	r3, r4
 8000fe4:	3b08      	subs	r3, #8
 8000fe6:	089b      	lsrs	r3, r3, #2
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	3306      	adds	r3, #6
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	18c3      	adds	r3, r0, r3
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	601a      	str	r2, [r3, #0]
}
 8000ff4:	46c0      	nop			@ (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	b003      	add	sp, #12
 8000ffa:	bd90      	pop	{r4, r7, pc}
 8000ffc:	e000e100 	.word	0xe000e100
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	1e5a      	subs	r2, r3, #1
 8001010:	2380      	movs	r3, #128	@ 0x80
 8001012:	045b      	lsls	r3, r3, #17
 8001014:	429a      	cmp	r2, r3
 8001016:	d301      	bcc.n	800101c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001018:	2301      	movs	r3, #1
 800101a:	e010      	b.n	800103e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800101c:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <SysTick_Config+0x44>)
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	3a01      	subs	r2, #1
 8001022:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001024:	2301      	movs	r3, #1
 8001026:	425b      	negs	r3, r3
 8001028:	2103      	movs	r1, #3
 800102a:	0018      	movs	r0, r3
 800102c:	f7ff ff7c 	bl	8000f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001030:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <SysTick_Config+0x44>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001036:	4b04      	ldr	r3, [pc, #16]	@ (8001048 <SysTick_Config+0x44>)
 8001038:	2207      	movs	r2, #7
 800103a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800103c:	2300      	movs	r3, #0
}
 800103e:	0018      	movs	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	b002      	add	sp, #8
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	e000e010 	.word	0xe000e010

0800104c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	607a      	str	r2, [r7, #4]
 8001056:	210f      	movs	r1, #15
 8001058:	187b      	adds	r3, r7, r1
 800105a:	1c02      	adds	r2, r0, #0
 800105c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	187b      	adds	r3, r7, r1
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	b25b      	sxtb	r3, r3
 8001066:	0011      	movs	r1, r2
 8001068:	0018      	movs	r0, r3
 800106a:	f7ff ff5d 	bl	8000f28 <__NVIC_SetPriority>
}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	b004      	add	sp, #16
 8001074:	bd80      	pop	{r7, pc}

08001076 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b082      	sub	sp, #8
 800107a:	af00      	add	r7, sp, #0
 800107c:	0002      	movs	r2, r0
 800107e:	1dfb      	adds	r3, r7, #7
 8001080:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001082:	1dfb      	adds	r3, r7, #7
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	b25b      	sxtb	r3, r3
 8001088:	0018      	movs	r0, r3
 800108a:	f7ff ff33 	bl	8000ef4 <__NVIC_EnableIRQ>
}
 800108e:	46c0      	nop			@ (mov r8, r8)
 8001090:	46bd      	mov	sp, r7
 8001092:	b002      	add	sp, #8
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	0018      	movs	r0, r3
 80010a2:	f7ff ffaf 	bl	8001004 <SysTick_Config>
 80010a6:	0003      	movs	r3, r0
}
 80010a8:	0018      	movs	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	b002      	add	sp, #8
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e077      	b.n	80011b2 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a3d      	ldr	r2, [pc, #244]	@ (80011bc <HAL_DMA_Init+0x10c>)
 80010c8:	4694      	mov	ip, r2
 80010ca:	4463      	add	r3, ip
 80010cc:	2114      	movs	r1, #20
 80010ce:	0018      	movs	r0, r3
 80010d0:	f7ff f818 	bl	8000104 <__udivsi3>
 80010d4:	0003      	movs	r3, r0
 80010d6:	009a      	lsls	r2, r3, #2
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2225      	movs	r2, #37	@ 0x25
 80010e0:	2102      	movs	r1, #2
 80010e2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4934      	ldr	r1, [pc, #208]	@ (80011c0 <HAL_DMA_Init+0x110>)
 80010f0:	400a      	ands	r2, r1
 80010f2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	6819      	ldr	r1, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	689a      	ldr	r2, [r3, #8]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	431a      	orrs	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	691b      	ldr	r3, [r3, #16]
 8001108:	431a      	orrs	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	431a      	orrs	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	431a      	orrs	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	431a      	orrs	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	430a      	orrs	r2, r1
 8001128:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	0018      	movs	r0, r3
 800112e:	f000 f8fb 	bl	8001328 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	689a      	ldr	r2, [r3, #8]
 8001136:	2380      	movs	r3, #128	@ 0x80
 8001138:	01db      	lsls	r3, r3, #7
 800113a:	429a      	cmp	r2, r3
 800113c:	d102      	bne.n	8001144 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2200      	movs	r2, #0
 8001142:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800114c:	213f      	movs	r1, #63	@ 0x3f
 800114e:	400a      	ands	r2, r1
 8001150:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800115a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d011      	beq.n	8001188 <HAL_DMA_Init+0xd8>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	2b04      	cmp	r3, #4
 800116a:	d80d      	bhi.n	8001188 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	0018      	movs	r0, r3
 8001170:	f000 f906 	bl	8001380 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	e008      	b.n	800119a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2200      	movs	r2, #0
 8001192:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2200      	movs	r2, #0
 8001198:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2200      	movs	r2, #0
 800119e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2225      	movs	r2, #37	@ 0x25
 80011a4:	2101      	movs	r1, #1
 80011a6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2224      	movs	r2, #36	@ 0x24
 80011ac:	2100      	movs	r1, #0
 80011ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	0018      	movs	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	b002      	add	sp, #8
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	46c0      	nop			@ (mov r8, r8)
 80011bc:	bffdfff8 	.word	0xbffdfff8
 80011c0:	ffff800f 	.word	0xffff800f

080011c4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80011cc:	4b55      	ldr	r3, [pc, #340]	@ (8001324 <HAL_DMA_IRQHandler+0x160>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011de:	221c      	movs	r2, #28
 80011e0:	4013      	ands	r3, r2
 80011e2:	2204      	movs	r2, #4
 80011e4:	409a      	lsls	r2, r3
 80011e6:	0013      	movs	r3, r2
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	4013      	ands	r3, r2
 80011ec:	d027      	beq.n	800123e <HAL_DMA_IRQHandler+0x7a>
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	2204      	movs	r2, #4
 80011f2:	4013      	ands	r3, r2
 80011f4:	d023      	beq.n	800123e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2220      	movs	r2, #32
 80011fe:	4013      	ands	r3, r2
 8001200:	d107      	bne.n	8001212 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2104      	movs	r1, #4
 800120e:	438a      	bics	r2, r1
 8001210:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001212:	4b44      	ldr	r3, [pc, #272]	@ (8001324 <HAL_DMA_IRQHandler+0x160>)
 8001214:	6859      	ldr	r1, [r3, #4]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121a:	221c      	movs	r2, #28
 800121c:	4013      	ands	r3, r2
 800121e:	2204      	movs	r2, #4
 8001220:	409a      	lsls	r2, r3
 8001222:	4b40      	ldr	r3, [pc, #256]	@ (8001324 <HAL_DMA_IRQHandler+0x160>)
 8001224:	430a      	orrs	r2, r1
 8001226:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122c:	2b00      	cmp	r3, #0
 800122e:	d100      	bne.n	8001232 <HAL_DMA_IRQHandler+0x6e>
 8001230:	e073      	b.n	800131a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	0010      	movs	r0, r2
 800123a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800123c:	e06d      	b.n	800131a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001242:	221c      	movs	r2, #28
 8001244:	4013      	ands	r3, r2
 8001246:	2202      	movs	r2, #2
 8001248:	409a      	lsls	r2, r3
 800124a:	0013      	movs	r3, r2
 800124c:	68fa      	ldr	r2, [r7, #12]
 800124e:	4013      	ands	r3, r2
 8001250:	d02e      	beq.n	80012b0 <HAL_DMA_IRQHandler+0xec>
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	2202      	movs	r2, #2
 8001256:	4013      	ands	r3, r2
 8001258:	d02a      	beq.n	80012b0 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2220      	movs	r2, #32
 8001262:	4013      	ands	r3, r2
 8001264:	d10b      	bne.n	800127e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	210a      	movs	r1, #10
 8001272:	438a      	bics	r2, r1
 8001274:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2225      	movs	r2, #37	@ 0x25
 800127a:	2101      	movs	r1, #1
 800127c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800127e:	4b29      	ldr	r3, [pc, #164]	@ (8001324 <HAL_DMA_IRQHandler+0x160>)
 8001280:	6859      	ldr	r1, [r3, #4]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001286:	221c      	movs	r2, #28
 8001288:	4013      	ands	r3, r2
 800128a:	2202      	movs	r2, #2
 800128c:	409a      	lsls	r2, r3
 800128e:	4b25      	ldr	r3, [pc, #148]	@ (8001324 <HAL_DMA_IRQHandler+0x160>)
 8001290:	430a      	orrs	r2, r1
 8001292:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2224      	movs	r2, #36	@ 0x24
 8001298:	2100      	movs	r1, #0
 800129a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d03a      	beq.n	800131a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	0010      	movs	r0, r2
 80012ac:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80012ae:	e034      	b.n	800131a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b4:	221c      	movs	r2, #28
 80012b6:	4013      	ands	r3, r2
 80012b8:	2208      	movs	r2, #8
 80012ba:	409a      	lsls	r2, r3
 80012bc:	0013      	movs	r3, r2
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	4013      	ands	r3, r2
 80012c2:	d02b      	beq.n	800131c <HAL_DMA_IRQHandler+0x158>
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	2208      	movs	r2, #8
 80012c8:	4013      	ands	r3, r2
 80012ca:	d027      	beq.n	800131c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	210e      	movs	r1, #14
 80012d8:	438a      	bics	r2, r1
 80012da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80012dc:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <HAL_DMA_IRQHandler+0x160>)
 80012de:	6859      	ldr	r1, [r3, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e4:	221c      	movs	r2, #28
 80012e6:	4013      	ands	r3, r2
 80012e8:	2201      	movs	r2, #1
 80012ea:	409a      	lsls	r2, r3
 80012ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <HAL_DMA_IRQHandler+0x160>)
 80012ee:	430a      	orrs	r2, r1
 80012f0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2201      	movs	r2, #1
 80012f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2225      	movs	r2, #37	@ 0x25
 80012fc:	2101      	movs	r1, #1
 80012fe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2224      	movs	r2, #36	@ 0x24
 8001304:	2100      	movs	r1, #0
 8001306:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800130c:	2b00      	cmp	r3, #0
 800130e:	d005      	beq.n	800131c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	0010      	movs	r0, r2
 8001318:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800131a:	46c0      	nop			@ (mov r8, r8)
 800131c:	46c0      	nop			@ (mov r8, r8)
}
 800131e:	46bd      	mov	sp, r7
 8001320:	b004      	add	sp, #16
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40020000 	.word	0x40020000

08001328 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001334:	089b      	lsrs	r3, r3, #2
 8001336:	4a10      	ldr	r2, [pc, #64]	@ (8001378 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001338:	4694      	mov	ip, r2
 800133a:	4463      	add	r3, ip
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	001a      	movs	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	001a      	movs	r2, r3
 800134a:	23ff      	movs	r3, #255	@ 0xff
 800134c:	4013      	ands	r3, r2
 800134e:	3b08      	subs	r3, #8
 8001350:	2114      	movs	r1, #20
 8001352:	0018      	movs	r0, r3
 8001354:	f7fe fed6 	bl	8000104 <__udivsi3>
 8001358:	0003      	movs	r3, r0
 800135a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4a07      	ldr	r2, [pc, #28]	@ (800137c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001360:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	221f      	movs	r2, #31
 8001366:	4013      	ands	r3, r2
 8001368:	2201      	movs	r2, #1
 800136a:	409a      	lsls	r2, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8001370:	46c0      	nop			@ (mov r8, r8)
 8001372:	46bd      	mov	sp, r7
 8001374:	b004      	add	sp, #16
 8001376:	bd80      	pop	{r7, pc}
 8001378:	10008200 	.word	0x10008200
 800137c:	40020880 	.word	0x40020880

08001380 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	223f      	movs	r2, #63	@ 0x3f
 800138e:	4013      	ands	r3, r2
 8001390:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	4a0a      	ldr	r2, [pc, #40]	@ (80013c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001396:	4694      	mov	ip, r2
 8001398:	4463      	add	r3, ip
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	001a      	movs	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a07      	ldr	r2, [pc, #28]	@ (80013c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80013a6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	3b01      	subs	r3, #1
 80013ac:	2203      	movs	r2, #3
 80013ae:	4013      	ands	r3, r2
 80013b0:	2201      	movs	r2, #1
 80013b2:	409a      	lsls	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80013b8:	46c0      	nop			@ (mov r8, r8)
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b004      	add	sp, #16
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	1000823f 	.word	0x1000823f
 80013c4:	40020940 	.word	0x40020940

080013c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013d6:	e147      	b.n	8001668 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2101      	movs	r1, #1
 80013de:	697a      	ldr	r2, [r7, #20]
 80013e0:	4091      	lsls	r1, r2
 80013e2:	000a      	movs	r2, r1
 80013e4:	4013      	ands	r3, r2
 80013e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d100      	bne.n	80013f0 <HAL_GPIO_Init+0x28>
 80013ee:	e138      	b.n	8001662 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	2203      	movs	r2, #3
 80013f6:	4013      	ands	r3, r2
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d005      	beq.n	8001408 <HAL_GPIO_Init+0x40>
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2203      	movs	r2, #3
 8001402:	4013      	ands	r3, r2
 8001404:	2b02      	cmp	r3, #2
 8001406:	d130      	bne.n	800146a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	2203      	movs	r2, #3
 8001414:	409a      	lsls	r2, r3
 8001416:	0013      	movs	r3, r2
 8001418:	43da      	mvns	r2, r3
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	4013      	ands	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	68da      	ldr	r2, [r3, #12]
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	409a      	lsls	r2, r3
 800142a:	0013      	movs	r3, r2
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	4313      	orrs	r3, r2
 8001430:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800143e:	2201      	movs	r2, #1
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	409a      	lsls	r2, r3
 8001444:	0013      	movs	r3, r2
 8001446:	43da      	mvns	r2, r3
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	4013      	ands	r3, r2
 800144c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	091b      	lsrs	r3, r3, #4
 8001454:	2201      	movs	r2, #1
 8001456:	401a      	ands	r2, r3
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	409a      	lsls	r2, r3
 800145c:	0013      	movs	r3, r2
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	4313      	orrs	r3, r2
 8001462:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	2203      	movs	r2, #3
 8001470:	4013      	ands	r3, r2
 8001472:	2b03      	cmp	r3, #3
 8001474:	d017      	beq.n	80014a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	68db      	ldr	r3, [r3, #12]
 800147a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	2203      	movs	r2, #3
 8001482:	409a      	lsls	r2, r3
 8001484:	0013      	movs	r3, r2
 8001486:	43da      	mvns	r2, r3
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	4013      	ands	r3, r2
 800148c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	689a      	ldr	r2, [r3, #8]
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	409a      	lsls	r2, r3
 8001498:	0013      	movs	r3, r2
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	2203      	movs	r2, #3
 80014ac:	4013      	ands	r3, r2
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d123      	bne.n	80014fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	08da      	lsrs	r2, r3, #3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3208      	adds	r2, #8
 80014ba:	0092      	lsls	r2, r2, #2
 80014bc:	58d3      	ldr	r3, [r2, r3]
 80014be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	2207      	movs	r2, #7
 80014c4:	4013      	ands	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	220f      	movs	r2, #15
 80014ca:	409a      	lsls	r2, r3
 80014cc:	0013      	movs	r3, r2
 80014ce:	43da      	mvns	r2, r3
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	4013      	ands	r3, r2
 80014d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	691a      	ldr	r2, [r3, #16]
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	2107      	movs	r1, #7
 80014de:	400b      	ands	r3, r1
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	409a      	lsls	r2, r3
 80014e4:	0013      	movs	r3, r2
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	08da      	lsrs	r2, r3, #3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	3208      	adds	r2, #8
 80014f4:	0092      	lsls	r2, r2, #2
 80014f6:	6939      	ldr	r1, [r7, #16]
 80014f8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	2203      	movs	r2, #3
 8001506:	409a      	lsls	r2, r3
 8001508:	0013      	movs	r3, r2
 800150a:	43da      	mvns	r2, r3
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	4013      	ands	r3, r2
 8001510:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2203      	movs	r2, #3
 8001518:	401a      	ands	r2, r3
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	409a      	lsls	r2, r3
 8001520:	0013      	movs	r3, r2
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	4313      	orrs	r3, r2
 8001526:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	685a      	ldr	r2, [r3, #4]
 8001532:	23c0      	movs	r3, #192	@ 0xc0
 8001534:	029b      	lsls	r3, r3, #10
 8001536:	4013      	ands	r3, r2
 8001538:	d100      	bne.n	800153c <HAL_GPIO_Init+0x174>
 800153a:	e092      	b.n	8001662 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800153c:	4a50      	ldr	r2, [pc, #320]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	3318      	adds	r3, #24
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	589b      	ldr	r3, [r3, r2]
 8001548:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	2203      	movs	r2, #3
 800154e:	4013      	ands	r3, r2
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	220f      	movs	r2, #15
 8001554:	409a      	lsls	r2, r3
 8001556:	0013      	movs	r3, r2
 8001558:	43da      	mvns	r2, r3
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	4013      	ands	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	23a0      	movs	r3, #160	@ 0xa0
 8001564:	05db      	lsls	r3, r3, #23
 8001566:	429a      	cmp	r2, r3
 8001568:	d013      	beq.n	8001592 <HAL_GPIO_Init+0x1ca>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a45      	ldr	r2, [pc, #276]	@ (8001684 <HAL_GPIO_Init+0x2bc>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d00d      	beq.n	800158e <HAL_GPIO_Init+0x1c6>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a44      	ldr	r2, [pc, #272]	@ (8001688 <HAL_GPIO_Init+0x2c0>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d007      	beq.n	800158a <HAL_GPIO_Init+0x1c2>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a43      	ldr	r2, [pc, #268]	@ (800168c <HAL_GPIO_Init+0x2c4>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d101      	bne.n	8001586 <HAL_GPIO_Init+0x1be>
 8001582:	2303      	movs	r3, #3
 8001584:	e006      	b.n	8001594 <HAL_GPIO_Init+0x1cc>
 8001586:	2305      	movs	r3, #5
 8001588:	e004      	b.n	8001594 <HAL_GPIO_Init+0x1cc>
 800158a:	2302      	movs	r3, #2
 800158c:	e002      	b.n	8001594 <HAL_GPIO_Init+0x1cc>
 800158e:	2301      	movs	r3, #1
 8001590:	e000      	b.n	8001594 <HAL_GPIO_Init+0x1cc>
 8001592:	2300      	movs	r3, #0
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	2103      	movs	r1, #3
 8001598:	400a      	ands	r2, r1
 800159a:	00d2      	lsls	r2, r2, #3
 800159c:	4093      	lsls	r3, r2
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80015a4:	4936      	ldr	r1, [pc, #216]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	089b      	lsrs	r3, r3, #2
 80015aa:	3318      	adds	r3, #24
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015b2:	4b33      	ldr	r3, [pc, #204]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	43da      	mvns	r2, r3
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	4013      	ands	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685a      	ldr	r2, [r3, #4]
 80015c6:	2380      	movs	r3, #128	@ 0x80
 80015c8:	035b      	lsls	r3, r3, #13
 80015ca:	4013      	ands	r3, r2
 80015cc:	d003      	beq.n	80015d6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 80015d8:	693a      	ldr	r2, [r7, #16]
 80015da:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80015dc:	4b28      	ldr	r3, [pc, #160]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	43da      	mvns	r2, r3
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	4013      	ands	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685a      	ldr	r2, [r3, #4]
 80015f0:	2380      	movs	r3, #128	@ 0x80
 80015f2:	039b      	lsls	r3, r3, #14
 80015f4:	4013      	ands	r3, r2
 80015f6:	d003      	beq.n	8001600 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001600:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001606:	4a1e      	ldr	r2, [pc, #120]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 8001608:	2384      	movs	r3, #132	@ 0x84
 800160a:	58d3      	ldr	r3, [r2, r3]
 800160c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	43da      	mvns	r2, r3
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	4013      	ands	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685a      	ldr	r2, [r3, #4]
 800161c:	2380      	movs	r3, #128	@ 0x80
 800161e:	029b      	lsls	r3, r3, #10
 8001620:	4013      	ands	r3, r2
 8001622:	d003      	beq.n	800162c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001624:	693a      	ldr	r2, [r7, #16]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	4313      	orrs	r3, r2
 800162a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800162c:	4914      	ldr	r1, [pc, #80]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 800162e:	2284      	movs	r2, #132	@ 0x84
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001634:	4a12      	ldr	r2, [pc, #72]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 8001636:	2380      	movs	r3, #128	@ 0x80
 8001638:	58d3      	ldr	r3, [r2, r3]
 800163a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	43da      	mvns	r2, r3
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	4013      	ands	r3, r2
 8001644:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685a      	ldr	r2, [r3, #4]
 800164a:	2380      	movs	r3, #128	@ 0x80
 800164c:	025b      	lsls	r3, r3, #9
 800164e:	4013      	ands	r3, r2
 8001650:	d003      	beq.n	800165a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4313      	orrs	r3, r2
 8001658:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800165a:	4909      	ldr	r1, [pc, #36]	@ (8001680 <HAL_GPIO_Init+0x2b8>)
 800165c:	2280      	movs	r2, #128	@ 0x80
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	3301      	adds	r3, #1
 8001666:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	40da      	lsrs	r2, r3
 8001670:	1e13      	subs	r3, r2, #0
 8001672:	d000      	beq.n	8001676 <HAL_GPIO_Init+0x2ae>
 8001674:	e6b0      	b.n	80013d8 <HAL_GPIO_Init+0x10>
  }
}
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	46c0      	nop			@ (mov r8, r8)
 800167a:	46bd      	mov	sp, r7
 800167c:	b006      	add	sp, #24
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40021800 	.word	0x40021800
 8001684:	50000400 	.word	0x50000400
 8001688:	50000800 	.word	0x50000800
 800168c:	50000c00 	.word	0x50000c00

08001690 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	0008      	movs	r0, r1
 800169a:	0011      	movs	r1, r2
 800169c:	1cbb      	adds	r3, r7, #2
 800169e:	1c02      	adds	r2, r0, #0
 80016a0:	801a      	strh	r2, [r3, #0]
 80016a2:	1c7b      	adds	r3, r7, #1
 80016a4:	1c0a      	adds	r2, r1, #0
 80016a6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016a8:	1c7b      	adds	r3, r7, #1
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d004      	beq.n	80016ba <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016b0:	1cbb      	adds	r3, r7, #2
 80016b2:	881a      	ldrh	r2, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016b8:	e003      	b.n	80016c2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016ba:	1cbb      	adds	r3, r7, #2
 80016bc:	881a      	ldrh	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b002      	add	sp, #8
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b088      	sub	sp, #32
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d101      	bne.n	80016de <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e0e5      	b.n	80018aa <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2235      	movs	r2, #53	@ 0x35
 80016e2:	5c9b      	ldrb	r3, [r3, r2]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d107      	bne.n	80016fa <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2234      	movs	r2, #52	@ 0x34
 80016ee:	2100      	movs	r1, #0
 80016f0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	0018      	movs	r0, r3
 80016f6:	f7ff f931 	bl	800095c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2235      	movs	r2, #53	@ 0x35
 80016fe:	2102      	movs	r1, #2
 8001700:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	69da      	ldr	r2, [r3, #28]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4969      	ldr	r1, [pc, #420]	@ (80018b4 <HAL_I2S_Init+0x1e8>)
 800170e:	400a      	ands	r2, r1
 8001710:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2202      	movs	r2, #2
 8001718:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	2b02      	cmp	r3, #2
 8001720:	d100      	bne.n	8001724 <HAL_I2S_Init+0x58>
 8001722:	e076      	b.n	8001812 <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d102      	bne.n	8001732 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800172c:	2310      	movs	r3, #16
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	e001      	b.n	8001736 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001732:	2320      	movs	r3, #32
 8001734:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	2b20      	cmp	r3, #32
 800173c:	d802      	bhi.n	8001744 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8001744:	2380      	movs	r3, #128	@ 0x80
 8001746:	011b      	lsls	r3, r3, #4
 8001748:	0018      	movs	r0, r3
 800174a:	f000 ff3d 	bl	80025c8 <HAL_RCCEx_GetPeriphCLKFreq>
 800174e:	0003      	movs	r3, r0
 8001750:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PERIPHCLK_I2S2 */
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	691a      	ldr	r2, [r3, #16]
 8001756:	2380      	movs	r3, #128	@ 0x80
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	429a      	cmp	r2, r3
 800175c:	d131      	bne.n	80017c2 <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d016      	beq.n	8001794 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	0019      	movs	r1, r3
 800176c:	68f8      	ldr	r0, [r7, #12]
 800176e:	f7fe fcc9 	bl	8000104 <__udivsi3>
 8001772:	0003      	movs	r3, r0
 8001774:	001a      	movs	r2, r3
 8001776:	0013      	movs	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	189b      	adds	r3, r3, r2
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	001a      	movs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	695b      	ldr	r3, [r3, #20]
 8001784:	0019      	movs	r1, r3
 8001786:	0010      	movs	r0, r2
 8001788:	f7fe fcbc 	bl	8000104 <__udivsi3>
 800178c:	0003      	movs	r3, r0
 800178e:	3305      	adds	r3, #5
 8001790:	613b      	str	r3, [r7, #16]
 8001792:	e02a      	b.n	80017ea <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	00db      	lsls	r3, r3, #3
 8001798:	0019      	movs	r1, r3
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f7fe fcb2 	bl	8000104 <__udivsi3>
 80017a0:	0003      	movs	r3, r0
 80017a2:	001a      	movs	r2, r3
 80017a4:	0013      	movs	r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	189b      	adds	r3, r3, r2
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	001a      	movs	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	695b      	ldr	r3, [r3, #20]
 80017b2:	0019      	movs	r1, r3
 80017b4:	0010      	movs	r0, r2
 80017b6:	f7fe fca5 	bl	8000104 <__udivsi3>
 80017ba:	0003      	movs	r3, r0
 80017bc:	3305      	adds	r3, #5
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	e013      	b.n	80017ea <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80017c2:	6979      	ldr	r1, [r7, #20]
 80017c4:	68f8      	ldr	r0, [r7, #12]
 80017c6:	f7fe fc9d 	bl	8000104 <__udivsi3>
 80017ca:	0003      	movs	r3, r0
 80017cc:	001a      	movs	r2, r3
 80017ce:	0013      	movs	r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	189b      	adds	r3, r3, r2
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	001a      	movs	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	695b      	ldr	r3, [r3, #20]
 80017dc:	0019      	movs	r1, r3
 80017de:	0010      	movs	r0, r2
 80017e0:	f7fe fc90 	bl	8000104 <__udivsi3>
 80017e4:	0003      	movs	r3, r0
 80017e6:	3305      	adds	r3, #5
 80017e8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	210a      	movs	r1, #10
 80017ee:	0018      	movs	r0, r3
 80017f0:	f7fe fc88 	bl	8000104 <__udivsi3>
 80017f4:	0003      	movs	r3, r0
 80017f6:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	2201      	movs	r2, #1
 80017fc:	4013      	ands	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	085b      	lsrs	r3, r3, #1
 8001808:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	021b      	lsls	r3, r3, #8
 800180e:	61bb      	str	r3, [r7, #24]
 8001810:	e003      	b.n	800181a <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001812:	2302      	movs	r3, #2
 8001814:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d902      	bls.n	8001826 <HAL_I2S_Init+0x15a>
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	2bff      	cmp	r3, #255	@ 0xff
 8001824:	d907      	bls.n	8001836 <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800182a:	2210      	movs	r2, #16
 800182c:	431a      	orrs	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e039      	b.n	80018aa <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	691a      	ldr	r2, [r3, #16]
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	431a      	orrs	r2, r3
 800183e:	0011      	movs	r1, r2
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	69fa      	ldr	r2, [r7, #28]
 8001846:	430a      	orrs	r2, r1
 8001848:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	69db      	ldr	r3, [r3, #28]
 8001850:	4a18      	ldr	r2, [pc, #96]	@ (80018b4 <HAL_I2S_Init+0x1e8>)
 8001852:	401a      	ands	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6859      	ldr	r1, [r3, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	4319      	orrs	r1, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	4319      	orrs	r1, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	430b      	orrs	r3, r1
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2180      	movs	r1, #128	@ 0x80
 8001872:	0109      	lsls	r1, r1, #4
 8001874:	430a      	orrs	r2, r1
 8001876:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	2b30      	cmp	r3, #48	@ 0x30
 800187e:	d003      	beq.n	8001888 <HAL_I2S_Init+0x1bc>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	2bb0      	cmp	r3, #176	@ 0xb0
 8001886:	d108      	bne.n	800189a <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	69da      	ldr	r2, [r3, #28]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2180      	movs	r1, #128	@ 0x80
 8001894:	0149      	lsls	r1, r1, #5
 8001896:	430a      	orrs	r2, r1
 8001898:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2235      	movs	r2, #53	@ 0x35
 80018a4:	2101      	movs	r1, #1
 80018a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	0018      	movs	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	b008      	add	sp, #32
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	46c0      	nop			@ (mov r8, r8)
 80018b4:	fffff040 	.word	0xfffff040

080018b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80018c0:	4b19      	ldr	r3, [pc, #100]	@ (8001928 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a19      	ldr	r2, [pc, #100]	@ (800192c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80018c6:	4013      	ands	r3, r2
 80018c8:	0019      	movs	r1, r3
 80018ca:	4b17      	ldr	r3, [pc, #92]	@ (8001928 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	430a      	orrs	r2, r1
 80018d0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	2380      	movs	r3, #128	@ 0x80
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	429a      	cmp	r2, r3
 80018da:	d11f      	bne.n	800191c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80018dc:	4b14      	ldr	r3, [pc, #80]	@ (8001930 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	0013      	movs	r3, r2
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	189b      	adds	r3, r3, r2
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	4912      	ldr	r1, [pc, #72]	@ (8001934 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80018ea:	0018      	movs	r0, r3
 80018ec:	f7fe fc0a 	bl	8000104 <__udivsi3>
 80018f0:	0003      	movs	r3, r0
 80018f2:	3301      	adds	r3, #1
 80018f4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018f6:	e008      	b.n	800190a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d003      	beq.n	8001906 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	3b01      	subs	r3, #1
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	e001      	b.n	800190a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e009      	b.n	800191e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800190a:	4b07      	ldr	r3, [pc, #28]	@ (8001928 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800190c:	695a      	ldr	r2, [r3, #20]
 800190e:	2380      	movs	r3, #128	@ 0x80
 8001910:	00db      	lsls	r3, r3, #3
 8001912:	401a      	ands	r2, r3
 8001914:	2380      	movs	r3, #128	@ 0x80
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	429a      	cmp	r2, r3
 800191a:	d0ed      	beq.n	80018f8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	0018      	movs	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	b004      	add	sp, #16
 8001924:	bd80      	pop	{r7, pc}
 8001926:	46c0      	nop			@ (mov r8, r8)
 8001928:	40007000 	.word	0x40007000
 800192c:	fffff9ff 	.word	0xfffff9ff
 8001930:	20000000 	.word	0x20000000
 8001934:	000f4240 	.word	0x000f4240

08001938 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800193c:	4b03      	ldr	r3, [pc, #12]	@ (800194c <LL_RCC_GetAPB1Prescaler+0x14>)
 800193e:	689a      	ldr	r2, [r3, #8]
 8001940:	23e0      	movs	r3, #224	@ 0xe0
 8001942:	01db      	lsls	r3, r3, #7
 8001944:	4013      	ands	r3, r2
}
 8001946:	0018      	movs	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000

08001950 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b088      	sub	sp, #32
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d101      	bne.n	8001962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e2fe      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2201      	movs	r2, #1
 8001968:	4013      	ands	r3, r2
 800196a:	d100      	bne.n	800196e <HAL_RCC_OscConfig+0x1e>
 800196c:	e07c      	b.n	8001a68 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800196e:	4bc3      	ldr	r3, [pc, #780]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	2238      	movs	r2, #56	@ 0x38
 8001974:	4013      	ands	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001978:	4bc0      	ldr	r3, [pc, #768]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	2203      	movs	r2, #3
 800197e:	4013      	ands	r3, r2
 8001980:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	2b10      	cmp	r3, #16
 8001986:	d102      	bne.n	800198e <HAL_RCC_OscConfig+0x3e>
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	2b03      	cmp	r3, #3
 800198c:	d002      	beq.n	8001994 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	2b08      	cmp	r3, #8
 8001992:	d10b      	bne.n	80019ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001994:	4bb9      	ldr	r3, [pc, #740]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	2380      	movs	r3, #128	@ 0x80
 800199a:	029b      	lsls	r3, r3, #10
 800199c:	4013      	ands	r3, r2
 800199e:	d062      	beq.n	8001a66 <HAL_RCC_OscConfig+0x116>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d15e      	bne.n	8001a66 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e2d9      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685a      	ldr	r2, [r3, #4]
 80019b0:	2380      	movs	r3, #128	@ 0x80
 80019b2:	025b      	lsls	r3, r3, #9
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d107      	bne.n	80019c8 <HAL_RCC_OscConfig+0x78>
 80019b8:	4bb0      	ldr	r3, [pc, #704]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	4baf      	ldr	r3, [pc, #700]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 80019be:	2180      	movs	r1, #128	@ 0x80
 80019c0:	0249      	lsls	r1, r1, #9
 80019c2:	430a      	orrs	r2, r1
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	e020      	b.n	8001a0a <HAL_RCC_OscConfig+0xba>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	23a0      	movs	r3, #160	@ 0xa0
 80019ce:	02db      	lsls	r3, r3, #11
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d10e      	bne.n	80019f2 <HAL_RCC_OscConfig+0xa2>
 80019d4:	4ba9      	ldr	r3, [pc, #676]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	4ba8      	ldr	r3, [pc, #672]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 80019da:	2180      	movs	r1, #128	@ 0x80
 80019dc:	02c9      	lsls	r1, r1, #11
 80019de:	430a      	orrs	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	4ba6      	ldr	r3, [pc, #664]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	4ba5      	ldr	r3, [pc, #660]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 80019e8:	2180      	movs	r1, #128	@ 0x80
 80019ea:	0249      	lsls	r1, r1, #9
 80019ec:	430a      	orrs	r2, r1
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	e00b      	b.n	8001a0a <HAL_RCC_OscConfig+0xba>
 80019f2:	4ba2      	ldr	r3, [pc, #648]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	4ba1      	ldr	r3, [pc, #644]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 80019f8:	49a1      	ldr	r1, [pc, #644]	@ (8001c80 <HAL_RCC_OscConfig+0x330>)
 80019fa:	400a      	ands	r2, r1
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	4b9f      	ldr	r3, [pc, #636]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	4b9e      	ldr	r3, [pc, #632]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001a04:	499f      	ldr	r1, [pc, #636]	@ (8001c84 <HAL_RCC_OscConfig+0x334>)
 8001a06:	400a      	ands	r2, r1
 8001a08:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d014      	beq.n	8001a3c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a12:	f7ff fa41 	bl	8000e98 <HAL_GetTick>
 8001a16:	0003      	movs	r3, r0
 8001a18:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a1c:	f7ff fa3c 	bl	8000e98 <HAL_GetTick>
 8001a20:	0002      	movs	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b64      	cmp	r3, #100	@ 0x64
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e298      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a2e:	4b93      	ldr	r3, [pc, #588]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	2380      	movs	r3, #128	@ 0x80
 8001a34:	029b      	lsls	r3, r3, #10
 8001a36:	4013      	ands	r3, r2
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCC_OscConfig+0xcc>
 8001a3a:	e015      	b.n	8001a68 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fa2c 	bl	8000e98 <HAL_GetTick>
 8001a40:	0003      	movs	r3, r0
 8001a42:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a44:	e008      	b.n	8001a58 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a46:	f7ff fa27 	bl	8000e98 <HAL_GetTick>
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b64      	cmp	r3, #100	@ 0x64
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e283      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a58:	4b88      	ldr	r3, [pc, #544]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	2380      	movs	r3, #128	@ 0x80
 8001a5e:	029b      	lsls	r3, r3, #10
 8001a60:	4013      	ands	r3, r2
 8001a62:	d1f0      	bne.n	8001a46 <HAL_RCC_OscConfig+0xf6>
 8001a64:	e000      	b.n	8001a68 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a66:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d100      	bne.n	8001a74 <HAL_RCC_OscConfig+0x124>
 8001a72:	e099      	b.n	8001ba8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a74:	4b81      	ldr	r3, [pc, #516]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	2238      	movs	r2, #56	@ 0x38
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a7e:	4b7f      	ldr	r3, [pc, #508]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	2203      	movs	r2, #3
 8001a84:	4013      	ands	r3, r2
 8001a86:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	2b10      	cmp	r3, #16
 8001a8c:	d102      	bne.n	8001a94 <HAL_RCC_OscConfig+0x144>
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d002      	beq.n	8001a9a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d135      	bne.n	8001b06 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a9a:	4b78      	ldr	r3, [pc, #480]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	2380      	movs	r3, #128	@ 0x80
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	d005      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x162>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e256      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab2:	4b72      	ldr	r3, [pc, #456]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	4a74      	ldr	r2, [pc, #464]	@ (8001c88 <HAL_RCC_OscConfig+0x338>)
 8001ab8:	4013      	ands	r3, r2
 8001aba:	0019      	movs	r1, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	695b      	ldr	r3, [r3, #20]
 8001ac0:	021a      	lsls	r2, r3, #8
 8001ac2:	4b6e      	ldr	r3, [pc, #440]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d112      	bne.n	8001af4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001ace:	4b6b      	ldr	r3, [pc, #428]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a6e      	ldr	r2, [pc, #440]	@ (8001c8c <HAL_RCC_OscConfig+0x33c>)
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	0019      	movs	r1, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	691a      	ldr	r2, [r3, #16]
 8001adc:	4b67      	ldr	r3, [pc, #412]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001ae2:	4b66      	ldr	r3, [pc, #408]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	0adb      	lsrs	r3, r3, #11
 8001ae8:	2207      	movs	r2, #7
 8001aea:	4013      	ands	r3, r2
 8001aec:	4a68      	ldr	r2, [pc, #416]	@ (8001c90 <HAL_RCC_OscConfig+0x340>)
 8001aee:	40da      	lsrs	r2, r3
 8001af0:	4b68      	ldr	r3, [pc, #416]	@ (8001c94 <HAL_RCC_OscConfig+0x344>)
 8001af2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001af4:	4b68      	ldr	r3, [pc, #416]	@ (8001c98 <HAL_RCC_OscConfig+0x348>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	0018      	movs	r0, r3
 8001afa:	f7ff f971 	bl	8000de0 <HAL_InitTick>
 8001afe:	1e03      	subs	r3, r0, #0
 8001b00:	d051      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e22c      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d030      	beq.n	8001b70 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001b0e:	4b5b      	ldr	r3, [pc, #364]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a5e      	ldr	r2, [pc, #376]	@ (8001c8c <HAL_RCC_OscConfig+0x33c>)
 8001b14:	4013      	ands	r3, r2
 8001b16:	0019      	movs	r1, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	691a      	ldr	r2, [r3, #16]
 8001b1c:	4b57      	ldr	r3, [pc, #348]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001b22:	4b56      	ldr	r3, [pc, #344]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	4b55      	ldr	r3, [pc, #340]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b28:	2180      	movs	r1, #128	@ 0x80
 8001b2a:	0049      	lsls	r1, r1, #1
 8001b2c:	430a      	orrs	r2, r1
 8001b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b30:	f7ff f9b2 	bl	8000e98 <HAL_GetTick>
 8001b34:	0003      	movs	r3, r0
 8001b36:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b3a:	f7ff f9ad 	bl	8000e98 <HAL_GetTick>
 8001b3e:	0002      	movs	r2, r0
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e209      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b4c:	4b4b      	ldr	r3, [pc, #300]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	2380      	movs	r3, #128	@ 0x80
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	4013      	ands	r3, r2
 8001b56:	d0f0      	beq.n	8001b3a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b58:	4b48      	ldr	r3, [pc, #288]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	4a4a      	ldr	r2, [pc, #296]	@ (8001c88 <HAL_RCC_OscConfig+0x338>)
 8001b5e:	4013      	ands	r3, r2
 8001b60:	0019      	movs	r1, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	021a      	lsls	r2, r3, #8
 8001b68:	4b44      	ldr	r3, [pc, #272]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	e01b      	b.n	8001ba8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001b70:	4b42      	ldr	r3, [pc, #264]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4b41      	ldr	r3, [pc, #260]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b76:	4949      	ldr	r1, [pc, #292]	@ (8001c9c <HAL_RCC_OscConfig+0x34c>)
 8001b78:	400a      	ands	r2, r1
 8001b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b7c:	f7ff f98c 	bl	8000e98 <HAL_GetTick>
 8001b80:	0003      	movs	r3, r0
 8001b82:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b86:	f7ff f987 	bl	8000e98 <HAL_GetTick>
 8001b8a:	0002      	movs	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e1e3      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b98:	4b38      	ldr	r3, [pc, #224]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	2380      	movs	r3, #128	@ 0x80
 8001b9e:	00db      	lsls	r3, r3, #3
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d1f0      	bne.n	8001b86 <HAL_RCC_OscConfig+0x236>
 8001ba4:	e000      	b.n	8001ba8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ba6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2208      	movs	r2, #8
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d047      	beq.n	8001c42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001bb2:	4b32      	ldr	r3, [pc, #200]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	2238      	movs	r2, #56	@ 0x38
 8001bb8:	4013      	ands	r3, r2
 8001bba:	2b18      	cmp	r3, #24
 8001bbc:	d10a      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001bbe:	4b2f      	ldr	r3, [pc, #188]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001bc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc2:	2202      	movs	r2, #2
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d03c      	beq.n	8001c42 <HAL_RCC_OscConfig+0x2f2>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d138      	bne.n	8001c42 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e1c5      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d019      	beq.n	8001c10 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001bdc:	4b27      	ldr	r3, [pc, #156]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001bde:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001be0:	4b26      	ldr	r3, [pc, #152]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001be2:	2101      	movs	r1, #1
 8001be4:	430a      	orrs	r2, r1
 8001be6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be8:	f7ff f956 	bl	8000e98 <HAL_GetTick>
 8001bec:	0003      	movs	r3, r0
 8001bee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bf0:	e008      	b.n	8001c04 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf2:	f7ff f951 	bl	8000e98 <HAL_GetTick>
 8001bf6:	0002      	movs	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d901      	bls.n	8001c04 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e1ad      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c04:	4b1d      	ldr	r3, [pc, #116]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001c06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c08:	2202      	movs	r2, #2
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d0f1      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x2a2>
 8001c0e:	e018      	b.n	8001c42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001c10:	4b1a      	ldr	r3, [pc, #104]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001c12:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c14:	4b19      	ldr	r3, [pc, #100]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001c16:	2101      	movs	r1, #1
 8001c18:	438a      	bics	r2, r1
 8001c1a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1c:	f7ff f93c 	bl	8000e98 <HAL_GetTick>
 8001c20:	0003      	movs	r3, r0
 8001c22:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c26:	f7ff f937 	bl	8000e98 <HAL_GetTick>
 8001c2a:	0002      	movs	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e193      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c38:	4b10      	ldr	r3, [pc, #64]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001c3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d1f1      	bne.n	8001c26 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2204      	movs	r2, #4
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d100      	bne.n	8001c4e <HAL_RCC_OscConfig+0x2fe>
 8001c4c:	e0c6      	b.n	8001ddc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c4e:	231f      	movs	r3, #31
 8001c50:	18fb      	adds	r3, r7, r3
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001c56:	4b09      	ldr	r3, [pc, #36]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	2238      	movs	r2, #56	@ 0x38
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	2b20      	cmp	r3, #32
 8001c60:	d11e      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001c62:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <HAL_RCC_OscConfig+0x32c>)
 8001c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c66:	2202      	movs	r2, #2
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d100      	bne.n	8001c6e <HAL_RCC_OscConfig+0x31e>
 8001c6c:	e0b6      	b.n	8001ddc <HAL_RCC_OscConfig+0x48c>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d000      	beq.n	8001c78 <HAL_RCC_OscConfig+0x328>
 8001c76:	e0b1      	b.n	8001ddc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e171      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	fffeffff 	.word	0xfffeffff
 8001c84:	fffbffff 	.word	0xfffbffff
 8001c88:	ffff80ff 	.word	0xffff80ff
 8001c8c:	ffffc7ff 	.word	0xffffc7ff
 8001c90:	00f42400 	.word	0x00f42400
 8001c94:	20000000 	.word	0x20000000
 8001c98:	20000004 	.word	0x20000004
 8001c9c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ca0:	4bb1      	ldr	r3, [pc, #708]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001ca2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ca4:	2380      	movs	r3, #128	@ 0x80
 8001ca6:	055b      	lsls	r3, r3, #21
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d101      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x360>
 8001cac:	2301      	movs	r3, #1
 8001cae:	e000      	b.n	8001cb2 <HAL_RCC_OscConfig+0x362>
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d011      	beq.n	8001cda <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001cb6:	4bac      	ldr	r3, [pc, #688]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001cb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cba:	4bab      	ldr	r3, [pc, #684]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001cbc:	2180      	movs	r1, #128	@ 0x80
 8001cbe:	0549      	lsls	r1, r1, #21
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cc4:	4ba8      	ldr	r3, [pc, #672]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001cc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cc8:	2380      	movs	r3, #128	@ 0x80
 8001cca:	055b      	lsls	r3, r3, #21
 8001ccc:	4013      	ands	r3, r2
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001cd2:	231f      	movs	r3, #31
 8001cd4:	18fb      	adds	r3, r7, r3
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cda:	4ba4      	ldr	r3, [pc, #656]	@ (8001f6c <HAL_RCC_OscConfig+0x61c>)
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	2380      	movs	r3, #128	@ 0x80
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d11a      	bne.n	8001d1c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ce6:	4ba1      	ldr	r3, [pc, #644]	@ (8001f6c <HAL_RCC_OscConfig+0x61c>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	4ba0      	ldr	r3, [pc, #640]	@ (8001f6c <HAL_RCC_OscConfig+0x61c>)
 8001cec:	2180      	movs	r1, #128	@ 0x80
 8001cee:	0049      	lsls	r1, r1, #1
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001cf4:	f7ff f8d0 	bl	8000e98 <HAL_GetTick>
 8001cf8:	0003      	movs	r3, r0
 8001cfa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cfe:	f7ff f8cb 	bl	8000e98 <HAL_GetTick>
 8001d02:	0002      	movs	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e127      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d10:	4b96      	ldr	r3, [pc, #600]	@ (8001f6c <HAL_RCC_OscConfig+0x61c>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	2380      	movs	r3, #128	@ 0x80
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d0f0      	beq.n	8001cfe <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d106      	bne.n	8001d32 <HAL_RCC_OscConfig+0x3e2>
 8001d24:	4b90      	ldr	r3, [pc, #576]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d28:	4b8f      	ldr	r3, [pc, #572]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d30:	e01c      	b.n	8001d6c <HAL_RCC_OscConfig+0x41c>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	2b05      	cmp	r3, #5
 8001d38:	d10c      	bne.n	8001d54 <HAL_RCC_OscConfig+0x404>
 8001d3a:	4b8b      	ldr	r3, [pc, #556]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d3e:	4b8a      	ldr	r3, [pc, #552]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d40:	2104      	movs	r1, #4
 8001d42:	430a      	orrs	r2, r1
 8001d44:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d46:	4b88      	ldr	r3, [pc, #544]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d4a:	4b87      	ldr	r3, [pc, #540]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d52:	e00b      	b.n	8001d6c <HAL_RCC_OscConfig+0x41c>
 8001d54:	4b84      	ldr	r3, [pc, #528]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d58:	4b83      	ldr	r3, [pc, #524]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d5a:	2101      	movs	r1, #1
 8001d5c:	438a      	bics	r2, r1
 8001d5e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d60:	4b81      	ldr	r3, [pc, #516]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d64:	4b80      	ldr	r3, [pc, #512]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d66:	2104      	movs	r1, #4
 8001d68:	438a      	bics	r2, r1
 8001d6a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d014      	beq.n	8001d9e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d74:	f7ff f890 	bl	8000e98 <HAL_GetTick>
 8001d78:	0003      	movs	r3, r0
 8001d7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d7c:	e009      	b.n	8001d92 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d7e:	f7ff f88b 	bl	8000e98 <HAL_GetTick>
 8001d82:	0002      	movs	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	4a79      	ldr	r2, [pc, #484]	@ (8001f70 <HAL_RCC_OscConfig+0x620>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e0e6      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d92:	4b75      	ldr	r3, [pc, #468]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001d94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d96:	2202      	movs	r2, #2
 8001d98:	4013      	ands	r3, r2
 8001d9a:	d0f0      	beq.n	8001d7e <HAL_RCC_OscConfig+0x42e>
 8001d9c:	e013      	b.n	8001dc6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9e:	f7ff f87b 	bl	8000e98 <HAL_GetTick>
 8001da2:	0003      	movs	r3, r0
 8001da4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001da6:	e009      	b.n	8001dbc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001da8:	f7ff f876 	bl	8000e98 <HAL_GetTick>
 8001dac:	0002      	movs	r2, r0
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	4a6f      	ldr	r2, [pc, #444]	@ (8001f70 <HAL_RCC_OscConfig+0x620>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e0d1      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dbc:	4b6a      	ldr	r3, [pc, #424]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc0:	2202      	movs	r2, #2
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d1f0      	bne.n	8001da8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001dc6:	231f      	movs	r3, #31
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d105      	bne.n	8001ddc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001dd0:	4b65      	ldr	r3, [pc, #404]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001dd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001dd4:	4b64      	ldr	r3, [pc, #400]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001dd6:	4967      	ldr	r1, [pc, #412]	@ (8001f74 <HAL_RCC_OscConfig+0x624>)
 8001dd8:	400a      	ands	r2, r1
 8001dda:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d100      	bne.n	8001de6 <HAL_RCC_OscConfig+0x496>
 8001de4:	e0bb      	b.n	8001f5e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001de6:	4b60      	ldr	r3, [pc, #384]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	2238      	movs	r2, #56	@ 0x38
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b10      	cmp	r3, #16
 8001df0:	d100      	bne.n	8001df4 <HAL_RCC_OscConfig+0x4a4>
 8001df2:	e07b      	b.n	8001eec <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69db      	ldr	r3, [r3, #28]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d156      	bne.n	8001eaa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dfc:	4b5a      	ldr	r3, [pc, #360]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4b59      	ldr	r3, [pc, #356]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001e02:	495d      	ldr	r1, [pc, #372]	@ (8001f78 <HAL_RCC_OscConfig+0x628>)
 8001e04:	400a      	ands	r2, r1
 8001e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e08:	f7ff f846 	bl	8000e98 <HAL_GetTick>
 8001e0c:	0003      	movs	r3, r0
 8001e0e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e10:	e008      	b.n	8001e24 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e12:	f7ff f841 	bl	8000e98 <HAL_GetTick>
 8001e16:	0002      	movs	r2, r0
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d901      	bls.n	8001e24 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e09d      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e24:	4b50      	ldr	r3, [pc, #320]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	2380      	movs	r3, #128	@ 0x80
 8001e2a:	049b      	lsls	r3, r3, #18
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	d1f0      	bne.n	8001e12 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e30:	4b4d      	ldr	r3, [pc, #308]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	4a51      	ldr	r2, [pc, #324]	@ (8001f7c <HAL_RCC_OscConfig+0x62c>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	0019      	movs	r1, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a1a      	ldr	r2, [r3, #32]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e42:	431a      	orrs	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e48:	021b      	lsls	r3, r3, #8
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e50:	431a      	orrs	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	431a      	orrs	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	4b42      	ldr	r3, [pc, #264]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001e60:	430a      	orrs	r2, r1
 8001e62:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e64:	4b40      	ldr	r3, [pc, #256]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b3f      	ldr	r3, [pc, #252]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001e6a:	2180      	movs	r1, #128	@ 0x80
 8001e6c:	0449      	lsls	r1, r1, #17
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001e72:	4b3d      	ldr	r3, [pc, #244]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001e74:	68da      	ldr	r2, [r3, #12]
 8001e76:	4b3c      	ldr	r3, [pc, #240]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001e78:	2180      	movs	r1, #128	@ 0x80
 8001e7a:	0549      	lsls	r1, r1, #21
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e80:	f7ff f80a 	bl	8000e98 <HAL_GetTick>
 8001e84:	0003      	movs	r3, r0
 8001e86:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e88:	e008      	b.n	8001e9c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e8a:	f7ff f805 	bl	8000e98 <HAL_GetTick>
 8001e8e:	0002      	movs	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e061      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e9c:	4b32      	ldr	r3, [pc, #200]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	2380      	movs	r3, #128	@ 0x80
 8001ea2:	049b      	lsls	r3, r3, #18
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d0f0      	beq.n	8001e8a <HAL_RCC_OscConfig+0x53a>
 8001ea8:	e059      	b.n	8001f5e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	4b2e      	ldr	r3, [pc, #184]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001eb0:	4931      	ldr	r1, [pc, #196]	@ (8001f78 <HAL_RCC_OscConfig+0x628>)
 8001eb2:	400a      	ands	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb6:	f7fe ffef 	bl	8000e98 <HAL_GetTick>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec0:	f7fe ffea 	bl	8000e98 <HAL_GetTick>
 8001ec4:	0002      	movs	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e046      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ed2:	4b25      	ldr	r3, [pc, #148]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	2380      	movs	r3, #128	@ 0x80
 8001ed8:	049b      	lsls	r3, r3, #18
 8001eda:	4013      	ands	r3, r2
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001ede:	4b22      	ldr	r3, [pc, #136]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001ee0:	68da      	ldr	r2, [r3, #12]
 8001ee2:	4b21      	ldr	r3, [pc, #132]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001ee4:	4926      	ldr	r1, [pc, #152]	@ (8001f80 <HAL_RCC_OscConfig+0x630>)
 8001ee6:	400a      	ands	r2, r1
 8001ee8:	60da      	str	r2, [r3, #12]
 8001eea:	e038      	b.n	8001f5e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d101      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e033      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f68 <HAL_RCC_OscConfig+0x618>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	2203      	movs	r2, #3
 8001f02:	401a      	ands	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d126      	bne.n	8001f5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	2270      	movs	r2, #112	@ 0x70
 8001f10:	401a      	ands	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d11f      	bne.n	8001f5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	23fe      	movs	r3, #254	@ 0xfe
 8001f1e:	01db      	lsls	r3, r3, #7
 8001f20:	401a      	ands	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f26:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d116      	bne.n	8001f5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f2c:	697a      	ldr	r2, [r7, #20]
 8001f2e:	23f8      	movs	r3, #248	@ 0xf8
 8001f30:	039b      	lsls	r3, r3, #14
 8001f32:	401a      	ands	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d10e      	bne.n	8001f5a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	23e0      	movs	r3, #224	@ 0xe0
 8001f40:	051b      	lsls	r3, r3, #20
 8001f42:	401a      	ands	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d106      	bne.n	8001f5a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	0f5b      	lsrs	r3, r3, #29
 8001f50:	075a      	lsls	r2, r3, #29
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d001      	beq.n	8001f5e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e000      	b.n	8001f60 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	0018      	movs	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	b008      	add	sp, #32
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	40007000 	.word	0x40007000
 8001f70:	00001388 	.word	0x00001388
 8001f74:	efffffff 	.word	0xefffffff
 8001f78:	feffffff 	.word	0xfeffffff
 8001f7c:	11c1808c 	.word	0x11c1808c
 8001f80:	eefefffc 	.word	0xeefefffc

08001f84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d101      	bne.n	8001f98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e0e9      	b.n	800216c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f98:	4b76      	ldr	r3, [pc, #472]	@ (8002174 <HAL_RCC_ClockConfig+0x1f0>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2207      	movs	r2, #7
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d91e      	bls.n	8001fe4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fa6:	4b73      	ldr	r3, [pc, #460]	@ (8002174 <HAL_RCC_ClockConfig+0x1f0>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2207      	movs	r2, #7
 8001fac:	4393      	bics	r3, r2
 8001fae:	0019      	movs	r1, r3
 8001fb0:	4b70      	ldr	r3, [pc, #448]	@ (8002174 <HAL_RCC_ClockConfig+0x1f0>)
 8001fb2:	683a      	ldr	r2, [r7, #0]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001fb8:	f7fe ff6e 	bl	8000e98 <HAL_GetTick>
 8001fbc:	0003      	movs	r3, r0
 8001fbe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fc0:	e009      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc2:	f7fe ff69 	bl	8000e98 <HAL_GetTick>
 8001fc6:	0002      	movs	r2, r0
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	4a6a      	ldr	r2, [pc, #424]	@ (8002178 <HAL_RCC_ClockConfig+0x1f4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e0ca      	b.n	800216c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fd6:	4b67      	ldr	r3, [pc, #412]	@ (8002174 <HAL_RCC_ClockConfig+0x1f0>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2207      	movs	r2, #7
 8001fdc:	4013      	ands	r3, r2
 8001fde:	683a      	ldr	r2, [r7, #0]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d1ee      	bne.n	8001fc2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2202      	movs	r2, #2
 8001fea:	4013      	ands	r3, r2
 8001fec:	d015      	beq.n	800201a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d006      	beq.n	8002006 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001ff8:	4b60      	ldr	r3, [pc, #384]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	4b5f      	ldr	r3, [pc, #380]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 8001ffe:	21e0      	movs	r1, #224	@ 0xe0
 8002000:	01c9      	lsls	r1, r1, #7
 8002002:	430a      	orrs	r2, r1
 8002004:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002006:	4b5d      	ldr	r3, [pc, #372]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	4a5d      	ldr	r2, [pc, #372]	@ (8002180 <HAL_RCC_ClockConfig+0x1fc>)
 800200c:	4013      	ands	r3, r2
 800200e:	0019      	movs	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	4b59      	ldr	r3, [pc, #356]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 8002016:	430a      	orrs	r2, r1
 8002018:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2201      	movs	r2, #1
 8002020:	4013      	ands	r3, r2
 8002022:	d057      	beq.n	80020d4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d107      	bne.n	800203c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800202c:	4b53      	ldr	r3, [pc, #332]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	2380      	movs	r3, #128	@ 0x80
 8002032:	029b      	lsls	r3, r3, #10
 8002034:	4013      	ands	r3, r2
 8002036:	d12b      	bne.n	8002090 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e097      	b.n	800216c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2b02      	cmp	r3, #2
 8002042:	d107      	bne.n	8002054 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002044:	4b4d      	ldr	r3, [pc, #308]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	2380      	movs	r3, #128	@ 0x80
 800204a:	049b      	lsls	r3, r3, #18
 800204c:	4013      	ands	r3, r2
 800204e:	d11f      	bne.n	8002090 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e08b      	b.n	800216c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d107      	bne.n	800206c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800205c:	4b47      	ldr	r3, [pc, #284]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	2380      	movs	r3, #128	@ 0x80
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	4013      	ands	r3, r2
 8002066:	d113      	bne.n	8002090 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e07f      	b.n	800216c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b03      	cmp	r3, #3
 8002072:	d106      	bne.n	8002082 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002074:	4b41      	ldr	r3, [pc, #260]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 8002076:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002078:	2202      	movs	r2, #2
 800207a:	4013      	ands	r3, r2
 800207c:	d108      	bne.n	8002090 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e074      	b.n	800216c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002082:	4b3e      	ldr	r3, [pc, #248]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 8002084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002086:	2202      	movs	r2, #2
 8002088:	4013      	ands	r3, r2
 800208a:	d101      	bne.n	8002090 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e06d      	b.n	800216c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002090:	4b3a      	ldr	r3, [pc, #232]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2207      	movs	r2, #7
 8002096:	4393      	bics	r3, r2
 8002098:	0019      	movs	r1, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	4b37      	ldr	r3, [pc, #220]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 80020a0:	430a      	orrs	r2, r1
 80020a2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020a4:	f7fe fef8 	bl	8000e98 <HAL_GetTick>
 80020a8:	0003      	movs	r3, r0
 80020aa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ac:	e009      	b.n	80020c2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ae:	f7fe fef3 	bl	8000e98 <HAL_GetTick>
 80020b2:	0002      	movs	r2, r0
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	4a2f      	ldr	r2, [pc, #188]	@ (8002178 <HAL_RCC_ClockConfig+0x1f4>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e054      	b.n	800216c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020c2:	4b2e      	ldr	r3, [pc, #184]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	2238      	movs	r2, #56	@ 0x38
 80020c8:	401a      	ands	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d1ec      	bne.n	80020ae <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020d4:	4b27      	ldr	r3, [pc, #156]	@ (8002174 <HAL_RCC_ClockConfig+0x1f0>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2207      	movs	r2, #7
 80020da:	4013      	ands	r3, r2
 80020dc:	683a      	ldr	r2, [r7, #0]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d21e      	bcs.n	8002120 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e2:	4b24      	ldr	r3, [pc, #144]	@ (8002174 <HAL_RCC_ClockConfig+0x1f0>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2207      	movs	r2, #7
 80020e8:	4393      	bics	r3, r2
 80020ea:	0019      	movs	r1, r3
 80020ec:	4b21      	ldr	r3, [pc, #132]	@ (8002174 <HAL_RCC_ClockConfig+0x1f0>)
 80020ee:	683a      	ldr	r2, [r7, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020f4:	f7fe fed0 	bl	8000e98 <HAL_GetTick>
 80020f8:	0003      	movs	r3, r0
 80020fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020fc:	e009      	b.n	8002112 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020fe:	f7fe fecb 	bl	8000e98 <HAL_GetTick>
 8002102:	0002      	movs	r2, r0
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	4a1b      	ldr	r2, [pc, #108]	@ (8002178 <HAL_RCC_ClockConfig+0x1f4>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e02c      	b.n	800216c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002112:	4b18      	ldr	r3, [pc, #96]	@ (8002174 <HAL_RCC_ClockConfig+0x1f0>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2207      	movs	r2, #7
 8002118:	4013      	ands	r3, r2
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	d1ee      	bne.n	80020fe <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2204      	movs	r2, #4
 8002126:	4013      	ands	r3, r2
 8002128:	d009      	beq.n	800213e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800212a:	4b14      	ldr	r3, [pc, #80]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	4a15      	ldr	r2, [pc, #84]	@ (8002184 <HAL_RCC_ClockConfig+0x200>)
 8002130:	4013      	ands	r3, r2
 8002132:	0019      	movs	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68da      	ldr	r2, [r3, #12]
 8002138:	4b10      	ldr	r3, [pc, #64]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 800213a:	430a      	orrs	r2, r1
 800213c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800213e:	f000 f829 	bl	8002194 <HAL_RCC_GetSysClockFreq>
 8002142:	0001      	movs	r1, r0
 8002144:	4b0d      	ldr	r3, [pc, #52]	@ (800217c <HAL_RCC_ClockConfig+0x1f8>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	0a1b      	lsrs	r3, r3, #8
 800214a:	220f      	movs	r2, #15
 800214c:	401a      	ands	r2, r3
 800214e:	4b0e      	ldr	r3, [pc, #56]	@ (8002188 <HAL_RCC_ClockConfig+0x204>)
 8002150:	0092      	lsls	r2, r2, #2
 8002152:	58d3      	ldr	r3, [r2, r3]
 8002154:	221f      	movs	r2, #31
 8002156:	4013      	ands	r3, r2
 8002158:	000a      	movs	r2, r1
 800215a:	40da      	lsrs	r2, r3
 800215c:	4b0b      	ldr	r3, [pc, #44]	@ (800218c <HAL_RCC_ClockConfig+0x208>)
 800215e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002160:	4b0b      	ldr	r3, [pc, #44]	@ (8002190 <HAL_RCC_ClockConfig+0x20c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	0018      	movs	r0, r3
 8002166:	f7fe fe3b 	bl	8000de0 <HAL_InitTick>
 800216a:	0003      	movs	r3, r0
}
 800216c:	0018      	movs	r0, r3
 800216e:	46bd      	mov	sp, r7
 8002170:	b004      	add	sp, #16
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40022000 	.word	0x40022000
 8002178:	00001388 	.word	0x00001388
 800217c:	40021000 	.word	0x40021000
 8002180:	fffff0ff 	.word	0xfffff0ff
 8002184:	ffff8fff 	.word	0xffff8fff
 8002188:	08003aa4 	.word	0x08003aa4
 800218c:	20000000 	.word	0x20000000
 8002190:	20000004 	.word	0x20000004

08002194 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800219a:	4b3c      	ldr	r3, [pc, #240]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2238      	movs	r2, #56	@ 0x38
 80021a0:	4013      	ands	r3, r2
 80021a2:	d10f      	bne.n	80021c4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80021a4:	4b39      	ldr	r3, [pc, #228]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	0adb      	lsrs	r3, r3, #11
 80021aa:	2207      	movs	r2, #7
 80021ac:	4013      	ands	r3, r2
 80021ae:	2201      	movs	r2, #1
 80021b0:	409a      	lsls	r2, r3
 80021b2:	0013      	movs	r3, r2
 80021b4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80021b6:	6839      	ldr	r1, [r7, #0]
 80021b8:	4835      	ldr	r0, [pc, #212]	@ (8002290 <HAL_RCC_GetSysClockFreq+0xfc>)
 80021ba:	f7fd ffa3 	bl	8000104 <__udivsi3>
 80021be:	0003      	movs	r3, r0
 80021c0:	613b      	str	r3, [r7, #16]
 80021c2:	e05d      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021c4:	4b31      	ldr	r3, [pc, #196]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	2238      	movs	r2, #56	@ 0x38
 80021ca:	4013      	ands	r3, r2
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d102      	bne.n	80021d6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80021d0:	4b2f      	ldr	r3, [pc, #188]	@ (8002290 <HAL_RCC_GetSysClockFreq+0xfc>)
 80021d2:	613b      	str	r3, [r7, #16]
 80021d4:	e054      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021d6:	4b2d      	ldr	r3, [pc, #180]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	2238      	movs	r2, #56	@ 0x38
 80021dc:	4013      	ands	r3, r2
 80021de:	2b10      	cmp	r3, #16
 80021e0:	d138      	bne.n	8002254 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80021e2:	4b2a      	ldr	r3, [pc, #168]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	2203      	movs	r2, #3
 80021e8:	4013      	ands	r3, r2
 80021ea:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80021ec:	4b27      	ldr	r3, [pc, #156]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	091b      	lsrs	r3, r3, #4
 80021f2:	2207      	movs	r2, #7
 80021f4:	4013      	ands	r3, r2
 80021f6:	3301      	adds	r3, #1
 80021f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2b03      	cmp	r3, #3
 80021fe:	d10d      	bne.n	800221c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002200:	68b9      	ldr	r1, [r7, #8]
 8002202:	4823      	ldr	r0, [pc, #140]	@ (8002290 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002204:	f7fd ff7e 	bl	8000104 <__udivsi3>
 8002208:	0003      	movs	r3, r0
 800220a:	0019      	movs	r1, r3
 800220c:	4b1f      	ldr	r3, [pc, #124]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	0a1b      	lsrs	r3, r3, #8
 8002212:	227f      	movs	r2, #127	@ 0x7f
 8002214:	4013      	ands	r3, r2
 8002216:	434b      	muls	r3, r1
 8002218:	617b      	str	r3, [r7, #20]
        break;
 800221a:	e00d      	b.n	8002238 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800221c:	68b9      	ldr	r1, [r7, #8]
 800221e:	481c      	ldr	r0, [pc, #112]	@ (8002290 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002220:	f7fd ff70 	bl	8000104 <__udivsi3>
 8002224:	0003      	movs	r3, r0
 8002226:	0019      	movs	r1, r3
 8002228:	4b18      	ldr	r3, [pc, #96]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	0a1b      	lsrs	r3, r3, #8
 800222e:	227f      	movs	r2, #127	@ 0x7f
 8002230:	4013      	ands	r3, r2
 8002232:	434b      	muls	r3, r1
 8002234:	617b      	str	r3, [r7, #20]
        break;
 8002236:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002238:	4b14      	ldr	r3, [pc, #80]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	0f5b      	lsrs	r3, r3, #29
 800223e:	2207      	movs	r2, #7
 8002240:	4013      	ands	r3, r2
 8002242:	3301      	adds	r3, #1
 8002244:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	6978      	ldr	r0, [r7, #20]
 800224a:	f7fd ff5b 	bl	8000104 <__udivsi3>
 800224e:	0003      	movs	r3, r0
 8002250:	613b      	str	r3, [r7, #16]
 8002252:	e015      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002254:	4b0d      	ldr	r3, [pc, #52]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	2238      	movs	r2, #56	@ 0x38
 800225a:	4013      	ands	r3, r2
 800225c:	2b20      	cmp	r3, #32
 800225e:	d103      	bne.n	8002268 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002260:	2380      	movs	r3, #128	@ 0x80
 8002262:	021b      	lsls	r3, r3, #8
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	e00b      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002268:	4b08      	ldr	r3, [pc, #32]	@ (800228c <HAL_RCC_GetSysClockFreq+0xf8>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2238      	movs	r2, #56	@ 0x38
 800226e:	4013      	ands	r3, r2
 8002270:	2b18      	cmp	r3, #24
 8002272:	d103      	bne.n	800227c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002274:	23fa      	movs	r3, #250	@ 0xfa
 8002276:	01db      	lsls	r3, r3, #7
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	e001      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800227c:	2300      	movs	r3, #0
 800227e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002280:	693b      	ldr	r3, [r7, #16]
}
 8002282:	0018      	movs	r0, r3
 8002284:	46bd      	mov	sp, r7
 8002286:	b006      	add	sp, #24
 8002288:	bd80      	pop	{r7, pc}
 800228a:	46c0      	nop			@ (mov r8, r8)
 800228c:	40021000 	.word	0x40021000
 8002290:	00f42400 	.word	0x00f42400

08002294 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002298:	4b02      	ldr	r3, [pc, #8]	@ (80022a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800229a:	681b      	ldr	r3, [r3, #0]
}
 800229c:	0018      	movs	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	46c0      	nop			@ (mov r8, r8)
 80022a4:	20000000 	.word	0x20000000

080022a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022a8:	b5b0      	push	{r4, r5, r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80022ac:	f7ff fff2 	bl	8002294 <HAL_RCC_GetHCLKFreq>
 80022b0:	0004      	movs	r4, r0
 80022b2:	f7ff fb41 	bl	8001938 <LL_RCC_GetAPB1Prescaler>
 80022b6:	0003      	movs	r3, r0
 80022b8:	0b1a      	lsrs	r2, r3, #12
 80022ba:	4b05      	ldr	r3, [pc, #20]	@ (80022d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80022bc:	0092      	lsls	r2, r2, #2
 80022be:	58d3      	ldr	r3, [r2, r3]
 80022c0:	221f      	movs	r2, #31
 80022c2:	4013      	ands	r3, r2
 80022c4:	40dc      	lsrs	r4, r3
 80022c6:	0023      	movs	r3, r4
}
 80022c8:	0018      	movs	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bdb0      	pop	{r4, r5, r7, pc}
 80022ce:	46c0      	nop			@ (mov r8, r8)
 80022d0:	08003ae4 	.word	0x08003ae4

080022d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80022dc:	2313      	movs	r3, #19
 80022de:	18fb      	adds	r3, r7, r3
 80022e0:	2200      	movs	r2, #0
 80022e2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80022e4:	2312      	movs	r3, #18
 80022e6:	18fb      	adds	r3, r7, r3
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	2380      	movs	r3, #128	@ 0x80
 80022f2:	029b      	lsls	r3, r3, #10
 80022f4:	4013      	ands	r3, r2
 80022f6:	d100      	bne.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x26>
 80022f8:	e0a3      	b.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022fa:	2011      	movs	r0, #17
 80022fc:	183b      	adds	r3, r7, r0
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002302:	4ba5      	ldr	r3, [pc, #660]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002304:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002306:	2380      	movs	r3, #128	@ 0x80
 8002308:	055b      	lsls	r3, r3, #21
 800230a:	4013      	ands	r3, r2
 800230c:	d110      	bne.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230e:	4ba2      	ldr	r3, [pc, #648]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002310:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002312:	4ba1      	ldr	r3, [pc, #644]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002314:	2180      	movs	r1, #128	@ 0x80
 8002316:	0549      	lsls	r1, r1, #21
 8002318:	430a      	orrs	r2, r1
 800231a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800231c:	4b9e      	ldr	r3, [pc, #632]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800231e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002320:	2380      	movs	r3, #128	@ 0x80
 8002322:	055b      	lsls	r3, r3, #21
 8002324:	4013      	ands	r3, r2
 8002326:	60bb      	str	r3, [r7, #8]
 8002328:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800232a:	183b      	adds	r3, r7, r0
 800232c:	2201      	movs	r2, #1
 800232e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002330:	4b9a      	ldr	r3, [pc, #616]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	4b99      	ldr	r3, [pc, #612]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002336:	2180      	movs	r1, #128	@ 0x80
 8002338:	0049      	lsls	r1, r1, #1
 800233a:	430a      	orrs	r2, r1
 800233c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800233e:	f7fe fdab 	bl	8000e98 <HAL_GetTick>
 8002342:	0003      	movs	r3, r0
 8002344:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002346:	e00b      	b.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002348:	f7fe fda6 	bl	8000e98 <HAL_GetTick>
 800234c:	0002      	movs	r2, r0
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d904      	bls.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002356:	2313      	movs	r3, #19
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	2203      	movs	r2, #3
 800235c:	701a      	strb	r2, [r3, #0]
        break;
 800235e:	e005      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002360:	4b8e      	ldr	r3, [pc, #568]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	2380      	movs	r3, #128	@ 0x80
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	4013      	ands	r3, r2
 800236a:	d0ed      	beq.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800236c:	2313      	movs	r3, #19
 800236e:	18fb      	adds	r3, r7, r3
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d154      	bne.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002376:	4b88      	ldr	r3, [pc, #544]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002378:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800237a:	23c0      	movs	r3, #192	@ 0xc0
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4013      	ands	r3, r2
 8002380:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d019      	beq.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238c:	697a      	ldr	r2, [r7, #20]
 800238e:	429a      	cmp	r2, r3
 8002390:	d014      	beq.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002392:	4b81      	ldr	r3, [pc, #516]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002394:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002396:	4a82      	ldr	r2, [pc, #520]	@ (80025a0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002398:	4013      	ands	r3, r2
 800239a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800239c:	4b7e      	ldr	r3, [pc, #504]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800239e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023a0:	4b7d      	ldr	r3, [pc, #500]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80023a2:	2180      	movs	r1, #128	@ 0x80
 80023a4:	0249      	lsls	r1, r1, #9
 80023a6:	430a      	orrs	r2, r1
 80023a8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80023aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80023ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023ae:	4b7a      	ldr	r3, [pc, #488]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80023b0:	497c      	ldr	r1, [pc, #496]	@ (80025a4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80023b2:	400a      	ands	r2, r1
 80023b4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80023b6:	4b78      	ldr	r3, [pc, #480]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	2201      	movs	r2, #1
 80023c0:	4013      	ands	r3, r2
 80023c2:	d016      	beq.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c4:	f7fe fd68 	bl	8000e98 <HAL_GetTick>
 80023c8:	0003      	movs	r3, r0
 80023ca:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023cc:	e00c      	b.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ce:	f7fe fd63 	bl	8000e98 <HAL_GetTick>
 80023d2:	0002      	movs	r2, r0
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	4a73      	ldr	r2, [pc, #460]	@ (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d904      	bls.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80023de:	2313      	movs	r3, #19
 80023e0:	18fb      	adds	r3, r7, r3
 80023e2:	2203      	movs	r2, #3
 80023e4:	701a      	strb	r2, [r3, #0]
            break;
 80023e6:	e004      	b.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80023ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ec:	2202      	movs	r2, #2
 80023ee:	4013      	ands	r3, r2
 80023f0:	d0ed      	beq.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80023f2:	2313      	movs	r3, #19
 80023f4:	18fb      	adds	r3, r7, r3
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10a      	bne.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023fc:	4b66      	ldr	r3, [pc, #408]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80023fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002400:	4a67      	ldr	r2, [pc, #412]	@ (80025a0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002402:	4013      	ands	r3, r2
 8002404:	0019      	movs	r1, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800240a:	4b63      	ldr	r3, [pc, #396]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800240c:	430a      	orrs	r2, r1
 800240e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002410:	e00c      	b.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002412:	2312      	movs	r3, #18
 8002414:	18fb      	adds	r3, r7, r3
 8002416:	2213      	movs	r2, #19
 8002418:	18ba      	adds	r2, r7, r2
 800241a:	7812      	ldrb	r2, [r2, #0]
 800241c:	701a      	strb	r2, [r3, #0]
 800241e:	e005      	b.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002420:	2312      	movs	r3, #18
 8002422:	18fb      	adds	r3, r7, r3
 8002424:	2213      	movs	r2, #19
 8002426:	18ba      	adds	r2, r7, r2
 8002428:	7812      	ldrb	r2, [r2, #0]
 800242a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800242c:	2311      	movs	r3, #17
 800242e:	18fb      	adds	r3, r7, r3
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d105      	bne.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002436:	4b58      	ldr	r3, [pc, #352]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002438:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800243a:	4b57      	ldr	r3, [pc, #348]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800243c:	495b      	ldr	r1, [pc, #364]	@ (80025ac <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800243e:	400a      	ands	r2, r1
 8002440:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2201      	movs	r2, #1
 8002448:	4013      	ands	r3, r2
 800244a:	d009      	beq.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800244c:	4b52      	ldr	r3, [pc, #328]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800244e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002450:	2203      	movs	r2, #3
 8002452:	4393      	bics	r3, r2
 8002454:	0019      	movs	r1, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	4b4f      	ldr	r3, [pc, #316]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800245c:	430a      	orrs	r2, r1
 800245e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2210      	movs	r2, #16
 8002466:	4013      	ands	r3, r2
 8002468:	d009      	beq.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800246a:	4b4b      	ldr	r3, [pc, #300]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800246c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800246e:	4a50      	ldr	r2, [pc, #320]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8002470:	4013      	ands	r3, r2
 8002472:	0019      	movs	r1, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	4b47      	ldr	r3, [pc, #284]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800247a:	430a      	orrs	r2, r1
 800247c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	2380      	movs	r3, #128	@ 0x80
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	4013      	ands	r3, r2
 8002488:	d009      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800248a:	4b43      	ldr	r3, [pc, #268]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800248c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248e:	4a49      	ldr	r2, [pc, #292]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002490:	4013      	ands	r3, r2
 8002492:	0019      	movs	r1, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	695a      	ldr	r2, [r3, #20]
 8002498:	4b3f      	ldr	r3, [pc, #252]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800249a:	430a      	orrs	r2, r1
 800249c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	2380      	movs	r3, #128	@ 0x80
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	4013      	ands	r3, r2
 80024a8:	d009      	beq.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80024ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ae:	4a42      	ldr	r2, [pc, #264]	@ (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80024b0:	4013      	ands	r3, r2
 80024b2:	0019      	movs	r1, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699a      	ldr	r2, [r3, #24]
 80024b8:	4b37      	ldr	r3, [pc, #220]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80024ba:	430a      	orrs	r2, r1
 80024bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2220      	movs	r2, #32
 80024c4:	4013      	ands	r3, r2
 80024c6:	d009      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024c8:	4b33      	ldr	r3, [pc, #204]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80024ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024cc:	4a3b      	ldr	r2, [pc, #236]	@ (80025bc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80024ce:	4013      	ands	r3, r2
 80024d0:	0019      	movs	r1, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	68da      	ldr	r2, [r3, #12]
 80024d6:	4b30      	ldr	r3, [pc, #192]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80024d8:	430a      	orrs	r2, r1
 80024da:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	2380      	movs	r3, #128	@ 0x80
 80024e2:	01db      	lsls	r3, r3, #7
 80024e4:	4013      	ands	r3, r2
 80024e6:	d015      	beq.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80024ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	0899      	lsrs	r1, r3, #2
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	69da      	ldr	r2, [r3, #28]
 80024f4:	4b28      	ldr	r3, [pc, #160]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80024f6:	430a      	orrs	r2, r1
 80024f8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69da      	ldr	r2, [r3, #28]
 80024fe:	2380      	movs	r3, #128	@ 0x80
 8002500:	05db      	lsls	r3, r3, #23
 8002502:	429a      	cmp	r2, r3
 8002504:	d106      	bne.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002506:	4b24      	ldr	r3, [pc, #144]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002508:	68da      	ldr	r2, [r3, #12]
 800250a:	4b23      	ldr	r3, [pc, #140]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800250c:	2180      	movs	r1, #128	@ 0x80
 800250e:	0249      	lsls	r1, r1, #9
 8002510:	430a      	orrs	r2, r1
 8002512:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	2380      	movs	r3, #128	@ 0x80
 800251a:	039b      	lsls	r3, r3, #14
 800251c:	4013      	ands	r3, r2
 800251e:	d016      	beq.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002520:	4b1d      	ldr	r3, [pc, #116]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002524:	4a26      	ldr	r2, [pc, #152]	@ (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002526:	4013      	ands	r3, r2
 8002528:	0019      	movs	r1, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a1a      	ldr	r2, [r3, #32]
 800252e:	4b1a      	ldr	r3, [pc, #104]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002530:	430a      	orrs	r2, r1
 8002532:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a1a      	ldr	r2, [r3, #32]
 8002538:	2380      	movs	r3, #128	@ 0x80
 800253a:	03db      	lsls	r3, r3, #15
 800253c:	429a      	cmp	r2, r3
 800253e:	d106      	bne.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002540:	4b15      	ldr	r3, [pc, #84]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002542:	68da      	ldr	r2, [r3, #12]
 8002544:	4b14      	ldr	r3, [pc, #80]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002546:	2180      	movs	r1, #128	@ 0x80
 8002548:	0449      	lsls	r1, r1, #17
 800254a:	430a      	orrs	r2, r1
 800254c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	2380      	movs	r3, #128	@ 0x80
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	4013      	ands	r3, r2
 8002558:	d016      	beq.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800255a:	4b0f      	ldr	r3, [pc, #60]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800255c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800255e:	4a19      	ldr	r2, [pc, #100]	@ (80025c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002560:	4013      	ands	r3, r2
 8002562:	0019      	movs	r1, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691a      	ldr	r2, [r3, #16]
 8002568:	4b0b      	ldr	r3, [pc, #44]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800256a:	430a      	orrs	r2, r1
 800256c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	691a      	ldr	r2, [r3, #16]
 8002572:	2380      	movs	r3, #128	@ 0x80
 8002574:	01db      	lsls	r3, r3, #7
 8002576:	429a      	cmp	r2, r3
 8002578:	d106      	bne.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800257a:	4b07      	ldr	r3, [pc, #28]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800257c:	68da      	ldr	r2, [r3, #12]
 800257e:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002580:	2180      	movs	r1, #128	@ 0x80
 8002582:	0249      	lsls	r1, r1, #9
 8002584:	430a      	orrs	r2, r1
 8002586:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002588:	2312      	movs	r3, #18
 800258a:	18fb      	adds	r3, r7, r3
 800258c:	781b      	ldrb	r3, [r3, #0]
}
 800258e:	0018      	movs	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	b006      	add	sp, #24
 8002594:	bd80      	pop	{r7, pc}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	40021000 	.word	0x40021000
 800259c:	40007000 	.word	0x40007000
 80025a0:	fffffcff 	.word	0xfffffcff
 80025a4:	fffeffff 	.word	0xfffeffff
 80025a8:	00001388 	.word	0x00001388
 80025ac:	efffffff 	.word	0xefffffff
 80025b0:	fffff3ff 	.word	0xfffff3ff
 80025b4:	fff3ffff 	.word	0xfff3ffff
 80025b8:	ffcfffff 	.word	0xffcfffff
 80025bc:	ffffcfff 	.word	0xffffcfff
 80025c0:	ffbfffff 	.word	0xffbfffff
 80025c4:	ffff3fff 	.word	0xffff3fff

080025c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	2380      	movs	r3, #128	@ 0x80
 80025d8:	029b      	lsls	r3, r3, #10
 80025da:	429a      	cmp	r2, r3
 80025dc:	d136      	bne.n	800264c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80025de:	4bcd      	ldr	r3, [pc, #820]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80025e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80025e2:	23c0      	movs	r3, #192	@ 0xc0
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4013      	ands	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80025ea:	4bca      	ldr	r3, [pc, #808]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80025ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ee:	2202      	movs	r2, #2
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d108      	bne.n	8002608 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	2380      	movs	r3, #128	@ 0x80
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d103      	bne.n	8002608 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8002600:	2380      	movs	r3, #128	@ 0x80
 8002602:	021b      	lsls	r3, r3, #8
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	e26b      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8002608:	4bc2      	ldr	r3, [pc, #776]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800260a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800260c:	2202      	movs	r2, #2
 800260e:	4013      	ands	r3, r2
 8002610:	2b02      	cmp	r3, #2
 8002612:	d108      	bne.n	8002626 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	2380      	movs	r3, #128	@ 0x80
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	429a      	cmp	r2, r3
 800261c:	d103      	bne.n	8002626 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 800261e:	23fa      	movs	r3, #250	@ 0xfa
 8002620:	01db      	lsls	r3, r3, #7
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	e25c      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8002626:	4bbb      	ldr	r3, [pc, #748]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	2380      	movs	r3, #128	@ 0x80
 800262c:	029b      	lsls	r3, r3, #10
 800262e:	401a      	ands	r2, r3
 8002630:	2380      	movs	r3, #128	@ 0x80
 8002632:	029b      	lsls	r3, r3, #10
 8002634:	429a      	cmp	r2, r3
 8002636:	d000      	beq.n	800263a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8002638:	e252      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	23c0      	movs	r3, #192	@ 0xc0
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	429a      	cmp	r2, r3
 8002642:	d000      	beq.n	8002646 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8002644:	e24c      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
    {
      frequency = HSE_VALUE / 32U;
 8002646:	4bb4      	ldr	r3, [pc, #720]	@ (8002918 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	e249      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 800264c:	4bb1      	ldr	r3, [pc, #708]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	2203      	movs	r2, #3
 8002652:	4013      	ands	r3, r2
 8002654:	2b02      	cmp	r3, #2
 8002656:	d102      	bne.n	800265e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8002658:	4bb0      	ldr	r3, [pc, #704]	@ (800291c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	e00a      	b.n	8002674 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 800265e:	4bad      	ldr	r3, [pc, #692]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	2203      	movs	r2, #3
 8002664:	4013      	ands	r3, r2
 8002666:	2b03      	cmp	r3, #3
 8002668:	d102      	bne.n	8002670 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 800266a:	4bac      	ldr	r3, [pc, #688]	@ (800291c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800266c:	613b      	str	r3, [r7, #16]
 800266e:	e001      	b.n	8002674 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8002670:	2300      	movs	r3, #0
 8002672:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002674:	4ba7      	ldr	r3, [pc, #668]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	091b      	lsrs	r3, r3, #4
 800267a:	2207      	movs	r2, #7
 800267c:	4013      	ands	r3, r2
 800267e:	3301      	adds	r3, #1
 8002680:	0019      	movs	r1, r3
 8002682:	6938      	ldr	r0, [r7, #16]
 8002684:	f7fd fd3e 	bl	8000104 <__udivsi3>
 8002688:	0003      	movs	r3, r0
 800268a:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	2380      	movs	r3, #128	@ 0x80
 8002690:	039b      	lsls	r3, r3, #14
 8002692:	429a      	cmp	r2, r3
 8002694:	d100      	bne.n	8002698 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8002696:	e1e3      	b.n	8002a60 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	2380      	movs	r3, #128	@ 0x80
 800269c:	039b      	lsls	r3, r3, #14
 800269e:	429a      	cmp	r2, r3
 80026a0:	d900      	bls.n	80026a4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80026a2:	e20c      	b.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	2380      	movs	r3, #128	@ 0x80
 80026a8:	01db      	lsls	r3, r3, #7
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d100      	bne.n	80026b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 80026ae:	e0a5      	b.n	80027fc <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	2380      	movs	r3, #128	@ 0x80
 80026b4:	01db      	lsls	r3, r3, #7
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d900      	bls.n	80026bc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80026ba:	e200      	b.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	2380      	movs	r3, #128	@ 0x80
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d100      	bne.n	80026c8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80026c6:	e0fc      	b.n	80028c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	2380      	movs	r3, #128	@ 0x80
 80026cc:	011b      	lsls	r3, r3, #4
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d900      	bls.n	80026d4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 80026d2:	e1f4      	b.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	2380      	movs	r3, #128	@ 0x80
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	429a      	cmp	r2, r3
 80026dc:	d100      	bne.n	80026e0 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 80026de:	e181      	b.n	80029e4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	2380      	movs	r3, #128	@ 0x80
 80026e4:	00db      	lsls	r3, r3, #3
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d900      	bls.n	80026ec <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80026ea:	e1e8      	b.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	2380      	movs	r3, #128	@ 0x80
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d100      	bne.n	80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 80026f6:	e135      	b.n	8002964 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	2380      	movs	r3, #128	@ 0x80
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	429a      	cmp	r2, r3
 8002700:	d900      	bls.n	8002704 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8002702:	e1dc      	b.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b20      	cmp	r3, #32
 8002708:	d100      	bne.n	800270c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 800270a:	e0af      	b.n	800286c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b20      	cmp	r3, #32
 8002710:	d900      	bls.n	8002714 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8002712:	e1d4      	b.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d003      	beq.n	8002722 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2b10      	cmp	r3, #16
 800271e:	d033      	beq.n	8002788 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8002720:	e1cd      	b.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002722:	4b7c      	ldr	r3, [pc, #496]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002726:	2203      	movs	r2, #3
 8002728:	4013      	ands	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d104      	bne.n	800273c <HAL_RCCEx_GetPeriphCLKFreq+0x174>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002732:	f7ff fdb9 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 8002736:	0003      	movs	r3, r0
 8002738:	617b      	str	r3, [r7, #20]
        break;
 800273a:	e1c2      	b.n	8002ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d104      	bne.n	800274c <HAL_RCCEx_GetPeriphCLKFreq+0x184>
          frequency = HAL_RCC_GetSysClockFreq();
 8002742:	f7ff fd27 	bl	8002194 <HAL_RCC_GetSysClockFreq>
 8002746:	0003      	movs	r3, r0
 8002748:	617b      	str	r3, [r7, #20]
        break;
 800274a:	e1ba      	b.n	8002ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800274c:	4b71      	ldr	r3, [pc, #452]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	2380      	movs	r3, #128	@ 0x80
 8002752:	00db      	lsls	r3, r3, #3
 8002754:	401a      	ands	r2, r3
 8002756:	2380      	movs	r3, #128	@ 0x80
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	429a      	cmp	r2, r3
 800275c:	d105      	bne.n	800276a <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2b02      	cmp	r3, #2
 8002762:	d102      	bne.n	800276a <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
          frequency = HSI_VALUE;
 8002764:	4b6d      	ldr	r3, [pc, #436]	@ (800291c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8002766:	617b      	str	r3, [r7, #20]
        break;
 8002768:	e1ab      	b.n	8002ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800276a:	4b6a      	ldr	r3, [pc, #424]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800276c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276e:	2202      	movs	r2, #2
 8002770:	4013      	ands	r3, r2
 8002772:	2b02      	cmp	r3, #2
 8002774:	d000      	beq.n	8002778 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 8002776:	e1a4      	b.n	8002ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2b03      	cmp	r3, #3
 800277c:	d000      	beq.n	8002780 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 800277e:	e1a0      	b.n	8002ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
          frequency = LSE_VALUE;
 8002780:	2380      	movs	r3, #128	@ 0x80
 8002782:	021b      	lsls	r3, r3, #8
 8002784:	617b      	str	r3, [r7, #20]
        break;
 8002786:	e19c      	b.n	8002ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002788:	4b62      	ldr	r3, [pc, #392]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800278a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800278c:	23c0      	movs	r3, #192	@ 0xc0
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	4013      	ands	r3, r2
 8002792:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d104      	bne.n	80027a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800279a:	f7ff fd85 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 800279e:	0003      	movs	r3, r0
 80027a0:	617b      	str	r3, [r7, #20]
        break;
 80027a2:	e190      	b.n	8002ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	2380      	movs	r3, #128	@ 0x80
 80027a8:	00db      	lsls	r3, r3, #3
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d104      	bne.n	80027b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80027ae:	f7ff fcf1 	bl	8002194 <HAL_RCC_GetSysClockFreq>
 80027b2:	0003      	movs	r3, r0
 80027b4:	617b      	str	r3, [r7, #20]
        break;
 80027b6:	e186      	b.n	8002ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80027b8:	4b56      	ldr	r3, [pc, #344]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	2380      	movs	r3, #128	@ 0x80
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	401a      	ands	r2, r3
 80027c2:	2380      	movs	r3, #128	@ 0x80
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d107      	bne.n	80027da <HAL_RCCEx_GetPeriphCLKFreq+0x212>
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	2380      	movs	r3, #128	@ 0x80
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d102      	bne.n	80027da <HAL_RCCEx_GetPeriphCLKFreq+0x212>
          frequency = HSI_VALUE;
 80027d4:	4b51      	ldr	r3, [pc, #324]	@ (800291c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80027d6:	617b      	str	r3, [r7, #20]
        break;
 80027d8:	e175      	b.n	8002ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80027da:	4b4e      	ldr	r3, [pc, #312]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80027dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027de:	2202      	movs	r2, #2
 80027e0:	4013      	ands	r3, r2
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d000      	beq.n	80027e8 <HAL_RCCEx_GetPeriphCLKFreq+0x220>
 80027e6:	e16e      	b.n	8002ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	23c0      	movs	r3, #192	@ 0xc0
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d000      	beq.n	80027f4 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 80027f2:	e168      	b.n	8002ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
          frequency = LSE_VALUE;
 80027f4:	2380      	movs	r3, #128	@ 0x80
 80027f6:	021b      	lsls	r3, r3, #8
 80027f8:	617b      	str	r3, [r7, #20]
        break;
 80027fa:	e164      	b.n	8002ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80027fc:	4b45      	ldr	r3, [pc, #276]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80027fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002800:	0f9b      	lsrs	r3, r3, #30
 8002802:	079b      	lsls	r3, r3, #30
 8002804:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d104      	bne.n	8002816 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          frequency = HAL_RCC_GetSysClockFreq();
 800280c:	f7ff fcc2 	bl	8002194 <HAL_RCC_GetSysClockFreq>
 8002810:	0003      	movs	r3, r0
 8002812:	617b      	str	r3, [r7, #20]
        break;
 8002814:	e159      	b.n	8002aca <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	2380      	movs	r3, #128	@ 0x80
 800281a:	061b      	lsls	r3, r3, #24
 800281c:	429a      	cmp	r2, r3
 800281e:	d102      	bne.n	8002826 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
          frequency = HSI_VALUE;
 8002820:	4b3e      	ldr	r3, [pc, #248]	@ (800291c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8002822:	617b      	str	r3, [r7, #20]
        break;
 8002824:	e151      	b.n	8002aca <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	2380      	movs	r3, #128	@ 0x80
 800282a:	05db      	lsls	r3, r3, #23
 800282c:	429a      	cmp	r2, r3
 800282e:	d000      	beq.n	8002832 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8002830:	e14b      	b.n	8002aca <HAL_RCCEx_GetPeriphCLKFreq+0x502>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8002832:	4b38      	ldr	r3, [pc, #224]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002834:	68da      	ldr	r2, [r3, #12]
 8002836:	2380      	movs	r3, #128	@ 0x80
 8002838:	025b      	lsls	r3, r3, #9
 800283a:	4013      	ands	r3, r2
 800283c:	d100      	bne.n	8002840 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 800283e:	e144      	b.n	8002aca <HAL_RCCEx_GetPeriphCLKFreq+0x502>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002840:	4b34      	ldr	r3, [pc, #208]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	0a1b      	lsrs	r3, r3, #8
 8002846:	227f      	movs	r2, #127	@ 0x7f
 8002848:	4013      	ands	r3, r2
 800284a:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	68ba      	ldr	r2, [r7, #8]
 8002850:	435a      	muls	r2, r3
 8002852:	4b30      	ldr	r3, [pc, #192]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	0c5b      	lsrs	r3, r3, #17
 8002858:	211f      	movs	r1, #31
 800285a:	400b      	ands	r3, r1
 800285c:	3301      	adds	r3, #1
 800285e:	0019      	movs	r1, r3
 8002860:	0010      	movs	r0, r2
 8002862:	f7fd fc4f 	bl	8000104 <__udivsi3>
 8002866:	0003      	movs	r3, r0
 8002868:	617b      	str	r3, [r7, #20]
        break;
 800286a:	e12e      	b.n	8002aca <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800286c:	4b29      	ldr	r3, [pc, #164]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800286e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002870:	23c0      	movs	r3, #192	@ 0xc0
 8002872:	019b      	lsls	r3, r3, #6
 8002874:	4013      	ands	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d104      	bne.n	8002888 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
          frequency = HAL_RCC_GetPCLK1Freq();
 800287e:	f7ff fd13 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 8002882:	0003      	movs	r3, r0
 8002884:	617b      	str	r3, [r7, #20]
        break;
 8002886:	e122      	b.n	8002ace <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	2380      	movs	r3, #128	@ 0x80
 800288c:	015b      	lsls	r3, r3, #5
 800288e:	429a      	cmp	r2, r3
 8002890:	d104      	bne.n	800289c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
          frequency = HAL_RCC_GetSysClockFreq();
 8002892:	f7ff fc7f 	bl	8002194 <HAL_RCC_GetSysClockFreq>
 8002896:	0003      	movs	r3, r0
 8002898:	617b      	str	r3, [r7, #20]
        break;
 800289a:	e118      	b.n	8002ace <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800289c:	4b1d      	ldr	r3, [pc, #116]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	2380      	movs	r3, #128	@ 0x80
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	401a      	ands	r2, r3
 80028a6:	2380      	movs	r3, #128	@ 0x80
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d000      	beq.n	80028b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80028ae:	e10e      	b.n	8002ace <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80028b0:	68fa      	ldr	r2, [r7, #12]
 80028b2:	2380      	movs	r3, #128	@ 0x80
 80028b4:	019b      	lsls	r3, r3, #6
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d000      	beq.n	80028bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80028ba:	e108      	b.n	8002ace <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          frequency = HSI_VALUE;
 80028bc:	4b17      	ldr	r3, [pc, #92]	@ (800291c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80028be:	617b      	str	r3, [r7, #20]
        break;
 80028c0:	e105      	b.n	8002ace <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 80028c2:	4b14      	ldr	r3, [pc, #80]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80028c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80028c6:	23c0      	movs	r3, #192	@ 0xc0
 80028c8:	021b      	lsls	r3, r3, #8
 80028ca:	4013      	ands	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	2380      	movs	r3, #128	@ 0x80
 80028d2:	01db      	lsls	r3, r3, #7
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d123      	bne.n	8002920 <HAL_RCCEx_GetPeriphCLKFreq+0x358>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 80028d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80028da:	68da      	ldr	r2, [r3, #12]
 80028dc:	2380      	movs	r3, #128	@ 0x80
 80028de:	025b      	lsls	r3, r3, #9
 80028e0:	4013      	ands	r3, r2
 80028e2:	d100      	bne.n	80028e6 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80028e4:	e0f5      	b.n	8002ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80028e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	0a1b      	lsrs	r3, r3, #8
 80028ec:	227f      	movs	r2, #127	@ 0x7f
 80028ee:	4013      	ands	r3, r2
 80028f0:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	435a      	muls	r2, r3
 80028f8:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	0c5b      	lsrs	r3, r3, #17
 80028fe:	211f      	movs	r1, #31
 8002900:	400b      	ands	r3, r1
 8002902:	3301      	adds	r3, #1
 8002904:	0019      	movs	r1, r3
 8002906:	0010      	movs	r0, r2
 8002908:	f7fd fbfc 	bl	8000104 <__udivsi3>
 800290c:	0003      	movs	r3, r0
 800290e:	617b      	str	r3, [r7, #20]
        break;
 8002910:	e0df      	b.n	8002ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8002912:	46c0      	nop			@ (mov r8, r8)
 8002914:	40021000 	.word	0x40021000
 8002918:	0007a120 	.word	0x0007a120
 800291c:	00f42400 	.word	0x00f42400
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d104      	bne.n	8002930 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          frequency = HAL_RCC_GetSysClockFreq();
 8002926:	f7ff fc35 	bl	8002194 <HAL_RCC_GetSysClockFreq>
 800292a:	0003      	movs	r3, r0
 800292c:	617b      	str	r3, [r7, #20]
        break;
 800292e:	e0d0      	b.n	8002ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8002930:	4b6e      	ldr	r3, [pc, #440]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	2380      	movs	r3, #128	@ 0x80
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	401a      	ands	r2, r3
 800293a:	2380      	movs	r3, #128	@ 0x80
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	429a      	cmp	r2, r3
 8002940:	d107      	bne.n	8002952 <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	2380      	movs	r3, #128	@ 0x80
 8002946:	021b      	lsls	r3, r3, #8
 8002948:	429a      	cmp	r2, r3
 800294a:	d102      	bne.n	8002952 <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
          frequency = HSI_VALUE;
 800294c:	4b68      	ldr	r3, [pc, #416]	@ (8002af0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800294e:	617b      	str	r3, [r7, #20]
        break;
 8002950:	e0bf      	b.n	8002ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	23c0      	movs	r3, #192	@ 0xc0
 8002956:	021b      	lsls	r3, r3, #8
 8002958:	429a      	cmp	r2, r3
 800295a:	d000      	beq.n	800295e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800295c:	e0b9      	b.n	8002ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 800295e:	4b65      	ldr	r3, [pc, #404]	@ (8002af4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8002960:	617b      	str	r3, [r7, #20]
        break;
 8002962:	e0b6      	b.n	8002ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8002964:	4b61      	ldr	r3, [pc, #388]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002966:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002968:	23c0      	movs	r3, #192	@ 0xc0
 800296a:	031b      	lsls	r3, r3, #12
 800296c:	4013      	ands	r3, r2
 800296e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d104      	bne.n	8002980 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002976:	f7ff fc97 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 800297a:	0003      	movs	r3, r0
 800297c:	617b      	str	r3, [r7, #20]
        break;
 800297e:	e0aa      	b.n	8002ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8002980:	4b5a      	ldr	r3, [pc, #360]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002984:	2202      	movs	r2, #2
 8002986:	4013      	ands	r3, r2
 8002988:	2b02      	cmp	r3, #2
 800298a:	d108      	bne.n	800299e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	2380      	movs	r3, #128	@ 0x80
 8002990:	02db      	lsls	r3, r3, #11
 8002992:	429a      	cmp	r2, r3
 8002994:	d103      	bne.n	800299e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = LSI_VALUE;
 8002996:	23fa      	movs	r3, #250	@ 0xfa
 8002998:	01db      	lsls	r3, r3, #7
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	e021      	b.n	80029e2 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800299e:	4b53      	ldr	r3, [pc, #332]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	2380      	movs	r3, #128	@ 0x80
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	401a      	ands	r2, r3
 80029a8:	2380      	movs	r3, #128	@ 0x80
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d107      	bne.n	80029c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	2380      	movs	r3, #128	@ 0x80
 80029b4:	031b      	lsls	r3, r3, #12
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d102      	bne.n	80029c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          frequency = HSI_VALUE;
 80029ba:	4b4d      	ldr	r3, [pc, #308]	@ (8002af0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	e010      	b.n	80029e2 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80029c0:	4b4a      	ldr	r3, [pc, #296]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80029c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c4:	2202      	movs	r2, #2
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d000      	beq.n	80029ce <HAL_RCCEx_GetPeriphCLKFreq+0x406>
 80029cc:	e083      	b.n	8002ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	23c0      	movs	r3, #192	@ 0xc0
 80029d2:	031b      	lsls	r3, r3, #12
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d000      	beq.n	80029da <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 80029d8:	e07d      	b.n	8002ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
          frequency = LSE_VALUE;
 80029da:	2380      	movs	r3, #128	@ 0x80
 80029dc:	021b      	lsls	r3, r3, #8
 80029de:	617b      	str	r3, [r7, #20]
        break;
 80029e0:	e079      	b.n	8002ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 80029e2:	e078      	b.n	8002ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80029e4:	4b41      	ldr	r3, [pc, #260]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80029e6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80029e8:	23c0      	movs	r3, #192	@ 0xc0
 80029ea:	039b      	lsls	r3, r3, #14
 80029ec:	4013      	ands	r3, r2
 80029ee:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d104      	bne.n	8002a00 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
          frequency = HAL_RCC_GetPCLK1Freq();
 80029f6:	f7ff fc57 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 80029fa:	0003      	movs	r3, r0
 80029fc:	617b      	str	r3, [r7, #20]
        break;
 80029fe:	e06c      	b.n	8002ada <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8002a00:	4b3a      	ldr	r3, [pc, #232]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a04:	2202      	movs	r2, #2
 8002a06:	4013      	ands	r3, r2
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d108      	bne.n	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	2380      	movs	r3, #128	@ 0x80
 8002a10:	035b      	lsls	r3, r3, #13
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d103      	bne.n	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          frequency = LSI_VALUE;
 8002a16:	23fa      	movs	r3, #250	@ 0xfa
 8002a18:	01db      	lsls	r3, r3, #7
 8002a1a:	617b      	str	r3, [r7, #20]
 8002a1c:	e01f      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8002a1e:	4b33      	ldr	r3, [pc, #204]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	2380      	movs	r3, #128	@ 0x80
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	401a      	ands	r2, r3
 8002a28:	2380      	movs	r3, #128	@ 0x80
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d107      	bne.n	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	2380      	movs	r3, #128	@ 0x80
 8002a34:	039b      	lsls	r3, r3, #14
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d102      	bne.n	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HSI_VALUE;
 8002a3a:	4b2d      	ldr	r3, [pc, #180]	@ (8002af0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8002a3c:	617b      	str	r3, [r7, #20]
 8002a3e:	e00e      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8002a40:	4b2a      	ldr	r3, [pc, #168]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a44:	2202      	movs	r2, #2
 8002a46:	4013      	ands	r3, r2
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d146      	bne.n	8002ada <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	23c0      	movs	r3, #192	@ 0xc0
 8002a50:	039b      	lsls	r3, r3, #14
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d141      	bne.n	8002ada <HAL_RCCEx_GetPeriphCLKFreq+0x512>
          frequency = LSE_VALUE;
 8002a56:	2380      	movs	r3, #128	@ 0x80
 8002a58:	021b      	lsls	r3, r3, #8
 8002a5a:	617b      	str	r3, [r7, #20]
        break;
 8002a5c:	e03d      	b.n	8002ada <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 8002a5e:	e03c      	b.n	8002ada <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 8002a60:	4b22      	ldr	r3, [pc, #136]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002a62:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002a64:	2380      	movs	r3, #128	@ 0x80
 8002a66:	03db      	lsls	r3, r3, #15
 8002a68:	4013      	ands	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	2380      	movs	r3, #128	@ 0x80
 8002a70:	03db      	lsls	r3, r3, #15
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d11b      	bne.n	8002aae <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 8002a76:	4b1d      	ldr	r3, [pc, #116]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002a78:	68da      	ldr	r2, [r3, #12]
 8002a7a:	2380      	movs	r3, #128	@ 0x80
 8002a7c:	045b      	lsls	r3, r3, #17
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d02d      	beq.n	8002ade <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002a82:	4b1a      	ldr	r3, [pc, #104]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	0a1b      	lsrs	r3, r3, #8
 8002a88:	227f      	movs	r2, #127	@ 0x7f
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	68ba      	ldr	r2, [r7, #8]
 8002a92:	435a      	muls	r2, r3
 8002a94:	4b15      	ldr	r3, [pc, #84]	@ (8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	0e5b      	lsrs	r3, r3, #25
 8002a9a:	2107      	movs	r1, #7
 8002a9c:	400b      	ands	r3, r1
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	0019      	movs	r1, r3
 8002aa2:	0010      	movs	r0, r2
 8002aa4:	f7fd fb2e 	bl	8000104 <__udivsi3>
 8002aa8:	0003      	movs	r3, r0
 8002aaa:	617b      	str	r3, [r7, #20]
        break;
 8002aac:	e017      	b.n	8002ade <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d114      	bne.n	8002ade <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002ab4:	f7ff fbf8 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 8002ab8:	0003      	movs	r3, r0
 8002aba:	617b      	str	r3, [r7, #20]
        break;
 8002abc:	e00f      	b.n	8002ade <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        break;
 8002abe:	46c0      	nop			@ (mov r8, r8)
 8002ac0:	e00e      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8002ac2:	46c0      	nop			@ (mov r8, r8)
 8002ac4:	e00c      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8002ac6:	46c0      	nop			@ (mov r8, r8)
 8002ac8:	e00a      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8002aca:	46c0      	nop			@ (mov r8, r8)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8002ace:	46c0      	nop			@ (mov r8, r8)
 8002ad0:	e006      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8002ad2:	46c0      	nop			@ (mov r8, r8)
 8002ad4:	e004      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8002ad6:	46c0      	nop			@ (mov r8, r8)
 8002ad8:	e002      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8002ada:	46c0      	nop			@ (mov r8, r8)
 8002adc:	e000      	b.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
        break;
 8002ade:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return (frequency);
 8002ae0:	697b      	ldr	r3, [r7, #20]
}
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	b006      	add	sp, #24
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	46c0      	nop			@ (mov r8, r8)
 8002aec:	40021000 	.word	0x40021000
 8002af0:	00f42400 	.word	0x00f42400
 8002af4:	00bb8000 	.word	0x00bb8000

08002af8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e0a8      	b.n	8002c5c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d109      	bne.n	8002b26 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	2382      	movs	r3, #130	@ 0x82
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d009      	beq.n	8002b32 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	61da      	str	r2, [r3, #28]
 8002b24:	e005      	b.n	8002b32 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	225d      	movs	r2, #93	@ 0x5d
 8002b3c:	5c9b      	ldrb	r3, [r3, r2]
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d107      	bne.n	8002b54 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	225c      	movs	r2, #92	@ 0x5c
 8002b48:	2100      	movs	r1, #0
 8002b4a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f7fd ff98 	bl	8000a84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	225d      	movs	r2, #93	@ 0x5d
 8002b58:	2102      	movs	r1, #2
 8002b5a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2140      	movs	r1, #64	@ 0x40
 8002b68:	438a      	bics	r2, r1
 8002b6a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68da      	ldr	r2, [r3, #12]
 8002b70:	23e0      	movs	r3, #224	@ 0xe0
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d902      	bls.n	8002b7e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	e002      	b.n	8002b84 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002b7e:	2380      	movs	r3, #128	@ 0x80
 8002b80:	015b      	lsls	r3, r3, #5
 8002b82:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	68da      	ldr	r2, [r3, #12]
 8002b88:	23f0      	movs	r3, #240	@ 0xf0
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d008      	beq.n	8002ba2 <HAL_SPI_Init+0xaa>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68da      	ldr	r2, [r3, #12]
 8002b94:	23e0      	movs	r3, #224	@ 0xe0
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d002      	beq.n	8002ba2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	2382      	movs	r3, #130	@ 0x82
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	401a      	ands	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6899      	ldr	r1, [r3, #8]
 8002bb0:	2384      	movs	r3, #132	@ 0x84
 8002bb2:	021b      	lsls	r3, r3, #8
 8002bb4:	400b      	ands	r3, r1
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	2102      	movs	r1, #2
 8002bbe:	400b      	ands	r3, r1
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	400b      	ands	r3, r1
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6999      	ldr	r1, [r3, #24]
 8002bd0:	2380      	movs	r3, #128	@ 0x80
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	400b      	ands	r3, r1
 8002bd6:	431a      	orrs	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	69db      	ldr	r3, [r3, #28]
 8002bdc:	2138      	movs	r1, #56	@ 0x38
 8002bde:	400b      	ands	r3, r1
 8002be0:	431a      	orrs	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	2180      	movs	r1, #128	@ 0x80
 8002be8:	400b      	ands	r3, r1
 8002bea:	431a      	orrs	r2, r3
 8002bec:	0011      	movs	r1, r2
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bf2:	2380      	movs	r3, #128	@ 0x80
 8002bf4:	019b      	lsls	r3, r3, #6
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	0c1b      	lsrs	r3, r3, #16
 8002c06:	2204      	movs	r2, #4
 8002c08:	401a      	ands	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0e:	2110      	movs	r1, #16
 8002c10:	400b      	ands	r3, r1
 8002c12:	431a      	orrs	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c18:	2108      	movs	r1, #8
 8002c1a:	400b      	ands	r3, r1
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68d9      	ldr	r1, [r3, #12]
 8002c22:	23f0      	movs	r3, #240	@ 0xf0
 8002c24:	011b      	lsls	r3, r3, #4
 8002c26:	400b      	ands	r3, r1
 8002c28:	431a      	orrs	r2, r3
 8002c2a:	0011      	movs	r1, r2
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	2380      	movs	r3, #128	@ 0x80
 8002c30:	015b      	lsls	r3, r3, #5
 8002c32:	401a      	ands	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	69da      	ldr	r2, [r3, #28]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4907      	ldr	r1, [pc, #28]	@ (8002c64 <HAL_SPI_Init+0x16c>)
 8002c48:	400a      	ands	r2, r1
 8002c4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	225d      	movs	r2, #93	@ 0x5d
 8002c56:	2101      	movs	r1, #1
 8002c58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	b004      	add	sp, #16
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	fffff7ff 	.word	0xfffff7ff

08002c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e04a      	b.n	8002d10 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	223d      	movs	r2, #61	@ 0x3d
 8002c7e:	5c9b      	ldrb	r3, [r3, r2]
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d107      	bne.n	8002c96 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	223c      	movs	r2, #60	@ 0x3c
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	0018      	movs	r0, r3
 8002c92:	f7fd ffa1 	bl	8000bd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	223d      	movs	r2, #61	@ 0x3d
 8002c9a:	2102      	movs	r1, #2
 8002c9c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	3304      	adds	r3, #4
 8002ca6:	0019      	movs	r1, r3
 8002ca8:	0010      	movs	r0, r2
 8002caa:	f000 fa6b 	bl	8003184 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2248      	movs	r2, #72	@ 0x48
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	223e      	movs	r2, #62	@ 0x3e
 8002cba:	2101      	movs	r1, #1
 8002cbc:	5499      	strb	r1, [r3, r2]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	223f      	movs	r2, #63	@ 0x3f
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	5499      	strb	r1, [r3, r2]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2240      	movs	r2, #64	@ 0x40
 8002cca:	2101      	movs	r1, #1
 8002ccc:	5499      	strb	r1, [r3, r2]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2241      	movs	r2, #65	@ 0x41
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	5499      	strb	r1, [r3, r2]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2242      	movs	r2, #66	@ 0x42
 8002cda:	2101      	movs	r1, #1
 8002cdc:	5499      	strb	r1, [r3, r2]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2243      	movs	r2, #67	@ 0x43
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2244      	movs	r2, #68	@ 0x44
 8002cea:	2101      	movs	r1, #1
 8002cec:	5499      	strb	r1, [r3, r2]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2245      	movs	r2, #69	@ 0x45
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	5499      	strb	r1, [r3, r2]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2246      	movs	r2, #70	@ 0x46
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	5499      	strb	r1, [r3, r2]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2247      	movs	r2, #71	@ 0x47
 8002d02:	2101      	movs	r1, #1
 8002d04:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	223d      	movs	r2, #61	@ 0x3d
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	0018      	movs	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	b002      	add	sp, #8
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e04a      	b.n	8002dc0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	223d      	movs	r2, #61	@ 0x3d
 8002d2e:	5c9b      	ldrb	r3, [r3, r2]
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d107      	bne.n	8002d46 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	223c      	movs	r2, #60	@ 0x3c
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	0018      	movs	r0, r3
 8002d42:	f7fd feff 	bl	8000b44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	223d      	movs	r2, #61	@ 0x3d
 8002d4a:	2102      	movs	r1, #2
 8002d4c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	3304      	adds	r3, #4
 8002d56:	0019      	movs	r1, r3
 8002d58:	0010      	movs	r0, r2
 8002d5a:	f000 fa13 	bl	8003184 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2248      	movs	r2, #72	@ 0x48
 8002d62:	2101      	movs	r1, #1
 8002d64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	223e      	movs	r2, #62	@ 0x3e
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	5499      	strb	r1, [r3, r2]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	223f      	movs	r2, #63	@ 0x3f
 8002d72:	2101      	movs	r1, #1
 8002d74:	5499      	strb	r1, [r3, r2]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2240      	movs	r2, #64	@ 0x40
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	5499      	strb	r1, [r3, r2]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2241      	movs	r2, #65	@ 0x41
 8002d82:	2101      	movs	r1, #1
 8002d84:	5499      	strb	r1, [r3, r2]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2242      	movs	r2, #66	@ 0x42
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	5499      	strb	r1, [r3, r2]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2243      	movs	r2, #67	@ 0x43
 8002d92:	2101      	movs	r1, #1
 8002d94:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2244      	movs	r2, #68	@ 0x44
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	5499      	strb	r1, [r3, r2]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2245      	movs	r2, #69	@ 0x45
 8002da2:	2101      	movs	r1, #1
 8002da4:	5499      	strb	r1, [r3, r2]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2246      	movs	r2, #70	@ 0x46
 8002daa:	2101      	movs	r1, #1
 8002dac:	5499      	strb	r1, [r3, r2]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2247      	movs	r2, #71	@ 0x47
 8002db2:	2101      	movs	r1, #1
 8002db4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	223d      	movs	r2, #61	@ 0x3d
 8002dba:	2101      	movs	r1, #1
 8002dbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	b002      	add	sp, #8
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d108      	bne.n	8002dea <HAL_TIM_PWM_Start+0x22>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	223e      	movs	r2, #62	@ 0x3e
 8002ddc:	5c9b      	ldrb	r3, [r3, r2]
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	3b01      	subs	r3, #1
 8002de2:	1e5a      	subs	r2, r3, #1
 8002de4:	4193      	sbcs	r3, r2
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	e037      	b.n	8002e5a <HAL_TIM_PWM_Start+0x92>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	2b04      	cmp	r3, #4
 8002dee:	d108      	bne.n	8002e02 <HAL_TIM_PWM_Start+0x3a>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	223f      	movs	r2, #63	@ 0x3f
 8002df4:	5c9b      	ldrb	r3, [r3, r2]
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	1e5a      	subs	r2, r3, #1
 8002dfc:	4193      	sbcs	r3, r2
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	e02b      	b.n	8002e5a <HAL_TIM_PWM_Start+0x92>
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	2b08      	cmp	r3, #8
 8002e06:	d108      	bne.n	8002e1a <HAL_TIM_PWM_Start+0x52>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2240      	movs	r2, #64	@ 0x40
 8002e0c:	5c9b      	ldrb	r3, [r3, r2]
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	3b01      	subs	r3, #1
 8002e12:	1e5a      	subs	r2, r3, #1
 8002e14:	4193      	sbcs	r3, r2
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	e01f      	b.n	8002e5a <HAL_TIM_PWM_Start+0x92>
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	2b0c      	cmp	r3, #12
 8002e1e:	d108      	bne.n	8002e32 <HAL_TIM_PWM_Start+0x6a>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2241      	movs	r2, #65	@ 0x41
 8002e24:	5c9b      	ldrb	r3, [r3, r2]
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	1e5a      	subs	r2, r3, #1
 8002e2c:	4193      	sbcs	r3, r2
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	e013      	b.n	8002e5a <HAL_TIM_PWM_Start+0x92>
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	2b10      	cmp	r3, #16
 8002e36:	d108      	bne.n	8002e4a <HAL_TIM_PWM_Start+0x82>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2242      	movs	r2, #66	@ 0x42
 8002e3c:	5c9b      	ldrb	r3, [r3, r2]
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	3b01      	subs	r3, #1
 8002e42:	1e5a      	subs	r2, r3, #1
 8002e44:	4193      	sbcs	r3, r2
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	e007      	b.n	8002e5a <HAL_TIM_PWM_Start+0x92>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2243      	movs	r2, #67	@ 0x43
 8002e4e:	5c9b      	ldrb	r3, [r3, r2]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	3b01      	subs	r3, #1
 8002e54:	1e5a      	subs	r2, r3, #1
 8002e56:	4193      	sbcs	r3, r2
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e081      	b.n	8002f66 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d104      	bne.n	8002e72 <HAL_TIM_PWM_Start+0xaa>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	223e      	movs	r2, #62	@ 0x3e
 8002e6c:	2102      	movs	r1, #2
 8002e6e:	5499      	strb	r1, [r3, r2]
 8002e70:	e023      	b.n	8002eba <HAL_TIM_PWM_Start+0xf2>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	2b04      	cmp	r3, #4
 8002e76:	d104      	bne.n	8002e82 <HAL_TIM_PWM_Start+0xba>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	223f      	movs	r2, #63	@ 0x3f
 8002e7c:	2102      	movs	r1, #2
 8002e7e:	5499      	strb	r1, [r3, r2]
 8002e80:	e01b      	b.n	8002eba <HAL_TIM_PWM_Start+0xf2>
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	2b08      	cmp	r3, #8
 8002e86:	d104      	bne.n	8002e92 <HAL_TIM_PWM_Start+0xca>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2240      	movs	r2, #64	@ 0x40
 8002e8c:	2102      	movs	r1, #2
 8002e8e:	5499      	strb	r1, [r3, r2]
 8002e90:	e013      	b.n	8002eba <HAL_TIM_PWM_Start+0xf2>
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	2b0c      	cmp	r3, #12
 8002e96:	d104      	bne.n	8002ea2 <HAL_TIM_PWM_Start+0xda>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2241      	movs	r2, #65	@ 0x41
 8002e9c:	2102      	movs	r1, #2
 8002e9e:	5499      	strb	r1, [r3, r2]
 8002ea0:	e00b      	b.n	8002eba <HAL_TIM_PWM_Start+0xf2>
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	2b10      	cmp	r3, #16
 8002ea6:	d104      	bne.n	8002eb2 <HAL_TIM_PWM_Start+0xea>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2242      	movs	r2, #66	@ 0x42
 8002eac:	2102      	movs	r1, #2
 8002eae:	5499      	strb	r1, [r3, r2]
 8002eb0:	e003      	b.n	8002eba <HAL_TIM_PWM_Start+0xf2>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2243      	movs	r2, #67	@ 0x43
 8002eb6:	2102      	movs	r1, #2
 8002eb8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6839      	ldr	r1, [r7, #0]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	0018      	movs	r0, r3
 8002ec4:	f000 fc7e 	bl	80037c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a28      	ldr	r2, [pc, #160]	@ (8002f70 <HAL_TIM_PWM_Start+0x1a8>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d009      	beq.n	8002ee6 <HAL_TIM_PWM_Start+0x11e>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a27      	ldr	r2, [pc, #156]	@ (8002f74 <HAL_TIM_PWM_Start+0x1ac>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d004      	beq.n	8002ee6 <HAL_TIM_PWM_Start+0x11e>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a25      	ldr	r2, [pc, #148]	@ (8002f78 <HAL_TIM_PWM_Start+0x1b0>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d101      	bne.n	8002eea <HAL_TIM_PWM_Start+0x122>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <HAL_TIM_PWM_Start+0x124>
 8002eea:	2300      	movs	r3, #0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d008      	beq.n	8002f02 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2180      	movs	r1, #128	@ 0x80
 8002efc:	0209      	lsls	r1, r1, #8
 8002efe:	430a      	orrs	r2, r1
 8002f00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a1a      	ldr	r2, [pc, #104]	@ (8002f70 <HAL_TIM_PWM_Start+0x1a8>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d00a      	beq.n	8002f22 <HAL_TIM_PWM_Start+0x15a>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	2380      	movs	r3, #128	@ 0x80
 8002f12:	05db      	lsls	r3, r3, #23
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d004      	beq.n	8002f22 <HAL_TIM_PWM_Start+0x15a>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a17      	ldr	r2, [pc, #92]	@ (8002f7c <HAL_TIM_PWM_Start+0x1b4>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d116      	bne.n	8002f50 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	4a15      	ldr	r2, [pc, #84]	@ (8002f80 <HAL_TIM_PWM_Start+0x1b8>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2b06      	cmp	r3, #6
 8002f32:	d016      	beq.n	8002f62 <HAL_TIM_PWM_Start+0x19a>
 8002f34:	68fa      	ldr	r2, [r7, #12]
 8002f36:	2380      	movs	r3, #128	@ 0x80
 8002f38:	025b      	lsls	r3, r3, #9
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d011      	beq.n	8002f62 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2101      	movs	r1, #1
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f4e:	e008      	b.n	8002f62 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	e000      	b.n	8002f64 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f62:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	0018      	movs	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b004      	add	sp, #16
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	46c0      	nop			@ (mov r8, r8)
 8002f70:	40012c00 	.word	0x40012c00
 8002f74:	40014400 	.word	0x40014400
 8002f78:	40014800 	.word	0x40014800
 8002f7c:	40000400 	.word	0x40000400
 8002f80:	00010007 	.word	0x00010007

08002f84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f90:	2317      	movs	r3, #23
 8002f92:	18fb      	adds	r3, r7, r3
 8002f94:	2200      	movs	r2, #0
 8002f96:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	223c      	movs	r2, #60	@ 0x3c
 8002f9c:	5c9b      	ldrb	r3, [r3, r2]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e0e5      	b.n	8003172 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	223c      	movs	r2, #60	@ 0x3c
 8002faa:	2101      	movs	r1, #1
 8002fac:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b14      	cmp	r3, #20
 8002fb2:	d900      	bls.n	8002fb6 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002fb4:	e0d1      	b.n	800315a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	009a      	lsls	r2, r3, #2
 8002fba:	4b70      	ldr	r3, [pc, #448]	@ (800317c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8002fbc:	18d3      	adds	r3, r2, r3
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	0011      	movs	r1, r2
 8002fca:	0018      	movs	r0, r3
 8002fcc:	f000 f95e 	bl	800328c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699a      	ldr	r2, [r3, #24]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2108      	movs	r1, #8
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	699a      	ldr	r2, [r3, #24]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2104      	movs	r1, #4
 8002fec:	438a      	bics	r2, r1
 8002fee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6999      	ldr	r1, [r3, #24]
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	691a      	ldr	r2, [r3, #16]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	619a      	str	r2, [r3, #24]
      break;
 8003002:	e0af      	b.n	8003164 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68ba      	ldr	r2, [r7, #8]
 800300a:	0011      	movs	r1, r2
 800300c:	0018      	movs	r0, r3
 800300e:	f000 f9bd 	bl	800338c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	699a      	ldr	r2, [r3, #24]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2180      	movs	r1, #128	@ 0x80
 800301e:	0109      	lsls	r1, r1, #4
 8003020:	430a      	orrs	r2, r1
 8003022:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	699a      	ldr	r2, [r3, #24]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4954      	ldr	r1, [pc, #336]	@ (8003180 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003030:	400a      	ands	r2, r1
 8003032:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6999      	ldr	r1, [r3, #24]
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	021a      	lsls	r2, r3, #8
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	619a      	str	r2, [r3, #24]
      break;
 8003048:	e08c      	b.n	8003164 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	68ba      	ldr	r2, [r7, #8]
 8003050:	0011      	movs	r1, r2
 8003052:	0018      	movs	r0, r3
 8003054:	f000 fa18 	bl	8003488 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	69da      	ldr	r2, [r3, #28]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2108      	movs	r1, #8
 8003064:	430a      	orrs	r2, r1
 8003066:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	69da      	ldr	r2, [r3, #28]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2104      	movs	r1, #4
 8003074:	438a      	bics	r2, r1
 8003076:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	69d9      	ldr	r1, [r3, #28]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	691a      	ldr	r2, [r3, #16]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	61da      	str	r2, [r3, #28]
      break;
 800308a:	e06b      	b.n	8003164 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68ba      	ldr	r2, [r7, #8]
 8003092:	0011      	movs	r1, r2
 8003094:	0018      	movs	r0, r3
 8003096:	f000 fa79 	bl	800358c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	69da      	ldr	r2, [r3, #28]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2180      	movs	r1, #128	@ 0x80
 80030a6:	0109      	lsls	r1, r1, #4
 80030a8:	430a      	orrs	r2, r1
 80030aa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	69da      	ldr	r2, [r3, #28]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4932      	ldr	r1, [pc, #200]	@ (8003180 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80030b8:	400a      	ands	r2, r1
 80030ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	69d9      	ldr	r1, [r3, #28]
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	021a      	lsls	r2, r3, #8
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	430a      	orrs	r2, r1
 80030ce:	61da      	str	r2, [r3, #28]
      break;
 80030d0:	e048      	b.n	8003164 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	68ba      	ldr	r2, [r7, #8]
 80030d8:	0011      	movs	r1, r2
 80030da:	0018      	movs	r0, r3
 80030dc:	f000 faba 	bl	8003654 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2108      	movs	r1, #8
 80030ec:	430a      	orrs	r2, r1
 80030ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2104      	movs	r1, #4
 80030fc:	438a      	bics	r2, r1
 80030fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	691a      	ldr	r2, [r3, #16]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	430a      	orrs	r2, r1
 8003110:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003112:	e027      	b.n	8003164 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68ba      	ldr	r2, [r7, #8]
 800311a:	0011      	movs	r1, r2
 800311c:	0018      	movs	r0, r3
 800311e:	f000 faf3 	bl	8003708 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2180      	movs	r1, #128	@ 0x80
 800312e:	0109      	lsls	r1, r1, #4
 8003130:	430a      	orrs	r2, r1
 8003132:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4910      	ldr	r1, [pc, #64]	@ (8003180 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003140:	400a      	ands	r2, r1
 8003142:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	021a      	lsls	r2, r3, #8
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003158:	e004      	b.n	8003164 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800315a:	2317      	movs	r3, #23
 800315c:	18fb      	adds	r3, r7, r3
 800315e:	2201      	movs	r2, #1
 8003160:	701a      	strb	r2, [r3, #0]
      break;
 8003162:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	223c      	movs	r2, #60	@ 0x3c
 8003168:	2100      	movs	r1, #0
 800316a:	5499      	strb	r1, [r3, r2]

  return status;
 800316c:	2317      	movs	r3, #23
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	781b      	ldrb	r3, [r3, #0]
}
 8003172:	0018      	movs	r0, r3
 8003174:	46bd      	mov	sp, r7
 8003176:	b006      	add	sp, #24
 8003178:	bd80      	pop	{r7, pc}
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	08003b04 	.word	0x08003b04
 8003180:	fffffbff 	.word	0xfffffbff

08003184 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a37      	ldr	r2, [pc, #220]	@ (8003274 <TIM_Base_SetConfig+0xf0>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d008      	beq.n	80031ae <TIM_Base_SetConfig+0x2a>
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	2380      	movs	r3, #128	@ 0x80
 80031a0:	05db      	lsls	r3, r3, #23
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d003      	beq.n	80031ae <TIM_Base_SetConfig+0x2a>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a33      	ldr	r2, [pc, #204]	@ (8003278 <TIM_Base_SetConfig+0xf4>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d108      	bne.n	80031c0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2270      	movs	r2, #112	@ 0x70
 80031b2:	4393      	bics	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	4313      	orrs	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003274 <TIM_Base_SetConfig+0xf0>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d014      	beq.n	80031f2 <TIM_Base_SetConfig+0x6e>
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	2380      	movs	r3, #128	@ 0x80
 80031cc:	05db      	lsls	r3, r3, #23
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d00f      	beq.n	80031f2 <TIM_Base_SetConfig+0x6e>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a28      	ldr	r2, [pc, #160]	@ (8003278 <TIM_Base_SetConfig+0xf4>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00b      	beq.n	80031f2 <TIM_Base_SetConfig+0x6e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a27      	ldr	r2, [pc, #156]	@ (800327c <TIM_Base_SetConfig+0xf8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d007      	beq.n	80031f2 <TIM_Base_SetConfig+0x6e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a26      	ldr	r2, [pc, #152]	@ (8003280 <TIM_Base_SetConfig+0xfc>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d003      	beq.n	80031f2 <TIM_Base_SetConfig+0x6e>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a25      	ldr	r2, [pc, #148]	@ (8003284 <TIM_Base_SetConfig+0x100>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d108      	bne.n	8003204 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	4a24      	ldr	r2, [pc, #144]	@ (8003288 <TIM_Base_SetConfig+0x104>)
 80031f6:	4013      	ands	r3, r2
 80031f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	4313      	orrs	r3, r2
 8003202:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2280      	movs	r2, #128	@ 0x80
 8003208:	4393      	bics	r3, r2
 800320a:	001a      	movs	r2, r3
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	4313      	orrs	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	689a      	ldr	r2, [r3, #8]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a11      	ldr	r2, [pc, #68]	@ (8003274 <TIM_Base_SetConfig+0xf0>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d007      	beq.n	8003242 <TIM_Base_SetConfig+0xbe>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a12      	ldr	r2, [pc, #72]	@ (8003280 <TIM_Base_SetConfig+0xfc>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d003      	beq.n	8003242 <TIM_Base_SetConfig+0xbe>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a11      	ldr	r2, [pc, #68]	@ (8003284 <TIM_Base_SetConfig+0x100>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d103      	bne.n	800324a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	691a      	ldr	r2, [r3, #16]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2201      	movs	r2, #1
 800324e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	2201      	movs	r2, #1
 8003256:	4013      	ands	r3, r2
 8003258:	2b01      	cmp	r3, #1
 800325a:	d106      	bne.n	800326a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	2201      	movs	r2, #1
 8003262:	4393      	bics	r3, r2
 8003264:	001a      	movs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	611a      	str	r2, [r3, #16]
  }
}
 800326a:	46c0      	nop			@ (mov r8, r8)
 800326c:	46bd      	mov	sp, r7
 800326e:	b004      	add	sp, #16
 8003270:	bd80      	pop	{r7, pc}
 8003272:	46c0      	nop			@ (mov r8, r8)
 8003274:	40012c00 	.word	0x40012c00
 8003278:	40000400 	.word	0x40000400
 800327c:	40002000 	.word	0x40002000
 8003280:	40014400 	.word	0x40014400
 8003284:	40014800 	.word	0x40014800
 8003288:	fffffcff 	.word	0xfffffcff

0800328c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a1b      	ldr	r3, [r3, #32]
 80032a0:	2201      	movs	r2, #1
 80032a2:	4393      	bics	r3, r2
 80032a4:	001a      	movs	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	4a2e      	ldr	r2, [pc, #184]	@ (8003374 <TIM_OC1_SetConfig+0xe8>)
 80032ba:	4013      	ands	r3, r2
 80032bc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2203      	movs	r2, #3
 80032c2:	4393      	bics	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68fa      	ldr	r2, [r7, #12]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	2202      	movs	r2, #2
 80032d4:	4393      	bics	r3, r2
 80032d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	4313      	orrs	r3, r2
 80032e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a24      	ldr	r2, [pc, #144]	@ (8003378 <TIM_OC1_SetConfig+0xec>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d007      	beq.n	80032fa <TIM_OC1_SetConfig+0x6e>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a23      	ldr	r2, [pc, #140]	@ (800337c <TIM_OC1_SetConfig+0xf0>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d003      	beq.n	80032fa <TIM_OC1_SetConfig+0x6e>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a22      	ldr	r2, [pc, #136]	@ (8003380 <TIM_OC1_SetConfig+0xf4>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d10c      	bne.n	8003314 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	2208      	movs	r2, #8
 80032fe:	4393      	bics	r3, r2
 8003300:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	4313      	orrs	r3, r2
 800330a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	2204      	movs	r2, #4
 8003310:	4393      	bics	r3, r2
 8003312:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a18      	ldr	r2, [pc, #96]	@ (8003378 <TIM_OC1_SetConfig+0xec>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d007      	beq.n	800332c <TIM_OC1_SetConfig+0xa0>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a17      	ldr	r2, [pc, #92]	@ (800337c <TIM_OC1_SetConfig+0xf0>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d003      	beq.n	800332c <TIM_OC1_SetConfig+0xa0>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a16      	ldr	r2, [pc, #88]	@ (8003380 <TIM_OC1_SetConfig+0xf4>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d111      	bne.n	8003350 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	4a15      	ldr	r2, [pc, #84]	@ (8003384 <TIM_OC1_SetConfig+0xf8>)
 8003330:	4013      	ands	r3, r2
 8003332:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	4a14      	ldr	r2, [pc, #80]	@ (8003388 <TIM_OC1_SetConfig+0xfc>)
 8003338:	4013      	ands	r3, r2
 800333a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	4313      	orrs	r3, r2
 8003344:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	4313      	orrs	r3, r2
 800334e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	621a      	str	r2, [r3, #32]
}
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	46bd      	mov	sp, r7
 800336e:	b006      	add	sp, #24
 8003370:	bd80      	pop	{r7, pc}
 8003372:	46c0      	nop			@ (mov r8, r8)
 8003374:	fffeff8f 	.word	0xfffeff8f
 8003378:	40012c00 	.word	0x40012c00
 800337c:	40014400 	.word	0x40014400
 8003380:	40014800 	.word	0x40014800
 8003384:	fffffeff 	.word	0xfffffeff
 8003388:	fffffdff 	.word	0xfffffdff

0800338c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	2210      	movs	r2, #16
 80033a2:	4393      	bics	r3, r2
 80033a4:	001a      	movs	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	4a2c      	ldr	r2, [pc, #176]	@ (800346c <TIM_OC2_SetConfig+0xe0>)
 80033ba:	4013      	ands	r3, r2
 80033bc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	4a2b      	ldr	r2, [pc, #172]	@ (8003470 <TIM_OC2_SetConfig+0xe4>)
 80033c2:	4013      	ands	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	021b      	lsls	r3, r3, #8
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	2220      	movs	r2, #32
 80033d6:	4393      	bics	r3, r2
 80033d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	697a      	ldr	r2, [r7, #20]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a22      	ldr	r2, [pc, #136]	@ (8003474 <TIM_OC2_SetConfig+0xe8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d10d      	bne.n	800340a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	2280      	movs	r2, #128	@ 0x80
 80033f2:	4393      	bics	r3, r2
 80033f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	4313      	orrs	r3, r2
 8003400:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	2240      	movs	r2, #64	@ 0x40
 8003406:	4393      	bics	r3, r2
 8003408:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a19      	ldr	r2, [pc, #100]	@ (8003474 <TIM_OC2_SetConfig+0xe8>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d007      	beq.n	8003422 <TIM_OC2_SetConfig+0x96>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a18      	ldr	r2, [pc, #96]	@ (8003478 <TIM_OC2_SetConfig+0xec>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d003      	beq.n	8003422 <TIM_OC2_SetConfig+0x96>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a17      	ldr	r2, [pc, #92]	@ (800347c <TIM_OC2_SetConfig+0xf0>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d113      	bne.n	800344a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	4a16      	ldr	r2, [pc, #88]	@ (8003480 <TIM_OC2_SetConfig+0xf4>)
 8003426:	4013      	ands	r3, r2
 8003428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	4a15      	ldr	r2, [pc, #84]	@ (8003484 <TIM_OC2_SetConfig+0xf8>)
 800342e:	4013      	ands	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	4313      	orrs	r3, r2
 800343c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	4313      	orrs	r3, r2
 8003448:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	621a      	str	r2, [r3, #32]
}
 8003464:	46c0      	nop			@ (mov r8, r8)
 8003466:	46bd      	mov	sp, r7
 8003468:	b006      	add	sp, #24
 800346a:	bd80      	pop	{r7, pc}
 800346c:	feff8fff 	.word	0xfeff8fff
 8003470:	fffffcff 	.word	0xfffffcff
 8003474:	40012c00 	.word	0x40012c00
 8003478:	40014400 	.word	0x40014400
 800347c:	40014800 	.word	0x40014800
 8003480:	fffffbff 	.word	0xfffffbff
 8003484:	fffff7ff 	.word	0xfffff7ff

08003488 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a1b      	ldr	r3, [r3, #32]
 800349c:	4a31      	ldr	r2, [pc, #196]	@ (8003564 <TIM_OC3_SetConfig+0xdc>)
 800349e:	401a      	ands	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69db      	ldr	r3, [r3, #28]
 80034ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	4a2d      	ldr	r2, [pc, #180]	@ (8003568 <TIM_OC3_SetConfig+0xe0>)
 80034b4:	4013      	ands	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2203      	movs	r2, #3
 80034bc:	4393      	bics	r3, r2
 80034be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	4a27      	ldr	r2, [pc, #156]	@ (800356c <TIM_OC3_SetConfig+0xe4>)
 80034ce:	4013      	ands	r3, r2
 80034d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	021b      	lsls	r3, r3, #8
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	4313      	orrs	r3, r2
 80034dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a23      	ldr	r2, [pc, #140]	@ (8003570 <TIM_OC3_SetConfig+0xe8>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d10d      	bne.n	8003502 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	4a22      	ldr	r2, [pc, #136]	@ (8003574 <TIM_OC3_SetConfig+0xec>)
 80034ea:	4013      	ands	r3, r2
 80034ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	021b      	lsls	r3, r3, #8
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003578 <TIM_OC3_SetConfig+0xf0>)
 80034fe:	4013      	ands	r3, r2
 8003500:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a1a      	ldr	r2, [pc, #104]	@ (8003570 <TIM_OC3_SetConfig+0xe8>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d007      	beq.n	800351a <TIM_OC3_SetConfig+0x92>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a1b      	ldr	r2, [pc, #108]	@ (800357c <TIM_OC3_SetConfig+0xf4>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d003      	beq.n	800351a <TIM_OC3_SetConfig+0x92>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a1a      	ldr	r2, [pc, #104]	@ (8003580 <TIM_OC3_SetConfig+0xf8>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d113      	bne.n	8003542 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	4a19      	ldr	r2, [pc, #100]	@ (8003584 <TIM_OC3_SetConfig+0xfc>)
 800351e:	4013      	ands	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	4a18      	ldr	r2, [pc, #96]	@ (8003588 <TIM_OC3_SetConfig+0x100>)
 8003526:	4013      	ands	r3, r2
 8003528:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	011b      	lsls	r3, r3, #4
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	4313      	orrs	r3, r2
 8003534:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	699b      	ldr	r3, [r3, #24]
 800353a:	011b      	lsls	r3, r3, #4
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	4313      	orrs	r3, r2
 8003540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	621a      	str	r2, [r3, #32]
}
 800355c:	46c0      	nop			@ (mov r8, r8)
 800355e:	46bd      	mov	sp, r7
 8003560:	b006      	add	sp, #24
 8003562:	bd80      	pop	{r7, pc}
 8003564:	fffffeff 	.word	0xfffffeff
 8003568:	fffeff8f 	.word	0xfffeff8f
 800356c:	fffffdff 	.word	0xfffffdff
 8003570:	40012c00 	.word	0x40012c00
 8003574:	fffff7ff 	.word	0xfffff7ff
 8003578:	fffffbff 	.word	0xfffffbff
 800357c:	40014400 	.word	0x40014400
 8003580:	40014800 	.word	0x40014800
 8003584:	ffffefff 	.word	0xffffefff
 8003588:	ffffdfff 	.word	0xffffdfff

0800358c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b086      	sub	sp, #24
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a1b      	ldr	r3, [r3, #32]
 80035a0:	4a24      	ldr	r2, [pc, #144]	@ (8003634 <TIM_OC4_SetConfig+0xa8>)
 80035a2:	401a      	ands	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4a20      	ldr	r2, [pc, #128]	@ (8003638 <TIM_OC4_SetConfig+0xac>)
 80035b8:	4013      	ands	r3, r2
 80035ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	4a1f      	ldr	r2, [pc, #124]	@ (800363c <TIM_OC4_SetConfig+0xb0>)
 80035c0:	4013      	ands	r3, r2
 80035c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	021b      	lsls	r3, r3, #8
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	4a1b      	ldr	r2, [pc, #108]	@ (8003640 <TIM_OC4_SetConfig+0xb4>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	031b      	lsls	r3, r3, #12
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4a17      	ldr	r2, [pc, #92]	@ (8003644 <TIM_OC4_SetConfig+0xb8>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d007      	beq.n	80035fc <TIM_OC4_SetConfig+0x70>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a16      	ldr	r2, [pc, #88]	@ (8003648 <TIM_OC4_SetConfig+0xbc>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d003      	beq.n	80035fc <TIM_OC4_SetConfig+0x70>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a15      	ldr	r2, [pc, #84]	@ (800364c <TIM_OC4_SetConfig+0xc0>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d109      	bne.n	8003610 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	4a14      	ldr	r2, [pc, #80]	@ (8003650 <TIM_OC4_SetConfig+0xc4>)
 8003600:	4013      	ands	r3, r2
 8003602:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	019b      	lsls	r3, r3, #6
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	4313      	orrs	r3, r2
 800360e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68fa      	ldr	r2, [r7, #12]
 800361a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	621a      	str	r2, [r3, #32]
}
 800362a:	46c0      	nop			@ (mov r8, r8)
 800362c:	46bd      	mov	sp, r7
 800362e:	b006      	add	sp, #24
 8003630:	bd80      	pop	{r7, pc}
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	ffffefff 	.word	0xffffefff
 8003638:	feff8fff 	.word	0xfeff8fff
 800363c:	fffffcff 	.word	0xfffffcff
 8003640:	ffffdfff 	.word	0xffffdfff
 8003644:	40012c00 	.word	0x40012c00
 8003648:	40014400 	.word	0x40014400
 800364c:	40014800 	.word	0x40014800
 8003650:	ffffbfff 	.word	0xffffbfff

08003654 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	4a21      	ldr	r2, [pc, #132]	@ (80036f0 <TIM_OC5_SetConfig+0x9c>)
 800366a:	401a      	ands	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800367a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	4a1d      	ldr	r2, [pc, #116]	@ (80036f4 <TIM_OC5_SetConfig+0xa0>)
 8003680:	4013      	ands	r3, r2
 8003682:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	4313      	orrs	r3, r2
 800368c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	4a19      	ldr	r2, [pc, #100]	@ (80036f8 <TIM_OC5_SetConfig+0xa4>)
 8003692:	4013      	ands	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	041b      	lsls	r3, r3, #16
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	4313      	orrs	r3, r2
 80036a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a15      	ldr	r2, [pc, #84]	@ (80036fc <TIM_OC5_SetConfig+0xa8>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d007      	beq.n	80036ba <TIM_OC5_SetConfig+0x66>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a14      	ldr	r2, [pc, #80]	@ (8003700 <TIM_OC5_SetConfig+0xac>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d003      	beq.n	80036ba <TIM_OC5_SetConfig+0x66>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a13      	ldr	r2, [pc, #76]	@ (8003704 <TIM_OC5_SetConfig+0xb0>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d109      	bne.n	80036ce <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	4a0c      	ldr	r2, [pc, #48]	@ (80036f0 <TIM_OC5_SetConfig+0x9c>)
 80036be:	4013      	ands	r3, r2
 80036c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	021b      	lsls	r3, r3, #8
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	697a      	ldr	r2, [r7, #20]
 80036d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	621a      	str	r2, [r3, #32]
}
 80036e8:	46c0      	nop			@ (mov r8, r8)
 80036ea:	46bd      	mov	sp, r7
 80036ec:	b006      	add	sp, #24
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	fffeffff 	.word	0xfffeffff
 80036f4:	fffeff8f 	.word	0xfffeff8f
 80036f8:	fffdffff 	.word	0xfffdffff
 80036fc:	40012c00 	.word	0x40012c00
 8003700:	40014400 	.word	0x40014400
 8003704:	40014800 	.word	0x40014800

08003708 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	4a22      	ldr	r2, [pc, #136]	@ (80037a8 <TIM_OC6_SetConfig+0xa0>)
 800371e:	401a      	ands	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800372e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4a1e      	ldr	r2, [pc, #120]	@ (80037ac <TIM_OC6_SetConfig+0xa4>)
 8003734:	4013      	ands	r3, r2
 8003736:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	021b      	lsls	r3, r3, #8
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	4313      	orrs	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	4a1a      	ldr	r2, [pc, #104]	@ (80037b0 <TIM_OC6_SetConfig+0xa8>)
 8003748:	4013      	ands	r3, r2
 800374a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	051b      	lsls	r3, r3, #20
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	4313      	orrs	r3, r2
 8003756:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a16      	ldr	r2, [pc, #88]	@ (80037b4 <TIM_OC6_SetConfig+0xac>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d007      	beq.n	8003770 <TIM_OC6_SetConfig+0x68>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a15      	ldr	r2, [pc, #84]	@ (80037b8 <TIM_OC6_SetConfig+0xb0>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d003      	beq.n	8003770 <TIM_OC6_SetConfig+0x68>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a14      	ldr	r2, [pc, #80]	@ (80037bc <TIM_OC6_SetConfig+0xb4>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d109      	bne.n	8003784 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	4a13      	ldr	r2, [pc, #76]	@ (80037c0 <TIM_OC6_SetConfig+0xb8>)
 8003774:	4013      	ands	r3, r2
 8003776:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	695b      	ldr	r3, [r3, #20]
 800377c:	029b      	lsls	r3, r3, #10
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	4313      	orrs	r3, r2
 8003782:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	621a      	str	r2, [r3, #32]
}
 800379e:	46c0      	nop			@ (mov r8, r8)
 80037a0:	46bd      	mov	sp, r7
 80037a2:	b006      	add	sp, #24
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	46c0      	nop			@ (mov r8, r8)
 80037a8:	ffefffff 	.word	0xffefffff
 80037ac:	feff8fff 	.word	0xfeff8fff
 80037b0:	ffdfffff 	.word	0xffdfffff
 80037b4:	40012c00 	.word	0x40012c00
 80037b8:	40014400 	.word	0x40014400
 80037bc:	40014800 	.word	0x40014800
 80037c0:	fffbffff 	.word	0xfffbffff

080037c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	221f      	movs	r2, #31
 80037d4:	4013      	ands	r3, r2
 80037d6:	2201      	movs	r2, #1
 80037d8:	409a      	lsls	r2, r3
 80037da:	0013      	movs	r3, r2
 80037dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	43d2      	mvns	r2, r2
 80037e6:	401a      	ands	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6a1a      	ldr	r2, [r3, #32]
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	211f      	movs	r1, #31
 80037f4:	400b      	ands	r3, r1
 80037f6:	6879      	ldr	r1, [r7, #4]
 80037f8:	4099      	lsls	r1, r3
 80037fa:	000b      	movs	r3, r1
 80037fc:	431a      	orrs	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	621a      	str	r2, [r3, #32]
}
 8003802:	46c0      	nop			@ (mov r8, r8)
 8003804:	46bd      	mov	sp, r7
 8003806:	b006      	add	sp, #24
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	223c      	movs	r2, #60	@ 0x3c
 800381a:	5c9b      	ldrb	r3, [r3, r2]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003820:	2302      	movs	r3, #2
 8003822:	e050      	b.n	80038c6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	223c      	movs	r2, #60	@ 0x3c
 8003828:	2101      	movs	r1, #1
 800382a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	223d      	movs	r2, #61	@ 0x3d
 8003830:	2102      	movs	r1, #2
 8003832:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a21      	ldr	r2, [pc, #132]	@ (80038d0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d108      	bne.n	8003860 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	4a20      	ldr	r2, [pc, #128]	@ (80038d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003852:	4013      	ands	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	68fa      	ldr	r2, [r7, #12]
 800385c:	4313      	orrs	r3, r2
 800385e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2270      	movs	r2, #112	@ 0x70
 8003864:	4393      	bics	r3, r2
 8003866:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	4313      	orrs	r3, r2
 8003870:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a14      	ldr	r2, [pc, #80]	@ (80038d0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d00a      	beq.n	800389a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	2380      	movs	r3, #128	@ 0x80
 800388a:	05db      	lsls	r3, r3, #23
 800388c:	429a      	cmp	r2, r3
 800388e:	d004      	beq.n	800389a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a10      	ldr	r2, [pc, #64]	@ (80038d8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d10c      	bne.n	80038b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	2280      	movs	r2, #128	@ 0x80
 800389e:	4393      	bics	r3, r2
 80038a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	223d      	movs	r2, #61	@ 0x3d
 80038b8:	2101      	movs	r1, #1
 80038ba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	223c      	movs	r2, #60	@ 0x3c
 80038c0:	2100      	movs	r1, #0
 80038c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	0018      	movs	r0, r3
 80038c8:	46bd      	mov	sp, r7
 80038ca:	b004      	add	sp, #16
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	46c0      	nop			@ (mov r8, r8)
 80038d0:	40012c00 	.word	0x40012c00
 80038d4:	ff0fffff 	.word	0xff0fffff
 80038d8:	40000400 	.word	0x40000400

080038dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	223c      	movs	r2, #60	@ 0x3c
 80038ee:	5c9b      	ldrb	r3, [r3, r2]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d101      	bne.n	80038f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80038f4:	2302      	movs	r3, #2
 80038f6:	e06f      	b.n	80039d8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	223c      	movs	r2, #60	@ 0x3c
 80038fc:	2101      	movs	r1, #1
 80038fe:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	22ff      	movs	r2, #255	@ 0xff
 8003904:	4393      	bics	r3, r2
 8003906:	001a      	movs	r2, r3
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	4313      	orrs	r3, r2
 800390e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	4a33      	ldr	r2, [pc, #204]	@ (80039e0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8003914:	401a      	ands	r2, r3
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	4313      	orrs	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	4a30      	ldr	r2, [pc, #192]	@ (80039e4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003922:	401a      	ands	r2, r3
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	4313      	orrs	r3, r2
 800392a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4a2e      	ldr	r2, [pc, #184]	@ (80039e8 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8003930:	401a      	ands	r2, r3
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4313      	orrs	r3, r2
 8003938:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	4a2b      	ldr	r2, [pc, #172]	@ (80039ec <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800393e:	401a      	ands	r2, r3
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	4313      	orrs	r3, r2
 8003946:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	4a29      	ldr	r2, [pc, #164]	@ (80039f0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800394c:	401a      	ands	r2, r3
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	4313      	orrs	r3, r2
 8003954:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	4a26      	ldr	r2, [pc, #152]	@ (80039f4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800395a:	401a      	ands	r2, r3
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003960:	4313      	orrs	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	4a24      	ldr	r2, [pc, #144]	@ (80039f8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003968:	401a      	ands	r2, r3
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	041b      	lsls	r3, r3, #16
 8003970:	4313      	orrs	r3, r2
 8003972:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	4a21      	ldr	r2, [pc, #132]	@ (80039fc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003978:	401a      	ands	r2, r3
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	69db      	ldr	r3, [r3, #28]
 800397e:	4313      	orrs	r3, r2
 8003980:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a1e      	ldr	r2, [pc, #120]	@ (8003a00 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d11c      	bne.n	80039c6 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4a1d      	ldr	r2, [pc, #116]	@ (8003a04 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003990:	401a      	ands	r2, r3
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003996:	051b      	lsls	r3, r3, #20
 8003998:	4313      	orrs	r3, r2
 800399a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4a1a      	ldr	r2, [pc, #104]	@ (8003a08 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 80039a0:	401a      	ands	r2, r3
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	4a17      	ldr	r2, [pc, #92]	@ (8003a0c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80039ae:	401a      	ands	r2, r3
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b4:	4313      	orrs	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4a15      	ldr	r2, [pc, #84]	@ (8003a10 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80039bc:	401a      	ands	r2, r3
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c2:	4313      	orrs	r3, r2
 80039c4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68fa      	ldr	r2, [r7, #12]
 80039cc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	223c      	movs	r2, #60	@ 0x3c
 80039d2:	2100      	movs	r1, #0
 80039d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	0018      	movs	r0, r3
 80039da:	46bd      	mov	sp, r7
 80039dc:	b004      	add	sp, #16
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	fffffcff 	.word	0xfffffcff
 80039e4:	fffffbff 	.word	0xfffffbff
 80039e8:	fffff7ff 	.word	0xfffff7ff
 80039ec:	ffffefff 	.word	0xffffefff
 80039f0:	ffffdfff 	.word	0xffffdfff
 80039f4:	ffffbfff 	.word	0xffffbfff
 80039f8:	fff0ffff 	.word	0xfff0ffff
 80039fc:	efffffff 	.word	0xefffffff
 8003a00:	40012c00 	.word	0x40012c00
 8003a04:	ff0fffff 	.word	0xff0fffff
 8003a08:	feffffff 	.word	0xfeffffff
 8003a0c:	fdffffff 	.word	0xfdffffff
 8003a10:	dfffffff 	.word	0xdfffffff

08003a14 <memset>:
 8003a14:	0003      	movs	r3, r0
 8003a16:	1882      	adds	r2, r0, r2
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d100      	bne.n	8003a1e <memset+0xa>
 8003a1c:	4770      	bx	lr
 8003a1e:	7019      	strb	r1, [r3, #0]
 8003a20:	3301      	adds	r3, #1
 8003a22:	e7f9      	b.n	8003a18 <memset+0x4>

08003a24 <__libc_init_array>:
 8003a24:	b570      	push	{r4, r5, r6, lr}
 8003a26:	2600      	movs	r6, #0
 8003a28:	4c0c      	ldr	r4, [pc, #48]	@ (8003a5c <__libc_init_array+0x38>)
 8003a2a:	4d0d      	ldr	r5, [pc, #52]	@ (8003a60 <__libc_init_array+0x3c>)
 8003a2c:	1b64      	subs	r4, r4, r5
 8003a2e:	10a4      	asrs	r4, r4, #2
 8003a30:	42a6      	cmp	r6, r4
 8003a32:	d109      	bne.n	8003a48 <__libc_init_array+0x24>
 8003a34:	2600      	movs	r6, #0
 8003a36:	f000 f819 	bl	8003a6c <_init>
 8003a3a:	4c0a      	ldr	r4, [pc, #40]	@ (8003a64 <__libc_init_array+0x40>)
 8003a3c:	4d0a      	ldr	r5, [pc, #40]	@ (8003a68 <__libc_init_array+0x44>)
 8003a3e:	1b64      	subs	r4, r4, r5
 8003a40:	10a4      	asrs	r4, r4, #2
 8003a42:	42a6      	cmp	r6, r4
 8003a44:	d105      	bne.n	8003a52 <__libc_init_array+0x2e>
 8003a46:	bd70      	pop	{r4, r5, r6, pc}
 8003a48:	00b3      	lsls	r3, r6, #2
 8003a4a:	58eb      	ldr	r3, [r5, r3]
 8003a4c:	4798      	blx	r3
 8003a4e:	3601      	adds	r6, #1
 8003a50:	e7ee      	b.n	8003a30 <__libc_init_array+0xc>
 8003a52:	00b3      	lsls	r3, r6, #2
 8003a54:	58eb      	ldr	r3, [r5, r3]
 8003a56:	4798      	blx	r3
 8003a58:	3601      	adds	r6, #1
 8003a5a:	e7f2      	b.n	8003a42 <__libc_init_array+0x1e>
 8003a5c:	08003b58 	.word	0x08003b58
 8003a60:	08003b58 	.word	0x08003b58
 8003a64:	08003b5c 	.word	0x08003b5c
 8003a68:	08003b58 	.word	0x08003b58

08003a6c <_init>:
 8003a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a6e:	46c0      	nop			@ (mov r8, r8)
 8003a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a72:	bc08      	pop	{r3}
 8003a74:	469e      	mov	lr, r3
 8003a76:	4770      	bx	lr

08003a78 <_fini>:
 8003a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a7a:	46c0      	nop			@ (mov r8, r8)
 8003a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a7e:	bc08      	pop	{r3}
 8003a80:	469e      	mov	lr, r3
 8003a82:	4770      	bx	lr
