xpm_cdc.sv,systemverilog,xpm,B:/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xpm,B:/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,B:/xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_2,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/f871/hdl/microblaze_v11_0_vh_rfs.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_microblaze_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_1/sim/design_1_microblaze_0_1.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
BLOCK_GEN.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f281/src/BLOCK_GEN.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
CHAR_ROM.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f281/src/CHAR_ROM.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
CLOCKER.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f281/src/CLOCKER.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
GPU_DC_v1_0_AXI_LITE.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f281/hdl/GPU_DC_v1_0_AXI_LITE.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
GRAM_DECODER.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f281/src/GRAM_DECODER.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
TEXT_GEN.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f281/src/TEXT_GEN.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
TIMING_GEN.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f281/src/TIMING_GEN.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
GPU_DC_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f281/hdl/GPU_DC_v1_0.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_GPU_DC_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_GPU_DC_0_0/sim/design_1_GPU_DC_0_0.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_10,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_v10_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_3/sim/design_1_dlmb_v10_3.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_v10_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_3/sim/design_1_ilmb_v10_3.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_17,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_bram_if_cntlr_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_3/sim/design_1_dlmb_bram_if_cntlr_3.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_bram_if_cntlr_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_3/sim/design_1_ilmb_bram_if_cntlr_3.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_lmb_bram_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_3/sim/design_1_lmb_bram_3.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_100M_0/sim/design_1_rst_clk_100M_0.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_20,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_19,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_21,../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
PADS_SOUND_v1_0_AXI_LITE.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1e8d/hdl/PADS_SOUND_v1_0_AXI_LITE.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
SOUND_GENERATOR.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1e8d/src/SOUND_GENERATOR.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
PADS_SOUND_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1e8d/hdl/PADS_SOUND_v1_0.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_PADS_SOUND_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PADS_SOUND_0_0/sim/design_1_PADS_SOUND_0_0.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
