Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_stopwatch_tb_behav xil_defaultlib.my_stopwatch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'AN' [C:/FPGA_project/my_stopwatch/my_stopwatch.srcs/sim_1/new/my_stopwatch_tb.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_mod
Compiling module xil_defaultlib.my_tick
Compiling module xil_defaultlib.my_stopwatch
Compiling module xil_defaultlib.my_stopwatch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_stopwatch_tb_behav
