Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 11:14:17 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   243 |
|    Minimum number of control sets                        |   243 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   243 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   225 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             121 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             459 |           84 |
| Yes          | No                    | No                     |            6928 |         1356 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+-------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm6/fsm6_write_en                 |                   |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__12_n_0            |                   |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                 |                   |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                 |                   |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                 |                   |                1 |              3 |
|  clk         | fsm4/out[2]_i_1__14_n_0            |                   |                2 |              3 |
|  clk         | fsm7/fsm7_write_en                 |                   |                1 |              3 |
|  clk         | fsm3/fsm3_write_en                 |                   |                1 |              3 |
|  clk         | fsm2/fsm2_write_en                 |                   |                1 |              3 |
|  clk         | fsm8/fsm8_write_en                 |                   |                1 |              3 |
|  clk         | fsm10/fsm10_write_en               |                   |                1 |              3 |
|  clk         | fsm/fsm_write_en                   |                   |                1 |              3 |
|  clk         | fsm0/E[0]                          |                   |                2 |              4 |
|  clk         | fsm10/E[0]                         |                   |                4 |              4 |
|  clk         | fsm9/j01_write_en                  | fsm9/out_reg[1]_1 |                2 |              4 |
|  clk         | fsm7/E[0]                          |                   |                3 |              4 |
|  clk         | fsm7/j2_0_write_en                 | fsm7/done_reg_1   |                3 |              4 |
|  clk         | fsm6/E[0]                          |                   |                2 |              4 |
|  clk         | fsm8/out_reg[0]_21                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_40                 |                   |               19 |             32 |
|  clk         | fsm8/out_reg[0]_4                  |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_39                 |                   |               20 |             32 |
|  clk         | fsm8/out_reg[0]_38                 |                   |               21 |             32 |
|  clk         | fsm8/out_reg[0]_37                 |                   |               21 |             32 |
|  clk         | fsm8/out_reg[0]_36                 |                   |               20 |             32 |
|  clk         | fsm8/out_reg[0]_31                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_32                 |                   |               21 |             32 |
|  clk         | fsm8/out_reg[0]_35                 |                   |               21 |             32 |
|  clk         | fsm8/out_reg[0]_34                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_33                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_30                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_41                 |                   |               19 |             32 |
|  clk         | fsm8/out_reg[0]_42                 |                   |               18 |             32 |
|  clk         | fsm8/out_reg[0]_43                 |                   |               19 |             32 |
|  clk         | fsm8/out_reg[0]_44                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_45                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_46                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_47                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_48                 |                   |               19 |             32 |
|  clk         | fsm8/out_reg[0]_49                 |                   |               19 |             32 |
|  clk         | fsm8/out_reg[0]_5                  |                   |               20 |             32 |
|  clk         | fsm8/out_reg[0]_50                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_51                 |                   |               19 |             32 |
|  clk         | fsm8/out_reg[0]_52                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_18                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_99                 |                   |               26 |             32 |
|  clk         | fsm8/B_sh_read0_0_write_en         |                   |               28 |             32 |
|  clk         | fsm8/out_reg[0]_0                  |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_1                  |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_10                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_11                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_12                 |                   |               21 |             32 |
|  clk         | fsm8/out_reg[0]_13                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_14                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_15                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_16                 |                   |               21 |             32 |
|  clk         | fsm8/out_reg[0]_17                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_3                  |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_19                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_2                  |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_20                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_59                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_22                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_23                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_24                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_25                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_26                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_27                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_28                 |                   |               26 |             32 |
|  clk         | fsm8/out_reg[0]_29                 |                   |               27 |             32 |
|  clk         | fsm8/out_reg[0]_92                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_8                  |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_80                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_81                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_82                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_83                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_84                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_85                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_86                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_87                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_88                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_89                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_9                  |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_90                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_91                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_79                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_93                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_94                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_95                 |                   |               25 |             32 |
|  clk         | par_done_reg13/A_read0_00_write_en |                   |                8 |             32 |
|  clk         | cond_stored10/E[0]                 |                   |                9 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                   |                8 |             32 |
|  clk         | mult_pipe1/E[0]                    |                   |                7 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                   |                6 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en    |                   |                8 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en    |                   |               10 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en    |                   |                9 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en    |                   |                6 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en    |                   |                8 |             32 |
|  clk         | fsm8/out_reg[0]_66                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_54                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_55                 |                   |               25 |             32 |
|  clk         | fsm8/out_reg[0]_56                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_57                 |                   |               21 |             32 |
|  clk         | fsm8/out_reg[0]_58                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_93                 |                   |               27 |             32 |
|  clk         | fsm8/out_reg[0]_6                  |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_60                 |                   |               19 |             32 |
|  clk         | fsm8/out_reg[0]_61                 |                   |               19 |             32 |
|  clk         | fsm8/out_reg[0]_62                 |                   |               18 |             32 |
|  clk         | fsm8/out_reg[0]_63                 |                   |               20 |             32 |
|  clk         | fsm8/out_reg[0]_64                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_65                 |                   |               20 |             32 |
|  clk         | fsm8/out_reg[0]_53                 |                   |               26 |             32 |
|  clk         | fsm8/out_reg[0]_67                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_68                 |                   |               24 |             32 |
|  clk         | fsm8/out_reg[0]_69                 |                   |               20 |             32 |
|  clk         | fsm8/out_reg[0]_7                  |                   |               21 |             32 |
|  clk         | fsm8/out_reg[0]_70                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_71                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_72                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_73                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_74                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_75                 |                   |               23 |             32 |
|  clk         | fsm8/out_reg[0]_76                 |                   |               26 |             32 |
|  clk         | fsm8/out_reg[0]_77                 |                   |               22 |             32 |
|  clk         | fsm8/out_reg[0]_78                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_35                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_23                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_24                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_25                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_26                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_27                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_28                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_29                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_3                  |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_30                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_31                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_32                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_33                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_34                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_22                 |                   |               20 |             32 |
|  clk         | fsm5/out_reg[0]_36                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_37                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_38                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_39                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_4                  |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_40                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_41                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_42                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_43                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_44                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_45                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_46                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_100                |                   |               25 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en    |                   |                8 |             32 |
|  clk         | fsm/E[0]                           |                   |               13 |             32 |
|  clk         | fsm/done_reg_1[0]                  |                   |               11 |             32 |
|  clk         | fsm10/alpha__0_write_en            |                   |                6 |             32 |
|  clk         | fsm10/beta__0_write_en             |                   |                7 |             32 |
|  clk         | fsm3/t_00_write_en                 |                   |                4 |             32 |
|  clk         | fsm4/t_10_write_en                 |                   |                4 |             32 |
|  clk         | fsm5/A_read0_10_write_en           |                   |                9 |             32 |
|  clk         | fsm5/B_i_k_00_write_en             |                   |               12 |             32 |
|  clk         | fsm5/B_i_k_10_write_en             |                   |               12 |             32 |
|  clk         | fsm5/B_read0_00_write_en           |                   |               12 |             32 |
|  clk         | fsm5/B_read0_10_write_en           |                   |               10 |             32 |
|  clk         | fsm5/out_reg[0]_10                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_97                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_101                |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_11                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_12                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_13                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_14                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_15                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_16                 |                   |               23 |             32 |
|  clk         | fsm5/out_reg[0]_17                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_18                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_19                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_20                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_21                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_85                 |                   |               27 |             32 |
|  clk         | fsm5/out_reg[0]_74                 |                   |               20 |             32 |
|  clk         | fsm5/out_reg[0]_75                 |                   |               20 |             32 |
|  clk         | fsm5/out_reg[0]_76                 |                   |               20 |             32 |
|  clk         | fsm5/out_reg[0]_77                 |                   |               19 |             32 |
|  clk         | fsm5/out_reg[0]_78                 |                   |               29 |             32 |
|  clk         | fsm5/out_reg[0]_79                 |                   |               29 |             32 |
|  clk         | fsm5/out_reg[0]_8                  |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_80                 |                   |               28 |             32 |
|  clk         | fsm5/out_reg[0]_81                 |                   |               29 |             32 |
|  clk         | fsm5/out_reg[0]_82                 |                   |               27 |             32 |
|  clk         | fsm5/out_reg[0]_83                 |                   |               27 |             32 |
|  clk         | fsm5/out_reg[0]_84                 |                   |               28 |             32 |
|  clk         | fsm5/out_reg[0]_48                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_86                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_87                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_88                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_89                 |                   |               20 |             32 |
|  clk         | fsm5/out_reg[0]_9                  |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_90                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_91                 |                   |               27 |             32 |
|  clk         | fsm5/out_reg[0]_92                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_94                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_95                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_96                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_98                 |                   |               27 |             32 |
|  clk         | fsm5/out_reg[0]_72                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_47                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_49                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_5                  |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_50                 |                   |               24 |             32 |
|  clk         | fsm5/out_reg[0]_54                 |                   |               28 |             32 |
|  clk         | fsm5/out_reg[0]_55                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_56                 |                   |               29 |             32 |
|  clk         | fsm5/out_reg[0]_57                 |                   |               28 |             32 |
|  clk         | fsm5/out_reg[0]_58                 |                   |               28 |             32 |
|  clk         | fsm5/out_reg[0]_59                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_6                  |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_60                 |                   |               27 |             32 |
|  clk         | fsm5/out_reg[0]_62                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_73                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_71                 |                   |               21 |             32 |
|  clk         | fsm5/out_reg[0]_70                 |                   |               22 |             32 |
|  clk         | fsm5/out_reg[0]_7                  |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_69                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_68                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_67                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_66                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_65                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_64                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_63                 |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_61                 |                   |               27 |             32 |
|  clk         |                                    | mult_pipe7/p_0_in |               10 |             51 |
|  clk         |                                    | mult_pipe6/p_0_in |                8 |             51 |
|  clk         |                                    | mult_pipe5/p_0_in |               11 |             51 |
|  clk         |                                    | mult_pipe4/p_0_in |               10 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in |               10 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in |               10 |             51 |
|  clk         |                                    | mult_pipe1/p_0_in |                8 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in |                8 |             51 |
|  clk         |                                    | mult_pipe8/p_0_in |                9 |             51 |
|  clk         |                                    |                   |               51 |            121 |
+--------------+------------------------------------+-------------------+------------------+----------------+


