Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: dotProduct_macro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dotProduct_macro.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dotProduct_macro"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : dotProduct_macro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Block
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../hdl/xilinx_macro_ram_async.v" in library work
Compiling verilog file "../../hdl/multiplier_macro.v" in library work
Module <xilinx_macro_ram_sync> compiled
Compiling verilog file "../../hdl/dotProduct_macro.v" in library work
Module <multiplier_macro> compiled
Module <dotProduct_macro> compiled
No errors in compilation
Analysis of file <"dotProduct_macro.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <dotProduct_macro> in library <work> with parameters.
	doneState = "1000"
	idleState = "0000"
	multilpyState = "0111"
	readVectorAState = "0101"
	readVectorBState = "0110"
	recieveAState = "0001"
	recieveBState = "0010"
	storeAState = "0011"
	storeBState = "0100"

Analyzing hierarchy for module <xilinx_macro_ram_sync> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <multiplier_macro> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <dotProduct_macro>.
	doneState = 4'b1000
	idleState = 4'b0000
	multilpyState = 4'b0111
	readVectorAState = 4'b0101
	readVectorBState = 4'b0110
	recieveAState = 4'b0001
	recieveBState = 4'b0010
	storeAState = 4'b0011
	storeBState = 4'b0100
Module <dotProduct_macro> is correct for synthesis.
 
Analyzing module <xilinx_macro_ram_sync> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000001000000
Module <xilinx_macro_ram_sync> is correct for synthesis.
 
Analyzing module <multiplier_macro> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001000
Module <multiplier_macro> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <xilinx_macro_ram_sync>.
    Related source file is "../../hdl/xilinx_macro_ram_async.v".
    Found 2x64-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <addr_reg<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <xilinx_macro_ram_sync> synthesized.


Synthesizing Unit <multiplier_macro>.
    Related source file is "../../hdl/multiplier_macro.v".
    Found 8x8-bit multiplier for signal <y>.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier_macro> synthesized.


Synthesizing Unit <dotProduct_macro>.
    Related source file is "../../hdl/dotProduct_macro.v".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit adder for signal <DataOut>.
    Found 64-bit register for signal <A_reg>.
    Found 64-bit register for signal <B_reg>.
    Found 18-bit adder for signal <DataOut$addsub0002> created at line 277.
    Found 19-bit adder for signal <DataOut$addsub0004> created at line 277.
    Found 19-bit adder for signal <DataOut$addsub0005> created at line 277.
    Found 16-bit adder carry out for signal <DataOut$addsub0006> created at line 277.
    Found 17-bit adder carry out for signal <DataOut$addsub0007> created at line 277.
    Found 18-bit adder carry out for signal <DataOut$addsub0008> created at line 277.
    Found 6-bit subtractor for signal <n_next$share0000> created at line 82.
    Found 6-bit register for signal <n_reg>.
    Found 64-bit register for signal <vectorA_reg>.
    Found 64-bit register for signal <vectorB_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 262 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <dotProduct_macro> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2x64-bit dual-port RAM                                : 1
# Multipliers                                          : 8
 8x8-bit multiplier                                    : 8
# Adders/Subtractors                                   : 8
 16-bit adder carry out                                : 1
 17-bit adder carry out                                : 1
 18-bit adder                                          : 1
 18-bit adder carry out                                : 1
 19-bit adder                                          : 3
 6-bit subtractor                                      : 1
# Registers                                            : 6
 1-bit register                                        : 1
 6-bit register                                        : 1
 64-bit register                                       : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_reg/FSM> on signal <state_reg[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------

Synthesizing (advanced) Unit <xilinx_macro_ram_sync>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg_0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 64-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <xilinx_macro_ram_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 2x64-bit single-port block RAM                        : 1
# Multipliers                                          : 8
 8x8-bit multiplier                                    : 8
# Adders/Subtractors                                   : 8
 16-bit adder carry out                                : 1
 17-bit adder carry out                                : 1
 18-bit adder                                          : 1
 18-bit adder carry out                                : 1
 19-bit adder                                          : 3
 6-bit subtractor                                      : 1
# Registers                                            : 262
 Flip-Flops                                            : 262

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dotProduct_macro> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dotProduct_macro, actual ratio is 6.
FlipFlop state_reg_FSM_FFd8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 272
 Flip-Flops                                            : 272

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dotProduct_macro.ngr
Top Level Output File Name         : dotProduct_macro
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 426
#      GND                         : 3
#      LUT1                        : 7
#      LUT2                        : 84
#      LUT2_L                      : 1
#      LUT3                        : 18
#      LUT3_D                      : 1
#      LUT4                        : 95
#      LUT4_D                      : 1
#      LUT4_L                      : 3
#      MUXCY                       : 104
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 107
# FlipFlops/Latches                : 272
#      FDC                         : 14
#      FDCE                        : 257
#      FDP                         : 1
# RAMS                             : 2
#      RAMB16                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
# MULTs                            : 8
#      MULT18X18                   : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                      216  out of   3584     6%  
 Number of Slice Flip Flops:            272  out of   7168     3%  
 Number of 4 input LUTs:                210  out of   7168     2%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    141    17%  
 Number of BRAMs:                         2  out of     16    12%  
 Number of MULT18X18s:                    8  out of     16    50%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 274   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 272   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.717ns (Maximum Frequency: 148.879MHz)
   Minimum input arrival time before clock: 4.580ns
   Maximum output required time after clock: 31.226ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.717ns (frequency: 148.879MHz)
  Total number of paths / destination ports: 835 / 465
-------------------------------------------------------------------------
Delay:               6.717ns (Levels of Logic = 3)
  Source:            state_reg_FSM_FFd8_1 (FF)
  Destination:       n_reg_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_reg_FSM_FFd8_1 to n_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             66   0.720   2.116  state_reg_FSM_FFd8_1 (state_reg_FSM_FFd8_1)
     LUT3:I2->O            1   0.551   0.827  state_reg_cmp_eq00001_SW1 (N23)
     LUT4:I3->O            6   0.551   1.198  n_next<1>21 (N11)
     LUT4:I1->O            1   0.551   0.000  n_next<5> (n_next<5>)
     FDC:D                     0.203          n_reg_5
    ----------------------------------------
    Total                      6.717ns (2.576ns logic, 4.141ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 11
-------------------------------------------------------------------------
Offset:              4.580ns (Levels of Logic = 3)
  Source:            Start (PAD)
  Destination:       n_reg_2 (FF)
  Destination Clock: clk rising

  Data Path: Start to n_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   1.256  Start_IBUF (Start_IBUF)
     LUT4:I0->O            6   0.551   1.198  n_next<1>21 (N11)
     LUT4:I1->O            1   0.551   0.000  n_next<5> (n_next<5>)
     FDC:D                     0.203          n_reg_5
    ----------------------------------------
    Total                      4.580ns (2.126ns logic, 2.454ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 132316585 / 20
-------------------------------------------------------------------------
Offset:              31.226ns (Levels of Logic = 22)
  Source:            A_reg_7 (FF)
  Destination:       DataOut<18> (PAD)
  Source Clock:      clk rising

  Data Path: A_reg_7 to DataOut<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   0.801  A_reg_7 (A_reg_7)
     MULT18X18:A7->P10     1   3.003   1.140  mult0_unit/Mmult_y (AB0<10>)
     LUT2:I0->O            1   0.551   0.000  Madd_DataOut_addsub0006_lut<10> (Madd_DataOut_addsub0006_lut<10>)
     MUXCY:S->O            1   0.500   0.000  Madd_DataOut_addsub0006_cy<10> (Madd_DataOut_addsub0006_cy<10>)
     XORCY:CI->O           1   0.904   1.140  Madd_DataOut_addsub0006_xor<11> (DataOut_addsub0006<11>)
     LUT2:I0->O            1   0.551   0.000  Madd_DataOut_addsub0007_lut<11> (Madd_DataOut_addsub0007_lut<11>)
     MUXCY:S->O            1   0.500   0.000  Madd_DataOut_addsub0007_cy<11> (Madd_DataOut_addsub0007_cy<11>)
     XORCY:CI->O           1   0.904   1.140  Madd_DataOut_addsub0007_xor<12> (DataOut_addsub0007<12>)
     LUT2:I0->O            1   0.551   0.000  Madd_DataOut_addsub0002_lut<12> (Madd_DataOut_addsub0002_lut<12>)
     MUXCY:S->O            1   0.500   0.000  Madd_DataOut_addsub0002_cy<12> (Madd_DataOut_addsub0002_cy<12>)
     XORCY:CI->O           1   0.904   1.140  Madd_DataOut_addsub0002_xor<13> (DataOut_addsub0002<13>)
     LUT2:I0->O            1   0.551   0.000  Madd_DataOut_addsub0008_lut<13> (Madd_DataOut_addsub0008_lut<13>)
     MUXCY:S->O            1   0.500   0.000  Madd_DataOut_addsub0008_cy<13> (Madd_DataOut_addsub0008_cy<13>)
     XORCY:CI->O           2   0.904   1.072  Madd_DataOut_addsub0008_xor<14> (DataOut_addsub0008<14>)
     LUT3:I1->O            1   0.551   1.140  Madd_DataOut_addsub0005C131 (Madd_DataOut_addsub0005C13)
     LUT4:I0->O            1   0.551   0.000  Madd_DataOut_addsub0005_Madd_lut<15> (Madd_DataOut_addsub0005_Madd_lut<15>)
     MUXCY:S->O            1   0.500   0.000  Madd_DataOut_addsub0005_Madd_cy<15> (Madd_DataOut_addsub0005_Madd_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Madd_DataOut_addsub0005_Madd_cy<16> (Madd_DataOut_addsub0005_Madd_cy<16>)
     XORCY:CI->O           1   0.904   1.140  Madd_DataOut_addsub0005_Madd_xor<17> (DataOut_addsub0005<17>)
     LUT1:I0->O            1   0.551   0.000  Madd_DataOut_cy<17>_rt (Madd_DataOut_cy<17>_rt)
     MUXCY:S->O            0   0.500   0.000  Madd_DataOut_cy<17> (Madd_DataOut_cy<17>)
     XORCY:CI->O           1   0.904   0.801  Madd_DataOut_xor<18> (DataOut_18_OBUF)
     OBUF:I->O                 5.644          DataOut_18_OBUF (DataOut<18>)
    ----------------------------------------
    Total                     31.226ns (21.712ns logic, 9.514ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.93 secs
 
--> 

Total memory usage is 314624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

