
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119511                       # Number of seconds simulated
sim_ticks                                119511210553                       # Number of ticks simulated
final_tick                               1177370031866                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138388                       # Simulator instruction rate (inst/s)
host_op_rate                                   178201                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3829415                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922952                       # Number of bytes of host memory used
host_seconds                                 31208.74                       # Real time elapsed on the host
sim_insts                                  4318923402                       # Number of instructions simulated
sim_ops                                    5561421813                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2154880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1772544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2304768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       950016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7188736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1882880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1882880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18006                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7422                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 56162                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14710                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14710                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18030777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14831613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19284952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7949179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60151144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10710                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14994                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13923                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14994                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54622                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15754840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15754840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15754840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18030777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14831613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19284952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7949179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               75905984                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143470842                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23172507                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19082794                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931760                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9374835                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8667706                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437522                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87646                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104460612                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128027656                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23172507                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6257970                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5088346                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12101385                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141032191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.105853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.547579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113843333     80.72%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783777      1.97%     82.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363371      1.68%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380397      1.69%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268682      1.61%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124542      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777232      0.55%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978502      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512355      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141032191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161514                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.892360                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103291268                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6502734                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26840583                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109690                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4287907                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730828                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154431690                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51218                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4287907                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103805739                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3961514                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1381226                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425327                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1170470                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152986388                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1968                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399708                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622015                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        21961                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214045277                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713080654                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713080654                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45786052                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33570                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17548                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3796361                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185783                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899021                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310484                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695147                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149121642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139196772                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107837                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25170036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57093040                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141032191                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986986                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83657655     59.32%     59.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23716061     16.82%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960353      8.48%     84.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808832      5.54%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903921      4.90%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705010      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065371      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119355      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95633      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141032191                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976567     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156802     12.01%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172605     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114963134     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012930      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361118     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843568      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139196772                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.970209                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305974                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009382                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420839546                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174325924                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135084425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140502746                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202246                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973654                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          691                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157351                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          597                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4287907                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3279313                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       251100                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149155211                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185783                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899021                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17547                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200741                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13095                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          691                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148339                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2232774                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136823262                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109932                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373510                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951853                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19292691                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841921                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.953666                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135090629                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135084425                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81524260                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221151823                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.941546                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368635                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26741148                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956593                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136744284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895262                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87648601     64.10%     64.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502825     16.46%     80.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10807823      7.90%     88.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814724      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767425      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537593      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562622      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095492      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007179      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136744284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007179                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282900169                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302614302                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2438651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.434708                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.434708                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.697006                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.697006                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618292716                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186403854                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145799786                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143470842                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21251946                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18624997                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1657157                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10545097                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10263823                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1477260                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51573                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112100863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118138674                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21251946                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11741083                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24030492                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5419465                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1877330                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12777422                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1045309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141761319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117730827     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1207522      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2211032      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1856450      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3406320      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3682652      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          803424      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          628076      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10235016      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141761319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148127                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.823433                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111213703                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2947205                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23829150                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23559                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3747701                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2279356                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4939                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133301103                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3747701                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111660054                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1397780                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       746745                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23395105                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       813933                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132358711                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83913                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       496690                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175758249                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600522681                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600522681                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141764247                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33994002                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18868                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9439                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2558891                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22054571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4273350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77894                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       949465                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130805117                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122893137                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99756                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21700213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46551935                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141761319                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866902                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478010                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90610782     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20833564     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10456357      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6860584      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7151331      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3700690      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1658228      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       411299      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78484      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141761319                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         308402     59.94%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        129413     25.15%     85.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76741     14.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96993647     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1027886      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9429      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20620204     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4241971      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122893137                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.856572                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             514556                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004187                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388161905                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152524508                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120112952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123407693                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228470                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3990574                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132253                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3747701                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         916495                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49359                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130823984                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22054571                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4273350                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9439                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       802747                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       984670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1787417                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121570328                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20301339                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1322809                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24543080                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18727632                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4241741                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.847352                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120220455                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120112952                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69373998                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164651603                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.837194                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421338                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95267614                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108202412                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22622500                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18856                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1661667                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138013618                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783998                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97833070     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15588176     11.29%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11272243      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2520940      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2867809      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1017366      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4253312      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856624      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1804078      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138013618                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95267614                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108202412                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22205094                       # Number of memory references committed
system.switch_cpus1.commit.loads             18063997                       # Number of loads committed
system.switch_cpus1.commit.membars               9428                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16946051                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94449162                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1461119                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1804078                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267034452                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265397586                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1709523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95267614                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108202412                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95267614                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.505977                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.505977                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.664021                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.664021                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562481521                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157770993                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139864308                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18856                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143470842                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23825201                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19306156                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2066420                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9616521                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9146962                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2546971                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91884                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103959277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131159330                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23825201                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11693933                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28653667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6704389                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2997081                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12133882                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1668571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140201828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.142118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.556165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111548161     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2695028      1.92%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2057093      1.47%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5044961      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1134270      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1628998      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1235787      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          774107      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14083423     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140201828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166063                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.914188                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102743303                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4584261                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28212757                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       112541                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4548957                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4113033                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42855                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158214936                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79267                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4548957                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103612775                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1276796                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1844131                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27446579                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1472582                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156585000                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        17316                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        271974                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       612978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       149778                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    220008786                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729303375                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729303375                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173652314                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46356446                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38455                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21635                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5060258                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15097183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7375642                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123257                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1636381                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153804603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38439                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142866071                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       193302                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28072152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60787164                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4799                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140201828                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019003                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565667                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80377803     57.33%     57.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25135672     17.93%     75.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11741770      8.37%     83.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8612206      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7662140      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3041047      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3013291      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       466492      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151407      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140201828                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         575610     68.81%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        115858     13.85%     82.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145004     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119911985     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2147726      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16820      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13486015      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7303525      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142866071                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.995785                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             836472                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005855                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426963742                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181915627                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139275503                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143702543                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       349476                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3668709                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1059                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       228214                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4548957                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         791029                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92325                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153843042                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15097183                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7375642                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21619                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1125230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1176994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2302224                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140294034                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12961151                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2572035                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20262868                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19927289                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7301717                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.977857                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139458730                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139275503                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83527441                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231396129                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.970758                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360972                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101731560                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124936078                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28908224                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2069464                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135652871                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920998                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693732                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84410301     62.23%     62.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23972659     17.67%     79.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10566025      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5538870      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4410398      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1589353      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1344590      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1006538      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2814137      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135652871                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101731560                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124936078                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18575902                       # Number of memory references committed
system.switch_cpus2.commit.loads             11428474                       # Number of loads committed
system.switch_cpus2.commit.membars              16820                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17950942                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112571892                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2543483                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2814137                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286683036                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312237813                       # The number of ROB writes
system.switch_cpus2.timesIdled                  70101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3269014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101731560                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124936078                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101731560                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410288                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410288                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709075                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709075                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632617199                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194000731                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148018127                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33640                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143470842                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24027832                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19481776                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2052885                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9665720                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9234256                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2583018                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94996                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    104880321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131389406                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24027832                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11817274                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28898366                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6684759                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2830371                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12251524                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1611014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141214764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.138623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.542952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       112316398     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2028139      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3718604      2.63%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3377605      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2149776      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1763670      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1020646      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1068561      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13771365      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141214764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167475                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.915792                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       103820559                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4220344                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28526316                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        47857                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4599682                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4157557                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         6028                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     158921245                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        47679                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4599682                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       104661499                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1079056                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1955438                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27713761                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1205322                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     157146849                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        226264                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       521518                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    222277580                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    731735481                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    731735481                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175936633                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        46340916                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34647                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17324                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4340241                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14889838                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7396783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        84941                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1658188                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         154174054                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34648                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143276668                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       161630                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     27054734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     59307298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    141214764                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.014601                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.560394                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     81211067     57.51%     57.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24684411     17.48%     74.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12989911      9.20%     84.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7507642      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8306911      5.88%     95.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3083294      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2740677      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       525475      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       165376      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141214764                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         573866     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        117786     14.14%     83.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       141293     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120651037     84.21%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2027040      1.41%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17323      0.01%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13223194      9.23%     94.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7358074      5.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143276668                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.998647                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             832945                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.005814                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428762674                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    181263653                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    140125155                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     144109613                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       277993                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3420560                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       131073                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4599682                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         702263                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       105920                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    154208702                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        60828                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14889838                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7396783                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17324                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         91670                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1140773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1149065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2289838                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    140912575                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12701481                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2364092                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20059199                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20052412                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7357718                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.982169                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140254614                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            140125155                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81756888                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        229615874                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.976680                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356059                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102464985                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126164242                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     28044880                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34648                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2072847                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136615082                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.923502                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.693827                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     84717721     62.01%     62.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24039782     17.60%     79.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11943598      8.74%     88.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4063015      2.97%     91.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5002514      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1753055      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1234568      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1021152      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2839677      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136615082                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102464985                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126164242                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18734985                       # Number of memory references committed
system.switch_cpus3.commit.loads             11469275                       # Number of loads committed
system.switch_cpus3.commit.membars              17324                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18210411                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113664298                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2602109                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2839677                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           287984527                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          313018129                       # The number of ROB writes
system.switch_cpus3.timesIdled                  43053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2256078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102464985                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126164242                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102464985                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.400194                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.400194                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.714187                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.714187                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       634462493                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      196136722                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      148144653                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34648                       # number of misc regfile writes
system.l2.replacements                          56165                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1437237                       # Total number of references to valid blocks.
system.l2.sampled_refs                          88933                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.160896                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           351.407536                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.280346                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6139.978939                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.723948                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4900.315479                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.322216                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5022.276706                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      5.539011                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2669.400440                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4246.369702                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3295.873769                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3553.824135                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2564.687772                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010724                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000161                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.187377                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.149546                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000193                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.153268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.081464                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.129589                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.100582                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.108454                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.078268                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80667                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33276                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        56317                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        32473                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  202733                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55038                       # number of Writeback hits
system.l2.Writeback_hits::total                 55038                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        56317                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        32473                       # number of demand (read+write) hits
system.l2.demand_hits::total                   202733                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80667                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33276                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        56317                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        32473                       # number of overall hits
system.l2.overall_hits::total                  202733                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16835                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13848                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        18006                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7422                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 56162                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16835                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13848                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        18006                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7422                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56162                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16835                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13848                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        18006                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7422                       # number of overall misses
system.l2.overall_misses::total                 56162                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1835244                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3460819925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2362019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2758666240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2391507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3531363923                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2466443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1536554619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     11296459920                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1835244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3460819925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2362019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2758666240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2391507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3531363923                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2466443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1536554619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11296459920                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1835244                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3460819925                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2362019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2758666240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2391507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3531363923                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2466443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1536554619                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11296459920                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        74323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39895                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              258895                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55038                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55038                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        74323                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39895                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               258895                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        74323                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39895                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              258895                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.172663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.293863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.242267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.186038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.216930                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.172663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.293863                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.242267                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.186038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216930                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.172663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.293863                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.242267                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.186038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216930                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 183524.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205572.909118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 168715.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199210.444830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 183962.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 196121.510774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 176174.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 207027.030315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 201140.627471                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 183524.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205572.909118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 168715.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199210.444830                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 183962.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 196121.510774                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 176174.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 207027.030315                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201140.627471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 183524.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205572.909118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 168715.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199210.444830                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 183962.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 196121.510774                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 176174.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 207027.030315                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201140.627471                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14710                       # number of writebacks
system.l2.writebacks::total                     14710                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16835                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13848                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        18006                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            56162                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        18006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        18006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            56162                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1253011                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2480714886                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1547568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1951709523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1633340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2482232879                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1649482                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1104339924                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8025080613                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1253011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2480714886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1547568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1951709523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1633340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2482232879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1649482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1104339924                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8025080613                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1253011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2480714886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1547568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1951709523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1633340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2482232879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1649482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1104339924                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8025080613                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.172663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242267                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.186038                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.216930                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.172663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.293863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.242267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.186038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.216930                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.172663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.293863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.242267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.186038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.216930                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 125301.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147354.611583                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110540.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140938.007149                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 125641.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 137855.874653                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 117820.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 148792.767987                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142891.645828                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 125301.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147354.611583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 110540.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140938.007149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 125641.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 137855.874653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 117820.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 148792.767987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142891.645828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 125301.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147354.611583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 110540.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140938.007149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 125641.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 137855.874653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 117820.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 148792.767987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142891.645828                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.721717                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109036                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840198.247273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.721717                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015580                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12101375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12101375                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12101375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12101375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12101375                       # number of overall hits
system.cpu0.icache.overall_hits::total       12101375                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2023244                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2023244                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2023244                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2023244                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2023244                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2023244                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12101385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12101385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12101385                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12101385                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12101385                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12101385                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 202324.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 202324.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 202324.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 202324.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 202324.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 202324.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1918444                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1918444                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1918444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1918444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1918444                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1918444                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 191844.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 191844.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 191844.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 191844.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 191844.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 191844.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97502                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225391                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97758                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1956.109894                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494298                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505702                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915993                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084007                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960969                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960969                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17143                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670404                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670404                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670404                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670404                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402295                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402295                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402385                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402385                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402385                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402385                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  40211021451                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40211021451                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9489097                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9489097                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  40220510548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40220510548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  40220510548                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40220510548                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363264                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363264                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072789                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072789                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072789                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072789                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035403                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035403                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021097                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021097                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021097                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021097                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99954.067167                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99954.067167                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 105434.411111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 105434.411111                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99955.292936                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99955.292936                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99955.292936                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99955.292936                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17728                       # number of writebacks
system.cpu0.dcache.writebacks::total            17728                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304793                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304793                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304883                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304883                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304883                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304883                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97502                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97502                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97502                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97502                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8986070533                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8986070533                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8986070533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8986070533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8986070533                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8986070533                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005112                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005112                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92162.935458                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92162.935458                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92162.935458                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92162.935458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92162.935458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92162.935458                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995130                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924243396                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708398.144177                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995130                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12777406                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12777406                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12777406                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12777406                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12777406                       # number of overall hits
system.cpu1.icache.overall_hits::total       12777406                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2836390                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2836390                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2836390                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2836390                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2836390                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2836390                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12777422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12777422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12777422                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12777422                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12777422                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12777422                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 177274.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 177274.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 177274.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 177274.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 177274.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 177274.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2500819                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2500819                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2500819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2500819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2500819                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2500819                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178629.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 178629.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 178629.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 178629.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 178629.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 178629.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47124                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227482556                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47380                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4801.235880                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.720944                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.279056                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.827035                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.172965                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18372257                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18372257                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4122226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4122226                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9441                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9441                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9428                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9428                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22494483                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22494483                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22494483                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22494483                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176474                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176474                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176474                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176474                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176474                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176474                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21507386337                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21507386337                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21507386337                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21507386337                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21507386337                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21507386337                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18548731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18548731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4122226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4122226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22670957                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22670957                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22670957                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22670957                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009514                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007784                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007784                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007784                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007784                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121872.833035                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121872.833035                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121872.833035                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121872.833035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121872.833035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121872.833035                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9332                       # number of writebacks
system.cpu1.dcache.writebacks::total             9332                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       129350                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       129350                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       129350                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129350                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       129350                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129350                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47124                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47124                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47124                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47124                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47124                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47124                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5059430824                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5059430824                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5059430824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5059430824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5059430824                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5059430824                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107364.205585                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107364.205585                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 107364.205585                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107364.205585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 107364.205585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107364.205585                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996230                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017214620                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050835.927419                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996230                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12133865                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12133865                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12133865                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12133865                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12133865                       # number of overall hits
system.cpu2.icache.overall_hits::total       12133865                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3117197                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3117197                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3117197                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3117197                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3117197                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3117197                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12133882                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12133882                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12133882                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12133882                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12133882                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12133882                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 183364.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 183364.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 183364.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 183364.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 183364.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 183364.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2500670                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2500670                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2500670                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2500670                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2500670                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2500670                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 192359.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 192359.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 192359.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 192359.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 192359.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 192359.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74323                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180644411                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74579                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2422.188699                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.742468                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.257532                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901338                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098662                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9758926                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9758926                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7113788                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7113788                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21317                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16820                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16820                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16872714                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16872714                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16872714                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16872714                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       179080                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       179080                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       179080                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        179080                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       179080                       # number of overall misses
system.cpu2.dcache.overall_misses::total       179080                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19926458524                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19926458524                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19926458524                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19926458524                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19926458524                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19926458524                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9938006                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9938006                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7113788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7113788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16820                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16820                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17051794                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17051794                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17051794                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17051794                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018020                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018020                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010502                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010502                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010502                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010502                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111271.267166                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111271.267166                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111271.267166                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111271.267166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111271.267166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111271.267166                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18889                       # number of writebacks
system.cpu2.dcache.writebacks::total            18889                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       104757                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       104757                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       104757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       104757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       104757                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       104757                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74323                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74323                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74323                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74323                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74323                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74323                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7385889109                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7385889109                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7385889109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7385889109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7385889109                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7385889109                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004359                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004359                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004359                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004359                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99375.551431                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99375.551431                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99375.551431                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99375.551431                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99375.551431                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99375.551431                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.996688                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015211381                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2192681.168467                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.996688                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022431                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12251507                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12251507                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12251507                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12251507                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12251507                       # number of overall hits
system.cpu3.icache.overall_hits::total       12251507                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3239033                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3239033                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3239033                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3239033                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3239033                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3239033                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12251524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12251524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12251524                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12251524                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12251524                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12251524                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 190531.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 190531.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 190531.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 190531.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 190531.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 190531.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2606843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2606843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2606843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2606843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2606843                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2606843                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 186203.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 186203.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 186203.071429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 186203.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 186203.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 186203.071429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39895                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               168919482                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40151                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4207.105228                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.872859                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.127141                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905753                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094247                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9553437                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9553437                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7231633                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7231633                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17324                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17324                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17324                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16785070                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16785070                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16785070                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16785070                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       120677                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       120677                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       120677                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        120677                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       120677                       # number of overall misses
system.cpu3.dcache.overall_misses::total       120677                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13933124385                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13933124385                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  13933124385                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13933124385                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  13933124385                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13933124385                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9674114                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9674114                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7231633                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7231633                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17324                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17324                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16905747                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16905747                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16905747                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16905747                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012474                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012474                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007138                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007138                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115457.994357                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115457.994357                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115457.994357                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115457.994357                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115457.994357                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115457.994357                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9089                       # number of writebacks
system.cpu3.dcache.writebacks::total             9089                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80782                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80782                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        80782                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        80782                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        80782                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        80782                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39895                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39895                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39895                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39895                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3725051328                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3725051328                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3725051328                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3725051328                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3725051328                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3725051328                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93371.383081                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93371.383081                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93371.383081                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93371.383081                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93371.383081                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93371.383081                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
