{
  "users": [
    {
      "id": "user1",
      "name": "Trig",
      "role": "Team Member",
      "profilePicture": "",
      "earnedBadges": []
    }
  ],
  "badges": [
    {
      "name": "new confluence apge",
      "icon": "",
      "description": "you made a confluence page",
      "requirements": "there wasnt a page, nwo there is",
      "category": "Documentation & Standards",
      "id": "badge1"
    }
  ],
  "categories": [
    {
      "id": "cat1",
      "name": "VHDL Design"
    },
    {
      "id": "cat2",
      "name": "Simulink HDL Coder"
    },
    {
      "id": "cat3",
      "name": "Testbench Development"
    },
    {
      "id": "cat4",
      "name": "Synthesis & Implementation"
    },
    {
      "id": "cat5",
      "name": "Timing Closure"
    },
    {
      "id": "cat6",
      "name": "Formal Verification"
    },
    {
      "id": "cat7",
      "name": "Documentation & Standards"
    },
    {
      "id": "cat8",
      "name": "Code Review & Collaboration"
    },
    {
      "id": "cat9",
      "name": "Project Delivery"
    }
  ],
  "activityFeed": []
}