INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Address_Decoder_0_0/sim/Address_decoder_TB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_AddressDecoderTB_0_0/sim/Address_decoder_TB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Out_bank_0_0/sim/Address_decoder_TB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/ip/Address_decoder_TB_BD_Memory_0_0/sim/Address_decoder_TB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/Address_decoder_TB_BD/sim/Address_decoder_TB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/hdl/Address_decoder_TB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decoder_TB_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
