# ğŸš€ RISC-V SoC RTL â†’ GDSII | VSD Program  



Welcome to this repository my **week-by-week progress** through the  
**RISC-V SoC Tapeout Program (VSD)** âš¡.  

In this repository i will upload week by week of my progress in this program of **RISC-V**
from **RTL design to GDSII layout** using **open-source EDA tools**.  

---
## ğŸ¯ Aim to Achieve  

Through this journey, I aim to **design and implement a RISC-V processor** using fully **open-source tools** ğŸ› ï¸.  
The complete flow covers every stage of a modern VLSI design pipeline:  

- âœï¸ **RTL Coding** â†’ Writing clean hardware description in **Verilog**.  
- ğŸ”„ **Synthesis** â†’ Converting RTL into a **netlist** using tools like Yosys.  
- ğŸ§© **Standard Cell Mapping** â†’ Binding logic into reusable **library cells**.  
- ğŸ—ï¸ **Physical Design** â†’ Floorplanning, placement, and clock tree synthesis (CTS).  
- ğŸ›£ï¸ **Routing** â†’ Signal & power routing for chip connectivity.  
- â±ï¸ **Timing Analysis (STA)** â†’ Ensuring the design meets all timing requirements.  

ğŸ‘‰ The ultimate goal: **a silicon-ready GDSII** representation of a working RISC-V SoC ğŸš€.  

---

## ğŸ“… Weekly Progress REPORT  

| Week | Task | Description | Status |
|------|------|-------------|--------|
| 0ï¸âƒ£ | [Task 1] | Installed and tested tools *(Icarus Verilog, Yosys, GTKWave)* | âœ… Completed |

---

## ğŸ’¡ Key Learnings  
Throughout this program, I explored not just tools, but also the **fundamentals of modern digital VLSI design**.  
Some of the technical highlights include:  

- ğŸ§® **Digital Design Concepts** â†’ RTL modeling of arithmetic & control units for RISC-V ISA.  
- ğŸ”„ **Logic Synthesis** â†’ Mapping RTL into optimized **gate-level netlists** using Yosys.  
- ğŸ§© **Standard Cell Libraries** â†’ Understanding cell characterization, PDK usage, and cell mapping.  
- â±ï¸ **Static Timing Analysis (STA)** â†’ Setup/Hold time checks, timing closure, and slack optimization.  
- ğŸ—ï¸ **Physical Design** â†’ Floorplanning, placement, and clock tree synthesis (CTS) strategies.  
- ğŸ›£ï¸ **Routing & DRC/LVS** â†’ Signal and power routing with design rule compliance.  
- ğŸ–¥ï¸ **Open-Source EDA Flow** â†’ End-to-end SoC design with tools like **Icarus Verilog, GTKWave, Yosys, and OpenROAD**.  

ğŸ‘‰ This journey built a strong foundation in **RTL-to-GDSII design methodology**, while deepening my understanding of **RISC-V processor implementation**.  

---

## ğŸ› ï¸ Tools & Tech  
This project is powered by a complete **open-source VLSI design toolchain**.

- ğŸ’» **RTL Design & Simulation**  
  - **Verilog HDL** â†’ Hardware description of RISC-V modules  
  - **Icarus Verilog** â†’ RTL compilation & simulation  
  - **GTKWave** â†’ Waveform analysis and debugging   

---

## ğŸ§­ THANKS TO-> 
Very Grateful to **Kunal Ghosh** and the **VSD team** for running this initiative, IIT Gandhinagar for their huge support  
and to **RISC-V International, ISM, VSI, and Efabless** for their contributions ğŸŒŸ.  

---

## ğŸŒ Connect with Me  
- GitHub: [Elitealeinx](https://github.com/Elitealeinx)  
- LinkedIn: *Add your profile here*  
