<profile>

<section name = "Vitis HLS Report for 'clefia_enc_Pipeline_ByteXor_label2'" level="0">
<item name = "Date">Tue Dec 13 15:06:37 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">enc_ip</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.824 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ByteXor_label2">5, 5, 2, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 65, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 81, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln124_fu_116_p2">+, 0, 0, 10, 2, 1</column>
<column name="addr_cmp_fu_125_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln123_fu_136_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="reuse_select_fu_150_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="rin_d0">xor, 0, 0, 8, 8, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="idx93_i_fu_46">9, 2, 2, 4</column>
<column name="reuse_addr_reg_fu_38">9, 2, 63, 126</column>
<column name="reuse_reg_fu_42">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="addr_cmp_reg_201">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="idx93_i_fu_46">2, 0, 2, 0</column>
<column name="reuse_addr_reg_fu_38">63, 0, 64, 1</column>
<column name="reuse_reg_fu_42">8, 0, 8, 0</column>
<column name="rin_addr_reg_195">2, 0, 4, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, clefia_enc_Pipeline_ByteXor_label2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, clefia_enc_Pipeline_ByteXor_label2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, clefia_enc_Pipeline_ByteXor_label2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, clefia_enc_Pipeline_ByteXor_label2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, clefia_enc_Pipeline_ByteXor_label2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, clefia_enc_Pipeline_ByteXor_label2, return value</column>
<column name="rin_address0">out, 4, ap_memory, rin, array</column>
<column name="rin_ce0">out, 1, ap_memory, rin, array</column>
<column name="rin_we0">out, 1, ap_memory, rin, array</column>
<column name="rin_d0">out, 8, ap_memory, rin, array</column>
<column name="rin_address1">out, 4, ap_memory, rin, array</column>
<column name="rin_ce1">out, 1, ap_memory, rin, array</column>
<column name="rin_q1">in, 8, ap_memory, rin, array</column>
<column name="rk_address0">out, 8, ap_memory, rk, array</column>
<column name="rk_ce0">out, 1, ap_memory, rk, array</column>
<column name="rk_q0">in, 8, ap_memory, rk, array</column>
</table>
</item>
</section>
</profile>
