// Seed: 3663337980
module module_0;
  assign id_2 = 1;
  id_14(
      .id_0(-1 == ~1 - -1),
      .id_1(id_12),
      .id_2(1),
      .id_3(id_1),
      .id_4(id_10),
      .id_5('b0 && -1),
      .id_6(id_8),
      .id_7(),
      .id_8(id_8)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5[-1 : 1] = 1 ? -1 : 1;
  always $display(-1);
  assign id_9 = id_9[-1];
  nor primCall (id_12, id_13, id_14, id_15, id_3, id_6, id_7, id_9);
  module_0 modCall_1 ();
  assign id_8  = -1'b0;
  assign id_13 = 1'b0 == id_11;
endmodule
