module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min);//

    wire [7:0] int1, int2;
    
    always @ (*) begin
        int1 = (a < b) ? a : b;
        int2 = (c < d) ? c : d;
        min = (int1 < int2) ? int1 : int2;
    end

endmodule
