Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 27 04:22:20 2023
| Host         : Denisa running 64-bit major release  (build 9200)
| Command      : report_methodology -file Nexys4_methodology_drc_routed.rpt -pb Nexys4_methodology_drc_routed.pb -rpx Nexys4_methodology_drc_routed.rpx
| Design       : Nexys4
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 136
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 31         |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 56         |
| TIMING-18 | Warning  | Missing input or output delay | 15         |
| TIMING-20 | Warning  | Non-clocked latch             | 34         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell center_button/counter[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) divizor/counter_reg[10]/CLR, divizor/counter_reg[11]/CLR, divizor/counter_reg[12]/CLR, divizor/counter_reg[13]/CLR, divizor/counter_reg[14]/CLR, divizor/counter_reg[15]/CLR, divizor/counter_reg[16]/CLR, divizor/counter_reg[17]/CLR, divizor/counter_reg[18]/CLR, divizor/counter_reg[19]/CLR, divizor/counter_reg[1]/CLR, divizor/counter_reg[20]/CLR, divizor/counter_reg[21]/CLR, divizor/counter_reg[22]/CLR, divizor/counter_reg[23]/CLR (the first 15 of 35 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell center_button/min[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/borrow_m_reg/CLR, numara_minute/min_reg[0]/CLR, numara_minute/min_reg[1]/CLR, numara_minute/min_reg[2]/CLR, numara_minute/min_reg[3]/CLR, numara_minute/min_reg[4]/CLR, numara_minute/min_reg[5]/CLR, numara_minute/min_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell center_button/sec[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/borrow_s_reg/CLR, numara_secunde/carry_s_reg/CLR, numara_secunde/sec_reg[0]/CLR, numara_secunde/sec_reg[1]/CLR, numara_secunde/sec_reg[2]/CLR, numara_secunde/sec_reg[3]/CLR, numara_secunde/sec_reg[4]/CLR, numara_secunde/sec_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[0]_C/CLR, numara_minute/count_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[1]_C/CLR, numara_minute/count_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[2]_C/CLR, numara_minute/count_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[3]_C/CLR, numara_minute/count_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[4]_C/CLR, numara_minute/count_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[5]_C/CLR, numara_minute/count_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[6]_C/CLR, numara_minute/count_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell numara_minute/count_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_minute/count_reg[7]_C/CLR, numara_minute/count_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[0]_C/CLR, numara_secunde/count_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[1]_C/CLR, numara_secunde/count_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[2]_C/CLR, numara_secunde/count_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[3]_C/CLR, numara_secunde/count_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[4]_C/CLR, numara_secunde/count_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell numara_secunde/count_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) numara_secunde/count_reg[5]_C/CLR, numara_secunde/count_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin bottom_button/X_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin bottom_button/Y_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin bottom_button/Z_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin center_button/X_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin center_button/Y_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin center_button/Z_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin numara_minute/borrow_m_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin numara_minute/count_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin numara_minute/min_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin numara_minute/min_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin numara_minute/min_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin numara_minute/min_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin numara_minute/min_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin numara_minute/min_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin numara_minute/min_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/borrow_s_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/carry_s_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/count_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/sec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/sec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/sec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/sec_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/sec_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin numara_secunde/sec_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin right_button/X_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin right_button/Y_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin right_button/Z_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin upper_button/X_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin upper_button/Y_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin upper_button/Z_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on cat[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on cat[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on cat[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on cat[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on cat[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on cat[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on cat[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch CU/count_enable_reg cannot be properly analyzed as its control pin CU/count_enable_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch CU/count_mode_reg cannot be properly analyzed as its control pin CU/count_mode_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch CU/led_alarm_reg cannot be properly analyzed as its control pin CU/led_alarm_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch CU/ssd_min_reg cannot be properly analyzed as its control pin CU/ssd_min_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch CU/ssd_sec_reg cannot be properly analyzed as its control pin CU/ssd_sec_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch numara_minute/count_reg[0]_LDC cannot be properly analyzed as its control pin numara_minute/count_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch numara_minute/count_reg[1]_LDC cannot be properly analyzed as its control pin numara_minute/count_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch numara_minute/count_reg[2]_LDC cannot be properly analyzed as its control pin numara_minute/count_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch numara_minute/count_reg[3]_LDC cannot be properly analyzed as its control pin numara_minute/count_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch numara_minute/count_reg[4]_LDC cannot be properly analyzed as its control pin numara_minute/count_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch numara_minute/count_reg[5]_LDC cannot be properly analyzed as its control pin numara_minute/count_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch numara_minute/count_reg[6]_LDC cannot be properly analyzed as its control pin numara_minute/count_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch numara_minute/count_reg[7]_LDC cannot be properly analyzed as its control pin numara_minute/count_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch numara_secunde/count_reg[0]_LDC cannot be properly analyzed as its control pin numara_secunde/count_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch numara_secunde/count_reg[1]_LDC cannot be properly analyzed as its control pin numara_secunde/count_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch numara_secunde/count_reg[2]_LDC cannot be properly analyzed as its control pin numara_secunde/count_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch numara_secunde/count_reg[3]_LDC cannot be properly analyzed as its control pin numara_secunde/count_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch numara_secunde/count_reg[4]_LDC cannot be properly analyzed as its control pin numara_secunde/count_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch numara_secunde/count_reg[5]_LDC cannot be properly analyzed as its control pin numara_secunde/count_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch transforma_minute/min_Unitati_reg[0] cannot be properly analyzed as its control pin transforma_minute/min_Unitati_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch transforma_minute/min_Unitati_reg[1] cannot be properly analyzed as its control pin transforma_minute/min_Unitati_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch transforma_minute/min_Unitati_reg[2] cannot be properly analyzed as its control pin transforma_minute/min_Unitati_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch transforma_minute/min_Unitati_reg[3] cannot be properly analyzed as its control pin transforma_minute/min_Unitati_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch transforma_minute/min_ZECI_reg[0] cannot be properly analyzed as its control pin transforma_minute/min_ZECI_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch transforma_minute/min_ZECI_reg[1] cannot be properly analyzed as its control pin transforma_minute/min_ZECI_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch transforma_minute/min_ZECI_reg[2] cannot be properly analyzed as its control pin transforma_minute/min_ZECI_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch transforma_minute/min_ZECI_reg[3] cannot be properly analyzed as its control pin transforma_minute/min_ZECI_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch transforma_secunde/sec_Unitati_reg[0] cannot be properly analyzed as its control pin transforma_secunde/sec_Unitati_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch transforma_secunde/sec_Unitati_reg[1] cannot be properly analyzed as its control pin transforma_secunde/sec_Unitati_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch transforma_secunde/sec_Unitati_reg[2] cannot be properly analyzed as its control pin transforma_secunde/sec_Unitati_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch transforma_secunde/sec_Unitati_reg[3] cannot be properly analyzed as its control pin transforma_secunde/sec_Unitati_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch transforma_secunde/sec_ZECI_reg[0] cannot be properly analyzed as its control pin transforma_secunde/sec_ZECI_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch transforma_secunde/sec_ZECI_reg[1] cannot be properly analyzed as its control pin transforma_secunde/sec_ZECI_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch transforma_secunde/sec_ZECI_reg[2] cannot be properly analyzed as its control pin transforma_secunde/sec_ZECI_reg[2]/G is not reached by a timing clock
Related violations: <none>


