// Seed: 1449858012
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_14;
  wire id_15;
  always @(1);
  always_latch @(posedge 1 or id_11 ^ id_14);
  module_0(
      id_8, id_6, id_4, id_4, id_9
  );
  wire id_16;
  xnor (id_9, id_4, id_2, id_10, id_11, id_5, id_13, id_8, id_14, id_7, id_1, id_6, id_15);
endmodule
