# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/full_add_1B/sim/full_add_1B.v" \
"../../../../project_1.ip_user_files/bd/full_add_1B/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../project_1.ip_user_files/bd/full_add_1B/ip/full_add_1B_xup_and2_1_1/sim/full_add_1B_xup_and2_1_1.v" \
"../../../../project_1.ip_user_files/bd/full_add_1B/ip/full_add_1B_xup_and2_2_1/sim/full_add_1B_xup_and2_2_1.v" \
"../../../../project_1.ip_user_files/bd/full_add_1B/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" \
"../../../../project_1.ip_user_files/bd/full_add_1B/ip/full_add_1B_xup_or3_0_1/sim/full_add_1B_xup_or3_0_1.v" \
"../../../../project_1.ip_user_files/bd/full_add_1B/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" \
"../../../../project_1.ip_user_files/bd/full_add_1B/ip/full_add_1B_xup_xor2_0_1/sim/full_add_1B_xup_xor2_0_1.v" \
"../../../../project_1.ip_user_files/bd/full_add_1B/ip/full_add_1B_xup_xor2_1_1/sim/full_add_1B_xup_xor2_1_1.v" \
"../../../../project_1.ip_user_files/bd/full_add_1B/ip/full_add_1B_xup_and2_0_2/sim/full_add_1B_xup_and2_0_2.v" \
"../../../../project_1.srcs/sources_1/bd/full_add_1B/hdl/full_add_1B_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
