// Seed: 1527345976
module module_0 #(
    parameter id_1 = 32'd99
);
  wire _id_1;
  tri [( module_0 ) : id_1] id_2;
  assign module_2.id_2 = 0;
  assign id_2 = -1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output wor id_2,
    output supply0 id_3
);
  timeunit 1ps / 1ps;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0  id_0,
    output logic id_1,
    output tri   id_2
);
  always @* begin : LABEL_0
    if (1 && -1'd0) begin : LABEL_1
      id_1 = id_0;
    end
  end
  module_0 modCall_1 ();
endmodule
