# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project5.3_VHDL.srcs/sources_1/new/clkdiv_vhdl.vhd" \
"../../../../Project5.3_VHDL.srcs/sources_1/new/dff_vhdl.vhd" \
"../../../../Project5.3_VHDL.srcs/sim_1/new/clkdiv_tb_vhdl.vhd" \

# Do not sort compile order
nosort
