("CVSL_NAND_AND:/\tCVSL_NAND_AND CMOS layout" (("open" (nil hierarchy "/{CMOS CVSL_NAND_AND layout }:a"))) (((-9.394 -16.346) (25.716 -0.356)) "a" "Virtuoso XL" 8))("CVSL_NAND_AND:/\tCVSL_NAND_AND CMOS schematic" (("open" (nil hierarchy "/{CMOS CVSL_NAND_AND schematic }:a"))) (((-4.55 -2.475) (1.7375 2.175)) "a" "Schematics" 5))("2_1_MUX_TG:/\t2_1_MUX_TG CMOS layout" (("open" (nil hierarchy "/{CMOS 2_1_MUX_TG layout }:a"))) (((-12.21 -33.318) (62.918 3.49)) "a" "Layout" 20))("CMOS_Inverter:/\tCMOS_Inverter CMOS schematic" (("open" (nil hierarchy "/{CMOS CMOS_Inverter schematic }:r"))) (((-0.6625 -1.425) (4.5375 2.425)) "r" "Schematics XL" 12))("TG:/\tTG CMOS schematic" (("open" (nil hierarchy "/{CMOS TG schematic }:r"))) (((0.85625 -2.325) (5.14375 0.85)) "r" "Schematics XL" 12))("2_1_MUX_TG_Test:/\t2_1_MUX_TG_Test CMOS schematic" (("open" (nil hierarchy "/{CMOS 2_1_MUX_TG_Test schematic }:a"))) (((-4.675 -5.175) (9.425 1.9875)) "a" "Schematics" 9))("2_1_MUX_TG:/\t2_1_MUX_TG CMOS schematic" (("open" (nil hierarchy "/{CMOS 2_1_MUX_TG schematic }:a"))) (((-0.74375 -2.81875) (5.16875 1.55625)) "a" "Schematics XL" 17))("AOI_122:/\tAOI_122 CMOS layout" (("open" (nil hierarchy "/{CMOS AOI_122 layout }:a"))) (((-16.714 -20.764) (26.042 -1.292)) "a" "Virtuoso XL" 13))("AOI_122:/\tAOI_122 CMOS schematic" (("open" (nil hierarchy "/{CMOS AOI_122 schematic }:a"))) (((-6.675 -4.29375) (5.8125 2.05625)) "a" "Schematics" 5))("TG:/\tTG CMOS layout" (("open" (nil hierarchy "/{CMOS TG layout }:a"))) (((-11.286 -9.714) (8.266 -0.81)) "a" "Virtuoso XL" 11))