<pb_type name="{N}SRL" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
  <clock  name="CLK" num_pins="1"/>
  <input  name="WE" num_pins="1"/>
  <input  name="A1" num_pins="1"/>
  <input  name="A2" num_pins="1"/>
  <input  name="A3" num_pins="1"/>
  <input  name="A4" num_pins="1"/>
  <input  name="A5" num_pins="1"/>
  <input  name="A6" num_pins="1"/>
  <input  name="DI1" num_pins="1"/>
  <input  name="DI2" num_pins="1"/>
  <output name="O5" num_pins="1"/>
  <output name="O6" num_pins="1"/>
  <output name="MC31" num_pins="1"/>

  <mode name="SRL32">
    <xi:include href="srlc32e_vpr.pb_type.xml" />
    <interconnect>
      <direct name="CLK" input="{N}SRL.CLK" output="SRLC32E_VPR.CLK"/>
      <direct name="WE" input="{N}SRL.WE" output="SRLC32E_VPR.CE"/>
      <direct name="DI1" input="{N}SRL.DI1" output="SRLC32E_VPR.D"/>
      <direct name="A2" input="{N}SRL.A2" output="SRLC32E_VPR.A[0]"/>
      <direct name="A3" input="{N}SRL.A3" output="SRLC32E_VPR.A[1]"/>
      <direct name="A4" input="{N}SRL.A4" output="SRLC32E_VPR.A[2]"/>
      <direct name="A5" input="{N}SRL.A5" output="SRLC32E_VPR.A[3]"/>
      <direct name="A6" input="{N}SRL.A6" output="SRLC32E_VPR.A[4]"/>
      <direct name="O6" input="SRLC32E_VPR.Q" output="{N}SRL.O6"/>
      <direct name="MC31" input="SRLC32E_VPR.Q31" output="{N}SRL.MC31"/>
    </interconnect>
  </mode>

  <!-- TODO: Mode for 2x SRL16 -->

  <metadata>
    <meta name="fasm_prefix">
      {N}LUT
    </meta>
  </metadata>
</pb_type>
