// Seed: 1609639008
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_4 = id_3 == 1, id_5, id_6;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri0 id_7
);
  if (id_2) wire id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2;
  supply1 id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_2, id_3;
endmodule
