<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::TargetRegisterInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1TargetRegisterInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1TargetRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetRegisterInfo Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::TargetRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1TargetRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1TargetRegisterInfo_inherit__map" id="llvm_1_1TargetRegisterInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MCRegisterInfo.html" title="llvm::MCRegisterInfo" alt="" coords="14,5,154,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::TargetRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterInfo__coll__graph.png" border="0" usemap="#llvm_1_1TargetRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1TargetRegisterInfo_coll__map" id="llvm_1_1TargetRegisterInfo_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MCRegisterInfo.html" title="llvm::MCRegisterInfo" alt="" coords="14,5,154,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a5f3578b3db9bb49d5d3ac5d282b35034"><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *const *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">regclass_iterator</a></td></tr>
<tr class="separator:a5f3578b3db9bb49d5d3ac5d282b35034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classllvm_1_1MCRegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1MCRegisterInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td></tr>
<tr class="memitem:acdc03cedcc1259bcc6323de9f8b21a14 inherit pub_types_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a></td></tr>
<tr class="separator:acdc03cedcc1259bcc6323de9f8b21a14 inherit pub_types_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ae9aacd409bfca45edfcd7bb432d3f1fe"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae9aacd409bfca45edfcd7bb432d3f1fe">getMinimalPhysRegClass</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT=<a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>) const </td></tr>
<tr class="separator:ae9aacd409bfca45edfcd7bb432d3f1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa573a1c4e113a51ce990eac6b25913a0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:aa573a1c4e113a51ce990eac6b25913a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898522ee86f889330a6283638efb1c53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a898522ee86f889330a6283638efb1c53">getAllocatableSet</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC=NULL) const </td></tr>
<tr class="separator:a898522ee86f889330a6283638efb1c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6638eb106558e0fc04b8cfdea71b59a3"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6638eb106558e0fc04b8cfdea71b59a3">getCostPerUse</a> (unsigned RegNo) const </td></tr>
<tr class="separator:a6638eb106558e0fc04b8cfdea71b59a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3adf149b595b297d3acb46f7e3aa8ed"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">isInAllocatableClass</a> (unsigned RegNo) const </td></tr>
<tr class="separator:aa3adf149b595b297d3acb46f7e3aa8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f921176e810b56f96c25373f191f8b"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">getSubRegIndexName</a> (unsigned SubIdx) const </td></tr>
<tr class="separator:a66f921176e810b56f96c25373f191f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b2a131c499e5deb4b2ddc5582fb297"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">getSubRegIndexLaneMask</a> (unsigned SubIdx) const </td></tr>
<tr class="separator:a42b2a131c499e5deb4b2ddc5582fb297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfabab6dab1bb6dbf7330908c5f1c7e3"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">getCoveringLanes</a> () const </td></tr>
<tr class="separator:abfabab6dab1bb6dbf7330908c5f1c7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fac7ec2f43b802397b65018bda0040e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">regsOverlap</a> (unsigned regA, unsigned regB) const </td></tr>
<tr class="separator:a4fac7ec2f43b802397b65018bda0040e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2b26ed3cdd4cee469fa067d4f17447"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7d2b26ed3cdd4cee469fa067d4f17447">hasRegUnit</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned RegUnit) const </td></tr>
<tr class="memdesc:a7d2b26ed3cdd4cee469fa067d4f17447"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasRegUnit - Returns true if Reg contains RegUnit.  <a href="#a7d2b26ed3cdd4cee469fa067d4f17447">More...</a><br /></td></tr>
<tr class="separator:a7d2b26ed3cdd4cee469fa067d4f17447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53a385b86237b961ccc18a8701ae588"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae53a385b86237b961ccc18a8701ae588">getCalleeSavedRegs</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF=0) const =0</td></tr>
<tr class="separator:ae53a385b86237b961ccc18a8701ae588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdc1cffc65c3d42ac4c8f5003679071"><td class="memItemLeft" align="right" valign="top">virtual const uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#abbdc1cffc65c3d42ac4c8f5003679071">getCallPreservedMask</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a>) const </td></tr>
<tr class="separator:abbdc1cffc65c3d42ac4c8f5003679071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82390447c4d818e9ba87147186f2bc9a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const =0</td></tr>
<tr class="separator:a82390447c4d818e9ba87147186f2bc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2112296600ed4c01c2554d6dfb79f4c"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">getMatchingSuperReg</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned SubIdx, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:ac2112296600ed4c01c2554d6dfb79f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e02f92695e5d3efbcaae998f26449ab"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">getMatchingSuperRegClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="README-MMX_8txt.html#a3ad3364146e84278b88b599af47d04be">A</a>, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="README-SSE_8txt.html#ae4fc04ed6dada80f18cf31ea36fa91c6">B</a>, unsigned Idx) const </td></tr>
<tr class="separator:a9e02f92695e5d3efbcaae998f26449ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4031f241d28a0a91266e6d83de2758c7"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">getSubClassWithSubReg</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, unsigned Idx) const </td></tr>
<tr class="separator:a4031f241d28a0a91266e6d83de2758c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebdc56bddb36fb1a2e088f1ddd9eac2"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices</a> (unsigned <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a>, unsigned <a class="el" href="Target_2X86_2README_8txt.html#a1e7bd915473225b501b5ca9c08095a87">b</a>) const </td></tr>
<tr class="separator:a0ebdc56bddb36fb1a2e088f1ddd9eac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0794c3a256229574adc89d3aff09c08"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac0794c3a256229574adc89d3aff09c08">getCommonSuperRegClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCA, unsigned SubA, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCB, unsigned SubB, unsigned &amp;PreA, unsigned &amp;PreB) const </td></tr>
<tr class="separator:ac0794c3a256229574adc89d3aff09c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e727502aaf54bbd6564e06f6c38f132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a> () const </td></tr>
<tr class="separator:a1e727502aaf54bbd6564e06f6c38f132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773f00b289b2eef69a1b26c350d32332"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a> () const </td></tr>
<tr class="separator:a773f00b289b2eef69a1b26c350d32332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a901f12fea3fdd4fb7cdffbe494842"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">getNumRegClasses</a> () const </td></tr>
<tr class="separator:a31a901f12fea3fdd4fb7cdffbe494842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e765860317332f714b0f7b447663632"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a> (unsigned <a class="el" href="Target_2X86_2README_8txt.html#aef81082cf9452d44c4d47e547bd4f3d1">i</a>) const </td></tr>
<tr class="separator:a6e765860317332f714b0f7b447663632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97605349dfd657633ef8afb8c1afa9a6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">getCommonSubClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="README-MMX_8txt.html#a3ad3364146e84278b88b599af47d04be">A</a>, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="README-SSE_8txt.html#ae4fc04ed6dada80f18cf31ea36fa91c6">B</a>) const </td></tr>
<tr class="separator:a97605349dfd657633ef8afb8c1afa9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3a814040f5e721a08d8b9b277b3fec"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0b3a814040f5e721a08d8b9b277b3fec">getPointerRegClass</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, unsigned Kind=0) const </td></tr>
<tr class="separator:a0b3a814040f5e721a08d8b9b277b3fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b32c0e7e180ae70b1e24695ad280b00"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9b32c0e7e180ae70b1e24695ad280b00">getCrossCopyRegClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a9b32c0e7e180ae70b1e24695ad280b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f9853531f52b368572f9933ebd6de6"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac8f9853531f52b368572f9933ebd6de6">getLargestLegalSuperClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:ac8f9853531f52b368572f9933ebd6de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe970f60219cf069303ba0a1bf66919f"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#afe970f60219cf069303ba0a1bf66919f">getRegPressureLimit</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:afe970f60219cf069303ba0a1bf66919f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55dc7cf067f4fdc07a902ca0f3e3a87d"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const =0</td></tr>
<tr class="memdesc:a55dc7cf067f4fdc07a902ca0f3e3a87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the weight in units of pressure for this register class.  <a href="#a55dc7cf067f4fdc07a902ca0f3e3a87d">More...</a><br /></td></tr>
<tr class="separator:a55dc7cf067f4fdc07a902ca0f3e3a87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d52ba3366d25ff35ad6687bc5c0afd"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">getRegUnitWeight</a> (unsigned RegUnit) const =0</td></tr>
<tr class="memdesc:ab1d52ba3366d25ff35ad6687bc5c0afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the weight in units of pressure for this register unit.  <a href="#ab1d52ba3366d25ff35ad6687bc5c0afd">More...</a><br /></td></tr>
<tr class="separator:ab1d52ba3366d25ff35ad6687bc5c0afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f68bd50142729a84434a02436bb7b46"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">getNumRegPressureSets</a> () const =0</td></tr>
<tr class="memdesc:a0f68bd50142729a84434a02436bb7b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dimensions of register pressure.  <a href="#a0f68bd50142729a84434a02436bb7b46">More...</a><br /></td></tr>
<tr class="separator:a0f68bd50142729a84434a02436bb7b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2bb9e82e28af11ea7a7deaef40aea4"><td class="memItemLeft" align="right" valign="top">virtual const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">getRegPressureSetName</a> (unsigned Idx) const =0</td></tr>
<tr class="memdesc:a3c2bb9e82e28af11ea7a7deaef40aea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the name of this register unit pressure set.  <a href="#a3c2bb9e82e28af11ea7a7deaef40aea4">More...</a><br /></td></tr>
<tr class="separator:a3c2bb9e82e28af11ea7a7deaef40aea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399ed64cd4e9f067fd17ced884e15894"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a399ed64cd4e9f067fd17ced884e15894">getRegPressureSetLimit</a> (unsigned Idx) const =0</td></tr>
<tr class="separator:a399ed64cd4e9f067fd17ced884e15894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8705cbdb90fa57e99be882bf39c2983f"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">getRegClassPressureSets</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const =0</td></tr>
<tr class="separator:a8705cbdb90fa57e99be882bf39c2983f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890f0083e12db63b68eb74781d16230e"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">getRegUnitPressureSets</a> (unsigned RegUnit) const =0</td></tr>
<tr class="separator:a890f0083e12db63b68eb74781d16230e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c12cc1be1d65659cf546c544f1a5e1e"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7c12cc1be1d65659cf546c544f1a5e1e">getRegAllocationHints</a> (unsigned VirtReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt; Order, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt; &amp;Hints, const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, const <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=0) const </td></tr>
<tr class="separator:a7c12cc1be1d65659cf546c544f1a5e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efb4d5eed06061710fbaaa7a3f64e4d"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5efb4d5eed06061710fbaaa7a3f64e4d">avoidWriteAfterWrite</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a5efb4d5eed06061710fbaaa7a3f64e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092ed193726c24f9a70322dabb3c4fbc"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a092ed193726c24f9a70322dabb3c4fbc">UpdateRegAllocHint</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned NewReg, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a092ed193726c24f9a70322dabb3c4fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dffe4b1c9f6b9f85a9448c1c8b16a9b"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6dffe4b1c9f6b9f85a9448c1c8b16a9b">requiresRegisterScavenging</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a6dffe4b1c9f6b9f85a9448c1c8b16a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5822faad1476d8c4f7d6da249a0e6a1f"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5822faad1476d8c4f7d6da249a0e6a1f">useFPForScavengingIndex</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a5822faad1476d8c4f7d6da249a0e6a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f0c6b9dfbaa9e6a10f15768e772029"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a27f0c6b9dfbaa9e6a10f15768e772029">requiresFrameIndexScavenging</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a27f0c6b9dfbaa9e6a10f15768e772029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b80d824b4e3c38846e4d7b2b463867"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1b80d824b4e3c38846e4d7b2b463867">requiresVirtualBaseRegisters</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:ab1b80d824b4e3c38846e4d7b2b463867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682bb9e1dd89cc28f032ee568aff0acb"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a682bb9e1dd89cc28f032ee568aff0acb">hasReservedSpillSlot</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIdx) const </td></tr>
<tr class="separator:a682bb9e1dd89cc28f032ee568aff0acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6dee4ffc5865c1a7c0e64d1347f190a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac6dee4ffc5865c1a7c0e64d1347f190a">trackLivenessAfterRegAlloc</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:ac6dee4ffc5865c1a7c0e64d1347f190a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8e30b3e759b1283c5fbda668190ee6"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adf8e30b3e759b1283c5fbda668190ee6">needsStackRealignment</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:adf8e30b3e759b1283c5fbda668190ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c3a08055fda404d8d0ce0f0daf5658"><td class="memItemLeft" align="right" valign="top">virtual int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a62c3a08055fda404d8d0ce0f0daf5658">getFrameIndexInstrOffset</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Idx) const </td></tr>
<tr class="separator:a62c3a08055fda404d8d0ce0f0daf5658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2ad0d16e2091a054427ae1c399ad8f"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adb2ad0d16e2091a054427ae1c399ad8f">needsFrameBaseReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int64_t Offset) const </td></tr>
<tr class="separator:adb2ad0d16e2091a054427ae1c399ad8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff3defd0102c3138e58d4e28e8e943f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6ff3defd0102c3138e58d4e28e8e943f">materializeFrameBaseRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, unsigned BaseReg, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIdx, int64_t Offset) const </td></tr>
<tr class="separator:a6ff3defd0102c3138e58d4e28e8e943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabffd296e83a5d7ecd59255ab234f04f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aabffd296e83a5d7ecd59255ab234f04f">resolveFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned BaseReg, int64_t Offset) const </td></tr>
<tr class="separator:aabffd296e83a5d7ecd59255ab234f04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d7d13a35348f2576a8fac1367b8f34"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a24d7d13a35348f2576a8fac1367b8f34">isFrameOffsetLegal</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int64_t Offset) const </td></tr>
<tr class="separator:a24d7d13a35348f2576a8fac1367b8f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496babb541bb625fbea5a69ad79e1bff"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a496babb541bb625fbea5a69ad79e1bff">saveScavengerRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;UseMI, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:a496babb541bb625fbea5a69ad79e1bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9359d5bee477a5c7a33e638db953e9b5"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9359d5bee477a5c7a33e638db953e9b5">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SPAdj, unsigned FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS=NULL) const =0</td></tr>
<tr class="separator:a9359d5bee477a5c7a33e638db953e9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4c228322f39803f16b2f49d18b0efe"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a2a4c228322f39803f16b2f49d18b0efe">getFrameRegister</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const =0</td></tr>
<tr class="memdesc:a2a4c228322f39803f16b2f49d18b0efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug information queries.  <a href="#a2a4c228322f39803f16b2f49d18b0efe">More...</a><br /></td></tr>
<tr class="separator:a2a4c228322f39803f16b2f49d18b0efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c3fb49fc2221506cccf26bdce3922d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa5c3fb49fc2221506cccf26bdce3922d">getCompactUnwindRegNum</a> (unsigned, bool) const </td></tr>
<tr class="separator:aa5c3fb49fc2221506cccf26bdce3922d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MCRegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MCRegisterInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></td></tr>
<tr class="memitem:a76d3a52777454f55b108031d3244e08d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a76d3a52777454f55b108031d3244e08d">InitMCRegisterInfo</a> (const <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *D, unsigned NR, unsigned RA, unsigned PC, const <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, unsigned <a class="el" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>, const uint16_t(*RURoots)[2], unsigned NRU, const <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *DL, const char *Strings, const uint16_t *SubIndices, unsigned NumIndices, const <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges, const uint16_t *RET)</td></tr>
<tr class="memdesc:a76d3a52777454f55b108031d3244e08d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>, called by TableGen auto-generated routines. <em>DO NOT USE</em>.  <a href="#a76d3a52777454f55b108031d3244e08d">More...</a><br /></td></tr>
<tr class="separator:a76d3a52777454f55b108031d3244e08d inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c254cf3539a51c7d3170e13e84e471 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a> (const <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, unsigned Size, bool isEH)</td></tr>
<tr class="memdesc:ab7c254cf3539a51c7d3170e13e84e471 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize LLVM register to Dwarf register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>.  <a href="#ab7c254cf3539a51c7d3170e13e84e471">More...</a><br /></td></tr>
<tr class="separator:ab7c254cf3539a51c7d3170e13e84e471 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b44c113e5e36696965e0a8e237d8644 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a> (const <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, unsigned Size, bool isEH)</td></tr>
<tr class="memdesc:a1b44c113e5e36696965e0a8e237d8644 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize Dwarf register to LLVM register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>.  <a href="#a1b44c113e5e36696965e0a8e237d8644">More...</a><br /></td></tr>
<tr class="separator:a1b44c113e5e36696965e0a8e237d8644 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3252bc2159a64bbcdbae4691fa6873 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">mapLLVMRegToSEHReg</a> (unsigned LLVMReg, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SEHReg)</td></tr>
<tr class="separator:a6f3252bc2159a64bbcdbae4691fa6873 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58ba5238412b89eed1c5703a7e81f11 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11">getRARegister</a> () const </td></tr>
<tr class="memdesc:ac58ba5238412b89eed1c5703a7e81f11 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should return the register where the return address can be found.  <a href="#ac58ba5238412b89eed1c5703a7e81f11">More...</a><br /></td></tr>
<tr class="separator:ac58ba5238412b89eed1c5703a7e81f11 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14a8d1bffbc5b4fc4579f9a6f070ed inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">getProgramCounter</a> () const </td></tr>
<tr class="memdesc:a5f14a8d1bffbc5b4fc4579f9a6f070ed inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register which is the program counter.  <a href="#a5f14a8d1bffbc5b4fc4579f9a6f070ed">More...</a><br /></td></tr>
<tr class="separator:a5f14a8d1bffbc5b4fc4579f9a6f070ed inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efe15a7dbeb71e4e264b7ba17ad4556 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">operator[]</a> (unsigned RegNo) const </td></tr>
<tr class="separator:a5efe15a7dbeb71e4e264b7ba17ad4556 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7cad509d92fdb8e99164fd5bfe96f7 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">get</a> (unsigned RegNo) const </td></tr>
<tr class="memdesc:aea7cad509d92fdb8e99164fd5bfe96f7 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a get method, equivalent to [], but more useful with a pointer to this object.  <a href="#aea7cad509d92fdb8e99164fd5bfe96f7">More...</a><br /></td></tr>
<tr class="separator:aea7cad509d92fdb8e99164fd5bfe96f7 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77f29dbf27c325e25aae091aba01c2a inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned Idx) const </td></tr>
<tr class="memdesc:af77f29dbf27c325e25aae091aba01c2a inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register number of sub-register "Index" for physical register RegNo. Return zero if the sub-register does not exist.  <a href="#af77f29dbf27c325e25aae091aba01c2a">More...</a><br /></td></tr>
<tr class="separator:af77f29dbf27c325e25aae091aba01c2a inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f4bfd683b0c4a44aa6a220d60b1f6f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">getMatchingSuperReg</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned SubIdx, const <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) const </td></tr>
<tr class="memdesc:ab4f4bfd683b0c4a44aa6a220d60b1f6f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <a href="#ab4f4bfd683b0c4a44aa6a220d60b1f6f">More...</a><br /></td></tr>
<tr class="separator:ab4f4bfd683b0c4a44aa6a220d60b1f6f inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4879cb93d8065ac38108eefad3ef7c inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c">getSubRegIndex</a> (unsigned RegNo, unsigned SubRegNo) const </td></tr>
<tr class="memdesc:a8a4879cb93d8065ac38108eefad3ef7c inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a given register pair, return the sub-register index if the second register is a sub-register of the first. Return zero otherwise.  <a href="#a8a4879cb93d8065ac38108eefad3ef7c">More...</a><br /></td></tr>
<tr class="separator:a8a4879cb93d8065ac38108eefad3ef7c inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe09c3c06e7ff022652102bdeaba8cbd inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd">getSubRegIdxSize</a> (unsigned Idx) const </td></tr>
<tr class="memdesc:afe09c3c06e7ff022652102bdeaba8cbd inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of the bit range covered by a sub-register index. If the index isn't continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1.  <a href="#afe09c3c06e7ff022652102bdeaba8cbd">More...</a><br /></td></tr>
<tr class="separator:afe09c3c06e7ff022652102bdeaba8cbd inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56eef3d36297a47c67683d39beaac75 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75">getSubRegIdxOffset</a> (unsigned Idx) const </td></tr>
<tr class="memdesc:ae56eef3d36297a47c67683d39beaac75 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset of the bit range covered by a sub-register index. If an Offset doesn't make sense (the index isn't continuous, or is used to access sub-registers at different offsets), return -1.  <a href="#ae56eef3d36297a47c67683d39beaac75">More...</a><br /></td></tr>
<tr class="separator:ae56eef3d36297a47c67683d39beaac75 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2546a53db9bdb717a20f9786b1c06137 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">getName</a> (unsigned RegNo) const </td></tr>
<tr class="memdesc:a2546a53db9bdb717a20f9786b1c06137 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the human-readable symbolic target-specific name for the specified physical register.  <a href="#a2546a53db9bdb717a20f9786b1c06137">More...</a><br /></td></tr>
<tr class="separator:a2546a53db9bdb717a20f9786b1c06137 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e9a625f708912164f16c178ceb97d7 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a> () const </td></tr>
<tr class="memdesc:a56e9a625f708912164f16c178ceb97d7 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers this target has (useful for sizing arrays holding per register information)  <a href="#a56e9a625f708912164f16c178ceb97d7">More...</a><br /></td></tr>
<tr class="separator:a56e9a625f708912164f16c178ceb97d7 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28291bd03f41eb4a3b7bafc1a56be086 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a> () const </td></tr>
<tr class="memdesc:a28291bd03f41eb4a3b7bafc1a56be086 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op sub-register, while 1 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086" title="Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...">getNumSubRegIndices()</a> - 1 represent real sub-registers.  <a href="#a28291bd03f41eb4a3b7bafc1a56be086">More...</a><br /></td></tr>
<tr class="separator:a28291bd03f41eb4a3b7bafc1a56be086 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3dc2763e3a8855709d186966654062 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">getNumRegUnits</a> () const </td></tr>
<tr class="memdesc:aaf3dc2763e3a8855709d186966654062 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of (native) register units in the target. Register units are numbered from 0 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062" title="Return the number of (native) register units in the target. Register units are numbered from 0 to get...">getNumRegUnits()</a> - 1. They can be accessed through <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> defined below.  <a href="#aaf3dc2763e3a8855709d186966654062">More...</a><br /></td></tr>
<tr class="separator:aaf3dc2763e3a8855709d186966654062 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d330e923a5138ddb044a6ffb5d5747 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747">getDwarfRegNum</a> (unsigned RegNum, bool isEH) const </td></tr>
<tr class="memdesc:ac1d330e923a5138ddb044a6ffb5d5747 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent dwarf register number. Returns -1 if there is no equivalent value. The second parameter allows targets to use different numberings for EH info and debugging info.  <a href="#ac1d330e923a5138ddb044a6ffb5d5747">More...</a><br /></td></tr>
<tr class="separator:ac1d330e923a5138ddb044a6ffb5d5747 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643e75ef1d7bd06046c124d50bfeee9a inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a">getLLVMRegNum</a> (unsigned RegNum, bool isEH) const </td></tr>
<tr class="memdesc:a643e75ef1d7bd06046c124d50bfeee9a inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a dwarf register back to a target register.  <a href="#a643e75ef1d7bd06046c124d50bfeee9a">More...</a><br /></td></tr>
<tr class="separator:a643e75ef1d7bd06046c124d50bfeee9a inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ceef2c7709c42f26832b0ad90eeabf inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf">getSEHRegNum</a> (unsigned RegNum) const </td></tr>
<tr class="memdesc:ae4ceef2c7709c42f26832b0ad90eeabf inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent SEH register number. Returns LLVM register number if there is no equivalent value.  <a href="#ae4ceef2c7709c42f26832b0ad90eeabf">More...</a><br /></td></tr>
<tr class="separator:ae4ceef2c7709c42f26832b0ad90eeabf inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4940379d80a13e48a038f081facc0606 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a4940379d80a13e48a038f081facc0606">regclass_begin</a> () const </td></tr>
<tr class="separator:a4940379d80a13e48a038f081facc0606 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0018abfc135da1eb34b93823fef60262 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0018abfc135da1eb34b93823fef60262">regclass_end</a> () const </td></tr>
<tr class="separator:a0018abfc135da1eb34b93823fef60262 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3682921f3ab9d40220d90e8b1e2f8422 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a3682921f3ab9d40220d90e8b1e2f8422">getNumRegClasses</a> () const </td></tr>
<tr class="separator:a3682921f3ab9d40220d90e8b1e2f8422 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07ebfa86b4d5bf5386e1ac07d62b2bd inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac07ebfa86b4d5bf5386e1ac07d62b2bd">getRegClass</a> (unsigned <a class="el" href="Target_2X86_2README_8txt.html#aef81082cf9452d44c4d47e547bd4f3d1">i</a>) const </td></tr>
<tr class="memdesc:ac07ebfa86b4d5bf5386e1ac07d62b2bd inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register class associated with the enumeration value. See class <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a>.  <a href="#ac07ebfa86b4d5bf5386e1ac07d62b2bd">More...</a><br /></td></tr>
<tr class="separator:ac07ebfa86b4d5bf5386e1ac07d62b2bd inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf596e85e5b5d4dae9219b9daee7ba8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">getEncodingValue</a> (unsigned RegNo) const </td></tr>
<tr class="memdesc:a1cf596e85e5b5d4dae9219b9daee7ba8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the encoding for RegNo.  <a href="#a1cf596e85e5b5d4dae9219b9daee7ba8">More...</a><br /></td></tr>
<tr class="separator:a1cf596e85e5b5d4dae9219b9daee7ba8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ba10e9a8cf6231c01fa72a99571674 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674">isSubRegister</a> (unsigned RegA, unsigned RegB) const </td></tr>
<tr class="memdesc:ac5ba10e9a8cf6231c01fa72a99571674 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA.  <a href="#ac5ba10e9a8cf6231c01fa72a99571674">More...</a><br /></td></tr>
<tr class="separator:ac5ba10e9a8cf6231c01fa72a99571674 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab473cdc9fb7554bc7375f20d76561e8e inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">isSuperRegister</a> (unsigned RegA, unsigned RegB) const </td></tr>
<tr class="memdesc:ab473cdc9fb7554bc7375f20d76561e8e inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA.  <a href="#ab473cdc9fb7554bc7375f20d76561e8e">More...</a><br /></td></tr>
<tr class="separator:ab473cdc9fb7554bc7375f20d76561e8e inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5355c911ca9fc5ca213328a57c33afc8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">isSubRegisterEq</a> (unsigned RegA, unsigned RegB) const </td></tr>
<tr class="memdesc:a5355c911ca9fc5ca213328a57c33afc8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA or if RegB == RegA.  <a href="#a5355c911ca9fc5ca213328a57c33afc8">More...</a><br /></td></tr>
<tr class="separator:a5355c911ca9fc5ca213328a57c33afc8 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168415f7a4118984e9739a35b12429c3 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">isSuperRegisterEq</a> (unsigned RegA, unsigned RegB) const </td></tr>
<tr class="memdesc:a168415f7a4118984e9739a35b12429c3 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA or if RegB == RegA.  <a href="#a168415f7a4118984e9739a35b12429c3">More...</a><br /></td></tr>
<tr class="separator:a168415f7a4118984e9739a35b12429c3 inherit pub_methods_classllvm_1_1MCRegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acd7ff2004156240432b82c305aab07db"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</td></tr>
<tr class="separator:acd7ff2004156240432b82c305aab07db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419e521c9378d4d7b86fa6f2d8e440f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">stackSlot2Index</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</td></tr>
<tr class="separator:a419e521c9378d4d7b86fa6f2d8e440f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420c6d2de82c6ca3240913a039f4f23b"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">index2StackSlot</a> (<a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI)</td></tr>
<tr class="separator:a420c6d2de82c6ca3240913a039f4f23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055858b14215864ed367a8db6c19d6f6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</td></tr>
<tr class="separator:a055858b14215864ed367a8db6c19d6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62c5ea35b71f9020caa94340bc78f37"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</td></tr>
<tr class="separator:ae62c5ea35b71f9020caa94340bc78f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f7275b32d79810c71102ca390273f3"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">virtReg2Index</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</td></tr>
<tr class="separator:aa0f7275b32d79810c71102ca390273f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70cd177cd3198c912817a21f373b5651"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">index2VirtReg</a> (unsigned Index)</td></tr>
<tr class="separator:a70cd177cd3198c912817a21f373b5651"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a6cb19789f969abd75e9d5601220a6b10"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6cb19789f969abd75e9d5601220a6b10">TargetRegisterInfo</a> (const <a class="el" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *ID, <a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> RegClassBegin, <a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> RegClassEnd, const char *const *SRINames, const unsigned *SRILaneMasks, unsigned CoveringLanes)</td></tr>
<tr class="separator:a6cb19789f969abd75e9d5601220a6b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5caef09edefc28aefe75a57b51e9e3"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">~TargetRegisterInfo</a> ()</td></tr>
<tr class="separator:a5c5caef09edefc28aefe75a57b51e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab80aa87a64e6b7bc8bf5f62c9993d67b"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">composeSubRegIndicesImpl</a> (unsigned, unsigned) const </td></tr>
<tr class="memdesc:ab80aa87a64e6b7bc8bf5f62c9993d67b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overridden by TableGen in targets that have sub-registers.  <a href="#ab80aa87a64e6b7bc8bf5f62c9993d67b">More...</a><br /></td></tr>
<tr class="separator:ab80aa87a64e6b7bc8bf5f62c9993d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> base class - We assume that the target defines a static array of TargetRegisterDesc objects that represent all of the machine registers that the target has. As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00219">219</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a5f3578b3db9bb49d5d3ac5d282b35034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* const* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">llvm::TargetRegisterInfo::regclass_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00221">221</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6cb19789f969abd75e9d5601220a6b10"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetRegisterInfo::TargetRegisterInfo </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *&#160;</td>
          <td class="paramname"><em>ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td>
          <td class="paramname"><em>RegClassBegin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td>
          <td class="paramname"><em>RegClassEnd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const char *const *&#160;</td>
          <td class="paramname"><em>SRINames</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const unsigned *&#160;</td>
          <td class="paramname"><em>SRILaneMasks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>CoveringLanes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00023">23</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a5c5caef09edefc28aefe75a57b51e9e3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetRegisterInfo::~TargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00034">34</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a5efb4d5eed06061710fbaaa7a3f64e4d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::avoidWriteAfterWrite </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>avoidWriteAfterWrite - Return true if the register allocator should avoid writing a register from RC in two consecutive instructions. This can avoid pipeline stalls on certain architectures. It does cause increased register pressure, though. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00660">660</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ebdc56bddb36fb1a2e088f1ddd9eac2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::composeSubRegIndices </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>composeSubRegIndices - Return the subregister index you get from composing two subregister indices.</p>
<p>The special null sub-register index composes as the identity.</p>
<p>If R:a:b is the same register as R:c, then composeSubRegIndices(a, b) returns c. Note that composeSubRegIndices does not tell you about illegal compositions. If R does not have a subreg a, or R:a does not have a subreg b, composeSubRegIndices doesn't tell you.</p>
<p>The <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a> register Q0 has two D subregs dsub_0:D0 and dsub_1:D1. It also has ssub_0:S0 - ssub_3:S3 subregs. If you compose subreg indices dsub_1, ssub_0 you get ssub_2. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00503">503</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="Target_2ARM_2README_8txt_source.html#l00396">b</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00201">getCommonSuperRegClass()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00069">llvm::MachineOperand::substVirtReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab80aa87a64e6b7bc8bf5f62c9993d67b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::composeSubRegIndicesImpl </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Overridden by TableGen in targets that have sub-registers. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00511">511</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a9359d5bee477a5c7a33e638db953e9b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em> = <code>NULL</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>eliminateFrameIndex - This method must be overriden to eliminate abstract frame indices from instructions which may use them. The instruction referenced by the iterator contains an MO_FrameIndex operand which must be eliminated by this method. This method may modify or replace the specified instruction, as long as it keeps the iterator pointing at the finished product. SPAdj is the <a class="el" href="namespacellvm_1_1SP.html">SP</a> adjustment due to call frame setup instruction. FIOperandNum is the FI operand number. </p>

<p>Referenced by <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00386">AdjustStackOffset()</a>, <a class="el" href="NVPTXPrologEpilogPass_8cpp_source.html#l00041">llvm::createNVPTXPrologEpilogPass()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00361">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="aa573a1c4e113a51ce990eac6b25913a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getAllocatableClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getAllocatableClass - Return the maximal subclass of the given register class that is alloctable, or NULL. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00087">87</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00049">llvm::countTrailingZeros()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00553">getNumRegClasses()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00559">getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00151">llvm::TargetRegisterClass::getSubClassMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00100">llvm::TargetRegisterClass::isAllocatable()</a>.</p>

<p>Referenced by <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00138">getAllocatableSet()</a>, and <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>.</p>

</div>
</div>
<a class="anchor" id="a898522ee86f889330a6283638efb1c53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> TargetRegisterInfo::getAllocatableSet </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em> = <code>NULL</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getAllocatableSet - Returns a bitset indexed by register number indicating if a register is allocatable or not. If a register class is specified, returns the subset for the class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00138">138</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00313">llvm::BitVector::flip()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00087">getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00130">getAllocatableSetForRC()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00359">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00550">regclass_begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00551">regclass_end()</a>.</p>

<p>Referenced by <a class="el" href="MipsDelaySlotFiller_8cpp_source.html#l00271">addLiveInRegs()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00116">llvm::AggressiveAntiDepBreaker::AggressiveAntiDepBreaker()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00275">CriticalPathStep()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00361">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="ae53a385b86237b961ccc18a8701ae588"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* llvm::TargetRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em> = <code>0</code></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCalleeSavedRegs - Return a null-terminated list of all of the callee saved registers on this target. The register should be in the order of desired callee-save stack frame offset. The first register is closest to the incoming stack pointer if stack grows down, and vice versa. </p>

<p>Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00392">DoesModifyCalleeSavedReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00070">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00102">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00566">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00065">llvm::SystemZFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00044">llvm::CriticalAntiDepBreaker::StartBlock()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00146">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01860">llvm::tryFoldSPUpdateIntoPushPop()</a>.</p>

</div>
</div>
<a class="anchor" id="abbdc1cffc65c3d42ac4c8f5003679071"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const uint32_t* llvm::TargetRegisterInfo::getCallPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCallPreservedMask - Return a mask of call-preserved registers for the given calling convention on the current sub-target. The mask should include all call-preserved aliases. This is used by the register allocator to determine which registers can be live across a call.</p>
<p>The mask is an array containing (TRI::getNumRegs()+31)/32 entries. A set bit indicates that all bits of the corresponding register are preserved across the function call. The bit mask is expected to be sub-register complete, i.e. if A is preserved, so are all its sub-registers.</p>
<p>Bits are numbered from the LSB, so the bit for physical register Reg can be found as (Mask[Reg / 32] &gt;&gt; Reg % 32) &amp; 1.</p>
<p>A NULL pointer means that no register mask will be used, and call instructions should use implicit-def operands to indicate call clobbered registers. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00444">444</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15258">checkAndUpdateEFLAGSKill()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02479">EmitTailCallStoreRetAddr()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02247">llvm::MipsTargetLowering::getOpndList()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l03365">isLocalCall()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01323">llvm::AArch64TargetLowering::LowerCall()</a>, and <a class="el" href="SparcISelLowering_8cpp_source.html#l01769">llvm::SparcTargetLowering::LowerGlobalTLSAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a97605349dfd657633ef8afb8c1afa9a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getCommonSubClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getCommonSubClass - find the largest common subclass of A and B. Return NULL if there is no common subclass. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00171">171</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00161">firstCommonClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00151">llvm::TargetRegisterClass::getSubClassMask()</a>.</p>

<p>Referenced by <a class="el" href="DAGCombiner_8cpp_source.html#l07055">canFoldInAddressingMode()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00052">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="LiveStackAnalysis_8cpp_source.html#l00058">llvm::LiveStacks::getOrCreateInterval()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">llvm::MachineRegisterInfo::recomputeRegClass()</a>, and <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00354">shareSameRegisterFile()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0794c3a256229574adc89d3aff09c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getCommonSuperRegClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RCA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RCB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>PreA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>PreB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getCommonSuperRegClass - Find a common super-register class if it exists.</p>
<p>Find a register class, SuperRC and two sub-register indices, PreA and PreB, such that:</p>
<ol type="1">
<li>PreA + SubA == PreB + SubB (using <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices()</a>), and</li>
<li>For all Reg in SuperRC: Reg:PreA in RCA and Reg:PreB in RCB, and</li>
<li>SuperRC-&gt;getSize() &gt;= max(RCA-&gt;getSize(), RCB-&gt;getSize()).</li>
</ol>
<p>SuperRC will be chosen such that no super-class of SuperRC satisfies the requirements, and there is no register class with a smaller spill size that satisfies the requirements.</p>
<p>SubA and SubB must not be 0. <a class="el" href="classllvm_1_1Use.html">Use</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">getMatchingSuperRegClass()</a> instead.</p>
<p>Either of the PreA and PreB sub-register indices may be returned as 0. In that case, the returned register class will be a sub-class of the corresponding argument register class.</p>
<p>The function returns NULL if no register class can be found. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00201">201</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00503">composeSubRegIndices()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00161">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00087">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00840">llvm::SuperRegClassIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00591">std::swap()</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00185">getMatchingSuperRegClass()</a>, and <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00354">shareSameRegisterFile()</a>.</p>

</div>
</div>
<a class="anchor" id="aa5c3fb49fc2221506cccf26bdce3922d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::TargetRegisterInfo::getCompactUnwindRegNum </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCompactUnwindRegNum - This function maps the register to the number for compact unwind encoding. Return -1 if the register isn't valid. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00797">797</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6638eb106558e0fc04b8cfdea71b59a3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getCostPerUse </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCostPerUse - Return the additional cost of using this register instead of other registers in its class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00324">324</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00202">llvm::TargetRegisterInfoDesc::CostPerUse</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="abfabab6dab1bb6dbf7330908c5f1c7e3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getCoveringLanes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The lane masks returned by <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">getSubRegIndexLaneMask()</a> above can only be used to determine if sub-registers overlap - they can't be used to determine if a set of sub-registers completely cover another sub-register.</p>
<p>The <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching. ">X86</a> general purpose registers have two lanes corresponding to the sub_8bit and sub_8bit_hi sub-registers. Both sub_32bit and sub_16bit have lane masks '3', but the sub_16bit sub-register doesn't fully cover the sub_32bit sub-register.</p>
<p>On the other hand, the <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a> NEON lanes fully cover their registers: The dsub_0 sub-register is completely covered by the ssub_0 and ssub_1 lanes. This is related to the CoveredBySubRegs property on register definitions.</p>
<p>This function returns a bit mask of lanes that completely cover their sub-registers. More precisely, given:</p>
<p>Covering = <a class="el" href="classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">getCoveringLanes()</a>; MaskA = getSubRegIndexLaneMask(SubA); MaskB = getSubRegIndexLaneMask(SubB);</p>
<p>If (MaskA &amp; ~(MaskB &amp; Covering)) == 0, then SubA is completely covered by SubB. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00390">390</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b32c0e7e180ae70b1e24695ad280b00"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getCrossCopyRegClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCrossCopyRegClass - Returns a legal register class to copy a register in the specified class to or from. If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between a two registers of the specified class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00584">584</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a62c3a08055fda404d8d0ce0f0daf5658"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int64_t llvm::TargetRegisterInfo::getFrameIndexInstrOffset </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getFrameIndexInstrOffset - Get the offset from the referenced frame index in the instruction, if there is one. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00727">727</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00200">lookupCandidateBaseReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a2a4c228322f39803f16b2f49d18b0efe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Debug information queries. </p>
<p>getFrameRegister - This method should return the register used as a base for values allocated in the current stack frame. </p>

<p>Referenced by <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00450">llvm::CompileUnit::addRegisterOffset()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00242">llvm::MipsAsmPrinter::emitFrameDirective()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00904">llvm::ARMAsmPrinter::EmitJump2Table()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00035">llvm::TargetFrameLowering::getFrameIndexReference()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l00576">isADDADDMUL()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00355">llvm::DwarfDebug::isSubprogramContext()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01017">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l00962">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8f9853531f52b368572f9933ebd6de6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getLargestLegalSuperClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getLargestLegalSuperClass - Returns the largest super class of RC that is legal to use in the current sub-target and has the same spill size. The returned register class can be used to create virtual registers which means that all its registers can be copied and spilled. </p>
<p>The default implementation is very conservative and doesn't allow the register allocator to inflate register classes. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00593">593</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">llvm::MachineRegisterInfo::recomputeRegClass()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2112296600ed4c01c2554d6dfb79f4c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getMatchingSuperReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getMatchingSuperReg - Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00457">457</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="Target_2ARM_2README_8txt_source.html#l00592">B</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00018">llvm::MCRegisterInfo::getMatchingSuperReg()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">llvm::TargetRegisterClass::MC</a>.</p>

<p>Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00044">copyHint()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00895">emitAlignedDPRCS2Restores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00736">emitAlignedDPRCS2Spills()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01165">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03973">getCorrespondingDRegAndLane()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04238">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07637">llvm::PPCTargetLowering::getRegForInlineAsmConstraint()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l00182">llvm::SITargetLowering::LowerFormalArguments()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e02f92695e5d3efbcaae998f26449ab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getMatchingSuperRegClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getMatchingSuperRegClass - Return a subclass of the specified register class A so that each register in it has a sub-register of the specified sub-register index which is in the specified register class B.</p>
<p>TableGen will synthesize missing A sub-classes. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00185">185</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00161">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00201">getCommonSuperRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00151">llvm::TargetRegisterClass::getSubClassMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00840">llvm::SuperRegClassIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">llvm::MachineRegisterInfo::recomputeRegClass()</a>, and <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00354">shareSameRegisterFile()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9aacd409bfca45edfcd7bb432d3f1fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getMinimalPhysRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em> = <code><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getMinimalPhysRegClass - Returns the Register Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">111</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00076">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00125">llvm::TargetRegisterClass::hasSubClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00104">llvm::TargetRegisterClass::hasType()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00280">isPhysicalRegister()</a>, <a class="el" href="ValueTypes_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00550">regclass_begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00551">regclass_end()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00275">CriticalPathStep()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00102">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00182">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="X86MCInstLower_8cpp_source.html#l00679">parseMemoryOperand()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00301">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00276">llvm::HexagonFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01017">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01339">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00267">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00222">llvm::HexagonFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00443">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00962">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l01194">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a31a901f12fea3fdd4fb7cdffbe494842"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getNumRegClasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00553">553</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetLoweringBase_8cpp_source.html#l00900">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00161">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00087">getAllocatableClass()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01242">getNodeRegMask()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l01412">getOpenCLAlignment()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00309">LoopIsOuterMostWithPredecessor()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f68bd50142729a84434a02436bb7b46"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getNumRegPressureSets </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the number of dimensions of register pressure. </p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b3a814040f5e721a08d8b9b277b3fec"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getPointerRegClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Kind</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getPointerRegClass - Returns a <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> used for pointer values. If a target supports multiple different pointer register classes, kind specifies which one is indicated. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00574">574</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00040">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00951">llvm::MachineInstr::getRegClassConstraint()</a>, and <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00200">lookupCandidateBaseReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a7c12cc1be1d65659cf546c544f1a5e1e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetRegisterInfo::getRegAllocationHints </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>VirtReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>Order</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Hints</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get a list of 'hint' registers that the register allocator should try first when allocating a physical register for the virtual register VirtReg. These registers are effectively moved to the front of the allocation order.</p>
<p>The Order argument is the allocation order for VirtReg's register class as returned from <a class="el" href="classllvm_1_1RegisterClassInfo.html#a3812bd10f638bd6a46451e9e82bf1ca8">RegisterClassInfo::getOrder()</a>. The hint registers must come from Order, and they must not be reserved.</p>
<p>The default implementation of this function can resolve target-independent hints provided to MRI::setRegAllocationHint with HintType == 0. Targets that override this function should defer to the default implementation if they have no reason to change the allocation order for VirtReg. There may be target-independent hints. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00264">264</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="ArrayRef_8h_source.html#l00097">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00098">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00098">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00393">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00280">isPhysicalRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">llvm::MachineRegisterInfo::isReserved()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">isVirtualRegister()</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, and <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::AllocationOrder()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00210">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e765860317332f714b0f7b447663632"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegClass - Returns the register class associated with the enumeration value. See class <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a>. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00559">559</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00909">llvm::SITargetLowering::analyzeImmediate()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00094">llvm::createAMDGPUISelDag()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00900">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00161">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00087">getAllocatableClass()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00274">GetCostForDef()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l01412">getOpenCLAlignment()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00040">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00951">llvm::MachineInstr::getRegClassConstraint()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02867">parsePhysicalReg()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01410">llvm::MachineInstr::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a8705cbdb90fa57e99be882bf39c2983f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>* llvm::TargetRegisterInfo::getRegClassPressureSets </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the dimensions of register pressure impacted by this register class. Returns a -1 terminated array of pressure set IDs. </p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00153">llvm::RegisterClassInfo::computePSetLimit()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00667">llvm::PSetIterator::PSetIterator()</a>.</p>

</div>
</div>
<a class="anchor" id="a55dc7cf067f4fdc07a902ca0f3e3a87d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a>&amp; llvm::TargetRegisterInfo::getRegClassWeight </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the weight in units of pressure for this register class. </p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00153">llvm::RegisterClassInfo::computePSetLimit()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00667">llvm::PSetIterator::PSetIterator()</a>.</p>

</div>
</div>
<a class="anchor" id="afe970f60219cf069303ba0a1bf66919f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getRegPressureLimit </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegPressureLimit - Return the register pressure "high water mark" for the specific register class. The scheduler is in high register pressure mode (for the specific register class) if it goes over the limit.</p>
<p>Note: this is the old register pressure model that relies on a manually specified representative register class per value type. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00605">605</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01242">getNodeRegMask()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00309">LoopIsOuterMostWithPredecessor()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a399ed64cd4e9f067fd17ced884e15894"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getRegPressureSetLimit </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the register unit pressure limit for this dimension. This limit must be adjusted dynamically for reserved registers. </p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00153">llvm::RegisterClassInfo::computePSetLimit()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c2bb9e82e28af11ea7a7deaef40aea4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const char* llvm::TargetRegisterInfo::getRegPressureSetName </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the name of this register unit pressure set. </p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00045">llvm::dumpRegSetPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a890f0083e12db63b68eb74781d16230e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>* llvm::TargetRegisterInfo::getRegUnitPressureSets </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the dimensions of register pressure impacted by this register unit. Returns a -1 terminated array of pressure set IDs. </p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00667">llvm::PSetIterator::PSetIterator()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1d52ba3366d25ff35ad6687bc5c0afd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getRegUnitWeight </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the weight in units of pressure for this register unit. </p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00667">llvm::PSetIterator::PSetIterator()</a>.</p>

</div>
</div>
<a class="anchor" id="a82390447c4d818e9ba87147186f2bc9a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> llvm::TargetRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getReservedRegs - Returns a bitset indexed by physical register number indicating if a register is a special register that has particular uses and should be considered unavailable at all times, e.g. <a class="el" href="namespacellvm_1_1SP.html">SP</a>, RA. This is used by register scavenger to determine what registers are free. </p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00407">llvm::MachineRegisterInfo::freezeReservedRegs()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00138">getAllocatableSet()</a>.</p>

</div>
</div>
<a class="anchor" id="a4031f241d28a0a91266e6d83de2758c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getSubClassWithSubReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSubClassWithSubReg - Returns the largest legal sub-class of RC that supports the sub-register index Idx. If no such sub-class exists, return NULL. If all registers in RC already have an Idx sub-register, return RC.</p>
<p>TableGen generates a version of this function that is good enough in most cases. Targets can override if they have constraints that TableGen doesn't understand. For example, the x86 sub_8bit sub-register index is supported by the full GR32 register class in 64-bit mode, but only by the GR32_ABCD regiister class in 32-bit mode.</p>
<p>TableGen will synthesize missing RC sub-classes. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00484">484</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00094">llvm::createAMDGPUISelDag()</a>, <a class="el" href="FastISel_8cpp_source.html#l01426">llvm::FastISel::FastEmitInst_extractsubreg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14252">getPseudoCMOVOpc()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">llvm::MachineRegisterInfo::recomputeRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a42b2a131c499e5deb4b2ddc5582fb297"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getSubRegIndexLaneMask </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSubRegIndexLaneMask - Return a bitmask representing the parts of a register that are covered by SubIdx.</p>
<p>Lane masks for sub-register indices are similar to register units for physical registers. The individual bits in a lane mask can't be assigned any specific meaning. They can be used to check if two sub-register indices overlap.</p>
<p>If the target has a register such that:</p>
<p>getSubReg(Reg, A) overlaps getSubReg(Reg, B)</p>
<p>then:</p>
<p>getSubRegIndexLaneMask(A) &amp; getSubRegIndexLaneMask(B) != 0</p>
<p>The converse is not necessarily true. If two lane masks have a common bit, the corresponding sub-registers may not overlap, but it can be assumed that they usually will. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00361">361</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a66f921176e810b56f96c25373f191f8b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char* llvm::TargetRegisterInfo::getSubRegIndexName </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSubRegIndexName - Return the human-readable symbolic target-specific name for the specified SubRegIndex. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00336">336</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01410">llvm::MachineInstr::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d2b26ed3cdd4cee469fa067d4f17447"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::hasRegUnit </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasRegUnit - Returns true if Reg contains RegUnit. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00411">411</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, and <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00736">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>.</p>

</div>
</div>
<a class="anchor" id="a682bb9e1dd89cc28f032ee568aff0acb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::hasReservedSpillSlot </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasReservedSpillSlot - Return true if target has reserved a spill slot in the stack frame of the given function for the specified register. e.g. On x86, if the frame register is required, the first fixed stack object is reserved as its spill slot. This tells <a class="el" href="classllvm_1_1PEI.html">PEI</a> not to create a new stack frame object for the given register. It should be called only after processFunctionBeforeCalleeSavedScan(). </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00707">707</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a420c6d2de82c6ca3240913a039f4f23b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned llvm::TargetRegisterInfo::index2StackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>index2StackSlot - Convert a non-negative frame index to a stack slot register value. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00273">273</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveStackAnalysis_8cpp_source.html#l00058">llvm::LiveStacks::getOrCreateInterval()</a>.</p>

</div>
</div>
<a class="anchor" id="a70cd177cd3198c912817a21f373b5651"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned llvm::TargetRegisterInfo::index2VirtReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>index2VirtReg - Convert a 0-based index to a virtual register number. This is the inverse operation of <a class="el" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> below. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00301">301</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00516">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00780">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00313">llvm::PBQPBuilderWithCoalescing::build()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00025">llvm::calculateSpillWeightsAndHints()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00120">llvm::MachineRegisterInfo::clearVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00104">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l01412">getOpenCLAlignment()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00056">llvm::RegAllocBase::init()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00117">llvm::VirtRegMap::print()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00138">llvm::LiveIntervals::print()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00089">llvm::LiveIntervals::releaseMemory()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00500">llvm::LiveVariables::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">llvm::MachineRegisterInfo::verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="a24d7d13a35348f2576a8fac1367b8f34"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isFrameOffsetLegal </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isFrameOffsetLegal - Determine whether a given offset immediate is encodable to resolve a frame index. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00758">758</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00200">lookupCandidateBaseReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aa3adf149b595b297d3acb46f7e3aa8ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::isInAllocatableClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isInAllocatableClass - Return true if the register is in the allocation of any register class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00330">330</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00203">llvm::TargetRegisterInfoDesc::inAllocatableClass</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00510">llvm::MachineRegisterInfo::isAllocatable()</a>.</p>

</div>
</div>
<a class="anchor" id="a055858b14215864ed367a8db6c19d6f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::TargetRegisterInfo::isPhysicalRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPhysicalRegister - Return true if the specified register number is in the physical register namespace. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00280">280</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00549">int</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00772">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01708">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01760">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01635">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00204">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00281">llvm::MachineOperandIteratorBase::analyzePhysReg()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00075">llvm::LiveRangeEdit::anyRematerializable()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00105">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02389">biasPhysRegCopy()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04300">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00696">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00162">llvm::LiveRangeCalc::calculateValues()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00215">canCompareBeNewValueJump()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00337">canFoldCopy()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01668">canFoldIntoMOVCC()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00448">CheckForLiveRegDef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01850">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01694">llvm::MachineInstr::clearRegisterKills()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07179">llvm::SelectionDAGBuilder::CopyValueToVirtualRegister()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l00370">llvm::createARMJITCodeEmitterPass()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00639">llvm::InstrEmitter::EmitDbgValue()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00160">llvm::LiveRangeEdit::eraseVirtReg()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00100">llvm::finalizeBundle()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00452">findOnlyInterestingUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01053">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01000">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00341">llvm::CoalescerPair::flip()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00441">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03939">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01252">getAddrModeUPBits()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00639">getDataDeps()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00418">getDef()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00110">llvm::RegisterClassInfo::getLastCalleeSavedAlias()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00480">getMappedReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">getMinimalPhysRegClass()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00289">getNewValueJumpOpcode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01242">getNodeRegMask()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00264">getRegAllocationHints()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04159">llvm::X86InstrInfo::getUndefRegClearance()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00090">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l01965">llvm::NVPTXAsmPrinter::ignoreLoc()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00050">INITIALIZE_PASS()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00387">InstructionStoresToFI()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00350">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00413">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00339">isCopyToReg()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00205">isEvenReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00773">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00402">isKilled()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l02067">isLocalCopy()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00431">isPostDominatedBy()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00080">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00170">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00975">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l01209">MIIsInTerminatorSequence()</a>, <a class="el" href="X86MCInstLower_8cpp_source.html#l00679">parseMemoryOperand()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00138">llvm::LiveIntervals::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01410">llvm::MachineInstr::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00167">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="HexagonAsmPrinter_8h_source.html#l00062">llvm::HexagonAsmPrinter::printRegister()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00500">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01779">llvm::MachineInstr::setPhysRegsDeadExcept()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00252">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l00864">llvm::LiveDebugVariables::splitRegister()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00052">llvm::Thumb1InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01202">llvm::MachineInstr::substituteRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00079">llvm::MachineOperand::substPhysReg()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00736">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00699">updatePhysDepsDownwards()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00877">updatePhysDepsUpwards()</a>.</p>

</div>
</div>
<a class="anchor" id="acd7ff2004156240432b82c305aab07db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::TargetRegisterInfo::isStackSlot </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register. <a class="el" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot()</a> returns true if Reg is in the range used for stack slots.</p>
<p>Note that <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister()</a> and <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister()</a> cannot handle stack slots, so if a variable may contains a stack slot, always check <a class="el" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot()</a> first. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00260">260</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00549">int</a>.</p>

<p>Referenced by <a class="el" href="InlineSpiller_8cpp_source.html#l01009">dumpMachineInstrRangeWithSlotIndex()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00036">llvm::PrintReg::print()</a>, and <a class="el" href="Spiller_8cpp_source.html#l00045">llvm::Spiller::~Spiller()</a>.</p>

</div>
</div>
<a class="anchor" id="ae62c5ea35b71f9020caa94340bc78f37"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::TargetRegisterInfo::isVirtualRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isVirtualRegister - Return true if the specified register number is in the virtual register namespace. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">287</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00549">int</a>.</p>

<p>Referenced by <a class="el" href="LiveVariables_8cpp_source.html#l00780">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00386">AdjustStackOffset()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00547">llvm::RegPressureTracker::advance()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00909">llvm::SITargetLowering::analyzeImmediate()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00105">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00099">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00898">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">canClobberPhysRegDefs()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00337">canFoldCopy()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01668">canFoldIntoMOVCC()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01850">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00116">llvm::VirtRegMap::clearVirt()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00619">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00268">llvm::FunctionLoweringInfo::ComputePHILiveOutRegInfo()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00215">llvm::LiveRegSet::contains()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00331">llvm::AMDGPUInstrInfo::convertToISA()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00122">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00674">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02044">llvm::X86InstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00044">copyHint()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00307">llvm::createGreedyRegisterAllocator()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l01009">dumpMachineInstrRangeWithSlotIndex()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00252">llvm::NVPTXAsmPrinter::emitLineNumberAsDotLoc()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00070">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00227">llvm::LiveRegSet::erase()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00160">llvm::LiveRangeEdit::eraseVirtReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l01426">llvm::FastISel::FastEmitInst_extractsubreg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00441">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00171">llvm::RegScavenger::forward()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00471">getCopyToPartsVector()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01811">llvm::MachineInstrExpressionTrait::getHashValue()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00150">llvm::RegPressureTracker::getLiveRange()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00480">getMappedReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04238">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04089">llvm::X86InstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00098">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00062">llvm::SIRegisterInfo::getPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00264">getRegAllocationHints()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00271">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="TailDuplication_8cpp_source.html#l00353">getRegsUsedByPHIs()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00168">llvm::VirtRegMap::getStackSlot()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l04452">getTruncatedArgReg()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00085">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00090">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02223">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02246">hasOnlyLiveOutUses()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00081">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00050">INITIALIZE_PASS()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00289">llvm::RegPressureTracker::initLiveThru()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00221">llvm::LiveRegSet::insert()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00350">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00212">isFullCopyOf()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00081">llvm::R600InstrInfo::isLegalToSplitMBBAt()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00113">isNopCopy()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07198">isOnlyUsedInEntryBlock()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00772">isOperandKill()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00182">isPhysicalRegCopy()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00089">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00360">isPlainlyKilled()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00210">isSourceDefinedByImplicitDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00314">llvm::Mips16InstrInfo::loadImmediate()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01913">MatchingStackOffset()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00036">llvm::PrintReg::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01410">llvm::MachineInstr::print()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01320">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00667">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00934">pushDepHeight()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00342">RegisterOperands::pushRegUnits()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00241">llvm::R600InstrInfo::readsLDSSrcReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00456">llvm::RegPressureTracker::recede()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01619">regIsPICBase()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00684">llvm::LiveVariables::removeVirtualRegistersKilled()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l01050">llvm::LiveIntervals::repairIntervalsInRange()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00500">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="Thumb1RegisterInfo_8cpp_source.html#l00509">llvm::Thumb1RegisterInfo::saveScavengerRegister()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00361">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00252">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00316">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l00864">llvm::LiveDebugVariables::splitRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00069">llvm::MachineOperand::substVirtReg()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00736">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00699">updatePhysDepsDownwards()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00260">llvm::ARMBaseRegisterInfo::UpdateRegAllocHint()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00576">llvm::MachineTraceMetrics::Ensemble::verify()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00302">llvm::SIInstrInfo::verifyInstruction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00037">llvm::MachineRegisterInfo::Delegate::~Delegate()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ff3defd0102c3138e58d4e28e8e943f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::materializeFrameBaseRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx before insertion point I. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00742">742</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00200">lookupCandidateBaseReg()</a>.</p>

</div>
</div>
<a class="anchor" id="adb2ad0d16e2091a054427ae1c399ad8f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::needsFrameBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>needsFrameBaseReg - Returns true if the instruction's frame index reference would be better served by a base register other than FP or <a class="el" href="namespacellvm_1_1SP.html">SP</a>. Used by LocalStackFrameAllocation to determine which frame index references it should create new base registers for. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00736">736</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00200">lookupCandidateBaseReg()</a>.</p>

</div>
</div>
<a class="anchor" id="adf8e30b3e759b1283c5fbda668190ee6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::needsStackRealignment </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>needsStackRealignment - true if storage within the function requires the stack pointer to be aligned more than the normal calling convention calls for. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00721">721</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="NVPTXPrologEpilogPass_8cpp_source.html#l00081">AdjustStackOffset()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00595">llvm::MachineFrameInfo::estimateStackSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03690">getMemcpyLoadsAndStores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00042">llvm::ARMFrameLowering::hasFP()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00045">llvm::X86FrameLowering::hasFP()</a>, and <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00565">llvm::AArch64FrameLowering::hasFP()</a>.</p>

</div>
</div>
<a class="anchor" id="a1e727502aaf54bbd6564e06f6c38f132"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> llvm::TargetRegisterInfo::regclass_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Register class iterators </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00550">550</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00153">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00138">getAllocatableSet()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">getMinimalPhysRegClass()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01242">getNodeRegMask()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02062">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00309">LoopIsOuterMostWithPredecessor()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00361">llvm::ResourcePriorityQueue::regPressureDelta()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a773f00b289b2eef69a1b26c350d32332"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> llvm::TargetRegisterInfo::regclass_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00551">551</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00153">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00138">getAllocatableSet()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">getMinimalPhysRegClass()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01242">getNodeRegMask()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02062">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00309">LoopIsOuterMostWithPredecessor()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00361">llvm::ResourcePriorityQueue::regPressureDelta()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a4fac7ec2f43b802397b65018bda0040e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::regsOverlap </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>regA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>regB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>regsOverlap - Returns true if the two registers are equal or alias each other. The registers may be virtual register. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00394">394</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="MachineInstrBundle_8cpp_source.html#l00281">llvm::MachineOperandIteratorBase::analyzePhysReg()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00406">llvm::CriticalAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00189">llvm::PBQPBuilder::build()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02709">canClobberReachingPhysRegUse()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00650">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00126">CriticalPathStep()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01053">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l01591">IsSafeAndProfitableToMove()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01779">llvm::MachineInstr::setPhysRegsDeadExcept()</a>.</p>

</div>
</div>
<a class="anchor" id="a27f0c6b9dfbaa9e6a10f15768e772029"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresFrameIndexScavenging </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>requiresFrameIndexScavenging - returns true if the target requires post <a class="el" href="classllvm_1_1PEI.html">PEI</a> scavenging of registers for materializing frame index constants. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00690">690</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a6dffe4b1c9f6b9f85a9448c1c8b16a9b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>requiresRegisterScavenging - returns true if the target requires (and can make use of) the register scavenger. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00677">677</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00385">llvm::XCoreFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1b80d824b4e3c38846e4d7b2b463867"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresVirtualBaseRegisters </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>requiresVirtualBaseRegisters - Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers used for more efficient stack access. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00697">697</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00084">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a class="anchor" id="aabffd296e83a5d7ecd59255ab234f04f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::resolveFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>resolveFrameIndex - Resolve a frame index operand of an instruction to reference the indicated base register plus offset instead. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00751">751</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00200">lookupCandidateBaseReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a496babb541bb625fbea5a69ad79e1bff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::saveScavengerRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>saveScavengerRegister - Spill the register so it can be used by the register scavenger. Return true if the register was spilled, false otherwise. If this function does not spill the register, the scavenger will instead spill it to the emergency spill slot. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00769">769</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00361">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a419e521c9378d4d7b86fa6f2d8e440f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::TargetRegisterInfo::stackSlot2Index </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>stackSlot2Index - Compute the frame index from a register value representing a stack slot. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00266">266</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00549">int</a>.</p>

<p>Referenced by <a class="el" href="StackSlotColoring_8cpp_source.html#l00130">false::IntervalSorter::operator()()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00036">llvm::PrintReg::print()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6dee4ffc5865c1a7c0e64d1347f190a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>trackLivenessAfterRegAlloc - returns true if the live-ins should be tracked after register allocation. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00714">714</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a092ed193726c24f9a70322dabb3c4fbc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::UpdateRegAllocHint </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NewReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>UpdateRegAllocHint - A callback to allow target a chance to update register allocation hints when a register is "changed" (e.g. coalesced) to another register. e.g. On <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a>, some virtual registers should target register pairs, if one of pair is coalesced to another register, the allocation hint of the other half of the pair should be changed to point to the new register. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00670">670</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5822faad1476d8c4f7d6da249a0e6a1f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::useFPForScavengingIndex </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>useFPForScavengingIndex - returns true if the target wants to use frame pointer based accesses to spill to the scavenger emergency spill slot. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00684">684</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00386">AdjustStackOffset()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0f7275b32d79810c71102ca390273f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned llvm::TargetRegisterInfo::virtReg2Index </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>virtReg2Index - Convert a virtual register number to a 0-based index. The first virtual register in a function will get the index 0. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">294</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00040">llvm::VReg2SUnit::getSparseSetIndex()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00861">llvm::VirtReg2IndexFunctor::operator()()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00036">llvm::PrintReg::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00076">llvm::PrintVRegOrUnit::print()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a></li>
<li><a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:59 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
