// Copyright (c) 1996 - 2023 kio@little-bat.de
// BSD-2-Clause license
// https://opensource.org/licenses/BSD-2-Clause

/*	Z80 Emulator	version 2.2.5
					initially based on fMSX; Copyright (C) Marat Fayzullin 1994,1995

	1995-03-28 kio	Started work on C version
	1995-04-01 kio	Finished, yee it works!
	1995-04-06 kio	Removed "final bug": im2 interrupt handling
	1995-06-12 kio	revised EI_WITH_DELAY handling
	1995-06-12 kio	all Info-Calls and profiling added
	1995-06-12 kio	exact r register emulation completed
	1995-06-13 kio	All opcodes covered, no unsupported opcodes!
	1995-11-01 kio	Paged memory supported
	1995-11-26 kio	Engine now completely hardware independent!
	1996-03-28 kio	Core2Core() works even if src and dest block overlap at both ends
	1996-03-28 kio	removed option to switch off latency of 'EI' instruction
	1996-05-02 kio	LOAD_CC after IN and OUT added to make extra wait states possible
	1998-12-24 kio	started port to linux, rework for c++
	2000-02-12 kio	removed bug in LDDR emulation
	2002-02-06 kio	started work on cocoa version
	2004-11-08 kio	cleaned up source. removed 'class cpu' overhead and disfunct stuff
	2004-11-11 kio	wait cycle management and crt video callback finished
	2005-01-16 kio	wait testing cpu cycles validated against the real machine
	2006-10-06 kio	removed the 'class Cpu' layer, as it contained a lot of Z80 stuff...
	2008-06-09 kio	reworked run loop and exit codes; added instruction counting exit condition
	2008-06-14 kio	copyRamToBuffer(), ReadRamFromFile(), saveToFile() and vice versa functions
	2008-06-22 kio	korr: im=0 after reset
	2009-05-28 kio	Qt support, #defines for some classes, UnmapMem(), new initialization model
	2013-06-12 kio	added bits 3 and 5 to zlog_table[]  ((thanks to Rob Probin for the hint))
*/

#include "Machine.h"
#include "Z80.h"			// major header file
#include "Z80options.h"		// customizations, other includes and/or typedefs
#include "Z80macros.h"		// required and optional macros
#include "Z80/Z80opcodes.h"	// opcode enumeration



// conversion table:   A -> Z80-flags with S, Z, V=parity and C=0
// 2013-06-12:		   A -> Z80-flags with S, Z, V=parity and C=0, bits 3 and 5 verbatim from A
static uint8 zlog_flags[256] =
{
	#define FLAGS0(A)	( A&0xA8 )  +  ( (A==0)<<6 )  +  (  ( (~A+(A>>1)+(A>>2)+(A>>3)+(A>>4)+(A>>5)+(A>>6)+(A>>7))&1 ) << 2  )
	#define FLAGS2(A)	FLAGS0(A), FLAGS0((A+1 )), FLAGS0((A+2 )), FLAGS0((A+3))
	#define FLAGS4(A)	FLAGS2(A), FLAGS2((A+4 )), FLAGS2((A+8 )), FLAGS2((A+12))
	#define FLAGS6(A)	FLAGS4(A), FLAGS4((A+16)), FLAGS4((A+32)), FLAGS4((A+48))
	FLAGS6(0), FLAGS6(64), FLAGS6(128), FLAGS6(192)
};



// ==================================================================================


Z80::Z80( Machine* m )
:
	Item(m, isa_Z80, isa_Z80, internal, nullptr, nullptr)
{
	xlogIn("new Z80");
	assert(_prev==NULL);
	assert( sizeof(FourBytes)==4 );	// this should be a nop

	crtc = nullptr;					// cathode ray tube controller
	cc_irpt_on  = 0;				// T cycle of next/regular interrupt ON ... OFF
	cc_irpt_off = 0;
	instr_cnt   = 0;				// current instruction counter
	cpu_cycle	= 0;

// init dummy read page for non-mapped memory:	flags=0, byte=0xFF
// init dummy write page for non-mapped memory: flags=0, byte=don't care
// note: no flags are set: dep. on implementation of PEEK and POKE these never add waitstates etc.
	for( int i=0; i<CPU_PAGESIZE; i++ ) noreadpage[i] = 0x000000FF | cpu_floating_bus;	// flags + data=0xFF
	memset(nowritepage,0,sizeof(nowritepage));

// init all pages with "no memory" and "no waitmap"
	unmapAllMemory();
}


Z80::~Z80 ( )
{
	xlogIn("~Z80");
}


void Z80::powerOn( int32 cc )
{
	assert(crtc);

	Item::powerOn(cc);
	instr_cnt   = 0;				// current instruction counter
	cpu_cycle	= cc;
	reset_registers();
	unmapAllMemory();
}


void Z80::reset( Time t, int32 cc )
{
	Item::reset(t,cc);
	cpu_cycle = cc;
	reset_registers();
}


void Z80::reset_registers()
{
// reset registers:
	BC=DE=HL=IX=IY=
	PC=SP=BC2=DE2=HL2=0;
	RA=RA2=RF=RF2=RR=RI=0;

// reset other internal state:
	IFF1=IFF2 = disabled;		// disable interrupts
	registers.im = 0;			// interrupt mode := 0			korr. kio 2008-06-22
	cc_nmi = 0x7FFFFFFF;		// clear nmi pending FF
}


/*	Save to disk:
	save cpu internal state for later Init()
	does not save: memory page mapping, waitmaps, options and contents!
*/
void Z80::saveToFile( FD& fd ) const noexcept(false) /*file_error,bad_alloc*/
{
	Item::saveToFile(fd);
	fd.write(registers);
	fd.write(cpu_cycle);
	fd.write(instr_cnt);
	fd.write(cc_irpt_on);
	fd.write(cc_irpt_off);
	fd.write(cc_nmi);
	fd.write(stack_breakpoint);
}

void Z80::loadFromFile( FD &fd ) noexcept(false) /*file_error,bad_alloc*/
{
	Item::loadFromFile(fd);
	fd.read(registers);
	fd.read(cpu_cycle);
	fd.read(instr_cnt);
	fd.read(cc_irpt_on);
	fd.read(cc_irpt_off);
	fd.read(cc_nmi);
	fd.read(stack_breakpoint);
}


/*	shift cpu T cycle based by cc
	because video frame completed
	note: Z80::videoFrameEnd() does NOT call Item::videoFrameEnd() => end calling chain here!
*/
void Z80::videoFrameEnd( int32 cc )
{
	cpu_cycle -= cc;

	if(cc_irpt_on>0 )			// test for fixed cc interrupt ((there should be a flag))
	{
		cc_irpt_on -= cc;
		cc_irpt_off -= cc;
	}

	if(cc_nmi!=0x7fffffff)		// test for nmi
	{
		cc_nmi -= cc;
	}
}



// ======================================================================



uint16 Z80::peek2 ( uint16 addr )
{
	return uint16( peek(addr) ) + uint16( uint16(peek(addr+1))<<8 );
}

void Z80::poke2 ( uint16 addr, uint16 n )
{
	poke( addr,   uint8(n) );
	poke( addr+1, uint8(n>>8) );
}

uint16 Z80::pop2 ( )
{
	registers.sp += 2;
	return peek2( registers.sp - 2 );
}

void Z80::push2 ( uint16 n )
{
	registers.sp -= 2;
	poke2( registers.sp, n );
}


void Z80::copyRamToBuffer ( uint16 q, uint8* z, uint16 cnt ) noexcept
{
	uint16 n = CPU_PAGESIZE-(q&CPU_PAGEMASK);
	do
	{	if( n>cnt && cnt ) n = cnt;
		c2b( rdPtr(q), z, n );
		q+=n; z+=n; cnt-=n;
		n = CPU_PAGESIZE;
	}
	while( cnt );
}

/*	copy buffer to cpu memory
	as the cpu would write.
	=> if core_w2 is present, then writes to core_w2 too.		2016-02-29
*/
void Z80::copyBufferToRam ( uint8 const* q, uint16 z, uint16 cnt ) noexcept
{
	uint16 n = CPU_PAGESIZE-(z&CPU_PAGEMASK);
	do
	{	if( n>cnt && cnt ) n = cnt;
		b2c( q, (FourBytes*)wrPtr(z), n );
		if(hasWrPtr2(z)) b2c( q, (FourBytes*)wrPtr2(z), n );
		q+=n; z+=n; cnt-=n;
		n = CPU_PAGESIZE;
	}
	while( cnt );
}

void Z80::copyRamToBuffer ( uint16 q, CoreByte* z, uint16 cnt ) noexcept
{
	uint16 n = CPU_PAGESIZE-(q&CPU_PAGEMASK);
	do
	{	if( n>cnt && cnt ) n = cnt;
		c2c( rdPtr(q), z, n );
		q+=n; z+=n; cnt-=n;
		n = CPU_PAGESIZE;
	}
	while( cnt );
}

/*	copy buffer to cpu memory
	as the cpu would write.
	=> if core_w2 is present, then writes to core_w2 too.		2016-02-29
*/
void Z80::copyBufferToRam ( CoreByte const* q, uint16 z, uint16 cnt ) noexcept
{
	uint16 n = CPU_PAGESIZE-(z&CPU_PAGEMASK);
	do
	{	if( n>cnt && cnt ) n = cnt;
		c2c( q, wrPtr(z), n );
		if(hasWrPtr2(z)) c2c( q, wrPtr2(z), n );
		q+=n; z+=n; cnt-=n;
		n = CPU_PAGESIZE;
	}
	while( cnt );
}

void Z80::readRamFromFile ( FD& fd, uint16 z, uint16 cnt ) throws
{
	uint8 bu[CPU_PAGESIZE];
	uint16 n = CPU_PAGESIZE-(z&CPU_PAGEMASK);
	do
	{	if( n>cnt && cnt ) n = cnt;
		fd.read_bytes(bu,n);
		b2c( bu, (FourBytes*)wrPtr(z), n );
		if(hasWrPtr2(z)) b2c( bu, (FourBytes*)wrPtr2(z), n );
		z+=n; cnt-=n;
		n = CPU_PAGESIZE;
	}
	while( cnt );
}

void Z80::writeRamToFile (FD &fd, uint16 q, uint16 cnt ) throws
{
	uint8 bu[CPU_PAGESIZE];
	uint16 n = CPU_PAGESIZE-(q&CPU_PAGEMASK);
	do
	{	if( n>cnt && cnt ) n = cnt;
		c2b( rdPtr(q), bu, n );
		fd.write_bytes(bu,n);
		q+=n; cnt-=n;
		n = CPU_PAGESIZE;
	}
	while( cnt );
}

/* ----	attach ram/rom to address space --------------
		Attach real memory to cpu address space

		For best performance set CPU_PAGESIZE to the page size of the emulated machine.
		If you emulate multiple machines, set it to the lowest page size of any machine.

		addr	= cpu start address of page
		size	= size of page
					0x0000 is assumed to mean 0x10000 (entire address range)
					addr and size must be multiples of CPU_PAGESIZE
					addr+size must not extend beyond address space end 0x10000

		r_data,
		w_data	= pointer to page data

		waitmap	= wait cycles map for this page
		wmsize	= size of waitmap
					NULL  => no waitstates map
					access to waitmap: cc += waitmap[cc%wmsize]

		data and flags pointers in PgInfo struct point to the virtual location of address $0000
		so that you can access data using page.data_r[addr>>CPU_PAGEBITS][addr]
*/
void Z80::mapMem ( uint16 addr, uint16 size, CoreByte* r_data, CoreByte* w_data, uint8 const* waitmap, int wm_size )
{
	size -= CPU_PAGESIZE;			// note: size=0  =>  size=0x10000

	assert(r_data);
	assert(w_data);
	assert((addr&CPU_PAGEMASK)==0);		// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);		// addr+size ebenfass wieder
	assert(size<=0xffff-addr);		// wrap around address space end
	assert(waitmap || (r_data[0]&cpu_waitmap)==0);
	assert(waitmap || (w_data[0]&cpu_waitmap)==0);

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);

	r_data -= addr;
	w_data -= addr;

	for( ;a<=e; a++ )
	{
		a->core_r		  = r_data;
		a->core_w		  = w_data;
		a->waitmap_w	  = a->waitmap_r	  = waitmap;
		a->waitmap_w_size = a->waitmap_r_size = wm_size;
	}
}

void Z80::mapRam ( uint16 addr, uint16 size, CoreByte* data, uint8 const* waitmap, int wm_size )
{
	size -= CPU_PAGESIZE;			// note: size=0  =>  size=0x10000

	assert(data);
	assert((addr&CPU_PAGEMASK)==0);		// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);		// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);		// wrap around address space end
	assert(waitmap || (data[0]&cpu_waitmap)==0);	// note: wartezyklen werden nur addiert, wo auch data[x]&cpu_waitmap gesetzt ist!

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);

	data -= addr;

	for( ;a<=e; a++ )
	{
		a->core_w		  = a->core_r		  = data;
		a->waitmap_w	  = a->waitmap_r	  = waitmap;
		a->waitmap_w_size = a->waitmap_r_size = wm_size;
	}
}

void Z80::mapDummyWomPage( uint16 addr, uint16 size, CoreByte* data, uint8 const* waitmap, int wm_size )
{
	size -= CPU_PAGESIZE;				// note: size=0  =>  size=0x10000

	assert(data);
	assert((addr&CPU_PAGEMASK)==0);	// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);	// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);		// wrap around address space end
	assert(waitmap || (data[0]&cpu_waitmap)==0);	// note: wartezyklen werden nur addiert, wo auch data[x]&cpu_waitmap gesetzt ist!

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);

	data -= addr;

	for( ;a<=e; a++ )
	{
		a->core_w		  = data;
		a->waitmap_w	  = waitmap;
		a->waitmap_w_size = wm_size;
		data -= CPU_PAGESIZE;
	}
}

void Z80::mapWom ( uint16 addr, uint16 size, CoreByte* data, uint8 const* waitmap, int wm_size )
{
	size -= CPU_PAGESIZE;				// note: size=0  =>  size=0x10000

	assert(data);
	assert((addr&CPU_PAGEMASK)==0);	// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);	// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);		// wrap around address space end
	assert(waitmap || (data[0]&cpu_waitmap)==0);	// note: wartezyklen werden nur addiert, wo auch data[x]&cpu_waitmap gesetzt ist!

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);

	data -= addr;

	for( ;a<=e; a++ )
	{
		a->core_w		  = data;
		a->waitmap_w	  = waitmap;
		a->waitmap_w_size = wm_size;
	}
}

/*	map a single cpu page mirrored multiple times into address space
	map shadow write pages:
	bit 'cpu_write2x' must be set in the CoreBytes of the primary page
*/
void Z80::mapDummyWom2Page( uint16 addr, uint16 size, CoreByte* data )
{
	size -= CPU_PAGESIZE;			// note: size=0  =>  size=0x10000

	assert(data);
	assert((addr&CPU_PAGEMASK)==0);		// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);		// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);		// wrap around address space end

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);

	data -= addr;

	for( ;a<=e; a++ )
	{
		a->core_w2 = data;
		data -= CPU_PAGESIZE;
	}
}


/*	map shadow write pages:
*/
void Z80::mapWom2( uint16 addr, uint16 size, CoreByte* data )
{
	size -= CPU_PAGESIZE;			// note: size=0  =>  size=0x10000

	assert(data);
	assert((addr&CPU_PAGEMASK)==0);		// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);		// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);		// wrap around address space end

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);

	data -= addr;

	for( ;a<=e; a++ )
	{
		a->core_w2 = data;
	}
}


/*	map a single cpu page mirrored multiple times into address space
*/
void Z80::mapDummyRomPage( uint16 addr, uint16 size, CoreByte* data, uint8 const* waitmap, int wm_size )
{
	size -= CPU_PAGESIZE;					// note: size=0  =>  size=0x10000

	assert(data);
	assert((addr&CPU_PAGEMASK)==0);		// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);		// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);			// wrap around address space end
	assert(waitmap || (data[0]&cpu_waitmap)==0);	// note: wartezyklen werden nur addiert, wo auch data[x]&cpu_waitmap gesetzt ist!

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);

	data -= addr;

	for( ;a<=e; a++ )
	{
		a->core_r		  = data;
		a->waitmap_r	  = waitmap;
		a->waitmap_r_size = wm_size;
		data -= CPU_PAGESIZE;
	}
}

void Z80::mapRom ( uint16 addr, uint16 size, CoreByte* data, uint8 const* waitmap, int wm_size )
{
	size -= CPU_PAGESIZE;			// note: size=0  =>  size=0x10000

	assert(data);
	assert((addr&CPU_PAGEMASK)==0);		// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);		// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);			// wrap around address space end
	assert(waitmap || (data[0]&cpu_waitmap)==0);	// note: wartezyklen werden nur addiert, wo auch data[x]&cpu_waitmap gesetzt ist!

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);

	data -= addr;

	for( ;a<=e; a++ )
	{
		a->core_r		  = data;
		a->waitmap_r	  = waitmap;
		a->waitmap_r_size = wm_size;
	}
}


/*	unmap write page mem[addr,size]
	clear waitmap to supplied state
*/
void Z80::unmapWom( uint16 addr, uint16 size, uint8 const* waitmap, int wm_size )
{
	size -= CPU_PAGESIZE;					// note: size=0  =>  size=0x10000

	assert((addr&CPU_PAGEMASK)==0);			// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);			// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);				// wrap around address space end

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);
	CoreByte* w = nowritepage-addr;			assert( size_t(w+addr) == size_t(&nowritepage[0]) );

	for( ;a<=e; a++ )
	{
		a->core_w		  = w;	w-=CPU_PAGESIZE;
		a->waitmap_w	  = waitmap;
		a->waitmap_w_size = wm_size;
	}
}


/*	unmap secondary write page in range
	note: unmapped: wom2 == nullptr
*/
void Z80::unmapWom2( uint16 addr, uint16 size )
{
	size -= CPU_PAGESIZE;					// note: size=0  =>  size=0x10000

	assert((addr&CPU_PAGEMASK)==0);			// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);			// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);				// wrap around address space end

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);

	for( ;a<=e; a++ )
	{
		a->core_w2 = nullptr;
	}
}


/*	unmap read page mem[addr,size]
	clear waitmap to supplied state
*/
void Z80::unmapRom( uint16 addr, uint16 size, uint8 const* waitmap, int wm_size )
{
	size -= CPU_PAGESIZE;					// note: size=0  =>  size=0x10000

	assert((addr&CPU_PAGEMASK)==0);			// addr muss in's 'CPU_PAGESIZE' raster passen
	assert((size&CPU_PAGEMASK)==0);			// addr+size ebenfalls wieder
	assert(size<=0xffff-addr);				// wrap around address space end

	PgInfo* a = page + (addr>>CPU_PAGEBITS);
	PgInfo* e = a    + (size>>CPU_PAGEBITS);
	CoreByte* r = noreadpage-addr;			assert( size_t(r+addr) == size_t(&noreadpage[0]) );

	for( ;a<=e; a++ )
	{
		a->core_r		  = r;	r-=CPU_PAGESIZE;
		a->waitmap_r	  = waitmap;
		a->waitmap_r_size = wm_size;
	}
}

/* unmap memory mem[addr,size] with "no memory" and "no waitmap"
*/
void Z80::unmapRam( uint16 addr, uint16 size, uint8 const* waitmap, int wm_size )
{
	unmapRom(addr,size,waitmap,wm_size);
	unmapWom(addr,size,waitmap,wm_size);
}


/* unmap memory a[size] with "no memory" and "no waitmap"
   use this if the exact paging location can not be determined easily.
   ((deprecated))
*/
void Z80::unmapMemory( CoreByte* a, uint32 size )
{
	CoreByte* e = a + size;
	CoreByte* p;

	for( int32 i=0; i<0x10000; i+=CPU_PAGESIZE )
	{
		p = rdPtr(i); if( p>=a && p<e )
		{
			PgInfo& p = page[i>>CPU_PAGEBITS];
			p.core_r		 = noreadpage - i;
			p.waitmap_r 	 = nullptr;
			p.waitmap_r_size = 0;
		}
		p = wrPtr(i); if( p>=a && p<e )
		{
			PgInfo& p = page[i>>CPU_PAGEBITS];
			p.core_w		 = nowritepage - i;
			p.waitmap_w		 = nullptr;
			p.waitmap_w_size = 0;
		}
		p = wrPtr2(i); if( p>=a && p<e )		// page.core_w2 may be null, but that's ok here
		{
			PgInfo& p = page[i>>CPU_PAGEBITS];
			p.core_w2		 = nullptr;
		}
	}
}



// ===========================================================================
// ====	The Z80 Engine =======================================================
// ===========================================================================


// ----	jumping -----------------------------------------------------------
#define	LOOP				goto nxtcmnd						// LOOP to next instruction
#define POKE_AND_LOOP(W,C)	{ w=W; c=C; goto poke_and_nxtcmd; }	// POKE(w,c) and goto next instr.
#define EXIT				  goto x							// exit from cpu

// ----	load and store local variables from/to global registers ------------
#define	LOAD_REGISTERS											\
	r		= registers.r;	/* refresh counter R		*/	\
	cc		= cpu_cycle;	/* cpu cycle counter		*/	\
	ic		= instr_cnt;	/* cpu instruction counter	*/	\
	pc		= registers.pc;	/* program counter PC		*/	\
	ra		= registers.a;	/* register A				*/	\
	rf		= registers.f;	/* register F				*/	\

#define	SAVE_REGISTERS															\
	registers.r		= (registers.r&0x80)|(r&0x7f);	/* refresh counter R	 */	\
	cpu_cycle		= cc;							/* cpu cycle counter	 */	\
	instr_cnt		= ic;							/* cpu instr. counter	 */	\
	registers.pc	= pc;							/* program counter PC	 */	\
	registers.a		= ra;							/* register A			 */	\
	registers.f		= rf;							/* register F			 */	\


/* ====	The Z80 ENGINE ====================================================
*/
int Z80::run( int32 cc_max, int32 ic_max, uint32 options )
{
//	logline("Run: ccmax=%i icmax=%i, cc=%i, options=$%08X",cc_max,ic_max,cpu_cycle,options);
	assert(uint8(options) == 0);

	int32	cc_maxx = cc_max;
	int32	cc_crtc = 0;				// if(options&cpu_crtc) crtc->updateScreenUpToCycle();

	int		result  = 0;				// return 0: T cycle count expired
	int32	cc;							// cpu cycle counter
	int32	ic;							// cpu instruction counter: .rzx file support: counts when r is incremented:
										//							prefixed instructions are counted += 2


	uint16	pc;							// z80 program counter
	uint8	ra;							// z80 a register
	uint8	rf;							// z80 flags
	uint8	r;							// z80 r register bit 0...6

	uint16*	rzp;						// pointer to IX or IY after 0xDD or 0xFD
	#define	rz		(*rzp)				// IX or IY
	#if defined(__BIG_ENDIAN__)
	#define	rzh		(((uint8*)rzp)[0])	// XH or YH
	#define	rzl		(((uint8*)rzp)[1])	// XL or YL
	#elif defined(__LITTLE_ENDIAN__)
	#define	rzh		(((uint8*)rzp)[1])	// XH or YH
	#define	rzl		(((uint8*)rzp)[0])	// XL or YL
	#else
	#error "endian error"
	#endif

	uint8	c = 0;						// general purpose byte register

	uint16	w;							// general purpose word register
	#define	wl		uint8(w)			// access low byte of w
	#define	wh		(w>>8)				// access high byte of w

	uint32	z32;						// scratch for macro internal use	TODO: mit wm vereinen?
	uint16	wm;							// scratch for macro internal use
	#define	wml		uint8(wm)			// access low byte of wm
	#define	wmh		(wm>>8)				// access high byte of wm


// load local variables from global registers:
	LOAD_REGISTERS;


// ---- NMI TEST ---------------

slow_loop:

// test non-maskable interrupt:
// the NMI is edge-triggered and automatically cleared

	if( cc>=cc_nmi ) // timing: 4+1,3,3
	{
		// NMI starts with a dummy opcode fetch plus 1 cc
		// /WAIT test in cc+2 => nmiAtCycles() may add wait cycles to cpu_cycle.

		// note: nmiAtCycle() was formerly called with cc+3

		IFF1 = disabled;				// disable maskable irpt. IFF2 is used to restore IFF1 in RETN.
		PEEK_INSTR(c);
		if (c == HALT) pc++;
		r += 1;
		cpu_cycle = cc;					// nmiAtCycles() may add wait states to cpu_cycle.
		cc_nmi = machine->nmiAtCycle(cc); // clear or re-trigger nmi.
		cc = cpu_cycle + 4+1;
		PUSH(pc>>8);					// M2: 3 cc: push pch
		PUSH(pc);						// M3: 3 cc: push pcl
		pc = 0x0066;					// jump to 0x0066
	}
	cc_max = min(cc_max,cc_nmi);


// ---- INTERRUPT TEST -----------------

// test maskable interrupt:
// note: the /INT signal is not cleared by int ack
//		 the /INT signal is sampled once per instruction at the end of instruction, during refresh cycle
//		 if the interrupt is not started until the /INT signal goes away then it is lost!

	if( cc < cc_irpt_on )				// int still ahead?
	{
		cc_max = min( cc_max, cc_irpt_on );
		LOOP;
	}
	else if( cc >= cc_irpt_off )		// int already expired?
	{
		LOOP;
	}
	else if( IFF1==disabled )			// irpt disabled?
	{
		LOOP;
	}
	else								// handle interrupt
	{
		// Interrpt starts with 2 cc (for daisy chain irpt arbitration?)
		// /WAIT test in cc+4 => interruptAtCycles() may add wait cycles to cpu_cycle.

		// note: interruptAtCycle() was formerly called with cc+4

		IFF1 = IFF2 = disabled;			// disable interrupt
		PEEK_INSTR(c); if(c==HALT) pc++;
		r += 1;
		cpu_cycle = cc;					// interruptAtCycles() may add wait states to cpu_cycle.
		c = machine->interruptAtCycle(cc,pc); // c = busbyte
		cc = cpu_cycle;

		switch( registers.im )
		{
		case 0:	//	mode 0: read instruction from bus
				//	timing: 2cc + opcode timing

			switch(c)
			{
			case RST00: case RST08:		//	M1: 2+5 cc: opcode RSTxx  ((RST is 5 cc))
			case RST10: case RST18:		//	M2:	3 cc:   push pch
			case RST20: case RST28:		//	M3: 3 cc:   push pcl
			case RST30:	case RST38:
				cc += 2+5;
				w = c-RST00;
				goto irpt_xw;

			case CALL:
				cc += 2+4;				//	M1:   2+4 cc: opcode CALL
				cc += 3+4;				//	M2+3: 3+4 cc: get NN	(formerly provided by macro Z80_INFO_IRPT)
				w = 0xffff;				//	   	      w = busbytes read in M2+M3 cycle TODO
				goto irpt_xw;			//	M4+5: 3+3 cc: push pch, pcl

			default:					//	only RSTxx and CALL NN are supported
				TODO();					//  any other opcode is of no real use.
			};

		case 1:	//	Mode 1:	RST38
				//	timing: 7+3+3

			cc += 7;					//	M1:	7 cc: int ack cycle
			w = 0x0038;
			goto irpt_xw;

	irpt_xw: PUSH(pc>>8);				//	M2: 3 cc: push pch
			 PUSH(uint8(pc));			//	M3: 3 cc: push pcl and load pc
			 pc = w;
			 LOOP;

		case 2:	//	Mode 2:	jump via table
				//	timing: 7+3+3+3+3

			cc += 7;				//	M1: 7 cc: int ack  and  read interrupt vector from bus
			PUSH(pc>>8);			//	M2: 3 cc: push pch
			PUSH(uint8(pc));		//	M3: 3 cc: push pcl
			w = registers.i*256+c;
			PEEK(PCL,w);			//	M4: 3 cc: read low byte from table
			PEEK(PCH,w+1);			//	M5: 3 cc: read high byte and jump
			pc = PC;
			LOOP;

		default:
			IERR();					// bogus irpt mode
		};
	}
	IERR();


// ----	MAIN INSTRUCTION DISPATCHER --------------------------------

poke_and_nxtcmd:
	POKE(w,c);				// --> CPU_WAITCYCLES, CPU_READSCREEN, cc+=3, Poke(w,c)

nxtcmnd:
	if( cc < cc_max && ic < ic_max )		// fast loop exit test
	{

loop_ei:
		#include "Z80codes.h"
		IERR();
	}


// ---- EXIT TEST ------------------------------------------------

//	If a macro wishes to exit RunCpu() after finishing the current opcode:
//		result = my_result_code
//		ic_max = 0
//	If a macro wishes to do the Int/Nmi tests after the current opcode:
//		cc_max = cc
//	If a macro wishes to exit immediately without executing the current opcode:
//		result = my_result_code
//		undo whatever must be undone. depends on macro position...
//		EXIT		((goto x))

	cc_max = cc_maxx;
	if( cc < cc_max && ic < ic_max )
	{
		goto slow_loop;			// nmi + irpt test
	}


//	cc >= cc_max && result == 0		-> T cycle count expired		-> return 0
//	ic >= ic_max && result == 0		-> instruction count expired	-> return 1
//	ic >= ic_max && result >= 2		-> macro forced exit			-> return result

	if( cpu_ic_expired==1 && result==0 ) result = ic >= ic_max;		// da hat sich was ge√§ndert
	goto x;


// ---- EXIT ----

x:	SAVE_REGISTERS;
	return result;
}






































