library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity full_adder is
	port(A,B,Cin: in std_logic; sum,carry: out std_logic);
end entity full_adder;

architecture struct of full_adder is

	component XOR_using_NAND is
		port(A,B: in std_logic; Y: out std_logic);
	end component XOR_using_NAND;
	
	component OR_using_NAND is
		port(A,B: in std_logic; Y: out std_logic);
	end component OR_using_NAND;

	signal S11,s1,s12,C1,C2 : std_logic;
begin
	x1: XOR_using_NAND port map(A=>A, B=>B, Y=>S1);
	a1: NAND_2 port map (A=>A, B=>B, Y=>s11);
	a2: NAND_2 port map (A=>s11, B=>s11, Y=>C1);
	x2: XOR_using_NAND port map(A=>S1, B=>Cin, Y=>sum);
	a3: NAND_2 port map (A=>S1, B=>Cin, Y=>s12);
	a4: NAND_2 port map (A=>s12, B=>s12, Y=>C2);
	or1: OR_2 port map (A => C1, B => C2, Y => carry);
	
end struct;