Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_039.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3451504 heartbeat IPC: 2.89729 cumulative IPC: 2.89729 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6896057 heartbeat IPC: 2.90313 cumulative IPC: 2.90021 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10342427 heartbeat IPC: 2.9016 cumulative IPC: 2.90067 (Simulation time: 0 hr 8 min 7 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13784189 heartbeat IPC: 2.90549 cumulative IPC: 2.90188 (Simulation time: 0 hr 10 min 46 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17225298 heartbeat IPC: 2.90604 cumulative IPC: 2.90271 (Simulation time: 0 hr 13 min 27 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17225298 (Simulation time: 0 hr 13 min 27 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 22995478 heartbeat IPC: 1.73305 cumulative IPC: 1.73305 (Simulation time: 0 hr 16 min 0 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 28764248 heartbeat IPC: 1.73347 cumulative IPC: 1.73326 (Simulation time: 0 hr 18 min 28 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 34527578 heartbeat IPC: 1.73511 cumulative IPC: 1.73388 (Simulation time: 0 hr 20 min 56 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 40298864 heartbeat IPC: 1.73272 cumulative IPC: 1.73359 (Simulation time: 0 hr 23 min 32 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 46077213 heartbeat IPC: 1.7306 cumulative IPC: 1.73299 (Simulation time: 0 hr 25 min 37 sec) 
Finished CPU 0 instructions: 50000001 cycles: 28851915 cumulative IPC: 1.73299 (Simulation time: 0 hr 25 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73299 instructions: 50000001 cycles: 28851915
L1D TOTAL     ACCESS:   19881665  HIT:   19386971  MISS:     494694
L1D LOAD      ACCESS:    6489224  HIT:    6267619  MISS:     221605
L1D RFO       ACCESS:    7088971  HIT:    7022103  MISS:      66868
L1D PREFETCH  ACCESS:    6303470  HIT:    6097249  MISS:     206221
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6505048  ISSUED:    6372574  USEFUL:      50092  USELESS:     156133
L1D AVERAGE MISS LATENCY: 15.0696 cycles
L1I TOTAL     ACCESS:   19905665  HIT:   14723546  MISS:    5182119
L1I LOAD      ACCESS:    9298903  HIT:    9202905  MISS:      95998
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   10606762  HIT:    5520641  MISS:    5086121
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   11200979  ISSUED:   11043153  USEFUL:    4157448  USELESS:     928683
L1I AVERAGE MISS LATENCY: 14.4211 cycles
L2C TOTAL     ACCESS:    8154039  HIT:    8153955  MISS:         84
L2C LOAD      ACCESS:     273042  HIT:     273038  MISS:          4
L2C RFO       ACCESS:      66751  HIT:      66751  MISS:          0
L2C PREFETCH  ACCESS:    7634214  HIT:    7634137  MISS:         77
L2C WRITEBACK ACCESS:     180032  HIT:     180029  MISS:          3
L2C PREFETCH  REQUESTED:    5203823  ISSUED:    5203203  USEFUL:          2  USELESS:          6
L2C AVERAGE MISS LATENCY: 58.0119 cycles
LLC TOTAL     ACCESS:     626710  HIT:     626282  MISS:        428
LLC LOAD      ACCESS:          4  HIT:          3  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:     626702  HIT:     626275  MISS:        427
LLC WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          2  USELESS:          0
LLC AVERAGE MISS LATENCY: 171.706 cycles
Major fault: 0 Minor fault: 357
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         66  ROW_BUFFER_MISS:        362
 DBUS_CONGESTED:         44
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.9091% MPKI: 0.1547 Average ROB Occupancy at Mispredict: 304.342

Branch types
NOT_BRANCH: 41494970 82.9899%
BRANCH_DIRECT_JUMP: 491308 0.982616%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5595255 11.1905%
BRANCH_DIRECT_CALL: 1028408 2.05682%
BRANCH_INDIRECT_CALL: 180756 0.361512%
BRANCH_RETURN: 1209170 2.41834%
BRANCH_OTHER: 0 0%

