// Seed: 1589141937
module module_0 (
    output supply0 id_0,
    output wor id_1,
    output wand id_2,
    input wand id_3
);
  bit id_5;
  ;
  always @(1) begin : LABEL_0
    id_5 <= 1;
  end
  logic [1 'b0 &  -1 : -1] id_6;
  ;
  assign module_1.id_1 = 0;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    input tri1 id_4,
    output supply0 id_5,
    output supply1 id_6
);
  assign id_5 = id_2 && -1 && -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_2
  );
endmodule
