Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Sat Aug  5 18:06:51 2023
| Host              : ubuntu-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file reports/post_place_timing_summary.rpt
| Design            : alsaqr_xilinx
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (376)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (2)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (376)
--------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 376 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (4)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (2)
------------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.232        0.000                      0               366720       -2.781    -3731.704                   5109               366306        0.231        0.000                       0                132170  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
alsaqr_clk_manager/inst/clk_in1                                                                      {0.000 2.000}          4.000           250.000         
  clk_out1_xilinx_clk_mngr                                                                           {0.000 10.000}         20.000          50.000          
    SDIO_CLK_0                                                                                       {0.000 40.000}         80.000          12.500          
    SPIM_CLK_0                                                                                       {0.000 40.000}         80.000          12.500          
    clk_sck                                                                                          {20.000 40.000}        40.000          25.000          
c0_sys_clk_p                                                                                         {0.000 2.000}          4.000           250.000         
  mmcm_clkout0                                                                                       {0.000 3.200}          6.400           156.250         
    pll_clk                                                                                          {0.000 0.400}          0.800           1250.000        
      pll_clk_DIV                                                                                    {0.000 3.200}          6.400           156.250         
    pll_clk[1]                                                                                       {0.000 0.400}          0.800           1250.000        
      pll_clk[1]_DIV                                                                                 {0.000 3.200}          6.400           156.250         
  mmcm_clkout5                                                                                       {0.000 12.800}         25.600          39.063          
  mmcm_clkout6                                                                                       {0.000 6.400}          12.800          78.125          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
tck                                                                                                  {0.000 50.000}         100.000         10.000          
u_ddr4_0/c0_ddr4_ui_clk                                                                              {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
alsaqr_clk_manager/inst/clk_in1                                                                                                                                                                                                                        1.550        0.000                       0                     1  
  clk_out1_xilinx_clk_mngr                                                                                 1.232        0.000                      0               233880       -2.781    -1843.104                   2000               233880        9.300        0.000                       0                117068  
    SDIO_CLK_0                                                                                            35.585        0.000                      0                 1039       -2.055     -316.572                    262                 1039       39.468        0.000                       0                   540  
    SPIM_CLK_0                                                                                            36.922        0.000                      0                 1823       -2.014     -500.227                    291                 1823       39.725        0.000                       0                   816  
c0_sys_clk_p                                                                                               2.617        0.000                      0                   23        0.034        0.000                      0                   23        1.550        0.000                       0                    20  
  mmcm_clkout0                                                                                             2.792        0.000                      0                19670       -0.081       -3.765                    124                19670        2.438        0.000                       0                  9585  
    pll_clk                                                                                                                                                                                                                                            0.231        0.000                       0                     7  
      pll_clk_DIV                                                                                                                                                                                                                                      2.000        0.000                       0                    25  
    pll_clk[1]                                                                                                                                                                                                                                         0.231        0.000                       0                     5  
      pll_clk[1]_DIV                                                                                                                                                                                                                                   2.000        0.000                       0                    20  
  mmcm_clkout5                                                                                            22.725        0.000                      0                  827       -0.064       -0.337                     15                  827       12.268        0.000                       0                   570  
  mmcm_clkout6                                                                                             9.561        0.000                      0                 5174       -0.107       -0.947                     27                 4954        1.857        0.000                       0                  1572  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.540        0.000                      0                  992       -0.046       -0.318                     14                  992       24.468        0.000                       0                   479  
tck                                                                                                        5.819        0.000                      0                  456       -0.008       -0.008                      1                  456       49.725        0.000                       0                   261  
u_ddr4_0/c0_ddr4_ui_clk                                                                                    2.318        0.000                      0                 2101       -0.008       -0.008                      1                 2101        2.925        0.000                       0                  1741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                         mmcm_clkout0                                                                                               2.502        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                         mmcm_clkout0                                                                                               2.366        0.000                      0                  105                                                                        
mmcm_clkout0                                                                                         pll_clk_DIV                                                                                                3.965        0.000                      0                  216        1.325        0.000                      0                  216  
mmcm_clkout0                                                                                         pll_clk[1]_DIV                                                                                             3.879        0.000                      0                  176        1.264        0.000                      0                  176  
mmcm_clkout0                                                                                         mmcm_clkout5                                                                                              11.491        0.000                      0                   10                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5                                                                                              49.710        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                         mmcm_clkout6                                                                                               4.481        0.000                      0                   36       -0.307       -0.307                      1                    1  
mmcm_clkout5                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       25.264        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_xilinx_clk_mngr                                                                             clk_out1_xilinx_clk_mngr                                                                                   8.551        0.000                      0               100542       -1.261    -1376.044                   2635               100542  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.291        0.000                      0                  100        0.118        0.000                      0                  100  
**async_default**                                                                                    mmcm_clkout5                                                                                         mmcm_clkout5                                                                                              24.785        0.000                      0                  105        0.124        0.000                      0                  105  
**async_default**                                                                                    u_ddr4_0/c0_ddr4_ui_clk                                                                              u_ddr4_0/c0_ddr4_ui_clk                                                                                    4.306        0.000                      0                  443        0.189        0.000                      0                  443  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  alsaqr_clk_manager/inst/clk_in1
  To Clock:  alsaqr_clk_manager/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         alsaqr_clk_manager/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { alsaqr_clk_manager/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCM_X0Y9  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCM_X0Y9  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X0Y9  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X0Y9  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_mngr
  To Clock:  clk_out1_xilinx_clk_mngr

Setup :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
Hold  :         2000  Failing Endpoints,  Worst Slack       -2.781ns,  Total Violation    -1843.104ns
PW    :            0  Failing Endpoints,  Worst Slack        9.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_clk_mngr rise@20.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        18.568ns  (logic 2.515ns (13.545%)  route 16.053ns (86.455%))
  Logic Levels:           52  (CARRY8=4 LUT2=6 LUT3=5 LUT4=3 LUT5=9 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 24.777 - 20.000 ) 
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.105ns (routing 0.573ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.524ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, estimated)
                                                      2.105     4.384    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/clk_out1
    SLICE_X78Y496        FDCE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y496        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.460 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/ack_dst_q_reg/Q
                         net (fo=123, estimated)      0.575     5.035    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/ack_dst_q
    SLICE_X83Y478        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.132 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i___6_i_3/O
                         net (fo=112, estimated)      0.306     5.438    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i___6_i_3_n_0
    SLICE_X81Y479        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     5.475 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i___57_i_2__0/O
                         net (fo=54, estimated)       0.506     5.981    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/data_dst_q_reg[tag][1]_74
    SLICE_X74Y489        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     6.071 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i___2_i_170__2/O
                         net (fo=1, routed)           0.013     6.084    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___2_i_63_1[0]
    SLICE_X74Y489        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.276 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___2_i_117/CO[7]
                         net (fo=1, estimated)        0.026     6.302    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___2_i_117_n_0
    SLICE_X74Y490        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.317 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___2_i_63/CO[7]
                         net (fo=1, estimated)        0.026     6.343    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___2_i_63_n_0
    SLICE_X74Y491        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.358 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___2_i_9/CO[7]
                         net (fo=1, estimated)        0.026     6.384    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___2_i_9_n_0
    SLICE_X74Y492        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.399 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___2_i_3/CO[7]
                         net (fo=3, estimated)        0.297     6.696    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/gen_counters[31].mst_select_q[31][2]_i_3_0[0]
    SLICE_X80Y492        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.099     6.795 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/gen_counters[31].mst_select_q[31][2]_i_4/O
                         net (fo=1, estimated)        0.128     6.923    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/gen_counters[31].mst_select_q[31][2]_i_4_n_0
    SLICE_X80Y491        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     7.047 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/gen_counters[31].mst_select_q[31][2]_i_3/O
                         net (fo=1, estimated)        0.308     7.355    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/gen_counters[31].mst_select_q[31][2]_i_3_n_0
    SLICE_X84Y491        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     7.408 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/gen_counters[31].mst_select_q[31][2]_i_2/O
                         net (fo=20, estimated)       0.295     7.703    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i___111_i_4__3_0
    SLICE_X86Y489        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     7.817 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/gen_counters[31].mst_select_q[31][2]_i_1/O
                         net (fo=46, estimated)       0.369     8.186    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/gen_demux.lock_aw_valid_q_i_2__2[2]
    SLICE_X85Y493        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     8.222 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/gen_demux.lock_aw_valid_q_i_5__2/O
                         net (fo=1, estimated)        0.144     8.366    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/gen_demux.lock_aw_valid_q_reg_4
    SLICE_X83Y494        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.416 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/gen_demux.lock_aw_valid_q_i_2__2/O
                         net (fo=4, estimated)        0.245     8.661    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[31].i_in_flight_cnt/gen_demux.w_select_q_reg[0]_1
    SLICE_X84Y486        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     8.698 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[31].i_in_flight_cnt/gen_demux.w_select_q[3]_i_1__0/O
                         net (fo=40, estimated)       0.337     9.035    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/E[0]
    SLICE_X86Y483        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     9.070 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/counter_q[3]_i_15__1/O
                         net (fo=4, estimated)        0.154     9.224    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/counter_q[3]_i_15__1_n_0
    SLICE_X86Y482        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     9.259 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/counter_q[3]_i_5__13/O
                         net (fo=5, estimated)        0.179     9.438    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/counter_q[3]_i_5__13_n_0
    SLICE_X87Y477        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     9.475 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/status_cnt_q[2]_i_11__6/O
                         net (fo=1, estimated)        0.523     9.998    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_mst_port_mux[11].i_axi_mux/gen_mux.i_w_fifo/mst_reqs[11][3][w_valid]
    SLICE_X96Y473        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.034 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_mst_port_mux[11].i_axi_mux/gen_mux.i_w_fifo/status_cnt_q[2]_i_4__12/O
                         net (fo=6, estimated)        0.465    10.499    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/host_lite_bus\\.w_valid
    SLICE_X105Y464       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.534 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/counter_q[0]_i_4__3/O
                         net (fo=40, estimated)       0.415    10.949    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/mst_req[w_valid]
    SLICE_X105Y449       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    10.984 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/gen_rw_regs[245].reg_q[245][7]_i_9/O
                         net (fo=6, estimated)        0.800    11.784    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/w_req_q_reg[aw_valid]_0
    SLICE_X118Y433       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    11.835 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/gen_rw_regs[245].reg_q[245][7]_i_5/O
                         net (fo=39, estimated)       0.258    12.093    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/axi_pmu_cfg_req[w][strb][1]
    SLICE_X119Y430       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    12.132 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_rw_regs[245].reg_q[245][7]_i_7/O
                         net (fo=65, estimated)       0.450    12.582    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/nolabel_line339/i_axi_lite_regs/p_3_out
    SLICE_X122Y427       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    12.617 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/reg_wr_r[counter][3]_i_2/O
                         net (fo=13, estimated)       0.292    12.909    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/reg_wr_r[counter][3]_i_2_n_0
    SLICE_X125Y425       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    12.946 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_rw_regs[244].reg_q[244][7]_i_9/O
                         net (fo=108, estimated)      0.288    13.234    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_rw_regs[244].reg_q[244][7]_i_9_n_0
    SLICE_X126Y421       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051    13.285 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2__42/O
                         net (fo=14, estimated)       0.183    13.468    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_mst_port_mux[4].i_axi_lite_mux/gen_mux.i_b_fifo/axi_pmu_cfg_res[w_ready]
    SLICE_X127Y421       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037    13.505 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_mst_port_mux[4].i_axi_lite_mux/gen_mux.i_b_fifo/i___332_i_4/O
                         net (fo=1, estimated)        0.138    13.643    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_w_fifo/slv_resps[0][4][w_ready]
    SLICE_X127Y421       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051    13.694 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_w_fifo/i___332_i_2/O
                         net (fo=8, estimated)        0.171    13.865    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_w_fifo/status_cnt_q_reg[1]_0
    SLICE_X125Y422       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037    13.902 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_w_fifo/i___332_i_1/O
                         net (fo=1, estimated)        0.698    14.600    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/host_axi_lite_xbar_master\\.w_ready
    SLICE_X119Y462       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037    14.637 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i___332/O
                         net (fo=3, estimated)        0.353    14.990    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i_axi_atop_filter/filtered_resp[w_ready]
    SLICE_X112Y463       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    15.025 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i_axi_atop_filter/i___493_i_10__0/O
                         net (fo=1, estimated)        0.392    15.417    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i_axi_atop_filter/i___493_i_10__0_n_0
    SLICE_X110Y464       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037    15.454 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i_axi_atop_filter/i___493_i_4__0/O
                         net (fo=3, estimated)        0.219    15.673    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_axi_demux/gen_demux.i_counter_open_w/i_counter/host_axi_lite_32\\.w_ready
    SLICE_X106Y464       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    15.708 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_axi_demux/gen_demux.i_counter_open_w/i_counter/i___493_i_1__0/O
                         net (fo=8, estimated)        0.212    15.920    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer_n_988
    SLICE_X105Y465       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    15.955 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/i___493/O
                         net (fo=6, estimated)        0.227    16.182    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/i___493_n_0
    SLICE_X101Y466       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    16.231 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/i___490/O
                         net (fo=4, estimated)        0.499    16.730    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_axi_err_slv/i_atop_filter/host_lite_bus\\.b_valid
    SLICE_X94Y476        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    16.765 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_axi_err_slv/i_atop_filter/gen_arbiter.gen_int_rr.gen_lock.req_q[11]_i_1__5/O
                         net (fo=4, estimated)        0.375    17.140    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/mst_resps[11][3][b_valid]
    SLICE_X88Y486        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037    17.177 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.rr_q[3]_i_30/O
                         net (fo=1, estimated)        0.213    17.390    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/p_23_in
    SLICE_X87Y490        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039    17.429 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.rr_q[3]_i_13__3/O
                         net (fo=2, estimated)        0.190    17.619    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/p_26_in
    SLICE_X87Y494        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    17.656 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.rr_q[3]_i_4__5/O
                         net (fo=4, estimated)        0.239    17.895    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.req_nodes_2
    SLICE_X85Y495        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    17.930 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__12/O
                         net (fo=4, estimated)        0.268    18.198    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/ddr_1_out_rsp[b_valid]
    SLICE_X81Y496        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    18.235 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__49/O
                         net (fo=3, estimated)        0.093    18.328    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__49_n_0
    SLICE_X81Y496        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037    18.365 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/pop_i0_i_7__0/O
                         net (fo=112, estimated)      0.181    18.546    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_out/i_src/mst_state_q_reg[0]_0
    SLICE_X81Y494        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    18.583 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_out/i_src/pop_i0_i_3/O
                         net (fo=18, estimated)       0.483    19.066    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_r_mux/ddr_1_out_req[r_ready]
    SLICE_X90Y484        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037    19.103 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_r_mux/gen_read_downsizer[0].r_req_q[r_valid]_i_15/O
                         net (fo=1, estimated)        0.514    19.617    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/mst_reqs[11][3][r_ready]
    SLICE_X96Y479        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    19.652 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/gen_read_downsizer[0].r_req_q[r_valid]_i_8/O
                         net (fo=1, routed)           0.010    19.662    i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_read_downsizer[0].r_req_q_reg[r][resp][0]_0
    SLICE_X96Y479        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064    19.726 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_read_downsizer[0].r_req_q_reg[r_valid]_i_5/O
                         net (fo=13, estimated)       0.499    20.225    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_read_id_queue/host_lite_bus\\.r_ready
    SLICE_X104Y470       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037    20.262 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_read_id_queue/i___127_i_2__0/O
                         net (fo=8, estimated)        0.402    20.664    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_read_id_queue/gen_read_downsizer[0].r_req_q_reg[ar_valid]_1
    SLICE_X111Y469       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    20.699 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_read_id_queue/i___242_i_1__2/O
                         net (fo=10, estimated)       0.533    21.232    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/host_axi_lite_32\\.r_ready
    SLICE_X115Y467       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035    21.267 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i___269/O
                         net (fo=4, estimated)        0.223    21.490    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i___269_n_0
    SLICE_X116Y463       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    21.527 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i___241/O
                         net (fo=3, estimated)        0.170    21.697    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_r_fifo/host_lite_req[r_ready]
    SLICE_X116Y457       LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    21.734 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_r_fifo/i___25_i_3__11/O
                         net (fo=5, estimated)        0.377    22.111    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_r_fifo/i___25_i_3__11_n_0
    SLICE_X113Y449       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039    22.150 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_r_fifo/i___7_i_1__21/O
                         net (fo=3, estimated)        0.498    22.648    i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/gen_spill_reg.b_full_q_reg_1
    SLICE_X111Y447       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    22.684 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/gen_spill_reg.b_data_q[data][31]_i_1/O
                         net (fo=33, estimated)       0.268    22.952    i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[resp][1]_2[0]
    SLICE_X111Y449       FDCE                                         r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000    20.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.924    21.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.214    22.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, estimated)
                                                      1.985    24.777    i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/clk_out1
    SLICE_X111Y449       FDCE                                         r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][9]/C
                         clock pessimism             -0.449    24.328    
                         clock uncertainty           -0.084    24.244    
    SLICE_X111Y449       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    24.184    i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                         24.184    
                         arrival time                         -22.952    
  -------------------------------------------------------------------
                         slack                                  1.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.781ns  (arrival time - required time)
  Source:                 i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.058ns (38.926%)  route 0.091ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        2.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.175ns
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Net Delay (Source):      1.930ns (routing 0.524ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.757ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.924     1.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.214     2.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, estimated)
                                                      1.930     4.722    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/clk_out1
    SLICE_X68Y314        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y314        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.780 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q_reg[1]/Q
                         net (fo=5, estimated)        0.091     4.871    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X69Y314        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, estimated)
                                                      2.248     4.527    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.616 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, estimated)        0.582     5.198    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.226 r  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, estimated)      1.949     7.175    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/s_clk_sdio
    SLICE_X69Y314        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.415     7.590    
    SLICE_X69Y314        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     7.652    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.652    
                         arrival time                           4.871    
  -------------------------------------------------------------------
                         slack                                 -2.781    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_clk_mngr
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         20.000      18.000     URAM288_X3Y128  i_alsaqr/i_host_domain/i_axi_llc/i_llc_ways/gen_data_ways[0].i_data_way/i_data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         10.000      9.300      URAM288_X3Y128  i_alsaqr/i_host_domain/i_axi_llc/i_llc_ways/gen_data_ways[0].i_data_way/i_data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         10.000      9.300      URAM288_X3Y128  i_alsaqr/i_host_domain/i_axi_llc/i_llc_ways/gen_data_ways[0].i_data_way/i_data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SDIO_CLK_0
  To Clock:  SDIO_CLK_0

Setup :            0  Failing Endpoints,  Worst Slack       35.585ns,  Total Violation        0.000ns
Hold  :          262  Failing Endpoints,  Worst Slack       -2.055ns,  Total Violation     -316.572ns
PW    :            0  Failing Endpoints,  Worst Slack       39.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.585ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SDIO_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by SDIO_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SDIO_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SDIO_CLK_0 fall@40.000ns - SDIO_CLK_0 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 0.220ns (5.407%)  route 3.849ns (94.593%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.194ns = ( 47.194 - 40.000 ) 
    Source Clock Delay      (SCD):    7.445ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.787ns (routing 0.757ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.691ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SDIO_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, estimated)
                                                      2.155     4.434    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X71Y380        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.513 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, estimated)        0.498     5.011    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.048 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, estimated)        0.582     5.630    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.658 r  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, estimated)      1.787     7.445    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/s_clk_sdio
    SLICE_X107Y461       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y461       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     7.523 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[3]/Q
                         net (fo=61, estimated)       2.128     9.651    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_sddata_reg[0][3]
    SLICE_X69Y310        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     9.741 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[13]_srl2_i_alsaqr_i_host_domain_i_apb_subsystem_i_udma_subsystem_i_sdio_gen_c_0_i_5/O
                         net (fo=6, estimated)        0.159     9.900    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_sddata_reg[2]
    SLICE_X68Y309        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     9.952 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_sddata[2]_i_2/O
                         net (fo=4, estimated)        1.562    11.514    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/s_sddata[2]
    SLICE_X114Y359       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SDIO_CLK_0 fall edge)
                                                     40.000    40.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000    40.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.924    41.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    42.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.214    42.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, estimated)
                                                      1.898    44.690    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X71Y380        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    44.748 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, estimated)        0.354    45.102    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022    45.124 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, estimated)        0.412    45.536    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    45.560 f  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, estimated)      1.634    47.194    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/s_clk_sdio
    SLICE_X114Y359       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.164    47.358    
                         clock uncertainty           -0.284    47.074    
    SLICE_X114Y359       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    47.099    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]
  -------------------------------------------------------------------
                         required time                         47.099    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 35.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.055ns  (arrival time - required time)
  Source:                 pad_periphs_pad_gpio_b_08_pad
                            (input port clocked by SDIO_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SDIO_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SDIO_CLK_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SDIO_CLK_0 rise@0.000ns - SDIO_CLK_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.505ns (29.562%)  route 1.204ns (70.438%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Inter-SLR Compensation: 0.256ns  (DPD * PF)
    Data Path Delay         (DPD):    1.709ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 1.790ns (routing 0.757ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SDIO_CLK_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    AU11                                              0.000     4.000 f  pad_periphs_pad_gpio_b_08_pad (INOUT)
                         net (fo=1, unset)            0.000     4.000    i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_pads/i_pad_gpio_b_08/iobuf_i/IO
    AU11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.387     4.387 f  i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_pads/i_pad_gpio_b_08/iobuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.387    i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_pads/i_pad_gpio_b_08/iobuf_i/OUT
    AU11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.387 f  i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_pads/i_pad_gpio_b_08/iobuf_i/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.948     5.335    i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_muxer/pads_to_mux_o[pad_gpio_b_08][pad2chip]
    SLICE_X111Y460       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     5.370 f  i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_muxer/FSM_sequential_r_state[1]_i_2/O
                         net (fo=37, estimated)       0.226     5.596    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/port_signals_pad2soc_o[sdio0][data0_o]
    SLICE_X108Y463       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.083     5.679 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state[1]_i_1__0/O
                         net (fo=1, routed)           0.030     5.709    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state[1]_i_1__0_n_0
    SLICE_X108Y463       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SDIO_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, estimated)
                                                      2.155     4.434    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X71Y380        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.513 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, estimated)        0.498     5.011    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     5.048 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, estimated)        0.582     5.630    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.658 r  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, estimated)      1.790     7.448    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/s_clk_sdio
    SLICE_X108Y463       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[1]/C
                         clock pessimism              0.000     7.448    
                         inter-SLR compensation       0.256     7.704    
    SLICE_X108Y463       FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     7.764    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.764    
                         arrival time                           5.709    
  -------------------------------------------------------------------
                         slack                                 -2.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SDIO_CLK_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         80.000      78.710     BUFGCE_X0Y165  FSM_sequential_r_state_reg[3]_i_3/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         40.000      39.468     SLICE_X70Y306  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[13]_srl2_i_alsaqr_i_host_domain_i_apb_subsystem_i_udma_subsystem_i_sdio_gen_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         40.000      39.468     SLICE_X70Y306  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[13]_srl2_i_alsaqr_i_host_domain_i_apb_subsystem_i_udma_subsystem_i_sdio_gen_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SPIM_CLK_0
  To Clock:  SPIM_CLK_0

Setup :            0  Failing Endpoints,  Worst Slack       36.922ns,  Total Violation        0.000ns
Hold  :          291  Failing Endpoints,  Worst Slack       -2.014ns,  Total Violation     -500.227ns
PW    :            0  Failing Endpoints,  Worst Slack       39.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.922ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPIM_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg/D
                            (falling edge-triggered cell FDCE clocked by SPIM_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SPIM_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SPIM_CLK_0 fall@40.000ns - SPIM_CLK_0 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.818ns (29.789%)  route 1.928ns (70.211%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.826ns = ( 47.826 - 40.000 ) 
    Source Clock Delay      (SCD):    8.443ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.917ns (routing 1.118ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.691ns (routing 1.017ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPIM_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, estimated)
                                                      2.187     4.466    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X65Y318        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.545 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, estimated)        0.222     4.767    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X65Y326        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     4.802 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5/O
                         net (fo=2, estimated)        1.696     6.498    i_alsaqr_n_2310
    BUFGCE_X0Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.526 r  pointer_in_reg[2]_i_3/O
    X2Y5 (CLOCK_ROOT)    net (fo=814, estimated)      1.917     8.443    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/s_clk_spi
    SLICE_X69Y330        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y330        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     8.523 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[2]/Q
                         net (fo=39, estimated)       0.276     8.799    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/i_reply_buffer/pointer_out[2]
    SLICE_X69Y334        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     8.923 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/i___20/O
                         net (fo=1, estimated)        0.041     8.964    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/buffer_reg[0][29]_0
    SLICE_X69Y334        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     9.054 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___6_i_1__5/O
                         net (fo=34, estimated)       0.308     9.362    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/s_replay_buffer_in[29]
    SLICE_X68Y329        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112     9.474 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___71_i_1__4/O
                         net (fo=2, estimated)        0.205     9.679    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[2]_1
    SLICE_X67Y330        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     9.715 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___7_i_3__3/O
                         net (fo=1, estimated)        0.147     9.862    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___7_i_3__3_n_0
    SLICE_X67Y330        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138    10.000 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___7_i_1__7/O
                         net (fo=9, estimated)        0.205    10.205    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/s_tx_qpi
    SLICE_X67Y329        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165    10.370 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_12/O
                         net (fo=1, estimated)        0.427    10.797    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_12_n_0
    SLICE_X64Y326        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037    10.834 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_4/O
                         net (fo=1, estimated)        0.270    11.104    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_4_n_0
    SLICE_X65Y326        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036    11.140 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_1/O
                         net (fo=1, routed)           0.049    11.189    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/s_spi_sdo04_out
    SLICE_X65Y326        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPIM_CLK_0 fall edge)
                                                     40.000    40.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000    40.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.924    41.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    42.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.214    42.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, estimated)
                                                      1.929    44.721    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X65Y318        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    44.780 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, estimated)        0.153    44.933    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X65Y326        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022    44.955 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5/O
                         net (fo=2, estimated)        1.156    46.111    i_alsaqr_n_2310
    BUFGCE_X0Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.135 f  pointer_in_reg[2]_i_3/O
    X2Y5 (CLOCK_ROOT)    net (fo=814, estimated)      1.691    47.826    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/s_clk_spi
    SLICE_X65Y326        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.544    48.370    
                         clock uncertainty           -0.284    48.086    
    SLICE_X65Y326        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    48.111    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg
  -------------------------------------------------------------------
                         required time                         48.111    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 36.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.014ns  (arrival time - required time)
  Source:                 pad_periphs_pad_gpio_b_02_pad
                            (input port clocked by SPIM_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/r_rx_shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SPIM_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SPIM_CLK_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPIM_CLK_0 rise@0.000ns - SPIM_CLK_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.531ns (17.999%)  route 2.417ns (82.001%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        8.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Inter-SLR Compensation: 0.442ns  (DPD * PF)
    Data Path Delay         (DPD):    2.948ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 1.933ns (routing 1.118ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPIM_CLK_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    AT14                                              0.000     4.000 r  pad_periphs_pad_gpio_b_02_pad (INOUT)
                         net (fo=1, unset)            0.000     4.000    i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_pads/i_pad_gpio_b_02/iobuf_i/IO
    AT14                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.359     4.359 r  i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_pads/i_pad_gpio_b_02/iobuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_pads/i_pad_gpio_b_02/iobuf_i/OUT
    AT14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     4.359 r  i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_pads/i_pad_gpio_b_02/iobuf_i/IBUFCTRL_INST/O
                         net (fo=2, estimated)        1.376     5.735    i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_muxer/pads_to_mux_o[pad_gpio_b_02][pad2chip]
    SLICE_X114Y362       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.091     5.826 r  i_alsaqr/i_alsaqr_periph_fpga_padframe/i_periphs/i_periphs_muxer/i___29_i_1/O
                         net (fo=80, estimated)       1.019     6.845    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/port_signals_pad2soc_o[spi0][sd1_o]
    SLICE_X67Y324        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     6.926 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/r_rx_shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.022     6.948    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/s_data_rx[13]
    SLICE_X67Y324        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/r_rx_shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPIM_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, estimated)
                                                      2.187     4.466    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X65Y318        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.545 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, estimated)        0.222     4.767    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X65Y326        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     4.802 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5/O
                         net (fo=2, estimated)        1.696     6.498    i_alsaqr_n_2310
    BUFGCE_X0Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.526 r  pointer_in_reg[2]_i_3/O
    X2Y5 (CLOCK_ROOT)    net (fo=814, estimated)      1.933     8.459    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/s_clk_spi
    SLICE_X67Y324        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/r_rx_shift_reg_reg[13]/C
                         clock pessimism              0.000     8.459    
                         inter-SLR compensation       0.442     8.901    
    SLICE_X67Y324        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     8.961    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/r_rx_shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.961    
                         arrival time                           6.948    
  -------------------------------------------------------------------
                         slack                                 -2.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPIM_CLK_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         80.000      78.710     BUFGCE_X0Y185  pointer_in_reg[2]_i_3/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         40.000      39.725     SLICE_X70Y336  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         40.000      39.725     SLICE_X70Y336  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  c0_sys_clk_p
  To Clock:  c0_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.226ns (20.342%)  route 0.885ns (79.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 9.617 - 4.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.902ns (routing 2.037ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.503ns (routing 1.849ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.391     3.475    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLR Crossing[2->1]   
    BUFGCE_X1Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.503 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, estimated)       2.902     6.405    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLR Crossing[1->2]   
    SLICE_X112Y767       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y767       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     6.486 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, estimated)        0.646     7.132    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X138Y767       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     7.277 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, estimated)        0.239     7.516    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X138Y766       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     4.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     4.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     4.898    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.922 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.168     7.090    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLR Crossing[2->1]   
    BUFGCE_X1Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.114 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, estimated)       2.503     9.617    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLR Crossing[1->2]   
    SLICE_X138Y766       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.624    10.241    
                         clock uncertainty           -0.035    10.206    
    SLICE_X138Y766       FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    10.132    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         10.132    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  2.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.060ns (38.961%)  route 0.094ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.405ns
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Net Delay (Source):      2.567ns (routing 1.849ns, distribution 0.718ns)
  Clock Net Delay (Destination): 2.902ns (routing 2.037ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     0.898    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.922 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.168     3.090    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLR Crossing[2->1]   
    BUFGCE_X1Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.114 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, estimated)       2.567     5.681    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLR Crossing[1->2]   
    SLICE_X112Y766       FDPE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y766       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     5.741 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, estimated)        0.094     5.835    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X112Y767       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.391     3.475    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLR Crossing[2->1]   
    BUFGCE_X1Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.503 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, estimated)       2.902     6.405    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLR Crossing[1->2]   
    SLICE_X112Y767       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.666     5.739    
    SLICE_X112Y767       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     5.801    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.801    
                         arrival time                           5.835    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_sys_clk_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { c0_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         4.000       2.710      BUFGCE_X1Y288  c0_sys_clk_s_BUFGCE_inst/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCM_X1Y12     u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y12     u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y12     u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.792ns,  Total Violation        0.000ns
Hold  :          124  Failing Endpoints,  Worst Slack       -0.081ns,  Total Violation       -3.765ns
PW    :            0  Failing Endpoints,  Worst Slack        2.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winRead_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mmcm_clkout0 rise@6.400ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.868ns (24.701%)  route 2.646ns (75.299%))
  Logic Levels:           10  (LUT2=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 11.738 - 6.400 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.083ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.983ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.241     2.891    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.919 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.301     5.220    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]_0
    SLICE_X125Y757       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y757       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     5.299 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winRead_reg/Q
                         net (fo=26, estimated)       0.487     5.786    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winRead
    SLICE_X121Y763       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.109     5.895 f  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[3]_i_3/O
                         net (fo=1, estimated)        0.176     6.071    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[3]_i_3_n_0
    SLICE_X121Y763       LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     6.237 f  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[3]_i_1/O
                         net (fo=40, estimated)       0.585     6.822    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC
    SLICE_X127Y756       LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     6.888 f  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/FSM_sequential_gr_cas_state[2]_i_4__2/O
                         net (fo=9, estimated)        0.283     7.171    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/clrReq1
    SLICE_X129Y750       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.100     7.271 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/read_req_ff[3]_i_2/O
                         net (fo=3, estimated)        0.262     7.533    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rdReq[0]
    SLICE_X126Y754       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     7.644 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/winRead_i_21/O
                         net (fo=1, estimated)        0.199     7.843    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winRead_i_2_4
    SLICE_X126Y754       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     7.879 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winRead_i_7/O
                         net (fo=1, estimated)        0.085     7.964    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winRead_i_7_n_0
    SLICE_X125Y754       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     8.001 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winRead_i_2/O
                         net (fo=7, estimated)        0.161     8.162    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winRead_i_2_0
    SLICE_X125Y756       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     8.199 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPort[1]_i_2__1/O
                         net (fo=1, estimated)        0.136     8.335    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPort[1]_i_2__1_n_0
    SLICE_X124Y756       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     8.425 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPort[1]_i_1/O
                         net (fo=5, estimated)        0.200     8.625    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/last_reg[1]
    SLICE_X125Y756       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     8.662 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/win_group_cas[0]_i_1/O
                         net (fo=1, routed)           0.072     8.734    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]_1
    SLICE_X125Y756       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      6.400     6.400 r  
    E12                                               0.000     6.400 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.400    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     6.964 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.004    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.004 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     7.298    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.322 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528     8.850    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.480 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     9.692    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.716 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.022    11.738    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]_0
    SLICE_X125Y756       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]/C
                         clock pessimism             -0.179    11.559    
                         clock uncertainty           -0.059    11.500    
    SLICE_X125Y756       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.525    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  2.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/axid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/memory_reg[29][6]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.801%)  route 0.071ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.290ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      2.054ns (routing 0.983ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.371ns (routing 1.083ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     0.898    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.922 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528     2.450    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.080 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     3.292    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.316 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.054     5.370    u_ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/c0_ddr4_ui_clk
    SLICE_X115Y742       FDRE                                         r  u_ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/axid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y742       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     5.430 r  u_ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/axid_reg[3]/Q
                         net (fo=1, estimated)        0.071     5.501    u_ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/trans_buf_out_r1_reg[10]_0[4]
    SLICE_X116Y741       SRLC32E                                      r  u_ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/memory_reg[29][6]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.241     2.891    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.919 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.371     5.290    u_ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/c0_ddr4_ui_clk
    SLICE_X116Y741       SRLC32E                                      r  u_ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/memory_reg[29][6]_srl30/CLK
                         clock pessimism              0.214     5.503    
    SLICE_X116Y741       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.079     5.582    u_ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/memory_reg[29][6]_srl30
  -------------------------------------------------------------------
                         required time                         -5.582    
                         arrival time                           5.501    
  -------------------------------------------------------------------
                         slack                                 -0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         6.400       4.706      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        6.400       7.886      PLL_X1Y25              u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         3.200       2.438      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         3.200       2.438      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk
  To Clock:  pll_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk
Waveform(ns):       { 0.000 0.400 }
Period(ns):         0.800
Sources:            { u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.800       0.425      BITSLICE_CONTROL_X1Y98  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.400       0.231      BITSLICE_CONTROL_X1Y98  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.400       0.231      BITSLICE_CONTROL_X1Y98  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_DIV
  To Clock:  pll_clk_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_DIV
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         6.400       3.733      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.400 }
Period(ns):         0.800
Sources:            { u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.800       0.425      BITSLICE_CONTROL_X1Y106  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.400       0.231      BITSLICE_CONTROL_X1Y106  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.400       0.231      BITSLICE_CONTROL_X1Y106  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -2.070      1.770      BITSLICE_CONTROL_X1Y108  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         6.400       3.733      BITSLICE_RX_TX_X1Y689  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X1Y689  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X1Y689  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       22.725ns,  Total Violation        0.000ns
Hold  :           15  Failing Endpoints,  Worst Slack       -0.064ns,  Total Violation       -0.337ns
PW    :            0  Failing Endpoints,  Worst Slack       12.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (mmcm_clkout5 rise@25.600ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.274ns (10.749%)  route 2.275ns (89.251%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 30.688 - 25.600 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.135ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.088ns
    Common Clock Delay      (CCD):    4.187ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.014ns (routing 0.968ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.879ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, estimated)        0.232     2.882    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.910 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, estimated)      2.014     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X120Y596       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y596       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/Q
                         net (fo=18, estimated)       1.768     6.771    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[8]
    SLR Crossing[1->2]   
    SLICE_X119Y737       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     6.894 f  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_4/O
                         net (fo=14, estimated)       0.244     7.138    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_4_n_0
    SLICE_X118Y741       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.173 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[0]_i_2/O
                         net (fo=1, estimated)        0.197     7.370    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[0]_i_2_n_0
    SLICE_X119Y739       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     7.407 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[0]_i_1/O
                         net (fo=1, routed)           0.066     7.473    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[0]
    SLICE_X119Y739       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     25.600    25.600 r  
    E12                                               0.000    25.600 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.600    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564    26.164 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    26.204    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.204 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294    26.498    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.522 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528    28.050    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    28.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, estimated)        0.204    28.884    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.908 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, estimated)      1.780    30.688    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X119Y739       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism             -0.310    30.379    
                         inter-SLR compensation      -0.135    30.243    
                         clock uncertainty           -0.071    30.173    
    SLICE_X119Y739       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    30.198    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                         30.198    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 22.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.760ns (routing 0.879ns, distribution 0.881ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.968ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     0.898    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.922 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528     2.450    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.080 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, estimated)        0.204     3.284    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.308 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, estimated)      1.760     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLR Crossing[2->1]   
    SLICE_X120Y598       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y598       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, estimated)        0.076     5.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X121Y598       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, estimated)        0.232     2.882    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.910 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, estimated)      2.054     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLR Crossing[2->1]   
    SLICE_X121Y598       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism              0.243     5.206    
    SLICE_X121Y598       RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.060     5.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -5.266    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                 -0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         25.600      24.310     BUFGCE_X1Y289   u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         12.800      12.268     SLICE_X121Y598  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         12.800      12.268     SLICE_X121Y598  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        9.561ns,  Total Violation        0.000ns
Hold  :           27  Failing Endpoints,  Worst Slack       -0.107ns,  Total Violation       -0.947ns
PW    :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.561ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (mmcm_clkout6 rise@12.800ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.384ns (14.217%)  route 2.317ns (85.783%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 18.236 - 12.800 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.097ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.995ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.258     2.908    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.936 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, estimated)     2.364     5.300    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/LMB_Clk
    SLICE_X137Y783       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y783       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.379 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, estimated)        0.155     5.534    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/lmb_as
    SLICE_X137Y783       LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     5.673 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, estimated)       0.467     6.140    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/Sl_Ready[1]
    SLICE_X129Y770       LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.066     6.206 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/O
                         net (fo=80, estimated)       0.461     6.667    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IReady
    SLICE_X136Y781       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.716 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, estimated)        0.335     7.051    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb
    SLICE_X137Y770       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     7.102 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=16, estimated)       0.899     8.001    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X8Y149        RAMB36E2                                     r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     12.800    12.800 r  
    E12                                               0.000    12.800 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.800    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564    13.364 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    13.404    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.404 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294    13.698    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.722 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528    15.250    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630    15.880 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.224    16.104    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.128 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, estimated)     2.108    18.236    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y149        RAMB36E2                                     r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.269    17.968    
                         clock uncertainty           -0.064    17.903    
    RAMB36_X8Y149        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    17.561    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         17.561    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  9.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      2.047ns (routing 0.995ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.392ns (routing 1.097ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     0.898    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.922 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528     2.450    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     3.080 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.224     3.304    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.328 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, estimated)     2.047     5.375    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X134Y779       FDSE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y779       FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     5.434 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[9]/Q
                         net (fo=4, estimated)        0.110     5.544    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S107_in
    SLICE_X133Y780       SRL16E                                       r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.258     2.908    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.936 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, estimated)     2.392     5.328    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X133Y780       SRL16E                                       r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4/CLK
                         clock pessimism              0.269     5.596    
    SLICE_X133Y780       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.055     5.651    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -5.651    
                         arrival time                           5.544    
  -------------------------------------------------------------------
                         slack                                 -0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         12.800      8.954      BITSLICE_CONTROL_X1Y98   u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         6.400       4.669      BITSLICE_CONTROL_X1Y98   u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         6.400       4.669      BITSLICE_CONTROL_X1Y98   u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  3.518         1.661       1.857      BITSLICE_CONTROL_X1Y107  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.540ns,  Total Violation        0.000ns
Hold  :           14  Failing Endpoints,  Worst Slack       -0.046ns,  Total Violation       -0.318ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.540ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.167ns (4.609%)  route 3.456ns (95.391%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.986ns (routing 0.738ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.288     5.588    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, estimated)      1.986     7.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X128Y588       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y588       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     7.682 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, estimated)        2.256     9.938    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X155Y362       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     9.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, estimated)        0.441    10.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X157Y363       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, estimated)        0.759    11.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y1     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y1     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 13.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.690ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.792ns (routing 0.673ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.738ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        0.908     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, estimated)      1.792     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y597       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y597       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, estimated)        0.067     3.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X117Y598       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.288     5.588    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, estimated)      2.074     7.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X117Y598       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -4.407     3.283    
    SLICE_X117Y598       RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     3.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                 -0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y167   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X117Y598  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X117Y598  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        5.819ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.008ns,  Total Violation       -0.008ns
PW    :            0  Failing Endpoints,  Worst Slack       49.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDRE clocked by tck'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pad_jtag_tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.530ns  (logic 1.086ns (42.918%)  route 1.444ns (57.082%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.334ns (routing 1.538ns, distribution 0.796ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    AV15                                              0.000     0.000 f  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck_IBUF_inst/I
    AV15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 f  pad_jtag_tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    pad_jtag_tck_IBUF_inst/OUT
    AV15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 f  pad_jtag_tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, estimated)        2.899     3.524    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/pad_jtag_tck_IBUF
    BUFGCTRL_X0Y76       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.616 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX/O
    X4Y8 (CLOCK_ROOT)    net (fo=1, estimated)        2.334     5.950    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X129Y503       FDRE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y503       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.029 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, estimated)        1.444     7.473    pad_jtag_tdo_OBUF
    AW15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.007     8.480 r  pad_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     8.480    pad_jtag_tdo
    AW15                                                              r  pad_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.701    19.299    
                         output delay                -5.000    14.299    
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  5.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.058ns (38.158%)  route 0.094ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.775ns
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    1.308ns
  Clock Net Delay (Source):      1.981ns (routing 1.310ns, distribution 0.671ns)
  Clock Net Delay (Destination): 2.254ns (routing 1.437ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    AV15                                              0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck_IBUF_inst/I
    AV15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  pad_jtag_tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    pad_jtag_tck_IBUF_inst/OUT
    AV15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  pad_jtag_tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, estimated)        1.990     2.364    pad_jtag_tck_IBUF
    BUFGCE_X0Y223        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.388 r  pad_jtag_tck_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=257, estimated)      1.981     4.369    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/pad_jtag_tck_IBUF_BUFG
    SLICE_X119Y484       FDRE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y484       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.427 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/data_q_reg[10]/Q
                         net (fo=2, estimated)        0.094     4.521    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_q[10]
    SLICE_X121Y484       FDRE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    AV15                                              0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck_IBUF_inst/I
    AV15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  pad_jtag_tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    pad_jtag_tck_IBUF_inst/OUT
    AV15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  pad_jtag_tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, estimated)        2.868     3.493    pad_jtag_tck_IBUF
    BUFGCE_X0Y223        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.521 r  pad_jtag_tck_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=257, estimated)      2.254     5.775    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/pad_jtag_tck_IBUF_BUFG
    SLICE_X121Y484       FDRE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                         clock pessimism             -1.308     4.467    
    SLICE_X121Y484       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     4.529    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                         -4.529    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                 -0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pad_jtag_tck }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         100.000     98.710     BUFGCE_X0Y223   pad_jtag_tck_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X127Y495  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X127Y495  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr4_0/c0_ddr4_ui_clk
  To Clock:  u_ddr4_0/c0_ddr4_ui_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.318ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.008ns,  Total Violation       -0.008ns
PW    :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][22]/CE
                            (rising edge-triggered cell FDCE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             u_ddr4_0/c0_ddr4_ui_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (u_ddr4_0/c0_ddr4_ui_clk rise@6.400ns - u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.229ns (6.368%)  route 3.367ns (93.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 8.579 - 6.400 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.179ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.179ns
    Common Clock Delay      (CCD):    0.983ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.466ns (routing 1.083ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.983ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.466     2.466    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/CLK
    SLICE_X111Y733       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y733       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.545 f  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=59, estimated)       2.245     4.790    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/gen_sync[2].i_sync/gen_spill_reg.b_full_q
    SLR Crossing[2->1]   
    SLICE_X95Y583        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.940 r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/gen_sync[2].i_sync/rptr_q[4]_i_1__1/O
                         net (fo=59, estimated)       1.122     6.062    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/E[0]
    SLICE_X108Y523       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      6.400     6.400 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     6.400 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.179     8.579    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/CLK
    SLR Crossing[2->1]   
    SLICE_X108Y523       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][22]/C
                         clock pessimism              0.100     8.679    
                         inter-SLR compensation      -0.179     8.500    
                         clock uncertainty           -0.059     8.441    
    SLICE_X108Y523       FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     8.380    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][22]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                  2.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][3]/C
                            (rising edge-triggered cell FDCE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][3]/D
                            (rising edge-triggered cell FDCE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             u_ddr4_0/c0_ddr4_ui_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns - u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.059ns (38.562%)  route 0.094ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      2.014ns (routing 0.983ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.298ns (routing 1.083ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.014     2.014    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/CLK
    SLR Crossing[2->1]   
    SLICE_X132Y585       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y585       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.073 r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][3]/Q
                         net (fo=2, estimated)        0.094     2.167    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][3]
    SLICE_X133Y585       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.298     2.298    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/CLK
    SLR Crossing[2->1]   
    SLICE_X133Y585       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][3]/C
                         clock pessimism             -0.183     2.115    
    SLICE_X133Y585       FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.175    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][3]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                 -0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr4_0/c0_ddr4_ui_clk
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { u_ddr4_0/c0_ddr4_ui_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         6.400       5.850      SLICE_X103Y599  c0_ddr4_aresetn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.200       2.925      SLICE_X103Y599  c0_ddr4_aresetn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.200       2.925      SLICE_X103Y599  c0_ddr4_aresetn_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.502ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.523ns  (logic 0.079ns (15.105%)  route 0.444ns (84.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y748                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
    SLICE_X116Y748       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/Q
                         net (fo=1, estimated)        0.444     0.523    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[1]
    SLICE_X113Y761       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X113Y761       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  2.502    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.659ns  (logic 0.080ns (12.140%)  route 0.579ns (87.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y779                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
    SLICE_X125Y779       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/Q
                         net (fo=42, estimated)       0.579     0.659    u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[14]
    SLICE_X121Y771       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X121Y771       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  2.366    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk_DIV

Setup :            0  Failing Endpoints,  Worst Slack        3.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (pll_clk_DIV rise@6.400ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.078ns (7.196%)  route 1.006ns (92.804%))
  Logic Levels:           0  
  Clock Path Skew:        -1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 10.712 - 6.400 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.115ns
  Clock Net Delay (Source):      2.313ns (routing 1.083ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.241     2.891    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.919 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.313     5.232    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
    SLICE_X123Y769       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y769       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     5.310 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][4]/Q
                         net (fo=4, estimated)        1.006     6.316    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq1[3]
    BITSLICE_RX_TX_X1Y638
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      6.400     6.400 f  
    E12                                               0.000     6.400 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.400    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     6.964 f  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.004    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.004 f  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     7.298    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.322 f  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528     8.850    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.480 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     9.692    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.716 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11324, estimated)    1.924    11.640    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.356    10.284 f  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, estimated)        0.094    10.378    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117    10.495 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075    10.570 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.127    10.697 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
                         net (fo=1, estimated)        0.015    10.712    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y638
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.215    10.497    
                         clock uncertainty           -0.164    10.333    
    BITSLICE_RX_TX_X1Y638
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.053    10.280    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.280    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  3.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][96]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.061ns (19.122%)  route 0.258ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.918ns
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.115ns
  Clock Net Delay (Source):      2.062ns (routing 0.983ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     0.898    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.922 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528     2.450    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.080 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     3.292    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.316 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.062     5.378    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
    SLICE_X112Y765       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y765       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.439 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][96]/Q
                         net (fo=1, estimated)        0.258     5.697    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[0]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.241     2.891    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.919 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11324, estimated)    2.141     5.060    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.773     3.287 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, estimated)        0.140     3.427    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.604 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.713 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.875 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, estimated)        0.043     3.918    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.215     4.133    
                         clock uncertainty            0.164     4.297    
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.076     4.373    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.373    
                         arrival time                           5.697    
  -------------------------------------------------------------------
                         slack                                  1.325    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        3.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (pll_clk[1]_DIV rise@6.400ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.078ns (7.558%)  route 0.954ns (92.442%))
  Logic Levels:           0  
  Clock Path Skew:        -1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 10.588 - 6.400 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.115ns
  Clock Net Delay (Source):      2.339ns (routing 1.083ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.983ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.241     2.891    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.919 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.339     5.258    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X131Y796       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y796       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.336 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, estimated)        0.954     6.290    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      6.400     6.400 f  
    E12                                               0.000     6.400 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.400    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     6.964 f  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.004    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.004 f  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     7.298    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.322 f  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528     8.850    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.480 f  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     9.692    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.716 f  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    1.942    11.658    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.356    10.302 f  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=4, estimated)        0.096    10.398    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112    10.510 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078    10.588 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.211    10.377    
                         clock uncertainty           -0.164    10.213    
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                     -0.045    10.168    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.168    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  3.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.058ns (21.723%)  route 0.209ns (78.277%))
  Logic Levels:           0  
  Clock Path Skew:        -1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.115ns
  Clock Net Delay (Source):      2.080ns (routing 0.983ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.083ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     0.898    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.922 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528     2.450    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.080 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     3.292    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.316 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.080     5.396    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X114Y798       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y798       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.454 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, estimated)        0.209     5.663    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.241     2.891    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.919 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.163     5.082    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.773     3.309 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=4, estimated)        0.134     3.443    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.636 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.755 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.211     3.966    
                         clock uncertainty            0.164     4.130    
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     4.400    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.400    
                         arrival time                           5.663    
  -------------------------------------------------------------------
                         slack                                  1.264    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.491ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.491ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.534ns  (logic 0.081ns (15.169%)  route 0.453ns (84.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y761                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X115Y761       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, estimated)        0.453     0.534    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X116Y748       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X116Y748       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.025    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 11.491    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       49.710ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.315ns  (logic 0.079ns (25.079%)  route 0.236ns (74.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y593                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X117Y593       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, estimated)        0.236     0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X117Y591       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X117Y591       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 49.710    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        4.481ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.307ns,  Total Violation       -0.307ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.544ns  (logic 0.076ns (13.971%)  route 0.468ns (86.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y781                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
    SLICE_X121Y781       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/Q
                         net (fo=1, estimated)        0.468     0.544    u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X122Y776       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X122Y776       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  4.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.307ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.058ns (19.728%)  route 0.236ns (80.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 0.983ns, distribution 1.065ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.097ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294     0.898    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.922 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528     2.450    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.080 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     3.292    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.316 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.048     5.364    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
    SLICE_X133Y804       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y804       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.422 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, estimated)        0.236     5.658    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X131Y790       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.258     2.908    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.936 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, estimated)     2.355     5.291    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X131Y790       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.431     5.721    
                         clock uncertainty            0.184     5.905    
    SLICE_X131Y790       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     5.965    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -5.965    
                         arrival time                           5.658    
  -------------------------------------------------------------------
                         slack                                 -0.307    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.264ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (MaxDelay Path 25.600ns)
  Data Path Delay:        0.361ns  (logic 0.079ns (21.884%)  route 0.282ns (78.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y592                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X117Y592       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, estimated)        0.282     0.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X116Y592       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.600    25.600    
    SLICE_X116Y592       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    25.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.625    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                 25.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_mngr
  To Clock:  clk_out1_xilinx_clk_mngr

Setup :            0  Failing Endpoints,  Worst Slack        8.551ns,  Total Violation        0.000ns
Hold  :         2635  Failing Endpoints,  Worst Slack       -1.261ns,  Total Violation    -1376.044ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_clk_mngr fall@10.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.166ns (5.520%)  route 2.841ns (94.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.854ns = ( 16.854 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.235ns (routing 0.573ns, distribution 1.662ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.691ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, estimated)
                                                      2.235     4.514    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X102Y453       FDCE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y453       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.592 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=25, estimated)       1.352     5.944    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X71Y369        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.032 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/gen_rw_regs[252].reg_q[252][7]_i_1__0/O
                         net (fo=75260, estimated)    1.489     7.521    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_crc_reg[15]_0
    SLICE_X114Y359       FDCE                                         f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr fall edge)
                                                     10.000    10.000 f  
    BUFGCE_X1Y288        BUFGCE                       0.000    10.000 f  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.924    11.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.554 f  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.214    12.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.792 f  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, estimated)
                                                      1.935    14.727    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057    14.784 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, estimated)        0.412    15.196    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.220 f  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, estimated)      1.634    16.854    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/s_clk_sdio
    SLICE_X114Y359       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.432    16.422    
                         clock uncertainty           -0.284    16.138    
    SLICE_X114Y359       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    16.072    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  8.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.261ns  (arrival time - required time)
  Source:                 i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[120]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.116ns (7.587%)  route 1.413ns (92.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.153ns
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Net Delay (Source):      1.971ns (routing 0.524ns, distribution 1.447ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.757ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.924     1.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.214     2.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, estimated)
                                                      1.971     4.763    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X102Y453       FDCE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y453       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.822 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=25, estimated)       0.926     5.748    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X71Y369        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.057     5.805 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/gen_rw_regs[252].reg_q[252][7]_i_1__0/O
                         net (fo=75260, estimated)    0.487     6.292    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_crc_reg[0]
    SLICE_X70Y381        FDCE                                         f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, estimated)
                                                      2.248     4.527    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.616 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, estimated)        0.582     5.198    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.226 r  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, estimated)      1.927     7.153    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/s_clk_sdio
    SLICE_X70Y381        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[120]/C
                         clock pessimism              0.432     7.585    
    SLICE_X70Y381        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     7.553    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[120]
  -------------------------------------------------------------------
                         required time                         -7.553    
                         arrival time                           6.292    
  -------------------------------------------------------------------
                         slack                                 -1.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.297ns (8.898%)  route 3.041ns (91.102%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 53.141 - 50.000 ) 
    Source Clock Delay      (SCD):    7.695ns
    Clock Pessimism Removal (CPR):    4.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.738ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.673ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.288     5.588    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, estimated)      2.079     7.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X158Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y364       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     7.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.161     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X158Y364       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     8.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.457     8.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X156Y364       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.066     8.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       2.423    11.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X129Y587       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        0.908    51.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, estimated)      1.744    53.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X129Y587       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.284    57.425    
                         clock uncertainty           -0.035    57.390    
    SLICE_X129Y587       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.324    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 46.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.454ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    4.158ns
  Clock Net Delay (Source):      1.104ns (routing 0.403ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.448ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        0.667     1.132    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, estimated)      1.104     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y589       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y589       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, estimated)        0.101     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y589       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        0.889     5.189    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, estimated)      1.246     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y589       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.158     2.296    
    SLICE_X116Y589       FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       24.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (mmcm_clkout5 rise@25.600ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.079ns (13.860%)  route 0.491ns (86.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 30.678 - 25.600 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.968ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.879ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.331     1.056    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.084 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.693     2.777    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.650 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, estimated)        0.232     2.882    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.910 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, estimated)      2.034     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[2->1]   
    SLICE_X128Y594       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y594       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, estimated)      0.491     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X122Y592       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     25.600    25.600 r  
    E12                                               0.000    25.600 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.600    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564    26.164 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    26.204    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.204 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.294    26.498    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.522 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.528    28.050    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    28.680 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, estimated)        0.204    28.884    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.908 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, estimated)      1.770    30.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X122Y592       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.243    30.435    
                         clock uncertainty           -0.071    30.364    
    SLICE_X122Y592       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    30.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         30.298    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 24.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    -0.123ns
  Clock Net Delay (Source):      1.110ns (routing 0.535ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.596ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.340     0.340 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.380    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.380 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.147     0.527    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.544 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        0.932     1.476    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.706 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, estimated)        0.137     1.843    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.860 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, estimated)      1.110     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X123Y593       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y593       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, estimated)        0.074     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X123Y593       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.446 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.496    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.179     0.675    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.694 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, estimated)        1.028     1.722    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.427 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, estimated)        0.155     1.582    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.601 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, estimated)      1.254     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLR Crossing[2->1]   
    SLICE_X123Y593       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.123     2.978    
    SLICE_X123Y593       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ddr4_0/c0_ddr4_ui_clk
  To Clock:  u_ddr4_0/c0_ddr4_ui_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (u_ddr4_0/c0_ddr4_ui_clk rise@6.400ns - u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.116ns (6.876%)  route 1.571ns (93.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.481ns (routing 1.083ns, distribution 1.398ns)
  Clock Net Delay (Destination): 2.014ns (routing 0.983ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.481     2.481    c0_ddr4_clk
    SLR Crossing[2->1]   
    SLICE_X103Y599       FDRE                                         r  c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y599       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.560 r  c0_ddr4_aresetn_reg/Q
                         net (fo=338, estimated)      0.423     2.983    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/c0_ddr4_aresetn
    SLICE_X107Y588       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     3.020 f  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/reg_q[1]_i_1/O
                         net (fo=50, estimated)       1.148     4.168    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/gen_sync[0].i_sync/lopt
    SLICE_X136Y584       FDCE                                         f  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      6.400     6.400 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     6.400 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    2.014     8.414    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/gen_sync[0].i_sync/CLK
    SLR Crossing[2->1]   
    SLICE_X136Y584       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.185     8.599    
                         clock uncertainty           -0.059     8.540    
    SLICE_X136Y584       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     8.474    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                  4.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 c0_ddr4_aresetn_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/CLR
                            (removal check against rising-edge clock u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns - u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.038ns (20.321%)  route 0.149ns (79.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.347ns (routing 0.596ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.667ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    1.347     1.347    c0_ddr4_clk
    SLICE_X104Y660       FDRE                                         r  c0_ddr4_aresetn_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y660       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.385 r  c0_ddr4_aresetn_reg_replica/Q
                         net (fo=57, estimated)       0.149     1.534    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/c0_ddr4_aresetn_repN_alias
    SLICE_X104Y664       FDCE                                         f  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, estimated)    1.515     1.515    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/CLK
    SLICE_X104Y664       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                         clock pessimism             -0.150     1.365    
    SLICE_X104Y664       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.345    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.189    





