

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Sun Jun 19 18:34:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    47870|   111198|  0.479 ms|  1.112 ms|  47871|  111199|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_250_1     |      176|    20496|  22 ~ 2562|          -|          -|        8|        no|
        | + VITIS_LOOP_252_2    |       20|     2560|         20|          -|          -|  1 ~ 128|        no|
        |  ++ VITIS_LOOP_258_3  |        6|        6|          2|          -|          -|        3|        no|
        |- VITIS_LOOP_270_1     |     2048|     2048|        128|          -|          -|       16|        no|
        | + VITIS_LOOP_272_2    |      126|      126|          3|          -|          -|       42|        no|
        |- VITIS_LOOP_290_1     |     7664|     7664|        479|          -|          -|       16|        no|
        | + VITIS_LOOP_293_2    |      476|      476|         34|          -|          -|       14|        no|
        |  ++ VITIS_LOOP_297_4  |       32|       32|          2|          -|          -|       16|        no|
        |- VITIS_LOOP_311_1     |      136|      136|         34|          -|          -|        4|        no|
        | + VITIS_LOOP_314_2    |       32|       32|          2|          -|          -|       16|        no|
        |- VITIS_LOOP_330_2     |       28|       28|          7|          -|          -|        4|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 19 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 4 
18 --> 17 
19 --> 20 
20 --> 21 24 
21 --> 22 20 
22 --> 23 
23 --> 21 
24 --> 25 29 
25 --> 26 
26 --> 27 24 
27 --> 28 26 
28 --> 27 
29 --> 32 30 
30 --> 31 29 
31 --> 30 
32 --> 33 
33 --> 34 
34 --> 35 41 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 34 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 42 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%m_V_0_01_loc = alloca i64 1"   --->   Operation 43 'alloca' 'm_V_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%m_V_1_02_loc = alloca i64 1"   --->   Operation 44 'alloca' 'm_V_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%m_V_2_03_loc = alloca i64 1"   --->   Operation 45 'alloca' 'm_V_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%m_V_3_04_loc = alloca i64 1"   --->   Operation 46 'alloca' 'm_V_3_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv1_0_0_0 = alloca i64 1"   --->   Operation 47 'alloca' 'conv1_0_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%max1_V_0 = alloca i64 1"   --->   Operation 48 'alloca' 'max1_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv2_0_0_0_0 = alloca i64 1"   --->   Operation 49 'alloca' 'conv2_0_0_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%max2_V_0 = alloca i64 1"   --->   Operation 50 'alloca' 'max2_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%den1_V_0 = alloca i64 1" [master.cpp:40]   --->   Operation 51 'alloca' 'den1_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_1 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln43 = call void @convolution1_fix, i32 %input_r, i32 %conv1_0_0_0, i18 %firstKernel_f_V_1_1, i22 %firstBias_f_V, i19 %firstKernel_f_V_0_1, i19 %firstKernel_f_V_0_0, i18 %firstKernel_f_V_1_0, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_1, i19 %firstKernel_f_V_3_1, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_3_0, i18 %firstKernel_f_V_2_2, i19 %firstKernel_f_V_3_2" [master.cpp:43]   --->   Operation 52 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 53 [1/1] (0.40ns)   --->   "%store_ln250 = store i4 0, i4 %d" [model_functions.cpp:250]   --->   Operation 53 'store' 'store_ln250' <Predicate = true> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 54 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln43 = call void @convolution1_fix, i32 %input_r, i32 %conv1_0_0_0, i18 %firstKernel_f_V_1_1, i22 %firstBias_f_V, i19 %firstKernel_f_V_0_1, i19 %firstKernel_f_V_0_0, i18 %firstKernel_f_V_1_0, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_1, i19 %firstKernel_f_V_3_1, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_3_0, i18 %firstKernel_f_V_2_2, i19 %firstKernel_f_V_3_2" [master.cpp:43]   --->   Operation 59 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln250 = br void" [model_functions.cpp:250]   --->   Operation 60 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%d_4 = load i4 %d" [model_functions.cpp:250]   --->   Operation 61 'load' 'd_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i4 %d_4" [model_functions.cpp:250]   --->   Operation 62 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i4 %d_4" [model_functions.cpp:250]   --->   Operation 63 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.65ns)   --->   "%icmp_ln250 = icmp_eq  i4 %d_4, i4 8" [model_functions.cpp:250]   --->   Operation 64 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.72ns)   --->   "%add_ln250 = add i4 %d_4, i4 1" [model_functions.cpp:250]   --->   Operation 66 'add' 'add_ln250' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %.split21, void %_Z12maxPool1_fixiiiPA3_A8_8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA1_S3_i.exit" [model_functions.cpp:250]   --->   Operation 67 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [model_functions.cpp:248]   --->   Operation 68 'specloopname' 'specloopname_ln248' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.40ns)   --->   "%br_ln252 = br void" [model_functions.cpp:252]   --->   Operation 69 'br' 'br_ln252' <Predicate = (!icmp_ln250)> <Delay = 0.40>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 70 'alloca' 'd_1' <Predicate = (icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln45 = call void @convolution2_fix, i32 %max1_V_0, i32 %conv2_0_0_0_0, i21 %secondBias_f_V, i20 %secondKernel_f_V_1, i20 %secondKernel_f_V_0, i21 %secondKernel_f_V_2, i21 %secondKernel_f_V_3" [master.cpp:45]   --->   Operation 71 'call' 'call_ln45' <Predicate = (icmp_ln250)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.40ns)   --->   "%store_ln270 = store i5 0, i5 %d_1" [model_functions.cpp:270]   --->   Operation 72 'store' 'store_ln270' <Predicate = (icmp_ln250)> <Delay = 0.40>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln252, void, i8 0, void %.split21" [model_functions.cpp:252]   --->   Operation 73 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1548 = zext i8 %i"   --->   Operation 74 'zext' 'zext_ln1548' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i, i2 0"   --->   Operation 75 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1548_1 = zext i10 %tmp_1"   --->   Operation 76 'zext' 'zext_ln1548_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.73ns)   --->   "%sub_ln1548 = sub i11 %zext_ln1548_1, i11 %zext_ln1548"   --->   Operation 77 'sub' 'sub_ln1548' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i11 %sub_ln1548" [model_functions.cpp:252]   --->   Operation 78 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln252 = icmp_eq  i8 %i, i8 128" [model_functions.cpp:252]   --->   Operation 79 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64"   --->   Operation 80 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln252 = add i8 %i, i8 1" [model_functions.cpp:252]   --->   Operation 81 'add' 'add_ln252' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %.split19, void %.loopexit.i" [model_functions.cpp:252]   --->   Operation 82 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [model_functions.cpp:248]   --->   Operation 83 'specloopname' 'specloopname_ln248' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_54 = trunc i8 %i" [model_functions.cpp:252]   --->   Operation 84 'trunc' 'empty_54' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%i_cast_cast = zext i7 %empty_54" [model_functions.cpp:252]   --->   Operation 85 'zext' 'i_cast_cast' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%i_cast_cast7 = zext i7 %empty_54" [model_functions.cpp:252]   --->   Operation 86 'zext' 'i_cast_cast7' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.55ns)   --->   "%mul = mul i15 %i_cast_cast7, i15 171" [model_functions.cpp:252]   --->   Operation 87 'mul' 'mul' <Predicate = (!icmp_ln252)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln254 = add i8 %i_cast_cast, i8 130" [model_functions.cpp:254]   --->   Operation 88 'add' 'add_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.79ns)   --->   "%icmp_ln254 = icmp_ult  i8 %add_ln254, i8 3" [model_functions.cpp:254]   --->   Operation 89 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void, void %.loopexit.i" [model_functions.cpp:254]   --->   Operation 90 'br' 'br_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 91 [11/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 91 'urem' 'rem_i_urem' <Predicate = (!icmp_ln252 & !icmp_ln254)> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul, i32 9, i32 14" [model_functions.cpp:256]   --->   Operation 92 'partselect' 'tmp_2' <Predicate = (!icmp_ln252 & !icmp_ln254)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_2, i3 0" [model_functions.cpp:256]   --->   Operation 93 'bitconcatenate' 'tmp_6_cast' <Predicate = (!icmp_ln252 & !icmp_ln254)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.71ns)   --->   "%add_ln256 = add i9 %tmp_6_cast, i9 %zext_ln250_1" [model_functions.cpp:256]   --->   Operation 94 'add' 'add_ln256' <Predicate = (!icmp_ln252 & !icmp_ln254)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.40ns)   --->   "%store_ln250 = store i4 %add_ln250, i4 %d" [model_functions.cpp:250]   --->   Operation 95 'store' 'store_ln250' <Predicate = (icmp_ln254) | (icmp_ln252)> <Delay = 0.40>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (icmp_ln254) | (icmp_ln252)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 97 [10/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 97 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.57>
ST_6 : Operation 98 [9/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 98 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.57>
ST_7 : Operation 99 [8/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 99 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.57>
ST_8 : Operation 100 [7/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 100 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.57>
ST_9 : Operation 101 [6/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 101 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.57>
ST_10 : Operation 102 [5/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 102 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.57>
ST_11 : Operation 103 [4/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 103 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.57>
ST_12 : Operation 104 [3/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 104 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.57>
ST_13 : Operation 105 [2/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 105 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.07>
ST_14 : Operation 106 [1/11] (1.57ns)   --->   "%rem_i_urem = urem i7 %empty_54, i7 3" [model_functions.cpp:252]   --->   Operation 106 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i2 %rem_i_urem" [model_functions.cpp:255]   --->   Operation 107 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.40ns)   --->   "%icmp_ln255 = icmp_eq  i2 %trunc_ln255, i2 0" [model_functions.cpp:255]   --->   Operation 108 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i9 %add_ln256" [model_functions.cpp:256]   --->   Operation 109 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%max1_V_0_addr = getelementptr i32 %max1_V_0, i64 0, i64 %zext_ln256" [model_functions.cpp:256]   --->   Operation 110 'getelementptr' 'max1_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %icmp_ln255, void %._crit_edge, void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i" [model_functions.cpp:255]   --->   Operation 111 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (1.09ns)   --->   "%store_ln256 = store i32 0, i9 %max1_V_0_addr" [model_functions.cpp:256]   --->   Operation 112 'store' 'store_ln256' <Predicate = (icmp_ln255)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln257 = br void %._crit_edge" [model_functions.cpp:257]   --->   Operation 113 'br' 'br_ln257' <Predicate = (icmp_ln255)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.09>
ST_15 : Operation 114 [2/2] (1.09ns)   --->   "%max1_V_0_load = load i9 %max1_V_0_addr" [model_functions.cpp:260]   --->   Operation 114 'load' 'max1_V_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>

State 16 <SV = 15> <Delay = 1.09>
ST_16 : Operation 115 [1/2] (1.09ns)   --->   "%max1_V_0_load = load i9 %max1_V_0_addr" [model_functions.cpp:260]   --->   Operation 115 'load' 'max1_V_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_16 : Operation 116 [1/1] (0.40ns)   --->   "%br_ln258 = br void" [model_functions.cpp:258]   --->   Operation 116 'br' 'br_ln258' <Predicate = true> <Delay = 0.40>

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%empty_55 = phi i32 %select_ln260, void %.split17, i32 %max1_V_0_load, void %._crit_edge" [model_functions.cpp:260]   --->   Operation 117 'phi' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln258, void %.split17, i2 0, void %._crit_edge" [model_functions.cpp:258]   --->   Operation 118 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1548_3 = zext i2 %j"   --->   Operation 119 'zext' 'zext_ln1548_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.75ns)   --->   "%add_ln1548_1 = add i12 %zext_ln252, i12 %zext_ln1548_3"   --->   Operation 120 'add' 'add_ln1548_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln1548_2)   --->   "%shl_ln1548 = shl i12 %add_ln1548_1, i12 3"   --->   Operation 121 'shl' 'shl_ln1548' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln1548_2 = add i12 %shl_ln1548, i12 %zext_ln250"   --->   Operation 122 'add' 'add_ln1548_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1548_4 = zext i12 %add_ln1548_2"   --->   Operation 123 'zext' 'zext_ln1548_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%conv1_0_0_0_addr = getelementptr i32 %conv1_0_0_0, i64 0, i64 %zext_ln1548_4"   --->   Operation 124 'getelementptr' 'conv1_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.40ns)   --->   "%icmp_ln258 = icmp_eq  i2 %j, i2 3" [model_functions.cpp:258]   --->   Operation 125 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 126 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.50ns)   --->   "%add_ln258 = add i2 %j, i2 1" [model_functions.cpp:258]   --->   Operation 127 'add' 'add_ln258' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln258 = br i1 %icmp_ln258, void %.split17, void" [model_functions.cpp:258]   --->   Operation 128 'br' 'br_ln258' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [2/2] (1.09ns)   --->   "%conv1_0_0_0_load = load i12 %conv1_0_0_0_addr"   --->   Operation 129 'load' 'conv1_0_0_0_load' <Predicate = (!icmp_ln258)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_17 : Operation 130 [1/1] (1.09ns)   --->   "%store_ln260 = store i32 %empty_55, i9 %max1_V_0_addr" [model_functions.cpp:260]   --->   Operation 130 'store' 'store_ln260' <Predicate = (icmp_ln258)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln258)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [model_functions.cpp:248]   --->   Operation 132 'specloopname' 'specloopname_ln248' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/2] (1.09ns)   --->   "%conv1_0_0_0_load = load i12 %conv1_0_0_0_addr"   --->   Operation 133 'load' 'conv1_0_0_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_18 : Operation 134 [1/1] (1.05ns)   --->   "%icmp_ln1548_2 = icmp_slt  i32 %empty_55, i32 %conv1_0_0_0_load"   --->   Operation 134 'icmp' 'icmp_ln1548_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 135 [1/1] (0.41ns)   --->   "%select_ln260 = select i1 %icmp_ln1548_2, i32 %conv1_0_0_0_load, i32 %empty_55" [model_functions.cpp:260]   --->   Operation 135 'select' 'select_ln260' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 0.00>
ST_19 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln45 = call void @convolution2_fix, i32 %max1_V_0, i32 %conv2_0_0_0_0, i21 %secondBias_f_V, i20 %secondKernel_f_V_1, i20 %secondKernel_f_V_0, i21 %secondKernel_f_V_2, i21 %secondKernel_f_V_3" [master.cpp:45]   --->   Operation 137 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln270 = br void" [model_functions.cpp:270]   --->   Operation 138 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 1.09>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%d_5 = load i5 %d_1" [model_functions.cpp:270]   --->   Operation 139 'load' 'd_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i5 %d_5" [model_functions.cpp:270]   --->   Operation 140 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln270_1 = zext i5 %d_5" [model_functions.cpp:270]   --->   Operation 141 'zext' 'zext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.69ns)   --->   "%icmp_ln270 = icmp_eq  i5 %d_5, i5 16" [model_functions.cpp:270]   --->   Operation 142 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 143 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.71ns)   --->   "%add_ln270 = add i5 %d_5, i5 1" [model_functions.cpp:270]   --->   Operation 144 'add' 'add_ln270' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln270 = br i1 %icmp_ln270, void %.split15, void %_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit.preheader" [model_functions.cpp:270]   --->   Operation 145 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [model_functions.cpp:268]   --->   Operation 146 'specloopname' 'specloopname_ln268' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.40ns)   --->   "%br_ln272 = br void" [model_functions.cpp:272]   --->   Operation 147 'br' 'br_ln272' <Predicate = (!icmp_ln270)> <Delay = 0.40>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%d_2 = alloca i32 1"   --->   Operation 148 'alloca' 'd_2' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.40ns)   --->   "%store_ln290 = store i5 0, i5 %d_2" [model_functions.cpp:290]   --->   Operation 149 'store' 'store_ln290' <Predicate = (icmp_ln270)> <Delay = 0.40>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln290 = br void %_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit" [model_functions.cpp:290]   --->   Operation 150 'br' 'br_ln290' <Predicate = (icmp_ln270)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 1.82>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln272, void %._crit_edge15, i6 0, void %.split15" [model_functions.cpp:272]   --->   Operation 151 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %next_mul, void %._crit_edge15, i12 0, void %.split15"   --->   Operation 152 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%phi_urem = phi i6 %select_ln1548, void %._crit_edge15, i6 0, void %.split15"   --->   Operation 153 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i_1, i4 0"   --->   Operation 154 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.73ns)   --->   "%add_ln1548 = add i10 %tmp_4, i10 %zext_ln270_1"   --->   Operation 155 'add' 'add_ln1548' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1548_2 = zext i10 %add_ln1548"   --->   Operation 156 'zext' 'zext_ln1548_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%conv2_0_0_0_0_addr = getelementptr i32 %conv2_0_0_0_0, i64 0, i64 %zext_ln1548_2"   --->   Operation 157 'getelementptr' 'conv2_0_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.72ns)   --->   "%icmp_ln272 = icmp_eq  i6 %i_1, i6 42" [model_functions.cpp:272]   --->   Operation 158 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42"   --->   Operation 159 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.71ns)   --->   "%add_ln272 = add i6 %i_1, i6 1" [model_functions.cpp:272]   --->   Operation 160 'add' 'add_ln272' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %icmp_ln272, void %.split13, void %.loopexit.i50" [model_functions.cpp:272]   --->   Operation 161 'br' 'br_ln272' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [model_functions.cpp:268]   --->   Operation 162 'specloopname' 'specloopname_ln268' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.77ns)   --->   "%next_mul = add i12 %phi_mul, i12 86"   --->   Operation 163 'add' 'next_mul' <Predicate = (!icmp_ln272)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i6 %phi_urem" [model_functions.cpp:275]   --->   Operation 164 'trunc' 'trunc_ln275' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.40ns)   --->   "%icmp_ln275 = icmp_eq  i2 %trunc_ln275, i2 0" [model_functions.cpp:275]   --->   Operation 165 'icmp' 'icmp_ln275' <Predicate = (!icmp_ln272)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %phi_mul, i32 8, i32 11" [model_functions.cpp:276]   --->   Operation 166 'partselect' 'tmp_5' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_5, i4 0" [model_functions.cpp:276]   --->   Operation 167 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.70ns)   --->   "%add_ln276 = add i8 %tmp_8_cast, i8 %zext_ln270" [model_functions.cpp:276]   --->   Operation 168 'add' 'add_ln276' <Predicate = (!icmp_ln272)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i8 %add_ln276" [model_functions.cpp:276]   --->   Operation 169 'zext' 'zext_ln276' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%max2_V_0_addr = getelementptr i32 %max2_V_0, i64 0, i64 %zext_ln276" [model_functions.cpp:276]   --->   Operation 170 'getelementptr' 'max2_V_0_addr' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %._crit_edge15, void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i37" [model_functions.cpp:275]   --->   Operation 171 'br' 'br_ln275' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (1.09ns)   --->   "%store_ln276 = store i32 0, i8 %max2_V_0_addr" [model_functions.cpp:276]   --->   Operation 172 'store' 'store_ln276' <Predicate = (!icmp_ln272 & icmp_ln275)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln277 = br void %._crit_edge15" [model_functions.cpp:277]   --->   Operation 173 'br' 'br_ln277' <Predicate = (!icmp_ln272 & icmp_ln275)> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (0.71ns)   --->   "%add_ln1548_3 = add i6 %phi_urem, i6 1"   --->   Operation 174 'add' 'add_ln1548_3' <Predicate = (!icmp_ln272)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.72ns)   --->   "%icmp_ln1548 = icmp_ult  i6 %add_ln1548_3, i6 3"   --->   Operation 175 'icmp' 'icmp_ln1548' <Predicate = (!icmp_ln272)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 176 [1/1] (0.20ns)   --->   "%select_ln1548 = select i1 %icmp_ln1548, i6 %add_ln1548_3, i6 0"   --->   Operation 176 'select' 'select_ln1548' <Predicate = (!icmp_ln272)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 177 [1/1] (0.40ns)   --->   "%store_ln270 = store i5 %add_ln270, i5 %d_1" [model_functions.cpp:270]   --->   Operation 177 'store' 'store_ln270' <Predicate = (icmp_ln272)> <Delay = 0.40>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 178 'br' 'br_ln0' <Predicate = (icmp_ln272)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 1.09>
ST_22 : Operation 179 [2/2] (1.09ns)   --->   "%max2_V_0_load = load i8 %max2_V_0_addr"   --->   Operation 179 'load' 'max2_V_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_22 : Operation 180 [2/2] (1.09ns)   --->   "%conv2_0_0_0_0_load = load i10 %conv2_0_0_0_0_addr"   --->   Operation 180 'load' 'conv2_0_0_0_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>

State 23 <SV = 7> <Delay = 3.66>
ST_23 : Operation 181 [1/2] (1.09ns)   --->   "%max2_V_0_load = load i8 %max2_V_0_addr"   --->   Operation 181 'load' 'max2_V_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_23 : Operation 182 [1/2] (1.09ns)   --->   "%conv2_0_0_0_0_load = load i10 %conv2_0_0_0_0_addr"   --->   Operation 182 'load' 'conv2_0_0_0_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_23 : Operation 183 [1/1] (1.05ns)   --->   "%icmp_ln1548_1 = icmp_slt  i32 %max2_V_0_load, i32 %conv2_0_0_0_0_load"   --->   Operation 183 'icmp' 'icmp_ln1548_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 184 [1/1] (0.41ns)   --->   "%select_ln280 = select i1 %icmp_ln1548_1, i32 %conv2_0_0_0_0_load, i32 %max2_V_0_load" [model_functions.cpp:280]   --->   Operation 184 'select' 'select_ln280' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (1.09ns)   --->   "%store_ln280 = store i32 %select_ln280, i8 %max2_V_0_addr" [model_functions.cpp:280]   --->   Operation 185 'store' 'store_ln280' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 186 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 5> <Delay = 1.09>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%d_6 = load i5 %d_2" [model_functions.cpp:290]   --->   Operation 187 'load' 'd_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i5 %d_6" [model_functions.cpp:290]   --->   Operation 188 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i5 %d_6"   --->   Operation 189 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln1171, i4 0"   --->   Operation 190 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %d_6, i1 0"   --->   Operation 191 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i6 %tmp_3"   --->   Operation 192 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.70ns)   --->   "%sub_ln1171 = sub i8 %tmp_2_cast, i8 %zext_ln1171"   --->   Operation 193 'sub' 'sub_ln1171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.69ns)   --->   "%icmp_ln290 = icmp_eq  i5 %d_6, i5 16" [model_functions.cpp:290]   --->   Operation 194 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 195 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.71ns)   --->   "%add_ln290 = add i5 %d_6, i5 1" [model_functions.cpp:290]   --->   Operation 196 'add' 'add_ln290' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %.split11, void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader" [model_functions.cpp:290]   --->   Operation 197 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%thirdBias_f_V_addr = getelementptr i21 %thirdBias_f_V, i64 0, i64 %zext_ln290" [model_functions.cpp:292]   --->   Operation 198 'getelementptr' 'thirdBias_f_V_addr' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%den1_V_0_addr = getelementptr i31 %den1_V_0, i64 0, i64 %zext_ln290" [model_functions.cpp:292]   --->   Operation 199 'getelementptr' 'den1_V_0_addr' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_24 : Operation 200 [2/2] (0.61ns)   --->   "%thirdBias_f_V_load = load i4 %thirdBias_f_V_addr" [model_functions.cpp:292]   --->   Operation 200 'load' 'thirdBias_f_V_load' <Predicate = (!icmp_ln290)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%d_3 = alloca i32 1"   --->   Operation 201 'alloca' 'd_3' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%den2_V_0_3 = alloca i32 1"   --->   Operation 202 'alloca' 'den2_V_0_3' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%den2_V_0_3_1 = alloca i32 1"   --->   Operation 203 'alloca' 'den2_V_0_3_1' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%den2_V_0_3_2 = alloca i32 1"   --->   Operation 204 'alloca' 'den2_V_0_3_2' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%den2_V_0_3_3 = alloca i32 1"   --->   Operation 205 'alloca' 'den2_V_0_3_3' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.40ns)   --->   "%store_ln1171 = store i3 0, i3 %d_3"   --->   Operation 206 'store' 'store_ln1171' <Predicate = (icmp_ln290)> <Delay = 0.40>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln1171 = br void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit"   --->   Operation 207 'br' 'br_ln1171' <Predicate = (icmp_ln290)> <Delay = 0.00>

State 25 <SV = 6> <Delay = 0.61>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [model_functions.cpp:288]   --->   Operation 208 'specloopname' 'specloopname_ln288' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/2] (0.61ns)   --->   "%thirdBias_f_V_load = load i4 %thirdBias_f_V_addr" [model_functions.cpp:292]   --->   Operation 209 'load' 'thirdBias_f_V_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln293 = sext i21 %thirdBias_f_V_load" [model_functions.cpp:293]   --->   Operation 210 'sext' 'sext_ln293' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.40ns)   --->   "%br_ln293 = br void" [model_functions.cpp:293]   --->   Operation 211 'br' 'br_ln293' <Predicate = true> <Delay = 0.40>

State 26 <SV = 7> <Delay = 1.27>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%i_2 = phi i4 %add_ln293, void, i4 0, void %.split11" [model_functions.cpp:293]   --->   Operation 212 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%add_i_i_i_lcssa_lcssa7_i = phi i32 %lhs_2, void, i32 %sext_ln293, void %.split11"   --->   Operation 213 'phi' 'add_i_i_i_lcssa_lcssa7_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i4 %i_2"   --->   Operation 214 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.70ns)   --->   "%add_ln1171 = add i8 %sub_ln1171, i8 %zext_ln1171_1"   --->   Operation 215 'add' 'add_ln1171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln1171, i4 0"   --->   Operation 216 'bitconcatenate' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_2, i4 0"   --->   Operation 217 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.65ns)   --->   "%icmp_ln293 = icmp_eq  i4 %i_2, i4 14" [model_functions.cpp:293]   --->   Operation 218 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 219 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.72ns)   --->   "%add_ln293 = add i4 %i_2, i4 1" [model_functions.cpp:293]   --->   Operation 220 'add' 'add_ln293' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %icmp_ln293, void %.split9, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i" [model_functions.cpp:293]   --->   Operation 221 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [model_functions.cpp:288]   --->   Operation 222 'specloopname' 'specloopname_ln288' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.40ns)   --->   "%br_ln297 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [model_functions.cpp:297]   --->   Operation 223 'br' 'br_ln297' <Predicate = (!icmp_ln293)> <Delay = 0.40>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i32 %add_i_i_i_lcssa_lcssa7_i" [model_functions.cpp:293]   --->   Operation 224 'trunc' 'trunc_ln293' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_i_i_i_lcssa_lcssa7_i, i32 31"   --->   Operation 225 'bitselect' 'tmp_6' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.38ns)   --->   "%select_ln303 = select i1 %tmp_6, i31 0, i31 %trunc_ln293" [model_functions.cpp:303]   --->   Operation 226 'select' 'select_ln303' <Predicate = (icmp_ln293)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 227 [1/1] (0.61ns)   --->   "%store_ln303 = store i31 %select_ln303, i4 %den1_V_0_addr" [model_functions.cpp:303]   --->   Operation 227 'store' 'store_ln303' <Predicate = (icmp_ln293)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_26 : Operation 228 [1/1] (0.40ns)   --->   "%store_ln290 = store i5 %add_ln290, i5 %d_2" [model_functions.cpp:290]   --->   Operation 228 'store' 'store_ln290' <Predicate = (icmp_ln293)> <Delay = 0.40>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit"   --->   Operation 229 'br' 'br_ln0' <Predicate = (icmp_ln293)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 1.86>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%h = phi i5 %add_ln297, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i5 0, void %.split9" [model_functions.cpp:297]   --->   Operation 230 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%lhs_2 = phi i32 %add_ln415_1, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i32 %add_i_i_i_lcssa_lcssa7_i, void %.split9"   --->   Operation 231 'phi' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i5 %h"   --->   Operation 232 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i5 %h"   --->   Operation 233 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (0.77ns)   --->   "%add_ln1171_2 = add i12 %tmp_11_cast, i12 %zext_ln1171_5"   --->   Operation 234 'add' 'add_ln1171_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i12 %add_ln1171_2"   --->   Operation 235 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (0.00ns)   --->   "%firstDense_f_V_addr = getelementptr i21 %firstDense_f_V, i64 0, i64 %zext_ln1171_6"   --->   Operation 236 'getelementptr' 'firstDense_f_V_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.70ns)   --->   "%add_ln1169 = add i8 %tmp_s, i8 %zext_ln1171_4"   --->   Operation 237 'add' 'add_ln1169' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i8 %add_ln1169"   --->   Operation 238 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%max2_V_0_addr_1 = getelementptr i32 %max2_V_0, i64 0, i64 %zext_ln1169"   --->   Operation 239 'getelementptr' 'max2_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.69ns)   --->   "%icmp_ln297 = icmp_eq  i5 %h, i5 16" [model_functions.cpp:297]   --->   Operation 240 'icmp' 'icmp_ln297' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 241 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.71ns)   --->   "%add_ln297 = add i5 %h, i5 1" [model_functions.cpp:297]   --->   Operation 242 'add' 'add_ln297' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %icmp_ln297, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void" [model_functions.cpp:297]   --->   Operation 243 'br' 'br_ln297' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [2/2] (1.09ns)   --->   "%r_V_2 = load i8 %max2_V_0_addr_1"   --->   Operation 244 'load' 'r_V_2' <Predicate = (!icmp_ln297)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_27 : Operation 245 [2/2] (1.09ns)   --->   "%firstDense_f_V_load = load i12 %firstDense_f_V_addr"   --->   Operation 245 'load' 'firstDense_f_V_load' <Predicate = (!icmp_ln297)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 246 'br' 'br_ln0' <Predicate = (icmp_ln297)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 6.05>
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [model_functions.cpp:288]   --->   Operation 247 'specloopname' 'specloopname_ln288' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 248 [1/2] (1.09ns)   --->   "%r_V_2 = load i8 %max2_V_0_addr_1"   --->   Operation 248 'load' 'r_V_2' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i32 %r_V_2"   --->   Operation 249 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/2] (1.09ns)   --->   "%firstDense_f_V_load = load i12 %firstDense_f_V_addr"   --->   Operation 250 'load' 'firstDense_f_V_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i21 %firstDense_f_V_load"   --->   Operation 251 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (3.02ns)   --->   "%r_V_4 = mul i51 %sext_ln1171_1, i51 %sext_ln1168"   --->   Operation 252 'mul' 'r_V_4' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_2, i19 0"   --->   Operation 253 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (0.97ns)   --->   "%ret_V = add i51 %lhs_3, i51 %r_V_4"   --->   Operation 254 'add' 'ret_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Val2_3 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V, i32 19, i32 50"   --->   Operation 255 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V, i32 19"   --->   Operation 256 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V, i32 18"   --->   Operation 257 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i51 %r_V_4"   --->   Operation 258 'trunc' 'trunc_ln727_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 259 [1/1] (0.94ns)   --->   "%r_1 = icmp_ne  i18 %trunc_ln727_1, i18 0"   --->   Operation 259 'icmp' 'r_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %p_Result_2, i1 %r_1"   --->   Operation 260 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln412_1 = and i1 %or_ln412_1, i1 %p_Result_3"   --->   Operation 261 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1"   --->   Operation 262 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 263 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_1 = add i32 %p_Val2_3, i32 %zext_ln415_1"   --->   Operation 263 'add' 'add_ln415_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 264 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 6> <Delay = 1.02>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%d_7 = load i3 %d_3"   --->   Operation 265 'load' 'd_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln1171_1 = trunc i3 %d_7"   --->   Operation 266 'trunc' 'trunc_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln1171_1, i4 0" [model_functions.cpp:311]   --->   Operation 267 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (0.53ns)   --->   "%icmp_ln311 = icmp_eq  i3 %d_7, i3 4" [model_functions.cpp:311]   --->   Operation 268 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 269 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (0.61ns)   --->   "%add_ln311 = add i3 %d_7, i3 1" [model_functions.cpp:311]   --->   Operation 270 'add' 'add_ln311' <Predicate = true> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln311, void %.split6, void %_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader" [model_functions.cpp:311]   --->   Operation 271 'br' 'br_ln311' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [model_functions.cpp:309]   --->   Operation 272 'specloopname' 'specloopname_ln309' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.49ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 4294219364, i32 571519, i32 4294334405, i32 4294870381, i2 %trunc_ln1171_1" [model_functions.cpp:313]   --->   Operation 273 'mux' 'tmp' <Predicate = (!icmp_ln311)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 274 [1/1] (0.40ns)   --->   "%br_ln314 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i76" [model_functions.cpp:314]   --->   Operation 274 'br' 'br_ln314' <Predicate = (!icmp_ln311)> <Delay = 0.40>
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 275 'alloca' 'sum_V' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 276 'alloca' 'i_3' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%den2_V_0_3_load = load i32 %den2_V_0_3"   --->   Operation 277 'load' 'den2_V_0_3_load' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_29 : Operation 278 [1/1] (0.00ns)   --->   "%den2_V_0_3_1_load = load i32 %den2_V_0_3_1"   --->   Operation 278 'load' 'den2_V_0_3_1_load' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_29 : Operation 279 [1/1] (0.00ns)   --->   "%den2_V_0_3_2_load = load i32 %den2_V_0_3_2"   --->   Operation 279 'load' 'den2_V_0_3_2_load' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%den2_V_0_3_3_load = load i32 %den2_V_0_3_3"   --->   Operation 280 'load' 'den2_V_0_3_3_load' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_29 : Operation 281 [2/2] (0.49ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_324_1, i32 %den2_V_0_3_load, i32 %den2_V_0_3_1_load, i32 %den2_V_0_3_2_load, i32 %den2_V_0_3_3_load, i32 %m_V_3_04_loc, i32 %m_V_2_03_loc, i32 %m_V_1_02_loc, i32 %m_V_0_01_loc"   --->   Operation 281 'call' 'call_ln0' <Predicate = (icmp_ln311)> <Delay = 0.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 282 [1/1] (0.40ns)   --->   "%store_ln330 = store i3 0, i3 %i_3" [model_functions.cpp:330]   --->   Operation 282 'store' 'store_ln330' <Predicate = (icmp_ln311)> <Delay = 0.40>
ST_29 : Operation 283 [1/1] (0.40ns)   --->   "%store_ln330 = store i32 0, i32 %sum_V" [model_functions.cpp:330]   --->   Operation 283 'store' 'store_ln330' <Predicate = (icmp_ln311)> <Delay = 0.40>

State 30 <SV = 7> <Delay = 1.81>
ST_30 : Operation 284 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %add_ln314, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i76.split, i5 0, void %.split6" [model_functions.cpp:314]   --->   Operation 284 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%den2_V_0_0 = phi i32 %add_ln415, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i76.split, i32 %tmp, void %.split6"   --->   Operation 285 'phi' 'den2_V_0_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i5 %i_4"   --->   Operation 286 'zext' 'zext_ln736' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i5 %i_4"   --->   Operation 287 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (0.71ns)   --->   "%add_ln1171_1 = add i6 %tmp_9_cast, i6 %zext_ln1171_2"   --->   Operation 288 'add' 'add_ln1171_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i6 %add_ln1171_1"   --->   Operation 289 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 290 [1/1] (0.00ns)   --->   "%secondDense_f_V_addr = getelementptr i19 %secondDense_f_V, i64 0, i64 %zext_ln1171_3"   --->   Operation 290 'getelementptr' 'secondDense_f_V_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 291 [1/1] (0.69ns)   --->   "%icmp_ln314 = icmp_eq  i5 %i_4, i5 16" [model_functions.cpp:314]   --->   Operation 291 'icmp' 'icmp_ln314' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 292 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (0.71ns)   --->   "%add_ln314 = add i5 %i_4, i5 1" [model_functions.cpp:314]   --->   Operation 293 'add' 'add_ln314' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %icmp_ln314, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i76.split, void" [model_functions.cpp:314]   --->   Operation 294 'br' 'br_ln314' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 295 [1/1] (0.00ns)   --->   "%den1_V_0_addr_1 = getelementptr i31 %den1_V_0, i64 0, i64 %zext_ln736"   --->   Operation 295 'getelementptr' 'den1_V_0_addr_1' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_30 : Operation 296 [2/2] (0.61ns)   --->   "%r_V = load i4 %den1_V_0_addr_1"   --->   Operation 296 'load' 'r_V' <Predicate = (!icmp_ln314)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_30 : Operation 297 [2/2] (1.09ns)   --->   "%secondDense_f_V_load = load i6 %secondDense_f_V_addr"   --->   Operation 297 'load' 'secondDense_f_V_load' <Predicate = (!icmp_ln314)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 64> <ROM>
ST_30 : Operation 298 [1/1] (0.65ns)   --->   "%switch_ln736 = switch i2 %trunc_ln1171_1, void %branch7, i2 0, void %.branch4_crit_edge, i2 1, void %branch5, i2 2, void %branch6"   --->   Operation 298 'switch' 'switch_ln736' <Predicate = (icmp_ln314)> <Delay = 0.65>
ST_30 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln736 = store i32 %den2_V_0_0, i32 %den2_V_0_3_2"   --->   Operation 299 'store' 'store_ln736' <Predicate = (icmp_ln314 & trunc_ln1171_1 == 2)> <Delay = 0.00>
ST_30 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 300 'br' 'br_ln736' <Predicate = (icmp_ln314 & trunc_ln1171_1 == 2)> <Delay = 0.00>
ST_30 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln736 = store i32 %den2_V_0_0, i32 %den2_V_0_3_1"   --->   Operation 301 'store' 'store_ln736' <Predicate = (icmp_ln314 & trunc_ln1171_1 == 1)> <Delay = 0.00>
ST_30 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 302 'br' 'br_ln736' <Predicate = (icmp_ln314 & trunc_ln1171_1 == 1)> <Delay = 0.00>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln736 = store i32 %den2_V_0_0, i32 %den2_V_0_3"   --->   Operation 303 'store' 'store_ln736' <Predicate = (icmp_ln314 & trunc_ln1171_1 == 0)> <Delay = 0.00>
ST_30 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 304 'br' 'br_ln736' <Predicate = (icmp_ln314 & trunc_ln1171_1 == 0)> <Delay = 0.00>
ST_30 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln736 = store i32 %den2_V_0_0, i32 %den2_V_0_3_3"   --->   Operation 305 'store' 'store_ln736' <Predicate = (icmp_ln314 & trunc_ln1171_1 == 3)> <Delay = 0.00>
ST_30 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 306 'br' 'br_ln736' <Predicate = (icmp_ln314 & trunc_ln1171_1 == 3)> <Delay = 0.00>
ST_30 : Operation 307 [1/1] (0.40ns)   --->   "%store_ln311 = store i3 %add_ln311, i3 %d_3" [model_functions.cpp:311]   --->   Operation 307 'store' 'store_ln311' <Predicate = (icmp_ln314)> <Delay = 0.40>
ST_30 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit"   --->   Operation 308 'br' 'br_ln0' <Predicate = (icmp_ln314)> <Delay = 0.00>

State 31 <SV = 8> <Delay = 5.97>
ST_31 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [model_functions.cpp:309]   --->   Operation 309 'specloopname' 'specloopname_ln309' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 310 [1/2] (0.61ns)   --->   "%r_V = load i4 %den1_V_0_addr_1"   --->   Operation 310 'load' 'r_V' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i31 %r_V"   --->   Operation 311 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 312 [1/2] (1.09ns)   --->   "%secondDense_f_V_load = load i6 %secondDense_f_V_addr"   --->   Operation 312 'load' 'secondDense_f_V_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 64> <ROM>
ST_31 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i19 %secondDense_f_V_load"   --->   Operation 313 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 314 [1/1] (2.94ns)   --->   "%r_V_5 = mul i50 %sext_ln1171, i50 %zext_ln1168"   --->   Operation 314 'mul' 'r_V_5' <Predicate = true> <Delay = 2.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 315 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %den2_V_0_0, i19 0"   --->   Operation 315 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i50 %r_V_5"   --->   Operation 316 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 317 [1/1] (0.97ns)   --->   "%ret_V_2 = add i51 %lhs_1, i51 %sext_ln1245"   --->   Operation 317 'add' 'ret_V_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Val2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_2, i32 19, i32 50"   --->   Operation 318 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_2, i32 19"   --->   Operation 319 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_5, i32 18"   --->   Operation 320 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i50 %r_V_5"   --->   Operation 321 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 322 [1/1] (0.94ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 322 'icmp' 'r' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 323 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_4"   --->   Operation 324 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 325 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415 = add i32 %p_Val2_1, i32 %zext_ln415"   --->   Operation 326 'add' 'add_ln415' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i76"   --->   Operation 327 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 7> <Delay = 0.93>
ST_32 : Operation 328 [1/2] (0.93ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_324_1, i32 %den2_V_0_3_load, i32 %den2_V_0_3_1_load, i32 %den2_V_0_3_2_load, i32 %den2_V_0_3_3_load, i32 %m_V_3_04_loc, i32 %m_V_2_03_loc, i32 %m_V_1_02_loc, i32 %m_V_0_01_loc"   --->   Operation 328 'call' 'call_ln0' <Predicate = true> <Delay = 0.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 8> <Delay = 0.00>
ST_33 : Operation 329 [1/1] (0.00ns)   --->   "%m_V_3_04_loc_load = load i32 %m_V_3_04_loc"   --->   Operation 329 'load' 'm_V_3_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 330 [1/1] (0.00ns)   --->   "%m_V_2_03_loc_load = load i32 %m_V_2_03_loc"   --->   Operation 330 'load' 'm_V_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 331 [1/1] (0.00ns)   --->   "%m_V_1_02_loc_load = load i32 %m_V_1_02_loc"   --->   Operation 331 'load' 'm_V_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 332 [1/1] (0.00ns)   --->   "%m_V_0_01_loc_load = load i32 %m_V_0_01_loc"   --->   Operation 332 'load' 'm_V_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln330 = br void %_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [model_functions.cpp:330]   --->   Operation 333 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>

State 34 <SV = 9> <Delay = 1.01>
ST_34 : Operation 334 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i_3" [model_functions.cpp:332]   --->   Operation 334 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 335 [1/1] (0.53ns)   --->   "%icmp_ln330 = icmp_eq  i3 %i_5, i3 4" [model_functions.cpp:330]   --->   Operation 335 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 336 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 336 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 337 [1/1] (0.61ns)   --->   "%add_ln330 = add i3 %i_5, i3 1" [model_functions.cpp:330]   --->   Operation 337 'add' 'add_ln330' <Predicate = true> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln330 = br i1 %icmp_ln330, void %_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void %codeRepl5" [model_functions.cpp:330]   --->   Operation 338 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln332 = trunc i3 %i_5" [model_functions.cpp:332]   --->   Operation 339 'trunc' 'trunc_ln332' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_34 : Operation 340 [1/1] (0.49ns)   --->   "%x_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %m_V_0_01_loc_load, i32 %m_V_1_02_loc_load, i32 %m_V_2_03_loc_load, i32 %m_V_3_04_loc_load, i2 %trunc_ln332" [model_functions.cpp:332]   --->   Operation 340 'mux' 'x_V' <Predicate = (!icmp_ln330)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 341 [1/1] (0.40ns)   --->   "%store_ln330 = store i3 %add_ln330, i3 %i_3" [model_functions.cpp:330]   --->   Operation 341 'store' 'store_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.40>
ST_34 : Operation 342 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i32 %sum_V"   --->   Operation 342 'load' 'sum_V_load_1' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_34 : Operation 343 [2/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_335_3, i32 %m_V_0_01_loc_load, i32 %m_V_1_02_loc_load, i32 %m_V_2_03_loc_load, i32 %m_V_3_04_loc_load, i32 %sum_V_load_1, i32 %out_r, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 343 'call' 'call_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 10> <Delay = 0.00>

State 36 <SV = 11> <Delay = 1.49>
ST_36 : Operation 344 [4/4] (1.49ns)   --->   "%op2_V = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 344 'call' 'op2_V' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 12> <Delay = 7.21>
ST_37 : Operation 345 [3/4] (7.21ns)   --->   "%op2_V = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 345 'call' 'op2_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 13> <Delay = 7.21>
ST_38 : Operation 346 [2/4] (7.21ns)   --->   "%op2_V = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 346 'call' 'op2_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 14> <Delay = 7.21>
ST_39 : Operation 347 [1/4] (7.21ns)   --->   "%op2_V = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 347 'call' 'op2_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 15> <Delay = 1.35>
ST_40 : Operation 348 [1/1] (0.00ns)   --->   "%sum_V_load = load i32 %sum_V"   --->   Operation 348 'load' 'sum_V_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln328 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [model_functions.cpp:328]   --->   Operation 349 'specloopname' 'specloopname_ln328' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 350 [1/1] (0.95ns)   --->   "%sum_V_1 = add i32 %op2_V, i32 %sum_V_load"   --->   Operation 350 'add' 'sum_V_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 351 [1/1] (0.40ns)   --->   "%store_ln712 = store i32 %sum_V_1, i32 %sum_V"   --->   Operation 351 'store' 'store_ln712' <Predicate = true> <Delay = 0.40>
ST_40 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 352 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 41 <SV = 10> <Delay = 0.00>
ST_41 : Operation 353 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_335_3, i32 %m_V_0_01_loc_load, i32 %m_V_1_02_loc_load, i32 %m_V_2_03_loc_load, i32 %m_V_3_04_loc_load, i32 %sum_V_load_1, i32 %out_r, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 353 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 354 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [master.cpp:51]   --->   Operation 354 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('d') [29]  (0 ns)
	'store' operation ('store_ln250', model_functions.cpp:250) of constant 0 on local variable 'd' [45]  (0.402 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.06ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:250) on local variable 'd' [48]  (0 ns)
	'add' operation ('add_ln250', model_functions.cpp:250) [53]  (0.723 ns)
	blocking operation 0.338 ns on control path)

 <State 4>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i', model_functions.cpp:252) with incoming values : ('add_ln252', model_functions.cpp:252) [59]  (0 ns)
	'mul' operation ('mul', model_functions.cpp:252) [74]  (1.55 ns)
	'add' operation ('add_ln256', model_functions.cpp:256) [84]  (0.719 ns)

 <State 5>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)

 <State 6>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)

 <State 7>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)

 <State 8>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)

 <State 9>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)

 <State 10>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)

 <State 11>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)

 <State 12>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)

 <State 13>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)

 <State 14>: 3.08ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:252) [79]  (1.57 ns)
	'icmp' operation ('icmp_ln255', model_functions.cpp:255) [81]  (0.407 ns)
	blocking operation 1.1 ns on control path)

 <State 15>: 1.1ns
The critical path consists of the following:
	'load' operation ('max1_V_0_load', model_functions.cpp:260) on array 'max1_V_0' [92]  (1.1 ns)

 <State 16>: 1.1ns
The critical path consists of the following:
	'load' operation ('max1_V_0_load', model_functions.cpp:260) on array 'max1_V_0' [92]  (1.1 ns)

 <State 17>: 2.62ns
The critical path consists of the following:
	'phi' operation ('j', model_functions.cpp:258) with incoming values : ('add_ln258', model_functions.cpp:258) [96]  (0 ns)
	'add' operation ('add_ln1548_1') [98]  (0.753 ns)
	'shl' operation ('shl_ln1548') [99]  (0 ns)
	'add' operation ('add_ln1548_2') [100]  (0.77 ns)
	'getelementptr' operation ('conv1_0_0_0_addr') [102]  (0 ns)
	'load' operation ('conv1_0_0_0_load') on array 'conv1_0_0_0' [109]  (1.1 ns)

 <State 18>: 2.56ns
The critical path consists of the following:
	'load' operation ('conv1_0_0_0_load') on array 'conv1_0_0_0' [109]  (1.1 ns)
	'icmp' operation ('icmp_ln1548_2') [110]  (1.05 ns)
	'select' operation ('select_ln260', model_functions.cpp:260) [111]  (0.412 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.1ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:270) on local variable 'd' [125]  (0 ns)
	'add' operation ('add_ln270', model_functions.cpp:270) [130]  (0.718 ns)
	blocking operation 0.377 ns on control path)

 <State 21>: 1.83ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [137]  (0 ns)
	'add' operation ('add_ln276', model_functions.cpp:276) [154]  (0.702 ns)
	'getelementptr' operation ('max2_V_0_addr', model_functions.cpp:276) [156]  (0 ns)
	'store' operation ('store_ln276', model_functions.cpp:276) of constant 0 on array 'max2_V_0' [159]  (1.1 ns)
	blocking operation 0.025 ns on control path)

 <State 22>: 1.1ns
The critical path consists of the following:
	'load' operation ('max2_V_0_load') on array 'max2_V_0' [165]  (1.1 ns)

 <State 23>: 3.66ns
The critical path consists of the following:
	'load' operation ('max2_V_0_load') on array 'max2_V_0' [165]  (1.1 ns)
	'icmp' operation ('icmp_ln1548_1') [167]  (1.05 ns)
	'select' operation ('select_ln280', model_functions.cpp:280) [168]  (0.412 ns)
	'store' operation ('store_ln280', model_functions.cpp:280) of variable 'select_ln280', model_functions.cpp:280 on array 'max2_V_0' [169]  (1.1 ns)

 <State 24>: 1.1ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:290) on local variable 'd' [179]  (0 ns)
	'add' operation ('add_ln290', model_functions.cpp:290) [188]  (0.718 ns)
	blocking operation 0.377 ns on control path)

 <State 25>: 0.614ns
The critical path consists of the following:
	'load' operation ('thirdBias_f_V_load', model_functions.cpp:292) on array 'thirdBias_f_V' [194]  (0.614 ns)

 <State 26>: 1.27ns
The critical path consists of the following:
	'phi' operation ('lhs') with incoming values : ('sext_ln293', model_functions.cpp:293) ('add_ln415_1') [199]  (0 ns)
	'select' operation ('select_ln303', model_functions.cpp:303) [250]  (0.385 ns)
	'store' operation ('store_ln303', model_functions.cpp:303) of variable 'select_ln303', model_functions.cpp:303 on array 'den1.V[0]', master.cpp:40 [251]  (0.614 ns)
	blocking operation 0.274 ns on control path)

 <State 27>: 1.87ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:297) with incoming values : ('add_ln297', model_functions.cpp:297) [212]  (0 ns)
	'add' operation ('add_ln1171_2') [216]  (0.77 ns)
	'getelementptr' operation ('firstDense_f_V_addr') [218]  (0 ns)
	'load' operation ('firstDense_f_V_load') on array 'firstDense_f_V' [230]  (1.1 ns)

 <State 28>: 6.05ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'max2_V_0' [228]  (1.1 ns)
	'mul' operation ('r.V') [232]  (3.02 ns)
	'add' operation ('ret.V') [234]  (0.979 ns)
	'and' operation ('qb') [241]  (0 ns)
	'add' operation ('add_ln415_1') [243]  (0.953 ns)

 <State 29>: 1.02ns
The critical path consists of the following:
	'load' operation ('d') on local variable 'd' [263]  (0 ns)
	'add' operation ('add_ln311', model_functions.cpp:311) [268]  (0.615 ns)
	blocking operation 0.409 ns on control path)

 <State 30>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i', model_functions.cpp:314) with incoming values : ('add_ln314', model_functions.cpp:314) [275]  (0 ns)
	'add' operation ('add_ln1171_1') [279]  (0.712 ns)
	'getelementptr' operation ('secondDense_f_V_addr') [281]  (0 ns)
	'load' operation ('secondDense_f_V_load') on array 'secondDense_f_V' [291]  (1.1 ns)

 <State 31>: 5.98ns
The critical path consists of the following:
	'load' operation ('secondDense_f_V_load') on array 'secondDense_f_V' [291]  (1.1 ns)
	'mul' operation ('r.V') [293]  (2.94 ns)
	'add' operation ('ret.V') [296]  (0.979 ns)
	'add' operation ('add_ln415') [305]  (0.953 ns)

 <State 32>: 0.935ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'master_fix_Pipeline_VITIS_LOOP_324_1' [331]  (0.935 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 1.02ns
The critical path consists of the following:
	'load' operation ('i', model_functions.cpp:332) on local variable 'i' [340]  (0 ns)
	'add' operation ('add_ln330', model_functions.cpp:330) [343]  (0.615 ns)
	'store' operation ('store_ln330', model_functions.cpp:330) of variable 'add_ln330', model_functions.cpp:330 on local variable 'i' [352]  (0.402 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.49ns
The critical path consists of the following:
	'call' operation ('op2_V', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<32, 13>' [350]  (1.49 ns)

 <State 37>: 7.22ns
The critical path consists of the following:
	'call' operation ('op2_V', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<32, 13>' [350]  (7.22 ns)

 <State 38>: 7.22ns
The critical path consists of the following:
	'call' operation ('op2_V', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<32, 13>' [350]  (7.22 ns)

 <State 39>: 7.22ns
The critical path consists of the following:
	'call' operation ('op2_V', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<32, 13>' [350]  (7.22 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'load' operation ('sum_V_load') on local variable 'sum.V' [346]  (0 ns)
	'add' operation ('sum.V') [351]  (0.953 ns)
	'store' operation ('store_ln712') of variable 'sum.V' on local variable 'sum.V' [353]  (0.402 ns)

 <State 41>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
