

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sun Nov 13 03:35:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dut
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.649 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- LOOP_BUFF_OFFSET     |       40|     3639|        41|          1|          1|   1 ~ 3600|       yes|
        |- LOOP_BUFF_COLUMN     |       40|    42039|        41|          1|          1|  1 ~ 42000|       yes|
        |- LOOP_INIT            |        1|     3600|         2|          1|          1|   1 ~ 3600|       yes|
        |- LOOP_MAIN            |        ?|        ?|         ?|          -|          -|   1 ~ 3600|        no|
        | + LOOP_MAIN_INIT      |        1|      225|         1|          1|          1|    1 ~ 225|       yes|
        | + LOOP_MAIN_BFS       |        ?|        ?|         ?|          -|          -|   1 ~ 3600|        no|
        |  ++ VITIS_LOOP_177_1  |        ?|        ?|        11|          6|          1|          ?|       yes|
        | + LOOP_MAIN_ACC       |        7|        ?|     7 ~ ?|          -|          -|   1 ~ 3600|        no|
        |  ++ VITIS_LOOP_201_2  |       20|        ?|        21|         13|          1|      1 ~ ?|       yes|
        |- LOOP_WRITE           |       38|     3637|        39|          1|          1|   1 ~ 3600|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1996|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     5|     3555|    5694|    0|
|Memory               |       56|     -|        0|       0|    4|
|Multiplexer          |        -|     -|        -|    2776|    -|
|Register             |        -|     -|     2862|     256|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       56|     5|     6417|   10722|    4|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        4|    ~0|       ~0|       2|    1|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        2|    ~0|       ~0|       1|   ~0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                    |control_s_axi                   |        0|   0|  602|  1064|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|   338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|   198|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U4   |fdiv_32ns_32ns_32_12_no_dsp_1   |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|    78|    0|
    |gmem0_m_axi_U                      |gmem0_m_axi                     |        0|   0|  742|  1113|    0|
    |gmem1_m_axi_U                      |gmem1_m_axi                     |        0|   0|  742|  1113|    0|
    |gmem3_m_axi_U                      |gmem3_m_axi                     |        0|   0|  765|  1317|    0|
    |mux_83_32_1_1_U5                   |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U6                   |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U7                   |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U8                   |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U9                   |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U10                  |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U11                  |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U12                  |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U13                  |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U14                  |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    |mux_83_32_1_1_U15                  |mux_83_32_1_1                   |        0|   0|    0|    43|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        0|   5| 3555|  5694|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |btwn_buff_U  |btwn_buff_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |s_U          |btwn_buff_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |q_U          |btwn_buff_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |col_U        |col_RAM_AUTO_1R1W        |       16|  0|   0|    0|  42000|   32|     1|      1344000|
    |off_U        |off_RAM_AUTO_1R1W        |        0|  0|   0|    1|   3600|   32|     1|       115200|
    |p_U          |p_RAM_AUTO_1R1W          |        8|  0|   0|    0|  72000|   12|     1|       864000|
    |p_tail_U     |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |p_tail_1_U   |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |p_tail_2_U   |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |p_tail_3_U   |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |p_tail_4_U   |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |p_tail_5_U   |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |p_tail_6_U   |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |p_tail_7_U   |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |sigma_U      |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |sigma_1_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |sigma_2_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |sigma_3_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |sigma_4_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |sigma_5_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |sigma_6_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |sigma_7_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |dist_U       |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |dist_1_U     |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |dist_2_U     |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |dist_3_U     |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |dist_4_U     |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |dist_5_U     |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |dist_6_U     |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |dist_7_U     |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |delta_U      |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |delta_1_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |delta_2_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |delta_3_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |delta_4_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |delta_5_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |delta_6_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    |delta_7_U    |p_tail_RAM_AUTO_1R1W     |        1|  0|   0|    0|    450|   32|     1|        14400|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                         |       56|  0|   0|    4| 142800| 1196|    38|      3129600|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |add86_fu_2982_p2                        |         +|   0|  0|  19|          12|           1|
    |add_fu_2385_p2                          |         +|   0|  0|  39|          32|           1|
    |add_ln110_fu_2397_p2                    |         +|   0|  0|  19|          12|           1|
    |add_ln113_fu_2428_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln118_fu_2459_p2                    |         +|   0|  0|  23|          16|           1|
    |add_ln121_fu_2490_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln127_fu_2521_p2                    |         +|   0|  0|  19|          12|           1|
    |add_ln138_fu_2546_p2                    |         +|   0|  0|  19|          12|           1|
    |add_ln153_fu_2889_p2                    |         +|   0|  0|  19|          12|           5|
    |add_ln187_1_fu_3200_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln187_2_fu_3193_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln187_3_fu_3186_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln187_4_fu_3179_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln187_5_fu_3172_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln187_6_fu_3165_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln187_7_fu_3158_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln187_8_fu_3061_p2                  |         +|   0|  0|  24|          17|          17|
    |add_ln187_9_fu_3239_p2                  |         +|   0|  0|  24|          17|          17|
    |add_ln187_fu_3228_p2                    |         +|   0|  0|  39|          32|           1|
    |add_ln197_fu_3527_p2                    |         +|   0|  0|  20|          13|           2|
    |add_ln203_1_fu_3394_p2                  |         +|   0|  0|  24|          17|          17|
    |add_ln203_fu_3322_p2                    |         +|   0|  0|  24|          17|          17|
    |add_ln214_fu_3539_p2                    |         +|   0|  0|  19|          12|           1|
    |add_ln217_fu_3571_p2                    |         +|   0|  0|  71|          64|          64|
    |grp_fu_2366_p2                          |         +|   0|  0|  39|          32|           1|
    |j_3_fu_3255_p2                          |         +|   0|  0|  19|          12|           1|
    |j_5_fu_2935_p2                          |         +|   0|  0|  19|          12|           1|
    |k_3_fu_3018_p2                          |         +|   0|  0|  71|          64|           1|
    |k_4_fu_3473_p2                          |         +|   0|  0|  39|          32|           1|
    |q_tail_2_fu_3097_p2                     |         +|   0|  0|  39|          32|           1|
    |s_top_2_fu_3271_p2                      |         +|   0|  0|  19|          12|           2|
    |ap_block_pp6_stage0_01001               |       and|   0|  0|   2|           1|           1|
    |ap_block_state148_io                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state149_io                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state185_pp6_stage0_iter38     |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                      |       and|   0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage0_iter39      |       and|   0|  0|   2|           1|           1|
    |ap_block_state45_io                     |       and|   0|  0|   2|           1|           1|
    |ap_block_state83_pp1_stage0_iter39      |       and|   0|  0|   2|           1|           1|
    |ap_condition_3231                       |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n                   |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                       |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                       |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op1239_writereq_state148   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op1241_write_state149      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op1277_writeresp_state185  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op287_readreq_state3       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op325_read_state41         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op347_readreq_state45      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op385_read_state83         |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                       |       and|   0|  0|   2|           2|           2|
    |icmp_ln110_fu_2391_p2                   |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln112_fu_2411_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln118_fu_2453_p2                   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln120_fu_2473_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln127_fu_2515_p2                   |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln129_fu_2535_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln138_fu_2540_p2                   |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln139_fu_2556_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln153_fu_2561_p2                   |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln156_10_fu_2809_p2                |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_11_fu_2824_p2                |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_12_fu_2839_p2                |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_13_fu_2854_p2                |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_14_fu_2869_p2                |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_15_fu_2884_p2                |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_1_fu_2632_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_2_fu_2647_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_3_fu_2662_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_4_fu_2677_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_5_fu_2692_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_6_fu_2707_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_7_fu_2722_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_8_fu_2737_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_9_fu_2794_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln156_fu_2571_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln172_fu_2929_p2                   |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln173_fu_2950_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln177_1_fu_3014_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln177_fu_3028_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln185_fu_3108_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln195_fu_3249_p2                   |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln196_fu_3261_p2                   |      icmp|   0|  0|  12|          13|           1|
    |icmp_ln198_fu_3328_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln201_1_fu_3385_p2                 |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln201_fu_3479_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln214_fu_3533_p2                   |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln216_fu_3554_p2                   |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001               |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                         |        or|   0|  0|   2|           1|           1|
    |ap_predicate_tran147to186_state147      |        or|   0|  0|   2|           1|           1|
    |ap_predicate_tran2to43_state2           |        or|   0|  0|   2|           1|           1|
    |ap_predicate_tran44to85_state44         |        or|   0|  0|   2|           1|           1|
    |ap_predicate_tran86to88_state86         |        or|   0|  0|   2|           1|           1|
    |or_ln153_10_fu_2814_p2                  |        or|   0|  0|  12|          12|           4|
    |or_ln153_11_fu_2829_p2                  |        or|   0|  0|  12|          12|           4|
    |or_ln153_12_fu_2844_p2                  |        or|   0|  0|  12|          12|           4|
    |or_ln153_13_fu_2859_p2                  |        or|   0|  0|  12|          12|           4|
    |or_ln153_14_fu_2874_p2                  |        or|   0|  0|  12|          12|           4|
    |or_ln153_1_fu_2637_p2                   |        or|   0|  0|  12|          12|           2|
    |or_ln153_2_fu_2652_p2                   |        or|   0|  0|  12|          12|           2|
    |or_ln153_3_fu_2667_p2                   |        or|   0|  0|  12|          12|           3|
    |or_ln153_4_fu_2682_p2                   |        or|   0|  0|  12|          12|           3|
    |or_ln153_5_fu_2697_p2                   |        or|   0|  0|  12|          12|           3|
    |or_ln153_6_fu_2712_p2                   |        or|   0|  0|  12|          12|           3|
    |or_ln153_7_fu_2727_p2                   |        or|   0|  0|  12|          12|           4|
    |or_ln153_8_fu_2784_p2                   |        or|   0|  0|  12|          12|           4|
    |or_ln153_9_fu_2799_p2                   |        or|   0|  0|  12|          12|           4|
    |or_ln153_fu_2622_p2                     |        or|   0|  0|  12|          12|           1|
    |or_ln157_fu_2742_p2                     |        or|   0|  0|   9|           9|           1|
    |ap_enable_pp0                           |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                           |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                           |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                           |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                           |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                           |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                 |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                 |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                 |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1                 |       xor|   0|  0|   2|           2|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|1996|        2087|        1339|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  237|         55|    1|         55|
    |ap_done                                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter40                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                 |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter40                |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                 |   14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1                 |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                 |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1                 |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter38                |    9|          2|    1|          2|
    |ap_phi_mux_k_18_phi_fu_2180_p4          |    9|          2|   64|        128|
    |ap_phi_mux_k_25_phi_fu_2269_p4          |    9|          2|   32|         64|
    |ap_phi_mux_q_tail_19_phi_fu_2190_p4     |    9|          2|   32|         64|
    |ap_phi_reg_pp4_iter0_q_tail_1_reg_2198  |    9|          2|   32|         64|
    |ap_phi_reg_pp4_iter1_p_in_in_reg_2210   |   49|          9|   32|        288|
    |btwn_buff_address0                      |   26|          5|   12|         60|
    |btwn_buff_d0                            |   14|          3|   32|         96|
    |col_address0                            |   14|          3|   16|         48|
    |delta_1_address0                        |   20|          4|    9|         36|
    |delta_1_address1                        |   20|          4|    9|         36|
    |delta_1_d1                              |   14|          3|   32|         96|
    |delta_2_address0                        |   20|          4|    9|         36|
    |delta_2_address1                        |   20|          4|    9|         36|
    |delta_2_d1                              |   14|          3|   32|         96|
    |delta_3_address0                        |   20|          4|    9|         36|
    |delta_3_address1                        |   20|          4|    9|         36|
    |delta_3_d1                              |   14|          3|   32|         96|
    |delta_4_address0                        |   20|          4|    9|         36|
    |delta_4_address1                        |   20|          4|    9|         36|
    |delta_4_d1                              |   14|          3|   32|         96|
    |delta_5_address0                        |   20|          4|    9|         36|
    |delta_5_address1                        |   20|          4|    9|         36|
    |delta_5_d1                              |   14|          3|   32|         96|
    |delta_6_address0                        |   20|          4|    9|         36|
    |delta_6_address1                        |   20|          4|    9|         36|
    |delta_6_d1                              |   14|          3|   32|         96|
    |delta_7_address0                        |   20|          4|    9|         36|
    |delta_7_address1                        |   20|          4|    9|         36|
    |delta_7_d1                              |   14|          3|   32|         96|
    |delta_address0                          |   20|          4|    9|         36|
    |delta_address1                          |   20|          4|    9|         36|
    |delta_d1                                |   14|          3|   32|         96|
    |dist_1_address0                         |   20|          4|    9|         36|
    |dist_1_address1                         |   20|          4|    9|         36|
    |dist_1_d0                               |   14|          3|   32|         96|
    |dist_1_d1                               |   14|          3|   32|         96|
    |dist_2_address0                         |   20|          4|    9|         36|
    |dist_2_address1                         |   20|          4|    9|         36|
    |dist_2_d0                               |   14|          3|   32|         96|
    |dist_2_d1                               |   14|          3|   32|         96|
    |dist_3_address0                         |   20|          4|    9|         36|
    |dist_3_address1                         |   20|          4|    9|         36|
    |dist_3_d0                               |   14|          3|   32|         96|
    |dist_3_d1                               |   14|          3|   32|         96|
    |dist_4_address0                         |   20|          4|    9|         36|
    |dist_4_address1                         |   20|          4|    9|         36|
    |dist_4_d0                               |   14|          3|   32|         96|
    |dist_4_d1                               |   14|          3|   32|         96|
    |dist_5_address0                         |   20|          4|    9|         36|
    |dist_5_address1                         |   20|          4|    9|         36|
    |dist_5_d0                               |   14|          3|   32|         96|
    |dist_5_d1                               |   14|          3|   32|         96|
    |dist_6_address0                         |   20|          4|    9|         36|
    |dist_6_address1                         |   20|          4|    9|         36|
    |dist_6_d0                               |   14|          3|   32|         96|
    |dist_6_d1                               |   14|          3|   32|         96|
    |dist_7_address0                         |   20|          4|    9|         36|
    |dist_7_address1                         |   20|          4|    9|         36|
    |dist_7_d0                               |   14|          3|   32|         96|
    |dist_7_d1                               |   14|          3|   32|         96|
    |dist_address0                           |   20|          4|    9|         36|
    |dist_address1                           |   20|          4|    9|         36|
    |dist_d0                                 |   14|          3|   32|         96|
    |dist_d1                                 |   14|          3|   32|         96|
    |gmem0_blk_n_AR                          |    9|          2|    1|          2|
    |gmem0_blk_n_R                           |    9|          2|    1|          2|
    |gmem1_blk_n_AR                          |    9|          2|    1|          2|
    |gmem1_blk_n_R                           |    9|          2|    1|          2|
    |gmem3_blk_n_AW                          |    9|          2|    1|          2|
    |gmem3_blk_n_B                           |    9|          2|    1|          2|
    |gmem3_blk_n_W                           |    9|          2|    1|          2|
    |grp_fu_2288_p0                          |   20|          4|   32|        128|
    |grp_fu_2288_p1                          |   20|          4|   32|        128|
    |i_1_reg_2109                            |    9|          2|   16|         32|
    |i_2_reg_2120                            |    9|          2|   12|         24|
    |i_3_reg_2131                            |    9|          2|   12|         24|
    |i_4_reg_2277                            |    9|          2|   12|         24|
    |i_reg_2098                              |    9|          2|   12|         24|
    |j_2_reg_2254                            |    9|          2|   12|         24|
    |j_reg_2143                              |    9|          2|   12|         24|
    |k_18_reg_2177                           |    9|          2|   64|        128|
    |k_25_reg_2265                           |    9|          2|   32|         64|
    |off_address0                            |   14|          3|   12|         36|
    |p_address0                              |   14|          3|   17|         51|
    |p_tail_1_address0                       |   20|          4|    9|         36|
    |p_tail_1_address1                       |   14|          3|    9|         27|
    |p_tail_1_d0                             |   14|          3|   32|         96|
    |p_tail_2_address0                       |   20|          4|    9|         36|
    |p_tail_2_address1                       |   14|          3|    9|         27|
    |p_tail_2_d0                             |   14|          3|   32|         96|
    |p_tail_3_address0                       |   20|          4|    9|         36|
    |p_tail_3_address1                       |   14|          3|    9|         27|
    |p_tail_3_d0                             |   14|          3|   32|         96|
    |p_tail_4_address0                       |   20|          4|    9|         36|
    |p_tail_4_address1                       |   14|          3|    9|         27|
    |p_tail_4_d0                             |   14|          3|   32|         96|
    |p_tail_5_address0                       |   20|          4|    9|         36|
    |p_tail_5_address1                       |   14|          3|    9|         27|
    |p_tail_5_d0                             |   14|          3|   32|         96|
    |p_tail_6_address0                       |   20|          4|    9|         36|
    |p_tail_6_address1                       |   14|          3|    9|         27|
    |p_tail_6_d0                             |   14|          3|   32|         96|
    |p_tail_7_address0                       |   20|          4|    9|         36|
    |p_tail_7_address1                       |   14|          3|    9|         27|
    |p_tail_7_d0                             |   14|          3|   32|         96|
    |p_tail_address0                         |   20|          4|    9|         36|
    |p_tail_address1                         |   14|          3|    9|         27|
    |p_tail_d0                               |   14|          3|   32|         96|
    |q_address0                              |   20|          4|   12|         48|
    |q_d0                                    |   14|          3|   32|         96|
    |q_tail_110_reg_2231                     |    9|          2|   32|         64|
    |q_tail_19_reg_2187                      |    9|          2|   32|         64|
    |q_tail_reg_2165                         |    9|          2|   32|         64|
    |s_address0                              |   14|          3|   12|         36|
    |s_top_1_reg_2244                        |    9|          2|   13|         26|
    |s_top_reg_2154                          |    9|          2|   12|         24|
    |sigma_1_address0                        |   26|          5|    9|         45|
    |sigma_1_address1                        |   26|          5|    9|         45|
    |sigma_1_d0                              |   14|          3|   32|         96|
    |sigma_1_d1                              |   14|          3|   32|         96|
    |sigma_2_address0                        |   26|          5|    9|         45|
    |sigma_2_address1                        |   26|          5|    9|         45|
    |sigma_2_d0                              |   14|          3|   32|         96|
    |sigma_2_d1                              |   14|          3|   32|         96|
    |sigma_3_address0                        |   26|          5|    9|         45|
    |sigma_3_address1                        |   26|          5|    9|         45|
    |sigma_3_d0                              |   14|          3|   32|         96|
    |sigma_3_d1                              |   14|          3|   32|         96|
    |sigma_4_address0                        |   26|          5|    9|         45|
    |sigma_4_address1                        |   26|          5|    9|         45|
    |sigma_4_d0                              |   14|          3|   32|         96|
    |sigma_4_d1                              |   14|          3|   32|         96|
    |sigma_5_address0                        |   26|          5|    9|         45|
    |sigma_5_address1                        |   26|          5|    9|         45|
    |sigma_5_d0                              |   14|          3|   32|         96|
    |sigma_5_d1                              |   14|          3|   32|         96|
    |sigma_6_address0                        |   26|          5|    9|         45|
    |sigma_6_address1                        |   26|          5|    9|         45|
    |sigma_6_d0                              |   14|          3|   32|         96|
    |sigma_6_d1                              |   14|          3|   32|         96|
    |sigma_7_address0                        |   26|          5|    9|         45|
    |sigma_7_address1                        |   26|          5|    9|         45|
    |sigma_7_d0                              |   14|          3|   32|         96|
    |sigma_7_d1                              |   14|          3|   32|         96|
    |sigma_address0                          |   26|          5|    9|         45|
    |sigma_address1                          |   26|          5|    9|         45|
    |sigma_d0                                |   14|          3|   32|         96|
    |sigma_d1                                |   14|          3|   32|         96|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 2776|        578| 2836|       9019|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add1_reg_4351                           |  32|   0|   32|          0|
    |add_ln138_reg_3734                      |  12|   0|   12|          0|
    |add_ln187_8_reg_3995                    |  15|   0|   17|          2|
    |add_ln203_reg_4264                      |  15|   0|   17|          2|
    |add_reg_3644                            |  32|   0|   32|          0|
    |ap_CS_fsm                               |  54|   0|   54|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter17                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter18                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter19                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter20                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter21                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter22                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter23                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter24                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter25                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter26                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter27                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter28                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter29                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter30                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter31                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter32                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter33                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter34                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter35                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter36                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter37                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter38                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter9                 |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                   |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                   |   0|   0|    1|          1|
    |ap_phi_reg_pp4_iter0_q_tail_1_reg_2198  |  32|   0|   32|          0|
    |ap_phi_reg_pp4_iter1_p_in_in_reg_2210   |  32|   0|   32|          0|
    |ap_rst_n_inv                            |   1|   0|    1|          0|
    |ap_rst_reg_1                            |   1|   0|    1|          0|
    |ap_rst_reg_2                            |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                   |   0|   0|    1|          1|
    |btwn_buff_addr_2_reg_4341               |  12|   0|   12|          0|
    |btwn_read_reg_3601                      |  64|   0|   64|          0|
    |column_read_reg_3606                    |  64|   0|   64|          0|
    |delta_1_addr_2_reg_4299                 |   9|   0|    9|          0|
    |delta_1_addr_3_reg_4534                 |   9|   0|    9|          0|
    |delta_2_addr_2_reg_4305                 |   9|   0|    9|          0|
    |delta_2_addr_3_reg_4540                 |   9|   0|    9|          0|
    |delta_3_addr_2_reg_4311                 |   9|   0|    9|          0|
    |delta_3_addr_3_reg_4546                 |   9|   0|    9|          0|
    |delta_4_addr_2_reg_4317                 |   9|   0|    9|          0|
    |delta_4_addr_3_reg_4552                 |   9|   0|    9|          0|
    |delta_5_addr_2_reg_4323                 |   9|   0|    9|          0|
    |delta_5_addr_3_reg_4558                 |   9|   0|    9|          0|
    |delta_6_addr_2_reg_4329                 |   9|   0|    9|          0|
    |delta_6_addr_3_reg_4564                 |   9|   0|    9|          0|
    |delta_7_addr_2_reg_4335                 |   9|   0|    9|          0|
    |delta_7_addr_3_reg_4570                 |   9|   0|    9|          0|
    |delta_addr_2_reg_4293                   |   9|   0|    9|          0|
    |delta_addr_3_reg_4528                   |   9|   0|    9|          0|
    |dist_1_addr_3_reg_3885                  |   9|   0|    9|          0|
    |dist_1_addr_4_reg_4025                  |   9|   0|    9|          0|
    |dist_2_addr_3_reg_3890                  |   9|   0|    9|          0|
    |dist_2_addr_4_reg_4030                  |   9|   0|    9|          0|
    |dist_3_addr_3_reg_3895                  |   9|   0|    9|          0|
    |dist_3_addr_4_reg_4035                  |   9|   0|    9|          0|
    |dist_4_addr_3_reg_3900                  |   9|   0|    9|          0|
    |dist_4_addr_4_reg_4040                  |   9|   0|    9|          0|
    |dist_5_addr_3_reg_3905                  |   9|   0|    9|          0|
    |dist_5_addr_4_reg_4045                  |   9|   0|    9|          0|
    |dist_6_addr_3_reg_3910                  |   9|   0|    9|          0|
    |dist_6_addr_4_reg_4050                  |   9|   0|    9|          0|
    |dist_7_addr_3_reg_3915                  |   9|   0|    9|          0|
    |dist_7_addr_4_reg_4055                  |   9|   0|    9|          0|
    |dist_addr_3_reg_3880                    |   9|   0|    9|          0|
    |dist_addr_4_reg_4020                    |   9|   0|    9|          0|
    |gmem0_addr_read_reg_3673                |  32|   0|   32|          0|
    |gmem0_addr_reg_3667                     |  64|   0|   64|          0|
    |gmem1_addr_read_reg_3702                |  32|   0|   32|          0|
    |gmem1_addr_reg_3696                     |  64|   0|   64|          0|
    |gmem3_addr_reg_4624                     |  64|   0|   64|          0|
    |i_1_reg_2109                            |  16|   0|   16|          0|
    |i_2_reg_2120                            |  12|   0|   12|          0|
    |i_3_reg_2131                            |  12|   0|   12|          0|
    |i_4_reg_2277                            |  12|   0|   12|          0|
    |i_reg_2098                              |  12|   0|   12|          0|
    |icmp_ln110_reg_3649                     |   1|   0|    1|          0|
    |icmp_ln112_reg_3663                     |   1|   0|    1|          0|
    |icmp_ln118_reg_3678                     |   1|   0|    1|          0|
    |icmp_ln120_reg_3692                     |   1|   0|    1|          0|
    |icmp_ln127_reg_3707                     |   1|   0|    1|          0|
    |icmp_ln129_reg_3721                     |   1|   0|    1|          0|
    |icmp_ln177_reg_3979                     |   1|   0|    1|          0|
    |icmp_ln177_reg_3979_pp4_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln185_reg_4069                     |   1|   0|    1|          0|
    |icmp_ln198_reg_4269                     |   1|   0|    1|          0|
    |icmp_ln201_reg_4524                     |   1|   0|    1|          0|
    |icmp_ln214_reg_4606                     |   1|   0|    1|          0|
    |icmp_ln216_reg_4615                     |   1|   0|    1|          0|
    |j_2_reg_2254                            |  12|   0|   12|          0|
    |j_3_reg_4222                            |  12|   0|   12|          0|
    |j_5_reg_3812                            |  12|   0|   12|          0|
    |j_reg_2143                              |  12|   0|   12|          0|
    |k_18_reg_2177                           |  64|   0|   64|          0|
    |k_25_reg_2265                           |  32|   0|   32|          0|
    |k_3_reg_3974                            |  64|   0|   64|          0|
    |k_4_reg_4519                            |  32|   0|   32|          0|
    |k_reg_3868                              |  32|   0|   32|          0|
    |off_load_reg_3874                       |  32|   0|   32|          0|
    |offset_read_reg_3611                    |  64|   0|   64|          0|
    |p_cast23_reg_4273                       |   9|   0|   64|         55|
    |p_tail_1_addr_3_reg_4127                |   9|   0|    9|          0|
    |p_tail_2_addr_3_reg_4133                |   9|   0|    9|          0|
    |p_tail_3_addr_3_reg_4139                |   9|   0|    9|          0|
    |p_tail_4_addr_3_reg_4145                |   9|   0|    9|          0|
    |p_tail_5_addr_3_reg_4151                |   9|   0|    9|          0|
    |p_tail_6_addr_3_reg_4157                |   9|   0|    9|          0|
    |p_tail_7_addr_3_reg_4163                |   9|   0|    9|          0|
    |p_tail_addr_3_reg_4121                  |   9|   0|    9|          0|
    |q_tail_110_reg_2231                     |  32|   0|   32|          0|
    |q_tail_19_reg_2187                      |  32|   0|   32|          0|
    |q_tail_1_reg_2198                       |  32|   0|   32|          0|
    |q_tail_reg_2165                         |  32|   0|   32|          0|
    |reg_2380                                |  32|   0|   32|          0|
    |s_top_1_reg_2244                        |  13|   0|   13|          0|
    |s_top_reg_2154                          |  12|   0|   12|          0|
    |sigma_1_addr_3_reg_3925                 |   9|   0|    9|          0|
    |sigma_1_addr_4_reg_4407                 |   9|   0|    9|          0|
    |sigma_1_addr_5_reg_4079                 |   9|   0|    9|          0|
    |sigma_2_addr_3_reg_3930                 |   9|   0|    9|          0|
    |sigma_2_addr_4_reg_4412                 |   9|   0|    9|          0|
    |sigma_2_addr_5_reg_4085                 |   9|   0|    9|          0|
    |sigma_3_addr_3_reg_3935                 |   9|   0|    9|          0|
    |sigma_3_addr_4_reg_4417                 |   9|   0|    9|          0|
    |sigma_3_addr_5_reg_4091                 |   9|   0|    9|          0|
    |sigma_4_addr_3_reg_3940                 |   9|   0|    9|          0|
    |sigma_4_addr_4_reg_4422                 |   9|   0|    9|          0|
    |sigma_4_addr_5_reg_4097                 |   9|   0|    9|          0|
    |sigma_5_addr_3_reg_3945                 |   9|   0|    9|          0|
    |sigma_5_addr_4_reg_4427                 |   9|   0|    9|          0|
    |sigma_5_addr_5_reg_4103                 |   9|   0|    9|          0|
    |sigma_6_addr_3_reg_3950                 |   9|   0|    9|          0|
    |sigma_6_addr_4_reg_4432                 |   9|   0|    9|          0|
    |sigma_6_addr_5_reg_4109                 |   9|   0|    9|          0|
    |sigma_7_addr_3_reg_3955                 |   9|   0|    9|          0|
    |sigma_7_addr_4_reg_4437                 |   9|   0|    9|          0|
    |sigma_7_addr_5_reg_4115                 |   9|   0|    9|          0|
    |sigma_addr_3_reg_3920                   |   9|   0|    9|          0|
    |sigma_addr_4_reg_4402                   |   9|   0|    9|          0|
    |sigma_addr_5_reg_4073                   |   9|   0|    9|          0|
    |tmp_10_reg_4581                         |  32|   0|   32|          0|
    |tmp_12_reg_3853                         |   9|   0|    9|          0|
    |tmp_17_reg_4259                         |   9|   0|    9|          0|
    |tmp_18_reg_4060                         |   1|   0|    1|          0|
    |tmp_2_reg_4346                          |  32|   0|   32|          0|
    |tmp_3_reg_4396                          |  32|   0|   32|          0|
    |tmp_9_reg_4509                          |  32|   0|   32|          0|
    |trunc_ln174_1_reg_3847                  |  12|   0|   12|          0|
    |trunc_ln174_reg_3841                    |   3|   0|    3|          0|
    |trunc_ln180_2_reg_3988                  |   3|   0|    3|          0|
    |trunc_ln180_2_reg_3988_pp4_iter1_reg    |   3|   0|    3|          0|
    |trunc_ln197_1_reg_4241                  |  15|   0|   15|          0|
    |trunc_ln197_2_reg_4246                  |  13|   0|   13|          0|
    |trunc_ln197_3_reg_4251                  |   3|   0|    3|          0|
    |trunc_ln203_1_reg_4451                  |   3|   0|    3|          0|
    |trunc_ln203_1_reg_4451_pp5_iter1_reg    |   3|   0|    3|          0|
    |v_reg_3835                              |  32|   0|   32|          0|
    |w_1_reg_4235                            |  32|   0|   32|          0|
    |w_reg_3983                              |  32|   0|   32|          0|
    |zext_ln110_reg_3658                     |  12|   0|   64|         52|
    |zext_ln118_reg_3687                     |  16|   0|   64|         48|
    |zext_ln127_reg_3716                     |  12|   0|   64|         52|
    |zext_ln138_reg_3739                     |  12|   0|   32|         20|
    |zext_ln172_reg_3817                     |  12|   0|   64|         52|
    |zext_ln181_reg_4000                     |   9|   0|   64|         55|
    |zext_ln204_reg_4457                     |   9|   0|   64|         55|
    |icmp_ln110_reg_3649                     |  64|  32|    1|          0|
    |icmp_ln112_reg_3663                     |  64|  32|    1|          0|
    |icmp_ln118_reg_3678                     |  64|  32|    1|          0|
    |icmp_ln120_reg_3692                     |  64|  32|    1|          0|
    |icmp_ln214_reg_4606                     |  64|  32|    1|          0|
    |icmp_ln216_reg_4615                     |  64|  32|    1|          0|
    |zext_ln110_reg_3658                     |  64|  32|   64|         52|
    |zext_ln118_reg_3687                     |  64|  32|   64|         48|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2862| 256| 2879|        495|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           dut|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           dut|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|           dut|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           dut|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|           dut|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|           dut|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|           dut|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|           dut|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|           dut|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|           dut|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|           dut|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|   32|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|   32|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem6_AWVALID    |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREADY    |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWADDR     |  out|   64|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWID       |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLEN      |  out|    8|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWSIZE     |  out|    3|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWBURST    |  out|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLOCK     |  out|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWCACHE    |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWPROT     |  out|    3|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWQOS      |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREGION   |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWUSER     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WVALID     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WREADY     |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WDATA      |  out|   32|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WSTRB      |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WLAST      |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WID        |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WUSER      |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARVALID    |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREADY    |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARADDR     |  out|   64|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARID       |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLEN      |  out|    8|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARSIZE     |  out|    3|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARBURST    |  out|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLOCK     |  out|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARCACHE    |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARPROT     |  out|    3|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARQOS      |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREGION   |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARUSER     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RVALID     |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RREADY     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RDATA      |   in|   32|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RLAST      |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RID        |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RUSER      |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RRESP      |   in|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BVALID     |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BREADY     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BRESP      |   in|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BID        |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BUSER      |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem7_AWVALID    |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWREADY    |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWADDR     |  out|   64|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWID       |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWLEN      |  out|    8|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWSIZE     |  out|    3|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWBURST    |  out|    2|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWLOCK     |  out|    2|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWCACHE    |  out|    4|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWPROT     |  out|    3|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWQOS      |  out|    4|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWREGION   |  out|    4|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWUSER     |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_WVALID     |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_WREADY     |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_WDATA      |  out|   32|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_WSTRB      |  out|    4|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_WLAST      |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_WID        |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_WUSER      |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARVALID    |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARREADY    |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARADDR     |  out|   64|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARID       |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARLEN      |  out|    8|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARSIZE     |  out|    3|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARBURST    |  out|    2|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARLOCK     |  out|    2|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARCACHE    |  out|    4|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARPROT     |  out|    3|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARQOS      |  out|    4|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARREGION   |  out|    4|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARUSER     |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_RVALID     |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_RREADY     |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_RDATA      |   in|   32|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_RLAST      |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_RID        |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_RUSER      |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_RRESP      |   in|    2|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_BVALID     |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_BREADY     |  out|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_BRESP      |   in|    2|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_BID        |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem7_BUSER      |   in|    1|          m_axi|         gmem7|       pointer|
|m_axi_gmem8_AWVALID    |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWREADY    |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWADDR     |  out|   64|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWID       |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWLEN      |  out|    8|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWSIZE     |  out|    3|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWBURST    |  out|    2|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWLOCK     |  out|    2|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWCACHE    |  out|    4|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWPROT     |  out|    3|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWQOS      |  out|    4|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWREGION   |  out|    4|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_AWUSER     |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_WVALID     |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_WREADY     |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_WDATA      |  out|   32|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_WSTRB      |  out|    4|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_WLAST      |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_WID        |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_WUSER      |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARVALID    |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARREADY    |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARADDR     |  out|   64|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARID       |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARLEN      |  out|    8|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARSIZE     |  out|    3|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARBURST    |  out|    2|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARLOCK     |  out|    2|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARCACHE    |  out|    4|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARPROT     |  out|    3|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARQOS      |  out|    4|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARREGION   |  out|    4|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_ARUSER     |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_RVALID     |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_RREADY     |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_RDATA      |   in|   32|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_RLAST      |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_RID        |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_RUSER      |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_RRESP      |   in|    2|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_BVALID     |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_BREADY     |  out|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_BRESP      |   in|    2|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_BID        |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem8_BUSER      |   in|    1|          m_axi|         gmem8|       pointer|
|m_axi_gmem9_AWVALID    |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWREADY    |   in|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWADDR     |  out|   64|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWID       |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWLEN      |  out|    8|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWSIZE     |  out|    3|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWBURST    |  out|    2|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWLOCK     |  out|    2|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWCACHE    |  out|    4|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWPROT     |  out|    3|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWQOS      |  out|    4|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWREGION   |  out|    4|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_AWUSER     |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_WVALID     |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_WREADY     |   in|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_WDATA      |  out|   32|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_WSTRB      |  out|    4|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_WLAST      |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_WID        |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_WUSER      |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARVALID    |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARREADY    |   in|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARADDR     |  out|   64|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARID       |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARLEN      |  out|    8|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARSIZE     |  out|    3|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARBURST    |  out|    2|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARLOCK     |  out|    2|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARCACHE    |  out|    4|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARPROT     |  out|    3|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARQOS      |  out|    4|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARREGION   |  out|    4|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_ARUSER     |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_RVALID     |   in|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_RREADY     |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_RDATA      |   in|   32|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_RLAST      |   in|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_RID        |   in|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_RUSER      |   in|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_RRESP      |   in|    2|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_BVALID     |   in|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_BREADY     |  out|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_BRESP      |   in|    2|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_BID        |   in|    1|          m_axi|         gmem9|       pointer|
|m_axi_gmem9_BUSER      |   in|    1|          m_axi|         gmem9|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

