#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002a950314cb0 .scope module, "TB_datapath" "TB_datapath" 2 6;
 .timescale -9 -12;
L_000002a95033f510 .functor BUFZ 32, L_000002a9503a32d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a95033f190 .functor BUFZ 32, L_000002a9503a4c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a9503a3e10_0 .var "ALUControl", 2 0;
v000002a9503a39b0_0 .net "Overflow", 0 0, L_000002a95033f040;  1 drivers
v000002a9503a4f90_0 .net "Result", 31 0, v000002a950347ad0_0;  1 drivers
v000002a9503a4310_0 .net "Zero", 0 0, L_000002a9503a4950;  1 drivers
v000002a9503a4590_0 .net *"_ivl_0", 31 0, L_000002a9503a32d0;  1 drivers
v000002a9503a4630_0 .net *"_ivl_10", 3 0, L_000002a9503a49f0;  1 drivers
L_000002a9503d0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a9503a3870_0 .net *"_ivl_13", 1 0, L_000002a9503d0430;  1 drivers
v000002a9503a4d10_0 .net *"_ivl_2", 3 0, L_000002a9503a3ff0;  1 drivers
L_000002a9503d03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a9503a43b0_0 .net *"_ivl_5", 1 0, L_000002a9503d03e8;  1 drivers
v000002a9503a4b30_0 .net *"_ivl_8", 31 0, L_000002a9503a4c70;  1 drivers
v000002a9503a3eb0_0 .var "addr1", 1 0;
v000002a9503a34b0_0 .var "addr2", 1 0;
v000002a9503a4090_0 .var "addr3", 1 0;
v000002a9503a48b0_0 .var "clk", 0 0;
v000002a9503a46d0_0 .var "rst", 0 0;
v000002a9503a3af0_0 .net "valA", 31 0, L_000002a95033f510;  1 drivers
v000002a9503a4130_0 .net "valB", 31 0, L_000002a95033f190;  1 drivers
v000002a9503a3f50_0 .var "wr", 0 0;
L_000002a9503a32d0 .array/port v000002a950347b70, L_000002a9503a3ff0;
L_000002a9503a3ff0 .concat [ 2 2 0 0], v000002a9503a3eb0_0, L_000002a9503d03e8;
L_000002a9503a4c70 .array/port v000002a950347b70, L_000002a9503a49f0;
L_000002a9503a49f0 .concat [ 2 2 0 0], v000002a9503a34b0_0, L_000002a9503d0430;
S_000002a950314e40 .scope module, "uut" "datapath" 2 14, 3 1 0, S_000002a950314cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 2 "addr1";
    .port_info 5 /INPUT 2 "addr2";
    .port_info 6 /INPUT 2 "addr3";
    .port_info 7 /OUTPUT 32 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Overflow";
v000002a9503a1680_0 .net "ALUControl", 2 0, v000002a9503a3e10_0;  1 drivers
v000002a9503a1720_0 .net "Overflow", 0 0, L_000002a95033f040;  alias, 1 drivers
v000002a9503a2120_0 .net "Result", 31 0, v000002a950347ad0_0;  alias, 1 drivers
v000002a9503a21c0_0 .net "Zero", 0 0, L_000002a9503a4950;  alias, 1 drivers
v000002a9503a2da0_0 .net "addr1", 1 0, v000002a9503a3eb0_0;  1 drivers
v000002a9503a2e40_0 .net "addr2", 1 0, v000002a9503a34b0_0;  1 drivers
v000002a9503a2300_0 .net "addr3", 1 0, v000002a9503a4090_0;  1 drivers
v000002a9503a30c0_0 .net "clk", 0 0, v000002a9503a48b0_0;  1 drivers
v000002a9503a23a0_0 .net "data1", 31 0, L_000002a95033feb0;  1 drivers
v000002a9503a2760_0 .net "data2", 31 0, L_000002a95033f3c0;  1 drivers
v000002a9503a4ef0_0 .net "rst", 0 0, v000002a9503a46d0_0;  1 drivers
v000002a9503a37d0_0 .net "wr", 0 0, v000002a9503a3f50_0;  1 drivers
S_000002a9502cd910 .scope module, "RF" "regfile" 3 15, 4 4 0, S_000002a950314e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_000002a95033feb0 .functor BUFZ 32, L_000002a9503a4810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a95033f3c0 .functor BUFZ 32, L_000002a9503a4db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a9503475d0_0 .net *"_ivl_0", 31 0, L_000002a9503a4810;  1 drivers
v000002a950347670_0 .net *"_ivl_10", 3 0, L_000002a9503a3910;  1 drivers
L_000002a9503d00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a950346e50_0 .net *"_ivl_13", 1 0, L_000002a9503d00d0;  1 drivers
v000002a950346a90_0 .net *"_ivl_2", 3 0, L_000002a9503a41d0;  1 drivers
L_000002a9503d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a950347f30_0 .net *"_ivl_5", 1 0, L_000002a9503d0088;  1 drivers
v000002a950347210_0 .net *"_ivl_8", 31 0, L_000002a9503a4db0;  1 drivers
v000002a950346d10_0 .net "addr1", 1 0, v000002a9503a3eb0_0;  alias, 1 drivers
v000002a950347350_0 .net "addr2", 1 0, v000002a9503a34b0_0;  alias, 1 drivers
v000002a950346450_0 .net "addr3", 1 0, v000002a9503a4090_0;  alias, 1 drivers
v000002a950347df0_0 .net "clk", 0 0, v000002a9503a48b0_0;  alias, 1 drivers
v000002a9503472b0_0 .net "data1", 31 0, L_000002a95033feb0;  alias, 1 drivers
v000002a950347710_0 .net "data2", 31 0, L_000002a95033f3c0;  alias, 1 drivers
v000002a950346810_0 .net "data3", 31 0, v000002a950347ad0_0;  alias, 1 drivers
v000002a950347b70 .array "register", 0 3, 31 0;
v000002a9503464f0_0 .net "rst", 0 0, v000002a9503a46d0_0;  alias, 1 drivers
v000002a950346770_0 .net "wr", 0 0, v000002a9503a3f50_0;  alias, 1 drivers
E_000002a9503439c0 .event posedge, v000002a950347df0_0;
L_000002a9503a4810 .array/port v000002a950347b70, L_000002a9503a41d0;
L_000002a9503a41d0 .concat [ 2 2 0 0], v000002a9503a3eb0_0, L_000002a9503d0088;
L_000002a9503a4db0 .array/port v000002a950347b70, L_000002a9503a3910;
L_000002a9503a3910 .concat [ 2 2 0 0], v000002a9503a34b0_0, L_000002a9503d00d0;
S_000002a9502cdaa0 .scope module, "alu" "ALU32" 3 28, 5 11 0, S_000002a950314e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
v000002a9503a2ee0_0 .net "A", 31 0, L_000002a95033feb0;  alias, 1 drivers
v000002a9503a1a40_0 .net "ALUControl", 2 0, v000002a9503a3e10_0;  alias, 1 drivers
v000002a9503a24e0_0 .net "B", 31 0, L_000002a95033f3c0;  alias, 1 drivers
v000002a9503a1c20_0 .net "B_mux", 31 0, L_000002a9503a4e50;  1 drivers
v000002a9503a2bc0_0 .net "Bnot", 31 0, L_000002a95033f2e0;  1 drivers
v000002a9503a1cc0_0 .net "Cout", 0 0, L_000002a9503a4450;  1 drivers
v000002a9503a1e00_0 .net "LT", 31 0, L_000002a9503a3d70;  1 drivers
v000002a9503a1ea0_0 .net "LT_1", 0 0, L_000002a95033f0b0;  1 drivers
v000002a9503a3020_0 .net "Overflow", 0 0, L_000002a95033f040;  alias, 1 drivers
v000002a9503a1360_0 .net "Result", 31 0, v000002a950347ad0_0;  alias, 1 drivers
v000002a9503a1f40_0 .net "Sum", 31 0, L_000002a9503a3410;  1 drivers
v000002a9503a1400_0 .net "Zero", 0 0, L_000002a9503a4950;  alias, 1 drivers
L_000002a9503d0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a9503a2d00_0 .net/2u *"_ivl_16", 31 0, L_000002a9503d0310;  1 drivers
v000002a9503a14a0_0 .net *"_ivl_18", 0 0, L_000002a9503a3230;  1 drivers
L_000002a9503d0358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002a9503a2800_0 .net/2u *"_ivl_20", 0 0, L_000002a9503d0358;  1 drivers
L_000002a9503d03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a9503a1fe0_0 .net/2u *"_ivl_22", 0 0, L_000002a9503d03a0;  1 drivers
v000002a9503a15e0_0 .net "and_Result", 31 0, L_000002a95033ff20;  1 drivers
v000002a9503a28a0_0 .net "or_Result", 31 0, L_000002a95033fac0;  1 drivers
L_000002a9503a3a50 .part v000002a9503a3e10_0, 0, 1;
L_000002a9503a3690 .part v000002a9503a3e10_0, 0, 1;
L_000002a9503a3c30 .part L_000002a95033feb0, 31, 1;
L_000002a9503a3cd0 .part L_000002a95033f3c0, 31, 1;
L_000002a9503a5030 .part L_000002a9503a3410, 31, 1;
L_000002a9503a3230 .cmp/eq 32, v000002a950347ad0_0, L_000002a9503d0310;
L_000002a9503a4950 .functor MUXZ 1, L_000002a9503d03a0, L_000002a9503d0358, L_000002a9503a3230, C4<>;
S_000002a950334250 .scope module, "adder" "Adder" 5 43, 6 1 0, S_000002a9502cdaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000002a950346db0_0 .net "A", 31 0, L_000002a95033feb0;  alias, 1 drivers
v000002a950346630_0 .net "B", 31 0, L_000002a9503a4e50;  alias, 1 drivers
v000002a950347a30_0 .net "Cin", 0 0, L_000002a9503a3690;  1 drivers
v000002a9503466d0_0 .net "Cout", 0 0, L_000002a9503a4450;  alias, 1 drivers
v000002a950347990_0 .net "Sum", 31 0, L_000002a9503a3410;  alias, 1 drivers
L_000002a9503d0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a950346270_0 .net *"_ivl_10", 0 0, L_000002a9503d0160;  1 drivers
v000002a950346590_0 .net *"_ivl_11", 32 0, L_000002a9503a4770;  1 drivers
v000002a9503470d0_0 .net *"_ivl_13", 32 0, L_000002a9503a35f0;  1 drivers
L_000002a9503d01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a950346130_0 .net *"_ivl_16", 31 0, L_000002a9503d01a8;  1 drivers
v000002a9503468b0_0 .net *"_ivl_17", 32 0, L_000002a9503a3b90;  1 drivers
v000002a950346ef0_0 .net *"_ivl_3", 32 0, L_000002a9503a3550;  1 drivers
L_000002a9503d0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a9503477b0_0 .net *"_ivl_6", 0 0, L_000002a9503d0118;  1 drivers
v000002a950346950_0 .net *"_ivl_7", 32 0, L_000002a9503a44f0;  1 drivers
L_000002a9503a4450 .part L_000002a9503a3b90, 32, 1;
L_000002a9503a3410 .part L_000002a9503a3b90, 0, 32;
L_000002a9503a3550 .concat [ 32 1 0 0], L_000002a95033feb0, L_000002a9503d0118;
L_000002a9503a44f0 .concat [ 32 1 0 0], L_000002a9503a4e50, L_000002a9503d0160;
L_000002a9503a4770 .arith/sum 33, L_000002a9503a3550, L_000002a9503a44f0;
L_000002a9503a35f0 .concat [ 1 32 0 0], L_000002a9503a3690, L_000002a9503d01a8;
L_000002a9503a3b90 .arith/sum 33, L_000002a9503a4770, L_000002a9503a35f0;
S_000002a9503343e0 .scope module, "and_gate" "AND_gate" 5 51, 7 1 0, S_000002a9502cdaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000002a95033ff20 .functor AND 32, L_000002a95033feb0, L_000002a95033f3c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a950346310_0 .net "A", 31 0, L_000002a95033feb0;  alias, 1 drivers
v000002a9503463b0_0 .net "B", 31 0, L_000002a95033f3c0;  alias, 1 drivers
v000002a950347030_0 .net "Result", 31 0, L_000002a95033ff20;  alias, 1 drivers
S_000002a950328e60 .scope module, "mux" "Mux_3_8" 5 78, 8 1 0, S_000002a9502cdaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 32 "in5";
    .port_info 6 /INPUT 32 "in6";
    .port_info 7 /INPUT 32 "in7";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v000002a9503469f0_0 .net "in0", 31 0, L_000002a9503a3410;  alias, 1 drivers
v000002a950346b30_0 .net "in1", 31 0, L_000002a9503a3410;  alias, 1 drivers
v000002a950346bd0_0 .net "in2", 31 0, L_000002a95033ff20;  alias, 1 drivers
v000002a950346090_0 .net "in3", 31 0, L_000002a95033fac0;  alias, 1 drivers
L_000002a9503d0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a950346c70_0 .net "in4", 31 0, L_000002a9503d0238;  1 drivers
v000002a950346f90_0 .net "in5", 31 0, L_000002a9503a3d70;  alias, 1 drivers
L_000002a9503d0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a950347490_0 .net "in6", 31 0, L_000002a9503d0280;  1 drivers
L_000002a9503d02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a950347e90_0 .net "in7", 31 0, L_000002a9503d02c8;  1 drivers
v000002a950347ad0_0 .var "out", 31 0;
v000002a950347530_0 .net "sel", 2 0, v000002a9503a3e10_0;  alias, 1 drivers
E_000002a950343840/0 .event anyedge, v000002a950347530_0, v000002a950347990_0, v000002a950347990_0, v000002a950347030_0;
E_000002a950343840/1 .event anyedge, v000002a950346090_0, v000002a950346c70_0, v000002a950346f90_0, v000002a950347490_0;
E_000002a950343840/2 .event anyedge, v000002a950347e90_0;
E_000002a950343840 .event/or E_000002a950343840/0, E_000002a950343840/1, E_000002a950343840/2;
S_000002a950328ff0 .scope module, "mux_1_2" "Mux_1_2" 5 36, 9 1 0, S_000002a9502cdaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v000002a950347850_0 .net "a", 31 0, L_000002a95033f3c0;  alias, 1 drivers
v000002a950347cb0_0 .net "b", 31 0, L_000002a95033f2e0;  alias, 1 drivers
v000002a9503478f0_0 .net "sel", 0 0, L_000002a9503a3a50;  1 drivers
v000002a950347d50_0 .net "y", 31 0, L_000002a9503a4e50;  alias, 1 drivers
L_000002a9503a4e50 .functor MUXZ 32, L_000002a95033f3c0, L_000002a95033f2e0, L_000002a9503a3a50, C4<>;
S_000002a95031e2e0 .scope module, "not_gate" "NOT_gate" 5 31, 10 1 0, S_000002a9502cdaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Result";
L_000002a95033f2e0 .functor NOT 32, L_000002a95033f3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a9503a17c0_0 .net "A", 31 0, L_000002a95033f3c0;  alias, 1 drivers
v000002a9503a2260_0 .net "Result", 31 0, L_000002a95033f2e0;  alias, 1 drivers
S_000002a95031e470 .scope module, "or_gate" "OR_gate" 5 57, 11 1 0, S_000002a9502cdaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000002a95033fac0 .functor OR 32, L_000002a95033feb0, L_000002a95033f3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a9503a19a0_0 .net "A", 31 0, L_000002a95033feb0;  alias, 1 drivers
v000002a9503a1860_0 .net "B", 31 0, L_000002a95033f3c0;  alias, 1 drivers
v000002a9503a1b80_0 .net "Result", 31 0, L_000002a95033fac0;  alias, 1 drivers
S_000002a950320110 .scope module, "slt" "SLT" 5 64, 12 1 0, S_000002a9502cdaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "LT";
    .port_info 5 /OUTPUT 1 "Overflow";
L_000002a95033f900 .functor XOR 1, L_000002a9503a4270, L_000002a9503a3cd0, C4<0>, C4<0>;
L_000002a95033f4a0 .functor XOR 1, L_000002a95033f900, L_000002a9503a3c30, C4<0>, C4<0>;
L_000002a95033f350 .functor NOT 1, L_000002a95033f4a0, C4<0>, C4<0>, C4<0>;
L_000002a95033f890 .functor XOR 1, L_000002a9503a5030, L_000002a9503a3c30, C4<0>, C4<0>;
L_000002a95033f9e0 .functor NOT 1, L_000002a9503a50d0, C4<0>, C4<0>, C4<0>;
L_000002a95033f740 .functor AND 1, L_000002a95033f350, L_000002a95033f890, C4<1>, C4<1>;
L_000002a95033f040 .functor AND 1, L_000002a95033f740, L_000002a95033f9e0, C4<1>, C4<1>;
L_000002a95033f0b0 .functor XOR 1, L_000002a9503a5030, L_000002a95033f040, C4<0>, C4<0>;
v000002a9503a2f80_0 .net "A", 0 0, L_000002a9503a3c30;  1 drivers
v000002a9503a1540_0 .net "ALUControl", 2 0, v000002a9503a3e10_0;  alias, 1 drivers
v000002a9503a2080_0 .net "B", 0 0, L_000002a9503a3cd0;  1 drivers
v000002a9503a2580_0 .net "LT", 0 0, L_000002a95033f0b0;  alias, 1 drivers
v000002a9503a1900_0 .net "Overflow", 0 0, L_000002a95033f040;  alias, 1 drivers
v000002a9503a29e0_0 .net "Sum", 0 0, L_000002a9503a5030;  1 drivers
v000002a9503a2c60_0 .net *"_ivl_1", 0 0, L_000002a9503a4270;  1 drivers
v000002a9503a1ae0_0 .net *"_ivl_11", 0 0, L_000002a9503a50d0;  1 drivers
v000002a9503a2b20_0 .net *"_ivl_14", 0 0, L_000002a95033f740;  1 drivers
v000002a9503a2a80_0 .net *"_ivl_2", 0 0, L_000002a95033f900;  1 drivers
v000002a9503a2440_0 .net *"_ivl_4", 0 0, L_000002a95033f4a0;  1 drivers
v000002a9503a1220_0 .net "gate1", 0 0, L_000002a95033f350;  1 drivers
v000002a9503a2940_0 .net "gate2", 0 0, L_000002a95033f890;  1 drivers
v000002a9503a26c0_0 .net "gate3", 0 0, L_000002a95033f9e0;  1 drivers
L_000002a9503a4270 .part v000002a9503a3e10_0, 0, 1;
L_000002a9503a50d0 .part v000002a9503a3e10_0, 1, 1;
S_000002a9503202a0 .scope module, "zero_extender" "ZeroExtender" 5 73, 13 1 0, S_000002a9502cdaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000002a9503d01f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a9503a2620_0 .net/2u *"_ivl_0", 30 0, L_000002a9503d01f0;  1 drivers
v000002a9503a12c0_0 .net "in", 0 0, L_000002a95033f0b0;  alias, 1 drivers
v000002a9503a1d60_0 .net "out", 31 0, L_000002a9503a3d70;  alias, 1 drivers
L_000002a9503a3d70 .concat [ 1 31 0 0], L_000002a95033f0b0, L_000002a9503d01f0;
    .scope S_000002a9502cd910;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a950347b70, 4, 0;
    %end;
    .thread T_0;
    .scope S_000002a9502cd910;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a950347b70, 4, 0;
    %end;
    .thread T_1;
    .scope S_000002a9502cd910;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a950347b70, 4, 0;
    %end;
    .thread T_2;
    .scope S_000002a9502cd910;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002a950347b70, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002a9502cd910;
T_4 ;
    %wait E_000002a9503439c0;
    %load/vec4 v000002a9503464f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a950347b70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a950347b70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a950347b70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a950347b70, 0, 4;
T_4.0 ;
    %load/vec4 v000002a950346770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002a950346810_0;
    %load/vec4 v000002a950346450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a950347b70, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a950328e60;
T_5 ;
    %wait E_000002a950343840;
    %load/vec4 v000002a950347530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a950347ad0_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000002a9503469f0_0;
    %store/vec4 v000002a950347ad0_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000002a950346b30_0;
    %store/vec4 v000002a950347ad0_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000002a950346bd0_0;
    %store/vec4 v000002a950347ad0_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000002a950346090_0;
    %store/vec4 v000002a950347ad0_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000002a950346c70_0;
    %store/vec4 v000002a950347ad0_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000002a950346f90_0;
    %store/vec4 v000002a950347ad0_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000002a950347490_0;
    %store/vec4 v000002a950347ad0_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000002a950347e90_0;
    %store/vec4 v000002a950347ad0_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002a950314cb0;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "reg_test_3_dmp.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a950314cb0 {0 0 0};
    %vpi_call 2 36 "$display", "Time\011ALUControl\011addr1\011addr2\011addr3\011data1\011\011data2\011\011data3\011\011Zero\011Overflow" {0 0 0};
    %vpi_call 2 37 "$monitor", "%4dns\011%03b\011\011%0d\011%0d\011%0d\011%h\011%h\011%h\011%b\011%b", $time, v000002a9503a3e10_0, v000002a9503a3eb0_0, v000002a9503a34b0_0, v000002a9503a4090_0, v000002a9503a3af0_0, v000002a9503a4130_0, v000002a9503a4f90_0, v000002a9503a4310_0, v000002a9503a39b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a9503a48b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a9503a46d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a9503a3f50_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a9503a48b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a9503a48b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002a9503a3e10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a9503a3f50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a9503a3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a9503a34b0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002a9503a4090_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a9503a48b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a9503a48b0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "reg_test_3.v";
    "./datapath.v";
    "./regfile.v";
    "./ALU32.v";
    "./Adder.v";
    "./AND_gate.v";
    "./Mux_3_8.v";
    "./Mux_1_2.v";
    "./NOT_gate.v";
    "./OR_gate.v";
    "./SLT.v";
    "./ZeroExtender.v";
