

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW2_inft'
================================================================
* Date:           Tue Oct 21 15:31:05 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW2_inft  |       73|       73|        11|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 14 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln489_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln489_3"   --->   Operation 15 'read' 'trunc_ln489_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln489_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln489"   --->   Operation 16 'read' 'sext_ln489_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln489_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln489_1"   --->   Operation 17 'read' 'zext_ln489_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln499_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln499_1"   --->   Operation 18 'read' 'zext_ln499_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln489_cast = sext i62 %sext_ln489_read"   --->   Operation 19 'sext' 'sext_ln489_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln489_1_cast = zext i11 %zext_ln489_1_read"   --->   Operation 20 'zext' 'zext_ln489_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 2048, void @empty_72, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i2"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i2_1 = load i7 %i2" [src/srcnn.cpp:499]   --->   Operation 40 'load' 'i2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%icmp_ln493 = icmp_eq  i7 %i2_1, i7 64" [src/srcnn.cpp:493]   --->   Operation 42 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln493 = add i7 %i2_1, i7 1" [src/srcnn.cpp:493]   --->   Operation 43 'add' 'add_ln493' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln493 = br i1 %icmp_ln493, void %for.inc69.split, void %for.inc78.exitStub" [src/srcnn.cpp:493]   --->   Operation 44 'br' 'br_ln493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i7 %i2_1" [src/srcnn.cpp:493]   --->   Operation 45 'zext' 'zext_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.77ns)   --->   "%add_ln499_2 = add i7 %zext_ln499_1_read, i7 %i2_1" [src/srcnn.cpp:499]   --->   Operation 46 'add' 'add_ln499_2' <Predicate = (!icmp_ln493)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln499_1 = add i12 %zext_ln489_1_cast, i12 %zext_ln493" [src/srcnn.cpp:499]   --->   Operation 47 'add' 'add_ln499_1' <Predicate = (!icmp_ln493)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i12 %add_ln499_1" [src/srcnn.cpp:499]   --->   Operation 48 'zext' 'zext_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.08ns)   --->   "%add_ln499 = add i63 %zext_ln499, i63 %sext_ln489_cast" [src/srcnn.cpp:499]   --->   Operation 49 'add' 'add_ln499' <Predicate = (!icmp_ln493)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln499 = sext i63 %add_ln499" [src/srcnn.cpp:499]   --->   Operation 50 'sext' 'sext_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln499" [src/srcnn.cpp:499]   --->   Operation 51 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.74ns)   --->   "%switch_ln499 = switch i4 %trunc_ln489_3_read, void %arrayidx6816.case.15, i4 0, void %arrayidx6816.case.0, i4 1, void %arrayidx6816.case.1, i4 2, void %arrayidx6816.case.2, i4 3, void %arrayidx6816.case.3, i4 4, void %arrayidx6816.case.4, i4 5, void %arrayidx6816.case.5, i4 6, void %arrayidx6816.case.6, i4 7, void %arrayidx6816.case.7, i4 8, void %arrayidx6816.case.8, i4 9, void %arrayidx6816.case.9, i4 10, void %arrayidx6816.case.10, i4 11, void %arrayidx6816.case.11, i4 12, void %arrayidx6816.case.12, i4 13, void %arrayidx6816.case.13, i4 14, void %arrayidx6816.case.14" [src/srcnn.cpp:499]   --->   Operation 52 'switch' 'switch_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.74>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln493 = store i7 %add_ln493, i7 %i2" [src/srcnn.cpp:493]   --->   Operation 53 'store' 'store_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.inc69" [src/srcnn.cpp:493]   --->   Operation 54 'br' 'br_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 55 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 55 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 56 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 56 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 57 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 57 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 58 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 59 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 59 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 60 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 60 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 61 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 61 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 62 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:499]   --->   Operation 62 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 63 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:499]   --->   Operation 63 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln499 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:499]   --->   Operation 64 'bitcast' 'bitcast_ln499' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln493)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln499_2 = zext i7 %add_ln499_2" [src/srcnn.cpp:499]   --->   Operation 65 'zext' 'zext_ln499_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 66 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 67 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 68 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 69 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 70 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 71 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 72 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 73 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 74 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 75 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 76 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 77 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 78 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 79 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 80 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i64 0, i64 %zext_ln499_2" [src/srcnn.cpp:499]   --->   Operation 81 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln494 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:494]   --->   Operation 82 'specpipeline' 'specpipeline_ln494' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln493 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:493]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln493 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [src/srcnn.cpp:493]   --->   Operation 84 'specloopname' 'specloopname_ln493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s" [src/srcnn.cpp:499]   --->   Operation 85 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 14)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 86 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 14)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s" [src/srcnn.cpp:499]   --->   Operation 87 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 13)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 88 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 13)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s" [src/srcnn.cpp:499]   --->   Operation 89 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 12)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 90 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 12)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc" [src/srcnn.cpp:499]   --->   Operation 91 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 11)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 92 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 11)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s" [src/srcnn.cpp:499]   --->   Operation 93 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 10)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 94 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 10)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101" [src/srcnn.cpp:499]   --->   Operation 95 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 9)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 96 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 9)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100" [src/srcnn.cpp:499]   --->   Operation 97 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 8)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 98 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 8)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99" [src/srcnn.cpp:499]   --->   Operation 99 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 7)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 100 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 7)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98" [src/srcnn.cpp:499]   --->   Operation 101 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 6)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 102 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 6)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106" [src/srcnn.cpp:499]   --->   Operation 103 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 5)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 104 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 5)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105" [src/srcnn.cpp:499]   --->   Operation 105 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 4)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 106 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 4)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104" [src/srcnn.cpp:499]   --->   Operation 107 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 3)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 108 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 3)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103" [src/srcnn.cpp:499]   --->   Operation 109 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 110 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 2)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102" [src/srcnn.cpp:499]   --->   Operation 111 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 112 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 1)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97" [src/srcnn.cpp:499]   --->   Operation 113 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 114 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 0)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln499 = store i32 %bitcast_ln499, i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s" [src/srcnn.cpp:499]   --->   Operation 115 'store' 'store_ln499' <Predicate = (trunc_ln489_3_read == 15)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln499 = br void %arrayidx6816.exit" [src/srcnn.cpp:499]   --->   Operation 116 'br' 'br_ln499' <Predicate = (trunc_ln489_3_read == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.886ns
The critical path consists of the following:
	'alloca' operation ('i2') [22]  (0.000 ns)
	'load' operation ('i2', src/srcnn.cpp:499) on local variable 'i2' [49]  (0.000 ns)
	'add' operation ('add_ln499_1', src/srcnn.cpp:499) [77]  (0.798 ns)
	'add' operation ('add_ln499', src/srcnn.cpp:499) [79]  (1.088 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:499) on port 'gmem_w2' (src/srcnn.cpp:499) [82]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:499) on port 'gmem_w2' (src/srcnn.cpp:499) [82]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:499) on port 'gmem_w2' (src/srcnn.cpp:499) [82]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:499) on port 'gmem_w2' (src/srcnn.cpp:499) [82]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:499) on port 'gmem_w2' (src/srcnn.cpp:499) [82]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:499) on port 'gmem_w2' (src/srcnn.cpp:499) [82]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:499) on port 'gmem_w2' (src/srcnn.cpp:499) [82]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:499) on port 'gmem_w2' (src/srcnn.cpp:499) [82]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w2_addr_read', src/srcnn.cpp:499) on port 'gmem_w2' (src/srcnn.cpp:499) [83]  (7.300 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s', src/srcnn.cpp:499) [61]  (0.000 ns)
	'store' operation ('store_ln499', src/srcnn.cpp:499) of variable 'bitcast_ln499', src/srcnn.cpp:499 on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13' [90]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
