vendor_name = ModelSim
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/LcdDispatcher.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/Registo.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/MuxCont.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/HA.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FFD.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/FA.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/ContadorCrescente.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/Cont.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont4bit/adder4.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Registo1bit.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/MuxCont1bit.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/ContadorCrescente1bit.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/Cont1bit.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit/adder1.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Registo1bit.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/MuxCont1bit.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/HA.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/FFD.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/FA.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/ContadorCrescente1bit.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/Cont1bit.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/Cont1bit/adder1.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/shiftRegister.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SerialReceiver.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SerialControl.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/ParityCheck.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/SLCDC.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SLCDC/db/SLCDC.cbx.xml
design_name = hard_block
design_name = SLCDC
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, SLCDC, 1
instance = comp, \Wrl~output\, Wrl~output, SLCDC, 1
instance = comp, \Dout[0]~output\, Dout[0]~output, SLCDC, 1
instance = comp, \Dout[1]~output\, Dout[1]~output, SLCDC, 1
instance = comp, \Dout[2]~output\, Dout[2]~output, SLCDC, 1
instance = comp, \Dout[3]~output\, Dout[3]~output, SLCDC, 1
instance = comp, \Dout[4]~output\, Dout[4]~output, SLCDC, 1
instance = comp, \Dout[5]~output\, Dout[5]~output, SLCDC, 1
instance = comp, \Dout[6]~output\, Dout[6]~output, SLCDC, 1
instance = comp, \Dout[7]~output\, Dout[7]~output, SLCDC, 1
instance = comp, \Dout[8]~output\, Dout[8]~output, SLCDC, 1
instance = comp, \clk~input\, clk~input, SLCDC, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, SLCDC, 1
instance = comp, \Sclk~input\, Sclk~input, SLCDC, 1
instance = comp, \Sclk~inputclkctrl\, Sclk~inputclkctrl, SLCDC, 1
instance = comp, \SDX~input\, SDX~input, SLCDC, 1
instance = comp, \SReceiver|Pcheck|counter|U1|CC_Reg|FFD1|Q~0\, SReceiver|Pcheck|counter|U1|CC_Reg|FFD1|Q~0, SLCDC, 1
instance = comp, \LCDsel~input\, LCDsel~input, SLCDC, 1
instance = comp, \rst~input\, rst~input, SLCDC, 1
instance = comp, \rst~inputclkctrl\, rst~inputclkctrl, SLCDC, 1
instance = comp, \Dispatcher|CurrentState.STATE_10\, Dispatcher|CurrentState.STATE_10, SLCDC, 1
instance = comp, \SReceiver|Counter|U1|CC_Reg|FFD1|Q~0\, SReceiver|Counter|U1|CC_Reg|FFD1|Q~0, SLCDC, 1
instance = comp, \SReceiver|Counter|U1|CC_Reg|FFD1|Q\, SReceiver|Counter|U1|CC_Reg|FFD1|Q, SLCDC, 1
instance = comp, \SReceiver|Counter|U1|CC_Reg|FFD2|Q~0\, SReceiver|Counter|U1|CC_Reg|FFD2|Q~0, SLCDC, 1
instance = comp, \SReceiver|Counter|U1|CC_Reg|FFD2|Q\, SReceiver|Counter|U1|CC_Reg|FFD2|Q, SLCDC, 1
instance = comp, \SReceiver|Counter|U1|CC_Reg|FFD3|Q~0\, SReceiver|Counter|U1|CC_Reg|FFD3|Q~0, SLCDC, 1
instance = comp, \SReceiver|Counter|U1|CC_Reg|FFD3|Q\, SReceiver|Counter|U1|CC_Reg|FFD3|Q, SLCDC, 1
instance = comp, \SReceiver|Counter|U1|CC_Reg|FFD4|Q~0\, SReceiver|Counter|U1|CC_Reg|FFD4|Q~0, SLCDC, 1
instance = comp, \SReceiver|Counter|U1|CC_Reg|FFD4|Q\, SReceiver|Counter|U1|CC_Reg|FFD4|Q, SLCDC, 1
instance = comp, \SReceiver|SC|Selector2~1\, SReceiver|SC|Selector2~1, SLCDC, 1
instance = comp, \SReceiver|SC|Selector1~0\, SReceiver|SC|Selector1~0, SLCDC, 1
instance = comp, \SReceiver|SC|CurrentState.STATE_010\, SReceiver|SC|CurrentState.STATE_010, SLCDC, 1
instance = comp, \SReceiver|SC|Selector2~0\, SReceiver|SC|Selector2~0, SLCDC, 1
instance = comp, \SReceiver|SC|Selector2~2\, SReceiver|SC|Selector2~2, SLCDC, 1
instance = comp, \SReceiver|SC|CurrentState.STATE_011\, SReceiver|SC|CurrentState.STATE_011, SLCDC, 1
instance = comp, \SReceiver|SC|Selector0~0\, SReceiver|SC|Selector0~0, SLCDC, 1
instance = comp, \SReceiver|SC|Selector0~1\, SReceiver|SC|Selector0~1, SLCDC, 1
instance = comp, \SReceiver|SC|CurrentState.STATE_000\, SReceiver|SC|CurrentState.STATE_000, SLCDC, 1
instance = comp, \SReceiver|SC|NextState.STATE_001~0\, SReceiver|SC|NextState.STATE_001~0, SLCDC, 1
instance = comp, \SReceiver|SC|CurrentState.STATE_001\, SReceiver|SC|CurrentState.STATE_001, SLCDC, 1
instance = comp, \SReceiver|Pcheck|counter|U1|CC_Reg|FFD1|Q\, SReceiver|Pcheck|counter|U1|CC_Reg|FFD1|Q, SLCDC, 1
instance = comp, \SReceiver|SC|Selector3~0\, SReceiver|SC|Selector3~0, SLCDC, 1
instance = comp, \SReceiver|SC|Selector3~1\, SReceiver|SC|Selector3~1, SLCDC, 1
instance = comp, \SReceiver|SC|CurrentState.STATE_100\, SReceiver|SC|CurrentState.STATE_100, SLCDC, 1
instance = comp, \Dispatcher|Selector0~0\, Dispatcher|Selector0~0, SLCDC, 1
instance = comp, \Dispatcher|CurrentState.STATE_00\, Dispatcher|CurrentState.STATE_00, SLCDC, 1
instance = comp, \Dispatcher|NextState.STATE_01~0\, Dispatcher|NextState.STATE_01~0, SLCDC, 1
instance = comp, \Dispatcher|CurrentState.STATE_01\, Dispatcher|CurrentState.STATE_01, SLCDC, 1
instance = comp, \SReceiver|SC|WideOr0~0\, SReceiver|SC|WideOr0~0, SLCDC, 1
instance = comp, \SReceiver|ShRegister|U1|Q\, SReceiver|ShRegister|U1|Q, SLCDC, 1
instance = comp, \Dispatcher|CurrentState.STATE_01~clkctrl\, Dispatcher|CurrentState.STATE_01~clkctrl, SLCDC, 1
instance = comp, \Dispatcher|Dout[0]\, Dispatcher|Dout[0], SLCDC, 1
instance = comp, \SReceiver|ShRegister|U2|Q\, SReceiver|ShRegister|U2|Q, SLCDC, 1
instance = comp, \Dispatcher|Dout[1]\, Dispatcher|Dout[1], SLCDC, 1
instance = comp, \SReceiver|ShRegister|U3|Q\, SReceiver|ShRegister|U3|Q, SLCDC, 1
instance = comp, \Dispatcher|Dout[2]\, Dispatcher|Dout[2], SLCDC, 1
instance = comp, \SReceiver|ShRegister|U4|Q\, SReceiver|ShRegister|U4|Q, SLCDC, 1
instance = comp, \Dispatcher|Dout[3]\, Dispatcher|Dout[3], SLCDC, 1
instance = comp, \SReceiver|ShRegister|U5|Q\, SReceiver|ShRegister|U5|Q, SLCDC, 1
instance = comp, \Dispatcher|Dout[4]\, Dispatcher|Dout[4], SLCDC, 1
instance = comp, \SReceiver|ShRegister|U6|Q\, SReceiver|ShRegister|U6|Q, SLCDC, 1
instance = comp, \Dispatcher|Dout[5]\, Dispatcher|Dout[5], SLCDC, 1
instance = comp, \SReceiver|ShRegister|U7|Q\, SReceiver|ShRegister|U7|Q, SLCDC, 1
instance = comp, \Dispatcher|Dout[6]\, Dispatcher|Dout[6], SLCDC, 1
instance = comp, \SReceiver|ShRegister|U8|Q\, SReceiver|ShRegister|U8|Q, SLCDC, 1
instance = comp, \Dispatcher|Dout[7]\, Dispatcher|Dout[7], SLCDC, 1
instance = comp, \SReceiver|ShRegister|U9|Q\, SReceiver|ShRegister|U9|Q, SLCDC, 1
instance = comp, \Dispatcher|Dout[8]\, Dispatcher|Dout[8], SLCDC, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, SLCDC, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, SLCDC, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, SLCDC, 1
