Timing Analyzer report for TestIOP16B
Sun Jun 27 20:11:00 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TestIOP16B                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.0%      ;
;     Processors 3-4         ;   1.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 97.9 MHz ; 97.9 MHz        ; i_clk      ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -9.214 ; -654.632           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.435 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.201 ; -157.875                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.214 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 10.167     ;
; -9.129 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 10.098     ;
; -9.096 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 10.109     ;
; -9.088 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 10.097     ;
; -9.021 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 9.975      ;
; -8.957 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.866      ;
; -8.898 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.807      ;
; -8.877 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 9.826      ;
; -8.872 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 9.847      ;
; -8.850 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.759      ;
; -8.846 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.755      ;
; -8.836 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 9.751      ;
; -8.834 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 9.847      ;
; -8.809 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 9.758      ;
; -8.772 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 9.792      ;
; -8.758 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 9.706      ;
; -8.754 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 9.662      ;
; -8.739 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 9.693      ;
; -8.713 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.622      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 9.650      ;
; -8.683 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 9.691      ;
; -8.649 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 9.624      ;
; -8.643 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 9.558      ;
; -8.632 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 9.581      ;
; -8.630 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 9.579      ;
; -8.611 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 9.624      ;
; -8.606 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.575      ;
; -8.603 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 9.557      ;
; -8.600 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 9.575      ;
; -8.598 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.507      ;
; -8.575 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.012     ; 9.564      ;
; -8.567 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.576      ;
; -8.565 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 9.513      ;
; -8.559 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 9.572      ;
; -8.556 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.525      ;
; -8.554 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 9.506      ;
; -8.553 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 9.507      ;
; -8.552 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 9.467      ;
; -8.526 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 9.546      ;
; -8.516 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.525      ;
; -8.497 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.506      ;
; -8.430 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 9.438      ;
; -8.408 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 9.317      ;
; -8.405 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 9.387      ;
; -8.311 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 9.319      ;
; -8.269 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.179      ;
; -8.257 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 9.239      ;
; -8.250 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 9.232      ;
; -8.245 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 9.262      ;
; -8.230 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 9.250      ;
; -8.226 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 9.179      ;
; -8.176 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; 0.007      ; 9.184      ;
; -8.168 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 9.185      ;
; -8.103 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 9.085      ;
; -8.090 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.099      ;
; -8.078 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.087      ;
; -8.075 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 9.052      ;
; -8.032 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 9.052      ;
; -8.021 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 9.038      ;
; -8.007 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; 0.014      ; 9.022      ;
; -7.966 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.948      ;
; -7.963 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.945      ;
; -7.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.940      ;
; -7.933 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 8.467      ;
; -7.912 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 8.445      ;
; -7.881 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 8.898      ;
; -7.843 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.820      ;
; -7.691 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 8.225      ;
; -7.669 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 8.621      ;
; -7.629 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; 0.014      ; 8.644      ;
; -7.620 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.597      ;
; -7.372 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.349      ;
; -7.333 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.310      ;
; -6.446 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.209     ; 7.238      ;
; -6.382 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.143     ; 7.240      ;
; -6.365 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.169     ; 7.197      ;
; -6.344 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.105     ; 7.240      ;
; -6.308 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.129     ; 7.180      ;
; -6.271 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 7.222      ;
; -6.133 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.146     ; 6.988      ;
; -6.026 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.123     ; 6.904      ;
; -5.977 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.145     ; 6.833      ;
; -5.967 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.140     ; 6.828      ;
; -5.963 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 6.866      ;
; -5.962 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.168     ; 6.795      ;
; -5.939 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.068     ; 6.872      ;
; -5.933 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 6.832      ;
; -5.932 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 6.833      ;
; -5.927 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 6.828      ;
; -5.910 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 6.832      ;
; -5.904 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.164     ; 6.741      ;
; -5.903 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.168     ; 6.736      ;
; -5.901 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 6.801      ;
; -5.882 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.128     ; 6.755      ;
; -5.877 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 6.776      ;
; -5.841 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 6.741      ;
; -5.840 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.209     ; 6.632      ;
; -5.839 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 6.776      ;
; -5.833 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.123     ; 6.711      ;
; -5.827 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 6.730      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.435 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 0.746      ;
; 0.454 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.467 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.758      ;
; 0.495 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.786      ;
; 0.495 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.786      ;
; 0.503 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.794      ;
; 0.517 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.809      ;
; 0.541 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.833      ;
; 0.542 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.834      ;
; 0.635 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.926      ;
; 0.658 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.950      ;
; 0.701 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.992      ;
; 0.730 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.021      ;
; 0.737 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.028      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.041      ;
; 0.763 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.055      ;
; 0.767 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.059      ;
; 0.791 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.083      ;
; 0.800 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.092      ;
; 0.824 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.116      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.394      ;
; 1.109 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.402      ;
; 1.118 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.409      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.409      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.411      ;
; 1.128 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.419      ;
; 1.137 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.428      ;
; 1.139 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.451      ;
; 1.145 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.457      ;
; 1.178 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.019      ; 1.451      ;
; 1.204 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.495      ;
; 1.204 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly1                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.495      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.522      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.522      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.523      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.523      ;
; 1.233 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.524      ;
; 1.240 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.531      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.532      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.531      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.532      ;
; 1.242 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.533      ;
; 1.249 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.540      ;
; 1.250 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.540      ;
; 1.250 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.542      ;
; 1.252 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.019      ; 1.525      ;
; 1.258 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.549      ;
; 1.259 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.549      ;
; 1.259 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.550      ;
; 1.260 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.551      ;
; 1.268 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.559      ;
; 1.269 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.019      ; 1.542      ;
; 1.270 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.019      ; 1.543      ;
; 1.277 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.568      ;
; 1.280 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[6]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.592      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 104.56 MHz ; 104.56 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -8.564 ; -602.446          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.385 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.201 ; -157.875                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.564 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 9.555      ;
; -8.463 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 9.460      ;
; -8.426 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 9.472      ;
; -8.422 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 9.460      ;
; -8.390 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 9.383      ;
; -8.300 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 9.245      ;
; -8.252 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 9.196      ;
; -8.229 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.016     ; 9.215      ;
; -8.220 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.224      ;
; -8.193 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 9.137      ;
; -8.189 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 9.133      ;
; -8.182 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 9.133      ;
; -8.177 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 9.223      ;
; -8.148 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 9.195      ;
; -8.148 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.017     ; 9.133      ;
; -8.139 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 9.132      ;
; -8.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 9.077      ;
; -8.118 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 9.100      ;
; -8.100 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 9.044      ;
; -8.093 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 9.084      ;
; -8.037 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.041      ;
; -8.036 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.072      ;
; -8.028 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.017     ; 9.013      ;
; -8.010 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 8.961      ;
; -7.999 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 8.943      ;
; -7.998 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.017     ; 8.983      ;
; -7.995 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 9.041      ;
; -7.986 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 8.983      ;
; -7.979 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 8.983      ;
; -7.974 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.998      ;
; -7.966 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 8.959      ;
; -7.953 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.012     ; 8.943      ;
; -7.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 8.945      ;
; -7.946 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 8.984      ;
; -7.941 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 8.988      ;
; -7.933 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 8.979      ;
; -7.925 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 8.907      ;
; -7.908 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 8.859      ;
; -7.904 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 8.942      ;
; -7.874 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 8.871      ;
; -7.834 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 8.872      ;
; -7.761 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 8.705      ;
; -7.745 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 8.781      ;
; -7.718 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 8.754      ;
; -7.666 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 8.713      ;
; -7.640 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 8.585      ;
; -7.639 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 8.657      ;
; -7.630 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 8.670      ;
; -7.594 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 8.585      ;
; -7.582 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 8.622      ;
; -7.541 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 8.559      ;
; -7.535 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 8.573      ;
; -7.506 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 8.524      ;
; -7.459 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 8.497      ;
; -7.424 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 8.424      ;
; -7.418 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 8.458      ;
; -7.414 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 8.432      ;
; -7.411 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.036      ; 8.449      ;
; -7.377 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.045      ; 8.424      ;
; -7.367 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; 0.047      ; 8.416      ;
; -7.327 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.412     ; 7.917      ;
; -7.321 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 7.912      ;
; -7.297 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 8.337      ;
; -7.289 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 8.307      ;
; -7.255 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 8.273      ;
; -7.254 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 8.253      ;
; -7.235 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 8.253      ;
; -7.095 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.012     ; 8.085      ;
; -7.045 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; 0.047      ; 8.094      ;
; -7.044 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 7.635      ;
; -7.043 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 8.042      ;
; -6.829 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 7.828      ;
; -6.787 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 7.786      ;
; -6.087 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.187     ; 6.902      ;
; -6.024 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.127     ; 6.899      ;
; -6.015 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.146     ; 6.871      ;
; -5.982 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 6.899      ;
; -5.961 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.107     ; 6.856      ;
; -5.816 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.137     ; 6.681      ;
; -5.754 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 6.660      ;
; -5.710 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 6.702      ;
; -5.683 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.138     ; 6.547      ;
; -5.664 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.144     ; 6.522      ;
; -5.655 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 6.592      ;
; -5.653 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 6.571      ;
; -5.637 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 6.547      ;
; -5.636 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 6.549      ;
; -5.630 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.132     ; 6.500      ;
; -5.618 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 6.546      ;
; -5.616 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.145     ; 6.473      ;
; -5.595 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.138     ; 6.459      ;
; -5.593 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 6.492      ;
; -5.590 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 6.501      ;
; -5.584 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 6.501      ;
; -5.569 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 6.480      ;
; -5.541 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 6.500      ;
; -5.539 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 6.445      ;
; -5.506 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 6.420      ;
; -5.505 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.186     ; 6.321      ;
; -5.501 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 6.410      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.669      ;
; 0.403 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.684      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.723      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.723      ;
; 0.472 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.738      ;
; 0.478 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.744      ;
; 0.499 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.765      ;
; 0.499 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.765      ;
; 0.589 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.855      ;
; 0.609 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.875      ;
; 0.647 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.913      ;
; 0.655 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.921      ;
; 0.682 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.948      ;
; 0.693 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.959      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.965      ;
; 0.706 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.973      ;
; 0.713 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.979      ;
; 0.718 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.720 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.986      ;
; 0.737 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.003      ;
; 0.746 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.012      ;
; 0.765 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.031      ;
; 1.015 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.281      ;
; 1.015 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.281      ;
; 1.015 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.021 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.287      ;
; 1.022 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.288      ;
; 1.029 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.069      ; 1.294      ;
; 1.031 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.069      ; 1.298      ;
; 1.047 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.313      ;
; 1.051 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.336      ;
; 1.059 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.344      ;
; 1.103 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.016     ; 1.317      ;
; 1.110 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.376      ;
; 1.110 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.376      ;
; 1.112 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.378      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.382      ;
; 1.118 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.384      ;
; 1.122 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.388      ;
; 1.122 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly1                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.388      ;
; 1.123 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.069      ; 1.387      ;
; 1.123 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.389      ;
; 1.137 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.403      ;
; 1.138 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.139 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.069      ; 1.403      ;
; 1.139 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.405      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.141 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.407      ;
; 1.141 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.069      ; 1.405      ;
; 1.143 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.409      ;
; 1.151 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.069      ; 1.416      ;
; 1.153 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.419      ;
; 1.153 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.419      ;
; 1.153 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.419      ;
; 1.154 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.420      ;
; 1.155 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.421      ;
; 1.155 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.069      ; 1.419      ;
; 1.155 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.421      ;
; 1.156 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.069      ; 1.420      ;
; 1.169 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.435      ;
; 1.172 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.016     ; 1.386      ;
; 1.186 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.016     ; 1.400      ;
; 1.187 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.472      ;
; 1.189 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.016     ; 1.403      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.284 ; -219.922          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -138.034                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.284 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 4.216      ;
; -3.235 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.182      ;
; -3.227 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 4.159      ;
; -3.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.189      ;
; -3.220 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.182      ;
; -3.202 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.118      ;
; -3.199 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.114      ;
; -3.192 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.122      ;
; -3.158 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.108      ;
; -3.156 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.072      ;
; -3.152 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 4.081      ;
; -3.148 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.068     ; 4.067      ;
; -3.143 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.107      ;
; -3.133 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.049      ;
; -3.118 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.048      ;
; -3.115 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 4.047      ;
; -3.102 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.017      ;
; -3.099 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.015      ;
; -3.094 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 4.026      ;
; -3.094 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 4.012      ;
; -3.091 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.021      ;
; -3.086 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.016      ;
; -3.078 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 4.010      ;
; -3.074 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.017      ;
; -3.071 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.021      ;
; -3.063 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.029      ;
; -3.057 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.973      ;
; -3.057 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.021      ;
; -3.042 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.054     ; 3.975      ;
; -3.041 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 3.973      ;
; -3.038 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.985      ;
; -3.035 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.985      ;
; -3.026 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 3.955      ;
; -3.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 3.987      ;
; -3.017 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 3.981      ;
; -3.016 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.068     ; 3.935      ;
; -3.015 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 3.977      ;
; -3.013 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 3.972      ;
; -3.003 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 3.969      ;
; -2.957 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.904      ;
; -2.943 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 3.905      ;
; -2.928 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.844      ;
; -2.917 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.864      ;
; -2.892 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 3.851      ;
; -2.886 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 3.803      ;
; -2.877 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 3.843      ;
; -2.876 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 3.835      ;
; -2.871 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 3.803      ;
; -2.848 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 3.812      ;
; -2.846 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.793      ;
; -2.833 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 3.797      ;
; -2.811 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 3.771      ;
; -2.804 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.751      ;
; -2.788 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 3.749      ;
; -2.781 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 3.745      ;
; -2.760 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.710      ;
; -2.749 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 3.520      ;
; -2.744 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 3.710      ;
; -2.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 3.696      ;
; -2.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 3.692      ;
; -2.730 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.217     ; 3.500      ;
; -2.715 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.662      ;
; -2.711 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.658      ;
; -2.707 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.654      ;
; -2.677 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.627      ;
; -2.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 3.608      ;
; -2.648 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.595      ;
; -2.624 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 3.580      ;
; -2.613 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.563      ;
; -2.583 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 3.354      ;
; -2.576 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 3.508      ;
; -2.516 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.466      ;
; -2.491 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.441      ;
; -2.343 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 3.237      ;
; -2.335 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.243      ;
; -2.318 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.066     ; 3.239      ;
; -2.315 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 3.243      ;
; -2.301 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 3.243      ;
; -2.121 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 3.065      ;
; -2.117 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 3.043      ;
; -2.095 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.026      ;
; -2.083 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 3.008      ;
; -2.077 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 3.019      ;
; -2.072 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.060     ; 2.999      ;
; -2.070 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 2.999      ;
; -2.058 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 2.967      ;
; -2.057 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 3.001      ;
; -2.056 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.999      ;
; -2.056 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 3.000      ;
; -2.055 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 2.963      ;
; -2.050 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 3.003      ;
; -2.048 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.064     ; 2.971      ;
; -2.039 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 2.949      ;
; -2.038 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 2.995      ;
; -2.031 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.974      ;
; -2.030 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 2.955      ;
; -2.014 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 2.908      ;
; -2.014 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.957      ;
; -2.011 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 2.904      ;
; -2.010 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.953      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.317      ;
; 0.202 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.322      ;
; 0.209 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.329      ;
; 0.220 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.340      ;
; 0.257 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.377      ;
; 0.267 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.276 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.396      ;
; 0.280 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.400      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.316 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.436      ;
; 0.322 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.442      ;
; 0.332 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.452      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.577      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.453 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.581      ;
; 0.454 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.582      ;
; 0.465 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.611      ;
; 0.468 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.588      ;
; 0.496 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.616      ;
; 0.496 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly1                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.616      ;
; 0.499 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.643      ;
; 0.507 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.651      ;
; 0.508 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[6]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.636      ;
; 0.510 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.638      ;
; 0.510 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|w_PC_out[2]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.638      ;
; 0.510 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.654      ;
; 0.510 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.640      ;
; 0.513 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.661      ;
; 0.517 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.636      ;
; 0.517 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.648      ;
; 0.520 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.031      ; 0.660      ;
; 0.525 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.646      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.570 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.214   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
;  i_clk           ; -9.214   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -654.632 ; 0.0   ; 0.0      ; 0.0     ; -157.875            ;
;  i_clk           ; -654.632 ; 0.000 ; N/A      ; N/A     ; -157.875            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 7138     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 7138     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Jun 27 20:10:58 2021
Info: Command: quartus_sta TestIOP16B -c TestIOP16B
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TestIOP16B.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.214            -654.632 i_clk 
Info (332146): Worst-case hold slack is 0.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.435               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -157.875 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.564            -602.446 i_clk 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -157.875 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.284            -219.922 i_clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -138.034 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.570 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4763 megabytes
    Info: Processing ended: Sun Jun 27 20:11:00 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


