# Fetch-Unit-Design

Designed fetch unit logic which is basically the first stage of the 5-stage RISC architecture pipelined architecture.

The fetch unit performs the following functions:
    Increements PC by 4 or immediate value.
    Fetches the instruction to Instruction Register.
    
