module module_0 (
    input [id_1 : 1] id_2,
    input id_3,
    inout id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    input id_8,
    input [id_1 : id_2] id_9
);
  assign id_9[id_2] = id_4;
endmodule
