Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 27 21:51:33 2025
| Host         : LAPTOP-MT7GT99J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           34 |
| No           | No                    | Yes                    |              36 |           10 |
| No           | Yes                   | No                     |             136 |           35 |
| Yes          | No                    | No                     |              34 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                   Enable Signal                   |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+---------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  my_pulse/sec_gen/slowClk       |                                                   |                                                         |                1 |              1 |         1.00 |
|  top_handler/sec_gen/u1/slowClk |                                                   |                                                         |                1 |              2 |         2.00 |
|  fsm_clk_gen/CLK                |                                                   | reset_IBUF                                              |                1 |              2 |         2.00 |
|  num_over_32/slowClk            | top_handler/find_steps/E[0]                       | reset_IBUF                                              |                1 |              4 |         4.00 |
|  two_sec_clk                    |                                                   |                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  |                                                   |                                                         |                5 |              5 |         1.00 |
|  my_pulse/sec_gen/slowClk       | my_pulse/set_speed_0                              |                                                         |                2 |              6 |         3.00 |
|  high_activity/slowClk          |                                                   | top_handler/find_steps/SR[0]                            |                3 |              8 |         2.67 |
|  num_over_32/slowClk            | top_handler/num_over_32/i[7]_i_1_n_0              | reset_IBUF                                              |                3 |              8 |         2.67 |
|  high_activity/slowClk          | top_handler/high_activity/active_time[15]_i_2_n_0 | top_handler/find_steps/reset                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                  |                                                   | reset_IBUF                                              |                4 |             16 |         4.00 |
|  two_sec_clk                    | top_handler/out0[6]_i_1_n_0                       |                                                         |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG                  |                                                   | top_handler/sec_gen/u1/counter[0]_i_1_n_0               |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                  |                                                   | my_pulse/sec_gen/counter[0]_i_1__3_n_0                  |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                  |                                                   | top_handler/num_over_32/sec_gen/counter[0]_i_1__0_n_0   |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                  |                                                   | top_handler/high_activity/sec_gen/counter[0]_i_1__1_n_0 |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                  | my_pulse/active_reg_n_0                           | my_pulse/clk_gen/counter[0]_i_1__2_n_0                  |                7 |             28 |         4.00 |
|  high_activity/slowClk          |                                                   |                                                         |               13 |             32 |         2.46 |
|  num_over_32/slowClk            |                                                   |                                                         |               13 |             33 |         2.54 |
|  pulse_BUFG                     |                                                   | reset_IBUF                                              |                9 |             34 |         3.78 |
+---------------------------------+---------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


