INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aditya/vivado_projects/assignment_4_udemy_sv/assignment_4_udemy_sv.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
