// SPDX-License-Identifier: MIT
// Copyright (c) 2020-2026 RVX Project Contributors

#ifndef RVX_HAL_H
#define RVX_HAL_H

#if __riscv_xlen != 32
#error "Unsupported XLEN"
#endif

#include <stdbool.h> // for bool type
#include <stddef.h>  // for size_t
#include <stdint.h>  // for uint32_t, uint16_t, uint8_t types

/// Default base address of RVX UART controller.
#define RVX_UART_ADDRESS (RvxUart *)0x40000000U

/// Default base address of RVX Timer controller.
#define RVX_TIMER_ADDRESS (RvxTimer *)0x40001000U

/// Default base address of RVX GPIO controller.
#define RVX_GPIO_ADDRESS (RvxGpio *)0x40002000U

/// Default base address of RVX SPI controller.
#define RVX_SPI_ADDRESS (RvxSpi *)0x40003000U

/// Default base address of RVX I2C controller.
#define RVX_I2C_ADDRESS (RvxI2c *)0x40004000U

/// Mark a function or variable as weak, allowing it to be overridden by other definitions.
#define RVX_WEAK __attribute__((weak))

/// Define a function without prologue/epilogue code.
#define RVX_NAKED __attribute__((naked))

/// Create an alias for a function.
#define RVX_ALIAS(weak_alias) __attribute__((alias(weak_alias)))

/// Mark a function as weak and define it as an alias for another.
/// This allows for default function implementations that can be overridden by a strong definition
/// elsewhere.
#define RVX_WEAK_ALIAS(weak_alias) __attribute__((weak, alias(weak_alias)))

/// Enforce 4-byte alignment on variables or structs.
#define RVX_ALIGNED __attribute__((aligned(4)))

/// Define a M-mode interrupt handler function.
#define RVX_TRAP_HANDLER_M(vector) __attribute__((interrupt("machine"))) void vector(void)

/// Set the specified bits in a Memory-Mapped IO register given a bitmask.
#define RVX_SET_MASK(register, bitmask) ((register) |= (bitmask))

/// Clear the specified bits in a Memory-Mapped IO register given a bitmask.
#define RVX_CLR_MASK(register, bitmask) ((register) &= ~(bitmask))

/// Set a specific bit in a Memory-Mapped IO register.
#define RVX_SET_BIT(register, bit_index) ((register) |= (1U << (bit_index)))

/// Clear a specific bit in a Memory-Mapped IO register.
#define RVX_CLR_BIT(register, bit_index) ((register) &= ~(1U << (bit_index)))

/// Read a specific bit from a Memory-Mapped IO register.
#define RVX_READ_BIT(register, bit_index) (((register) >> (bit_index)) & 1U)

/// @name U-mode Counter CSRs
/// @{
#define RVX_CSR_CYCLEL_ADDR 0xC00   ///< Address of the U-mode Cycle CSR (lower 32 bits).
#define RVX_CSR_TIMEL_ADDR 0xC01    ///< Address of the U-mode Time CSR (lower 32 bits).
#define RVX_CSR_INSTRETL_ADDR 0xC02 ///< Address of the U-mode Instructions Retired CSR (lower 32 bits).
#define RVX_CSR_CYCLEH_ADDR 0xC80   ///< Address of the U-mode Cycle CSR (upper 32 bits).
#define RVX_CSR_TIMEH_ADDR 0xC81    ///< Address of the U-mode Time CSR (upper 32 bits).
#define RVX_CSR_INSTRETH_ADDR 0xC82 ///< Address of the U-mode Instructions Retired CSR (upper 32 bits).
/// @}

/// @name M-mode Information CSRs
/// @{
#define RVX_CSR_MARCHID_ADDR 0xF12 ///< Address of the M-mode Architecture ID CSR.
#define RVX_CSR_MIMPID_ADDR 0xF13  ///< Address of the M-mode Implementation ID CSR.
/// @}

/// @name M-mode Trap Setup CSRs
/// @{
#define RVX_CSR_MSTATUSL_ADDR 0x300 ///< Address of the M-mode Status CSR (lower 32 bits).
#define RVX_CSR_MISA_ADDR 0x301     ///< Address of the M-mode ISA CSR.
#define RVX_CSR_MIE_ADDR 0x304      ///< Address of the M-mode Interrupt Enable CSR.
#define RVX_CSR_MTVEC_ADDR 0x305    ///< Address of the M-mode Trap-Vector CSR.
#define RVX_CSR_MSTATUSH_ADDR 0x310 ///< Address of the M-mode Status CSR (upper 32 bits).
/// @}

/// @name M-mode Trap Handling CSRs
/// @{
#define RVX_CSR_MSCRATCH_ADDR 0x340 ///< Address of the M-mode Scratch CSR.
#define RVX_CSR_MEPC_ADDR 0x341     ///< Address of the M-mode Exception Program Counter CSR.
#define RVX_CSR_MCAUSE_ADDR 0x342   ///< Address of the M-mode Trap Cause CSR.
#define RVX_CSR_MTVAL_ADDR 0x343    ///< Address of the M-mode Trap Value CSR.
#define RVX_CSR_MIP_ADDR 0x344      ///< Address of the M-mode Interrupt Pending CSR.
/// @}

/// @name M-mode Counter CSRs
/// @{
#define RVX_CSR_MCYCLEL_ADDR 0xB00   ///< Address of the M-mode Cycle CSR (lower 32 bits).
#define RVX_CSR_MINSTRETL_ADDR 0xB02 ///< Address of the M-mode Instructions Retired CSR (lower 32 bits).
#define RVX_CSR_MCYCLEH_ADDR 0xB80   ///< Address of the M-mode Cycle CSR (upper 32 bits).
#define RVX_CSR_MINSTRETH_ADDR 0xB82 ///< Address of the M-mode Instructions Retired CSR (upper 32 bits).
/// @}

/// @name Bit masks for M-mode Status CSR fields.
/// @{
#define RVX_CSR_MSTATUSL_MIE_BITMASK (1U << 3U)  ///< Bitmask for the MIE bit in the M-mode Status CSR.
#define RVX_CSR_MSTATUSL_MPIE_BITMASK (1U << 7U) ///< Bitmask for the MPIE bit in the M-mode Status CSR.
/// @}

/// @name Bit masks for MTVEC register fields.
/// @{
#define RVX_CSR_MTVEC_MODE_BITMASK 0x00000003U ///< Bitmask for the MODE field in the M-mode Trap-Vector CSR.
#define RVX_CSR_MTVEC_BASE_BITMASK 0xFFFFFFFCU ///< Bitmask for the BASE field in the M-mode Trap-Vector CSR.
/// @}

/// @name Bit masks for MIE and MIP interrupt enable/pending bits.
/// @{
#define RVX_IRQ_SOFTWARE_BITMASK (1U << 3U)         ///< Bitmask for the Software Interrupt enable/pending bit.
#define RVX_IRQ_TIMER_BITMASK (1U << 7U)            ///< Bitmask for the Timer Interrupt enable/pending bit.
#define RVX_IRQ_EXTERNAL_BITMASK (1U << 11U)        ///< Bitmask for the External Interrupt enable/pending bit.
#define RVX_IRQ_FAST_BITMASK(n) (1U << (16U + (n))) ///< Bitmask for the Fast Interrupt `n` enable/pending bit.
/// @}

/// @name Bit masks for I2C Status register.
/// @{
#define RVX_I2C_STATUS_RUN_BITMASK (1U << 0U)           ///< Bitmask for the I2C: Status register run bit.
#define RVX_I2C_STATUS_NOACKNOWLEDGE_BITMASK (1U << 1U) ///< Bitmask for the I2C: Status register no acknowledge bit.
#define RVX_I2C_STATUS_IRQ_BITMASK (1U << 2U)           ///< Bitmask for the I2C: Status register IRQ bit.
/// @}

/// @brief Privilege levels in the RISC-V architecture.
typedef enum RvxPrivilegeLevel
{
  RVX_PRIVILEGE_LEVEL_U = 0, ///< User mode privilege level.
  RVX_PRIVILEGE_LEVEL_S = 1, ///< Supervisor mode privilege level.
  RVX_PRIVILEGE_LEVEL_M = 3  ///< Machine mode privilege level.
} RvxPrivilegeLevel;

/// @brief Interrupt modes in the RISC-V architecture.
typedef enum RvxInterruptMode
{
  RVX_INTERRUPT_MODE_DIRECT = 0,   ///< Direct interrupt mode.
  RVX_INTERRUPT_MODE_VECTORED = 1, ///< Vectored interrupt mode.
} RvxInterruptMode;

/// @brief Standard RISC-V trap cause codes for the MCAUSE CSR.
typedef enum RvxTrapCauseCode
{
  // Exception codes
  RVX_TRAP_CAUSE_INSTRUCTION_ADDRESS_MISALIGNED = 0U, ///< Trap cause: Instruction address misaligned.
  RVX_TRAP_CAUSE_INSTRUCTION_ACCESS_FAULT = 1U,       ///< Trap cause: Instruction access fault.
  RVX_TRAP_CAUSE_ILLEGAL_INSTRUCTION = 2U,            ///< Trap cause: Illegal instruction.
  RVX_TRAP_CAUSE_BREAKPOINT = 3U,                     ///< Trap cause: Breakpoint exception.
  RVX_TRAP_CAUSE_LOAD_ADDRESS_MISALIGNED = 4U,        ///< Trap cause: Load address misaligned.
  RVX_TRAP_CAUSE_LOAD_ACCESS_FAULT = 5U,              ///< Trap cause: Load access fault.
  RVX_TRAP_CAUSE_STORE_AMO_ADDRESS_MISALIGNED = 6U,   ///< Trap cause: Store/AMO address misaligned.
  RVX_TRAP_CAUSE_STORE_AMO_ACCESS_FAULT = 7U,         ///< Trap cause: Store/AMO access fault.
  RVX_TRAP_CAUSE_ENVIRONMENT_CALL_FROM_U_MODE = 8U,   ///< Trap cause: Environment call from U-mode.
  RVX_TRAP_CAUSE_ENVIRONMENT_CALL_FROM_S_MODE = 9U,   ///< Trap cause: Environment call from S-mode.
  RVX_TRAP_CAUSE_ENVIRONMENT_CALL_FROM_M_MODE = 11U,  ///< Trap cause: Environment call from M-mode.
  RVX_TRAP_CAUSE_INSTRUCTION_PAGE_FAULT = 12U,        ///< Trap cause: Instruction page fault.
  RVX_TRAP_CAUSE_LOAD_PAGE_FAULT = 13U,               ///< Trap cause: Load page fault.
  RVX_TRAP_CAUSE_STORE_AMO_PAGE_FAULT = 15U,          ///< Trap cause: Store/AMO page fault.

  // Interrupt codes (MSB set)
  RVX_TRAP_CAUSE_SOFTWARE_IRQ = (int)((1U << 31) | 3U), ///< Trap cause: M-mode Software Interrupt.
  RVX_TRAP_CAUSE_EXTERNAL_IRQ = (int)((1U << 31) | 7U), ///< Trap cause: M-mode External Interrupt.
  RVX_TRAP_CAUSE_TIMER_IRQ = (int)((1U << 31) | 11U),   ///< Trap cause: M-mode Timer Interrupt.
  RVX_TRAP_CAUSE_FAST_IRQ_0 = (int)((1U << 31) | 16U),  ///< Trap cause: Fast-Interrupt 0
  RVX_TRAP_CAUSE_FAST_IRQ_1 = (int)((1U << 31) | 17U),  ///< Trap cause: Fast-Interrupt 1
  RVX_TRAP_CAUSE_FAST_IRQ_2 = (int)((1U << 31) | 18U),  ///< Trap cause: Fast-Interrupt 2
  RVX_TRAP_CAUSE_FAST_IRQ_3 = (int)((1U << 31) | 19U),  ///< Trap cause: Fast-Interrupt 3
  RVX_TRAP_CAUSE_FAST_IRQ_4 = (int)((1U << 31) | 20U),  ///< Trap cause: Fast-Interrupt 4
  RVX_TRAP_CAUSE_FAST_IRQ_5 = (int)((1U << 31) | 21U),  ///< Trap cause: Fast-Interrupt 5
  RVX_TRAP_CAUSE_FAST_IRQ_6 = (int)((1U << 31) | 22U),  ///< Trap cause: Fast-Interrupt 6
  RVX_TRAP_CAUSE_FAST_IRQ_7 = (int)((1U << 31) | 23U),  ///< Trap cause: Fast-Interrupt 7
  RVX_TRAP_CAUSE_FAST_IRQ_8 = (int)((1U << 31) | 24U),  ///< Trap cause: Fast-Interrupt 8
  RVX_TRAP_CAUSE_FAST_IRQ_9 = (int)((1U << 31) | 25U),  ///< Trap cause: Fast-Interrupt 9
  RVX_TRAP_CAUSE_FAST_IRQ_10 = (int)((1U << 31) | 26U), ///< Trap cause: Fast-Interrupt 10
  RVX_TRAP_CAUSE_FAST_IRQ_11 = (int)((1U << 31) | 27U), ///< Trap cause: Fast-Interrupt 11
  RVX_TRAP_CAUSE_FAST_IRQ_12 = (int)((1U << 31) | 28U), ///< Trap cause: Fast-Interrupt 12
  RVX_TRAP_CAUSE_FAST_IRQ_13 = (int)((1U << 31) | 29U), ///< Trap cause: Fast-Interrupt 13
  RVX_TRAP_CAUSE_FAST_IRQ_14 = (int)((1U << 31) | 30U), ///< Trap cause: Fast-Interrupt 14
  RVX_TRAP_CAUSE_FAST_IRQ_15 = (int)((1U << 31) | 31U)  ///< Trap cause: Fast-Interrupt 15
} RvxTrapCauseCode;

/// The direction of a GPIO pin.
typedef enum RvxGpioPinDirection
{
  RVX_GPIO_INPUT = 0, ///< Input direction.
  RVX_GPIO_OUTPUT = 1 ///< Output direction.
} RvxGpioPinDirection;

/// The I2C command.
typedef enum RvxI2cCommand
{
  RVX_I2C_COMMAND_START = 0,   ///< I2C Command start.
  RVX_I2C_COMMAND_RESTART = 1, ///< I2C Command restart.
  RVX_I2C_COMMAND_STOP = 2,    ///< I2C Command stop.
  RVX_I2C_COMMAND_DATA = 3     ///< I2C Command data.
} RvxI2cCommand;

/// The SPI mode configuration.
typedef enum RvxSpiMode
{
  RVX_SPI_MODE_0 = 0, ///< SPI Mode 0 (CPOL 0 / CPHA 0).
  RVX_SPI_MODE_1 = 1, ///< SPI Mode 1 (CPOL 0 / CPHA 1).
  RVX_SPI_MODE_2 = 2, ///< SPI Mode 2 (CPOL 1 / CPHA 0).
  RVX_SPI_MODE_3 = 3  ///< SPI Mode 3 (CPOL 1 / CPHA 1).
} RvxSpiMode;

/// Provide access to the I2C controller registers.
typedef struct RVX_ALIGNED RvxI2c
{
  volatile uint32_t RVX_I2C_PRESCALE_REG; ///< RVX I2C Prescale Register.
  volatile uint32_t RVX_I2C_DATA_REG;     ///< RVX I2C Data Register.
  volatile uint32_t RVX_I2C_COMMAND_REG;  ///< RVX I2C Command Register.
  volatile uint32_t RVX_I2C_STATUS_REG;   ///< RVX I2C Status Register.
} RvxI2c;

/// Provide access to the GPIO controller registers.
typedef struct RVX_ALIGNED RvxGpio
{
  volatile uint32_t RVX_GPIO_READ_REG;          ///< RVX GPIO Read Register.
  volatile uint32_t RVX_GPIO_OUTPUT_ENABLE_REG; ///< RVX GPIO Output Enable Register.
  volatile uint32_t RVX_GPIO_OUTPUT_REG;        ///< RVX GPIO Output Register.
  volatile uint32_t RVX_GPIO_CLEAR_REG;         ///< RVX GPIO Clear Register.
  volatile uint32_t RVX_GPIO_SET_REG;           ///< RVX GPIO Set Register.
} RvxGpio;

/// Provide access to the SPI controller registers.
typedef struct RVX_ALIGNED RvxSpi
{
  volatile uint32_t RVX_SPI_MODE;        ///< RVX SPI Mode Register.
  volatile uint32_t RVX_SPI_CHIP_SELECT; ///< RVX SPI Chip Select register.
  volatile uint32_t RVX_SPI_DIVIDER;     ///< RVX SPI Clock Divider Register.
  volatile uint32_t RVX_SPI_WRITE;       ///< RVX SPI Write Register.
  volatile uint32_t RVX_SPI_READ;        ///< RVX SPI Read Register.
  volatile uint32_t RVX_SPI_STATUS;      ///< RVX SPI Status Register.
} RvxSpi;

/// Provide access to the Timer module registers.
typedef struct RVX_ALIGNED RvxTimer
{
  volatile uint32_t RVX_TIMER_COUNTER_ENABLE; ///< RVX Timer Counter Enable Register.
  volatile uint32_t RVX_TIMER_COUNTERL;       ///< Lower 32-bits of the RVX Timer Counter Register.
  volatile uint32_t RVX_TIMER_COUNTERH;       ///< Upper 32-bits of the RVX Timer Counter Register.
  volatile uint32_t RVX_TIMER_COMPAREL;       ///< Lower 32-bits of the RVX Timer Compare Register.
  volatile uint32_t RVX_TIMER_COMPAREH;       ///< Upper 32-bits of the RVX Timer Compare Register.
} RvxTimer;

/// Provide access to the UART controller registers.
typedef struct RVX_ALIGNED RvxUart
{
  volatile uint32_t RVX_UART_WRITE_REG;  ///< RVX UART Write Register.
  volatile uint32_t RVX_UART_READ_REG;   ///< RVX UART Read Register.
  volatile uint32_t RVX_UART_STATUS_REG; ///< RVX UART Status Register.
  volatile uint32_t RVX_UART_BAUD_REG;   ///< RVX UART Baud Rate Configuration Register.
} RvxUart;

/**
 * @brief Read the value of a Control and Status Register (CSR).
 *
 * This macro reads the 32-bit value from the CSR specified by `csr_address` and
 * stores it in `csr_read_value`.
 *
 * Example usage:
 * ```c
 * // Read MSTATUS
 * uint32_t mstatus_value;
 * RVX_CSR_READ(RVX_MSTATUS_CSR, mstatus_value);
 * ```
 *
 * @param csr_address The address of the CSR to read.
 * @param csr_read_value `uint32_t` variable to store the value read from the specified CSR.
 */
#define RVX_CSR_READ(csr_address, csr_read_value) asm volatile("csrr %0, %1" : "=r"(csr_read_value) : "i"(csr_address));

/**
 * @brief Write a value to a Control and Status Register (CSR).
 *
 * This macro writes the 32-bit `value` to the CSR specified by `csr_address`.
 *
 * Example usage:
 * ```c
 * // Write 0 to MTVEC
 * RVX_CSR_WRITE(RVX_MTVEC_CSR, 0);
 * ```
 *
 * @param csr_address The address of the CSR to write.
 * @param value `uint32_t` value to write to the specified CSR.
 */
#define RVX_CSR_WRITE(csr_address, value) asm volatile("csrw %0, %1" : : "i"(csr_address), "r"(value))

/**
 * @brief Read the value of a Control and Status Register (CSR) and write a new value, atomically.
 *
 * This macro performs an atomic read-write operation on the CSR specified by `csr_address`. The
 * old value of the CSR is stored in `csr_old_value`, and then `csr_new_value` is written to the CSR.
 *
 * Atomicity is guaranteed, meaning no other operations can interleave between the read and write.
 *
 * Example usage:
 * ```c
 * // Atomically read MSTATUS value and then replace it with 0x00000004
 * uint32_t csr_old_value;
 * RVX_CSR_READ_WRITE(RVX_MSTATUS_CSR, csr_old_value, 0x00000004);
 * ```
 *
 * @param csr_address The address of the CSR to read/write.
 * @param csr_old_value `uint32_t` variable to store the previous value of the specified CSR.
 * @param csr_new_value `uint32_t` value to write to the specified CSR.
 */
#define RVX_CSR_READ_WRITE(csr_address, csr_old_value, csr_new_value)                                                  \
  asm volatile("csrrw %0, %1, %2" : "=r"(csr_old_value) : "i"(csr_address), "r"(csr_new_value));

/**
 * @brief Set specific bits in a Control and Status Register (CSR).
 *
 * This macro sets to 1 the bits of the CSR specified by `csr_address` that are set to 1 in
 * `bit_mask`. All other bits remain unchanged.
 *
 * Example usage:
 * ```c
 * // Set MIE bit in MSTATUS
 * RVX_CSR_SET(RVX_MSTATUS_CSR, 0x8);
 * ```
 *
 * @param csr_address The address of the CSR to modify.
 * @param bit_mask `uint32_t` bit mask indicating which bits should be set.
 */
#define RVX_CSR_SET(csr_address, bit_mask) asm volatile("csrrs zero, %0, %1" : : "i"(csr_address), "r"(bit_mask))

/**
 * @brief Clear specific bits in a Control and Status Register (CSR).
 *
 * This macro sets to 0 the bits of the CSR specified by `csr_address` that are set to 1 in
 * `bit_mask`. All other bits remain unchanged.
 *
 * Example usage:
 * ```c
 * // Clear MIE bit in MSTATUS
 * RVX_CSR_CLEAR(RVX_MSTATUS_CSR, 0x8);
 * ```
 *
 * @param csr_address The address of the CSR to modify.
 * @param bit_mask `uint32_t` bit mask indicating which bits should be cleared.
 */
#define RVX_CSR_CLEAR(csr_address, bit_mask) asm volatile("csrrc zero, %0, %1" : : "i"(csr_address), "r"(bit_mask))

/**
 * @brief Read a Control and Status Register (CSR) and set specific bits, atomically.
 *
 * This macro performs an atomic read-write operation on the CSR specified by `csr_address`. The
 * old value of the CSR is returned, and then the bits specified in `bit_mask` are set to 1. All
 * other bits remain unchanged.
 *
 * Atomicity is guaranteed, meaning no other operations can interleave between the read and set.
 *
 * Example usage:
 * ```c
 * // Atomically read MSTATUS and then set its MIE bit
 * uint32_t csr_old_value;
 * RVX_CSR_READ_SET(RVX_MSTATUS_CSR, csr_old_value, 0x8);
 * ```
 *
 * @param csr_address The address of the CSR to read-and-set.
 * @param csr_old_value `uint32_t` variable to store the previous value of the specified CSR.
 * @param bit_mask `uint32_t` bit mask indicating which bits should be set.
 */
#define RVX_CSR_READ_SET(csr_address, csr_old_value, bit_mask)                                                         \
  asm volatile("csrrs %0, %1, %2" : "=r"(csr_old_value) : "i"(csr_address), "r"(bit_mask));

/**
 * @brief Read a Control and Status Register (CSR) and clear specific bits, atomically.
 *
 * This macro performs an atomic read-write operation on the CSR specified by `csr_address`. The
 * old value of the CSR is returned, and then the bits specified in `bit_mask` are cleared (set
 * to 0). All other bits remain unchanged.
 *
 * Atomicity is guaranteed, meaning no other operations can interleave between the read and clear.
 *
 * Example usage:
 * ```c
 * // Atomically read MSTATUS and then clear its MIE bit
 * uint32_t csr_old_value;
 * RVX_CSR_READ_CLEAR(RVX_MSTATUS_CSR, csr_old_value, 0x8);
 * ```
 *
 * @param csr_address The address of the CSR to read/clear.
 * @param csr_old_value `uint32_t` variable to store the previous value of the specified CSR.
 * @param bit_mask `uint32_t` bit mask indicating which bits should be cleared.
 */
#define RVX_CSR_READ_CLEAR(csr_address, csr_old_value, bit_mask)                                                       \
  asm volatile("csrrc %0, %1, %2" : "=r"(csr_old_value) : "i"(csr_address), "r"(bit_mask));

/**
 * @brief Enable a specific interrupt by setting the corresponding bit in the appropriate interrupt enable CSR.
 *
 * The `privilege_level` parameter specifies the privilege level at which to enable the interrupt(s). For RVX, only
 * machine-level interrupts are implemented, so `privilege_level` must be set to `RVX_PRIVILEGE_LEVEL_M`. If a different
 * privilege level is specified, no action is taken and no error is reported.
 *
 * The `bitmask` parameter can be a combination of the following values, depending on which interrupts you want to
 * enable:
 *
 * - `RVX_IRQ_SOFTWARE_BITMASK`: Enable software interrupts.
 *
 * - `RVX_IRQ_TIMER_BITMASK`: Enable timer interrupts.
 *
 * - `RVX_IRQ_EXTERNAL_BITMASK`: Enable external interrupts.
 *
 * - `RVX_IRQ_FAST_BITMASK(n)`: Enable the fast interrupt with index `n`
 *
 * Example usage:
 * ```c
 * // Enable timer interrupt and fast interrupt 0 in M-mode
 * rvx_irq_enable(RVX_PRIVILEGE_LEVEL_M, RVX_IRQ_TIMER_BITMASK | RVX_IRQ_FAST_BITMASK(0));
 * ```
 *
 * @note An interrupt will only cause a trap if the global interrupt enable bit for the corresponding privilege level is
 * also set in the Status CSR. This function does not modify the global interrupt enable bit. You must call
 * `rvx_irq_enable_global()` to globally enable interrupts at the desired privilege level.
 *
 * @param privilege_level The privilege level at which to enable the interrupt(s).
 * @param bitmask Bit mask indicating which interrupt(s) to enable.
 */
static inline void rvx_irq_enable(RvxPrivilegeLevel privilege_level, uint32_t bitmask)
{
  if (privilege_level == RVX_PRIVILEGE_LEVEL_M)
    RVX_CSR_SET(RVX_CSR_MIE_ADDR, bitmask);
}

/**
 * @brief Globally enable interrupts at the specified privilege level by setting the appropriate global interrupt enable
 * bit in the Status CSR.
 *
 * The `privilege_level` parameter specifies the privilege level at which to globally enable interrupts. For RVX, only
 * machine-level interrupts are implemented, so `privilege_level` must be set to `RVX_PRIVILEGE_LEVEL_M`. If a different
 * privilege level is specified, no action is taken and no error is reported.
 *
 * @note A given interrupt will only cause a trap if its specific enable bit is set in the appropriate interrupt enable
 * CSR. You can call `rvx_irq_enable()` to do this.
 *
 * @param privilege_level The privilege level at which to globally enable interrupts.
 */
static inline void rvx_irq_enable_global(RvxPrivilegeLevel privilege_level)
{
  if (privilege_level == RVX_PRIVILEGE_LEVEL_M)
    RVX_CSR_SET(RVX_CSR_MSTATUSL_ADDR, RVX_CSR_MSTATUSL_MIE_BITMASK);
}

/**
 * @brief Disable a specific interrupt by clearing the corresponding bit in the appropriate interrupt enable CSR.
 *
 * The `privilege_level` parameter specifies the privilege level at which to disable the interrupt(s). For RVX, only
 * machine-level interrupts are implemented, so `privilege_level` must be set to `RVX_PRIVILEGE_LEVEL_M`. If a different
 * privilege level is specified, no action is taken and no error is reported.
 *
 * The `bitmask` parameter can be a combination of the following values, depending on which interrupts you want to
 * disable:
 *
 * - `RVX_IRQ_SOFTWARE_BITMASK`: Disable software interrupts.
 *
 * - `RVX_IRQ_TIMER_BITMASK`: Disable timer interrupts.
 *
 * - `RVX_IRQ_EXTERNAL_BITMASK`: Disable external interrupts.
 *
 * - `RVX_IRQ_FAST_BITMASK(n)`: Disable the fast interrupt with index `n`
 *
 * Example usage:
 * ```c
 * // Disable timer interrupt and fast interrupt 0 in M-mode
 * rvx_irq_disable(RVX_PRIVILEGE_LEVEL_M, RVX_IRQ_TIMER_BITMASK | RVX_IRQ_FAST_BITMASK(0));
 * ```
 *
 * @note Disabling a specific interrupt does not affect the global interrupt enable bit for the corresponding privilege
 * level, which will remain unchanged.
 */
static inline void rvx_irq_disable(RvxPrivilegeLevel privilege_level, uint32_t bitmask)
{
  if (privilege_level == RVX_PRIVILEGE_LEVEL_M)
    RVX_CSR_CLEAR(RVX_CSR_MIE_ADDR, bitmask);
}

/**
 * @brief Globally disable interrupts at the specified privilege level by clearing the appropriate global interrupt
 * enable bit in the Status CSR.
 *
 * The `privilege_level` parameter specifies the privilege level at which to globally disable interrupts. For RVX, only
 * machine-level interrupts are implemented, so `privilege_level` must be set to `RVX_PRIVILEGE_LEVEL_M`. If a different
 * privilege level is specified, no action is taken and no error is reported.
 *
 * @note Globally disabling interrupts will not clear any specific interrupt enable bits, but will prevent interrupts
 * from causing traps to the corresponding privilege level until interrupts are globally re-enabled.
 */
static inline void rvx_irq_disable_global(RvxPrivilegeLevel privilege_level)
{
  if (privilege_level == RVX_PRIVILEGE_LEVEL_M)
    RVX_CSR_CLEAR(RVX_CSR_MSTATUSL_ADDR, RVX_CSR_MSTATUSL_MIE_BITMASK);
}

/**
 * @brief Set the interrupt mode for the specified privilege level by setting the MODE field of the appropriate Trap
 * Handler CSR.
 *
 * The `privilege_level` parameter specifies the privilege level at which to enable vectored mode. For RVX, only
 * machine-level interrupts are implemented, so `privilege_level` must be set to `RVX_PRIVILEGE_LEVEL_M`. If a different
 * privilege level is specified, no action is taken and no error is reported.
 *
 * The `interrupt_mode` parameter specifies the desired interrupt mode. The following modes are supported:
 *
 * - `RVX_INTERRUPT_MODE_DIRECT`: In this mode, all interrupts cause a trap to the same handler address specified in the
 * BASE field of the Trap Handler CSR. The specific interrupt cause can be determined by reading the Trap Cause CSR
 * within the handler.
 *
 * - `RVX_INTERRUPT_MODE_VECTORED`: In this mode, interrupts cause a trap to an address computed as the sum of the BASE
 * field of the Trap Handler CSR and four times the interrupt cause code. This allows different interrupt causes to have
 * separate handlers.
 *
 * @param privilege_level The privilege level to configure the interrupt mode for.
 * @param interrupt_mode The desired interrupt mode to set.
 */
static inline void rvx_irq_set_mode(RvxPrivilegeLevel privilege_level, RvxInterruptMode interrupt_mode)
{
  if (privilege_level == RVX_PRIVILEGE_LEVEL_M)
  {
    if (interrupt_mode == RVX_INTERRUPT_MODE_VECTORED)
    {
      uint32_t base;
      RVX_CSR_READ(RVX_CSR_MTVEC_ADDR, base);
      base = base & RVX_CSR_MTVEC_BASE_BITMASK;
      RVX_CSR_WRITE(RVX_CSR_MTVEC_ADDR, base | 1);
    }
    else if (interrupt_mode == RVX_INTERRUPT_MODE_DIRECT)
    {
      RVX_CSR_CLEAR(RVX_CSR_MTVEC_ADDR, RVX_CSR_MTVEC_MODE_BITMASK);
    }
  }
}

/**
 * @brief Set the direction of the GPIO pin specified by `pin_index`.
 *
 * Valid values for `direction` are `RVX_GPIO_INPUT` or `RVX_GPIO_OUTPUT`. If `direction` is invalid
 * or if `pin_index` refers to a non-existent pin (beyond the number of implemented GPIO pins), no
 * action is taken and no error is reported.
 *
 * Example usage:
 * ```c *
 * // Configure pin 0 as output and pin 1 as input.
 * rvx_gpio_set_direction(RVX_GPIO_ADDRESS, 0, RVX_GPIO_OUTPUT);
 * rvx_gpio_set_direction(RVX_GPIO_ADDRESS, 1, RVX_GPIO_INPUT);
 * ```
 *
 * @param gpio_address Base address of the GPIO controller.
 * @param pin_index Index of the GPIO pin to configure as input or output.
 * @param direction Desired pin direction as `RvxGpioPinDirection` (`RVX_GPIO_INPUT` or
 * `RVX_GPIO_OUTPUT`).
 */
static inline void rvx_gpio_set_direction(RvxGpio *gpio_address, const uint8_t pin_index, RvxGpioPinDirection direction)
{
  if (direction == RVX_GPIO_OUTPUT)
  {
    RVX_SET_BIT(gpio_address->RVX_GPIO_OUTPUT_ENABLE_REG, pin_index);
  }
  else if (direction == RVX_GPIO_INPUT)
  {
    RVX_CLR_BIT(gpio_address->RVX_GPIO_OUTPUT_ENABLE_REG, pin_index);
  }
}

/**
 * @brief Set the direction of all GPIO pins simultaneously.
 *
 * Sets the direction of all GPIO pins according to `direction_mask`. Each bit set to 1 configures
 * the corresponding pin as an output, and each bit set to 0 configures it as an input. Pins are
 * updated simultaneously in a single register write.
 *
 * Only the lower bits of `direction_mask` corresponding to implemented GPIO pins are used. Any
 * upper bits beyond the number of available pins are ignored by the hardware.
 *
 * Example usage:
 * ```c *
 * // Configure pins 1 and 3 as outputs, pins 0 and 2 as inputs (simultaneously).
 * rvx_gpio_set_direction_mask(RVX_GPIO_ADDRESS, 0b1010);
 * ```
 *
 * @note To set the direction of a single pin, use `rvx_gpio_set_direction()` instead.
 *
 * @param gpio_address Base address of the GPIO controller.
 * @param direction_mask 32-bit bitmask specifying the direction of each pin:
 *                       0 = input, 1 = output.
 */
static inline void rvx_gpio_set_direction_mask(RvxGpio *gpio_address, const uint32_t direction_mask)
{
  gpio_address->RVX_GPIO_OUTPUT_ENABLE_REG = direction_mask;
}

/**
 * @brief Set a GPIO output pin to logic 1 (high).
 *
 * Drives the pin specified by `pin_index` to logic 1 (high) if it is configured as an output. If the pin
 * is configured as an input, the output latch is updated without changing the pin state. The new
 * value takes effect when the pin is later configured as an output.
 *
 * If `pin_index` refers to a non-existent pin (beyond the number of implemented GPIO pins), the
 * operation is ignored without error.
 *
 * Example usage:
 * ```c
 * // Configure pin 0 as output.
 * rvx_gpio_set_direction(RVX_GPIO_ADDRESS, 0, RVX_GPIO_OUTPUT);
 *
 * // Set pin 0 to logic 1 (high).
 * rvx_gpio_set_high(RVX_GPIO_ADDRESS, 0);
 * ```
 *
 * @param gpio_address Base address of the GPIO controller.
 * @param pin_index Index of the GPIO pin to set.
 */
static inline void rvx_gpio_set_high(RvxGpio *gpio_address, const uint8_t pin_index)
{
  gpio_address->RVX_GPIO_SET_REG = 0x1U << pin_index;
}

/**
 * @brief Set multiple GPIO output pins to logic 1 (high) simultaneously.
 *
 * Drives all GPIO pins corresponding to bits set to 1 in `bitmask` to logic 1 (high) if they are
 * configured as outputs. Pins configured as inputs have their output latch updated without changing
 * the pin state. The new value takes effect when the pin is later configured as an output.
 *
 * Bits corresponding to non-existent pins (beyond the number of implemented GPIO pins) are ignored.
 * Bits set to 0 leave the corresponding pins unchanged.
 *
 * Example usage:
 * ```c
 * // Configure pin directions (simultaneously).
 * // Pin 0 = input, pin 1 = output, pin 2 = output, pin 3 = output
 * rvx_gpio_set_direction_mask(RVX_GPIO_ADDRESS, 0b1110);
 *
 * // Set pins 1 and 2 to logic 1 (high) simultaneously.
 * // Pin 0 output latch is set to 1, but the pin state is not affected.
 * // Pin 3 remains unchanged.
 * rvx_gpio_set_high_mask(RVX_GPIO_ADDRESS, 0b0111);
 * ```
 *
 * @param gpio_address Base address of the GPIO controller.
 * @param bitmask 32-bit bitmask specifying which pins to set:
 *                1 = set to logic 1 (high), 0 = leave unchanged.
 */
static inline void rvx_gpio_set_high_mask(RvxGpio *gpio_address, const uint32_t bitmask)
{
  gpio_address->RVX_GPIO_SET_REG = bitmask;
}

/**
 * @brief Set a GPIO output pin to logic 0 (low).
 *
 * Drives the pin specified by `pin_index` to logic 0 (low) if it is configured as an output. If the pin
 * is configured as an input, the output latch is updated without changing the pin state. The new
 * value takes effect when the pin is later configured as an output.
 *
 * If `pin_index` refers to a non-existent pin (beyond the number of implemented GPIO pins), the
 * operation is ignored without error.
 *
 * Example usage:
 * ```c
 * // Configure pin 0 as output.
 * rvx_gpio_set_direction(RVX_GPIO_ADDRESS, 0, RVX_GPIO_OUTPUT);
 *
 * // Set pin 0 to logic 0 (low).
 * rvx_gpio_set_low(RVX_GPIO_ADDRESS, 0);
 * ```
 *
 * @param gpio_address Base address of the GPIO controller.
 * @param pin_index Index of the GPIO pin to clear.
 */
static inline void rvx_gpio_set_low(RvxGpio *gpio_address, const uint8_t pin_index)
{
  gpio_address->RVX_GPIO_CLEAR_REG = 0x1U << pin_index;
}

/**
 * @brief Set multiple GPIO output pins to logic 0 (low) simultaneously.
 *
 * Drives all GPIO pins corresponding to bits set to 1 in `bitmask` to logic 0 (low) if they are
 * configured as outputs. Pins configured as inputs have their output latch updated without changing
 * the pin state. The new value takes effect when the pin is later configured as an output.
 *
 * Bits corresponding to non-existent pins (beyond the number of implemented GPIO pins) are ignored.
 * Bits set to 0 leave the corresponding pins unchanged.
 *
 * Example usage:
 * ```c
 * // Configure pin directions.
 * // Pin 0 = input, pin 1 = output, pin 2 = output, pin 3 = output
 * rvx_gpio_set_direction_mask(RVX_GPIO_ADDRESS, 0b1110);
 *
 * // Set pins 1 and 2 to logic 0 (low) simultaneously.
 * // Pin 0 output latch is set to 0, but the pin state is not affected.
 * // Pin 3 remains unchanged.
 * rvx_gpio_set_low_mask(RVX_GPIO_ADDRESS, 0b0111);
 * ```
 *
 * @param gpio_address Base address of the GPIO controller.
 * @param bitmask 32-bit bitmask specifying which pins to clear:
 *                1 = set to logic 0 (low), 0 = leave unchanged.
 */
static inline void rvx_gpio_set_low_mask(RvxGpio *gpio_address, const uint32_t bitmask)
{
  gpio_address->RVX_GPIO_CLEAR_REG = bitmask;
}

/**
 * @brief Read the logic value of a GPIO pin.
 *
 * Returns the current logic value of the pin specified by `pin_index`. Both input and output pins
 * can be read.
 *
 * If `pin_index` refers to a non-existent pin (beyond the number of implemented GPIO pins), the
 * return value is `false`.
 *
 * Example usage:
 * ```c *
 * // Configure pin 0 as input.
 * rvx_gpio_set_direction(RVX_GPIO_ADDRESS, 0, RVX_GPIO_INPUT);
 *
 * // Read the state of pin 0.
 * bool pin0_value = rvx_gpio_read(RVX_GPIO_ADDRESS, 0);
 * ```
 *
 * @param gpio_address Base address of the GPIO controller.
 * @param pin_index Index of the GPIO pin to read.
 * @return The pin logic state as `bool` (`true` or `false`).
 */
static inline bool rvx_gpio_read(RvxGpio *gpio_address, const uint8_t pin_index)
{
  return RVX_READ_BIT(gpio_address->RVX_GPIO_READ_REG, pin_index);
}

/**
 * @brief Read the logic values of all GPIO pins simultaneously.
 *
 * Returns the current logic levels of all pins in a single 32-bit value. Only the lower bits
 * corresponding to implemented pins are valid; higher bits are zero-padded.
 *
 * Example usage:
 * ```c *
 * // Read all pins simultaneously.
 * uint32_t pin_values = rvx_gpio_read_all(RVX_GPIO_ADDRESS);
 *
 * // Extract individual pin values.
 * bool pin0_value = (pin_values >> 0) & 1;
 * bool pin1_value = (pin_values >> 1) & 1;
 * bool pin2_value = (pin_values >> 2) & 1;
 * bool pin3_value = (pin_values >> 3) & 1;
 * ```
 *
 * @param gpio_address Base address of the GPIO controller.
 * @return 32-bit value representing the logic states of all GPIO pins.
 *         Only lower bits corresponding to implemented pins are valid; higher bits are zero-padded.
 */
static inline uint32_t rvx_gpio_read_all(RvxGpio *gpio_address)
{
  return gpio_address->RVX_GPIO_READ_REG;
}

/**
 * @brief Write a logic value to a GPIO output pin.
 *
 * If `value` is `true`, the pin is set to logic 1 (high); if `false`, the pin is set to logic 0 (low).
 * Writing to input pins updates their output latch but does not affect the pin state until the pin
 * is reconfigured as output.
 *
 * If `pin_index` refers to a non-existent pin (beyond the number of implemented GPIO pins), the
 * operation is ignored without error.
 *
 * Example usage:
 * ```c *
 * // Configure pins 0 and 1 as outputs.
 * rvx_gpio_set_direction(RVX_GPIO_ADDRESS, 0, RVX_GPIO_OUTPUT);
 * rvx_gpio_set_direction(RVX_GPIO_ADDRESS, 1, RVX_GPIO_OUTPUT);
 *
 * // Write logic 0 (low) to pin 0 and 1 (high) to pin 1.
 * rvx_gpio_write(RVX_GPIO_ADDRESS, 0, false);
 * rvx_gpio_write(RVX_GPIO_ADDRESS, 1, true);
 * ```
 *
 * @param gpio_address Base address of the GPIO controller.
 * @param pin_index Index of the GPIO pin to write.
 * @param value Desired logic value (`true` for logic 1 or `false` for logic 0).
 */
static inline void rvx_gpio_write(RvxGpio *gpio_address, const uint8_t pin_index, bool value)
{
  if (value)
    gpio_address->RVX_GPIO_SET_REG = 0x1U << pin_index;
  else
    gpio_address->RVX_GPIO_CLEAR_REG = 0x1U << pin_index;
}

/**
 * @brief Write logic values to all GPIO output pins simultaneously.
 *
 * Each bit set to 1 in `value_mask` sets the corresponding GPIO output pin to logic 1 (high), and each
 * bit set to 0 sets the corresponding pin to logic 0 (low), in a single operation. Writing to pins
 * configured as inputs updates their output latch but does not affect the actual pin state until
 * the pin is reconfigured as an output.
 *
 * Bits corresponding to non-existent pins (beyond the number of implemented GPIO pins) are ignored
 * without error.
 *
 * Example usage:
 * ```c
 * // Configure pin directions.
 * // Pin 0 = input, pin 1 = output, pin 2 = output, pin 3 = output
 * rvx_gpio_set_direction_mask(RVX_GPIO_ADDRESS, 0b1110);
 *
 * // The output pins (1, 2 and 3) are updated simultaneously according to the value mask.
 * // Pin 0 (input) output latch is updated to 1, but pin state remains unaffected.
 * rvx_gpio_write_mask(RVX_GPIO_ADDRESS, 0b0101);
 * ```
 *
 * @param gpio_address Base address of the GPIO controller.
 * @param value_mask 32-bit bitmask specifying the logic values for the pins:
 *                   1 = set to logic 1 (high), 0 = set to logic 0 (low).
 */
static inline void rvx_gpio_write_mask(RvxGpio *gpio_address, const uint32_t value_mask)
{
  gpio_address->RVX_GPIO_OUTPUT_REG = value_mask;
}

/**
 * @brief Set the I2C clock (SCL) frequency.
 *
 * This function configures the prescale that controls the frequency of the SCL output pin.
 * The SCL pin frequency is prescale from the system clock according to:
 *
 *     `f_SCL = f_clock / [4 * (prescale + 1)]`
 *
 * where:
 *
 * - `f_clock` is the system clock frequency
 *
 * - `prescale` is the value set by this function
 *
 * A smaller divider gives a faster I2C clock:
 *
 * - `prescale = 0` → fastest clock: `f_SCL = f_clock / 4`
 *
 * - `prescale = 65534` → slowest clock: `f_SCL = f_clock / 262140`
 *
 * @param i2c_address Base address of the I2C controller.
 * @param prescale value (0–65534) that determines the SCL output frequency.
 */
static inline void rvx_i2c_prescale_set(RvxI2c *i2c_address, const uint16_t prescale)
{
  i2c_address->RVX_I2C_PRESCALE_REG = prescale;
}

/**
 * @brief Read a received byte from the I2C.
 *
 * This function returns the byte received by the I2C.
 *
 * @param i2c_address Base address of the I2C controller.
 * @return The received byte.
 */
static inline uint8_t rvx_i2c_get_data(RvxI2c *i2c_address)
{
  return i2c_address->RVX_I2C_DATA_REG;
}

/**
 * @brief Check if the I2C is busy.
 *
 * @param i2c_address Base address of the I2C controller.
 * @return `true` if the I2C is busy, `false` otherwise.
 */
static inline bool rvx_i2c_is_busy(RvxI2c *i2c_address)
{
  return i2c_address->RVX_I2C_STATUS_REG & RVX_I2C_STATUS_RUN_BITMASK;
}

/**
 * @brief Busy-wait until the I2C is complete.
 *
 * This function continuously checks the I2C status register and returns only when the I2C is ready to
 * send new run.
 *
 * @param i2c_address Base address of the I2C controller.
 */
static inline void rvx_i2c_wait(RvxI2c *i2c_address)
{
  while (rvx_i2c_is_busy(i2c_address))
    ;
}

/**
 * @brief Check if the I2C received "no acknowledge".
 *
 * @param i2c_address Base address of the I2C controller.
 * @return `true` if the I2C is received "no acknowledge", `false` otherwise.
 */
static inline bool rvx_i2c_is_no_acknowledge(RvxI2c *i2c_address)
{
  return i2c_address->RVX_I2C_STATUS_REG & RVX_I2C_STATUS_NOACKNOWLEDGE_BITMASK;
}

/**
 * @brief Check if there is an interrupt request on the I2C interface.
 *
 * @param i2c_address Base address of the I2C controller.
 * @return `true` if the I2C has an interrupt request, `false` otherwise.
 */
static inline bool rvx_i2c_is_irq(RvxI2c *i2c_address)
{
  return i2c_address->RVX_I2C_STATUS_REG & RVX_I2C_STATUS_IRQ_BITMASK;
}

/**
 * @brief Clear an interrupt request on the I2C interface.
 *
 * @param i2c_address Base address of the I2C controller.
 */
static inline void rvx_i2c_clear_irq(RvxI2c *i2c_address)
{
  RVX_SET_MASK(i2c_address->RVX_I2C_STATUS_REG, RVX_I2C_STATUS_IRQ_BITMASK);
}

/**
 * @brief Run encode start condition on I2C interface.
 *
 * @param i2c_address Base address of the I2C controller.
 */
static inline void rvx_i2c_run_start(RvxI2c *i2c_address)
{
  i2c_address->RVX_I2C_COMMAND_REG = RVX_I2C_COMMAND_START;
  i2c_address->RVX_I2C_STATUS_REG = RVX_I2C_STATUS_RUN_BITMASK;
  rvx_i2c_wait(i2c_address);
}

/**
 * @brief Run encode restart condition on I2C interface.
 *
 * @param i2c_address Base address of the I2C controller.
 */
static inline void rvx_i2c_run_restart(RvxI2c *i2c_address)
{
  i2c_address->RVX_I2C_COMMAND_REG = RVX_I2C_COMMAND_RESTART;
  i2c_address->RVX_I2C_STATUS_REG = RVX_I2C_STATUS_RUN_BITMASK;
  rvx_i2c_wait(i2c_address);
}

/**
 * @brief Run encode stop condition on I2C interface.
 *
 * @param i2c_address Base address of the I2C controller.
 */
static inline void rvx_i2c_run_stop(RvxI2c *i2c_address)
{
  i2c_address->RVX_I2C_COMMAND_REG = RVX_I2C_COMMAND_STOP;
  i2c_address->RVX_I2C_STATUS_REG = RVX_I2C_STATUS_RUN_BITMASK;
  rvx_i2c_wait(i2c_address);
}

/**
 * @brief Run write data on I2C interface.
 *
 * @param i2c_address Base address of the I2C controller.
 * @param data The byte to write (`uint8_t`).
 * @param is_acknowledge (`true` for set acknowledge or `false` for set no acknowledge).
 */
static inline void rvx_i2c_run_write(RvxI2c *i2c_address, const uint8_t data, const bool is_no_acknowledge)
{
  i2c_address->RVX_I2C_DATA_REG = data;
  i2c_address->RVX_I2C_COMMAND_REG = RVX_I2C_COMMAND_DATA;
  if (is_no_acknowledge)
  {
    i2c_address->RVX_I2C_STATUS_REG = RVX_I2C_STATUS_NOACKNOWLEDGE_BITMASK | RVX_I2C_STATUS_RUN_BITMASK;
  }
  else
  {
    i2c_address->RVX_I2C_STATUS_REG = RVX_I2C_STATUS_RUN_BITMASK;
  }
  rvx_i2c_wait(i2c_address);
}

/**
 * @brief Run read data I2C interface with acknowledge or no acknowledge.
 *
 * @param i2c_address Base address of the I2C controller.
 * @param is_acknowledge (`true` for set acknowledge or `false` for set no acknowledge).
 */
static inline void rvx_i2c_run_read(RvxI2c *i2c_address, const bool is_no_acknowledge)
{
  rvx_i2c_run_write(i2c_address, 0xFF, is_no_acknowledge);
}

/**
 * @brief Write data to a slave device on the I2C.
 *
 * @param i2c_address Base address of the I2C controller.
 * @param slave_address I2C Slave address (uint8_t).
 * @param buffer Pointer to the source buffer (uint8_t *).
 * @param size The size of data in the buffer (size_t).
 * @return The acknowledge (`true` for all acknowledge or `false` no acknowledge).
 */
static inline bool rvx_i2c_write_to(RvxI2c *i2c_address, const uint8_t slave_address, const uint8_t *buffer,
                                    const size_t size)
{
  rvx_i2c_run_write(i2c_address, (slave_address << 1) & 0xFE, true);
  if (rvx_i2c_is_no_acknowledge(i2c_address))
  {
    return false;
  }
  for (size_t i = 0; i < size; i++)
  {
    rvx_i2c_run_write(i2c_address, *buffer++, true);
    if (rvx_i2c_is_no_acknowledge(i2c_address))
    {
      return false;
    }
  }
  return true;
}

/**
 * @brief Read data from a slave device on the I2C.
 *
 * @param i2c_address Base address of the I2C controller.
 * @param slave_address I2C Slave address (uint8_t).
 * @param buffer Pointer to the destination buffer (uint8_t *).
 * @param size The size of data in the buffer (size_t).
 * @return The acknowledge (`true` for all acknowledge or `false` no acknowledge).
 */
static inline bool rvx_i2c_reade_from(RvxI2c *i2c_address, const uint8_t slave_address, uint8_t *buffer,
                                      const size_t size)
{
  rvx_i2c_run_write(i2c_address, (slave_address << 1) | 0x01, true);
  if (rvx_i2c_is_no_acknowledge(i2c_address))
  {
    return false;
  }
  for (size_t i = 0; i < size; i++)
  {
    rvx_i2c_run_read(i2c_address, (i + 1 == size));
    *buffer++ = rvx_i2c_get_data(i2c_address);
  }
  return true;
}

/**
 * @brief Configure the SPI controller to operate on a given mode.
 *
 * The four possible modes are:
 *
 *   - RVX_SPI_MODE_0 (CPOL 0, CPHA 0).
 *
 *   - RVX_SPI_MODE_1 (CPOL 0, CPHA 1).
 *
 *   - RVX_SPI_MODE_2 (CPOL 1, CPHA 0).
 *
 *   - RVX_SPI_MODE_3 (CPOL 1, CPHA 1).
 *
 * @param spi_address Base address of the SPI controller.
 * @param mode Desired mode as `RvxSpiMode`.
 */
static inline void rvx_spi_mode_set(RvxSpi *spi_address, RvxSpiMode mode)
{
  spi_address->RVX_SPI_MODE = mode;
}

/**
 * @brief Read the current SPI controller mode.
 *
 * @param spi_address Base address of the SPI controller.
 * @return The SPI controller mode as `RvxSpiMode`.
 */
static inline RvxSpiMode rvx_spi_mode_get(RvxSpi *spi_address)
{
  return (RvxSpiMode)spi_address->RVX_SPI_MODE;
}

/**
 * @brief Assert the Chip Select (CS) line controlled by the SPI controller.
 *
 * The SPI controller hardware provides only one Chip Select output under its control.
 * To communicate with multiple SPI devices on the same bus, use additional GPIO pins
 * as software-controlled CS lines.
 *
 * @param spi_address Base address of the SPI controller.
 */
static inline void rvx_spi_chip_select_assert(RvxSpi *spi_address)
{
  spi_address->RVX_SPI_CHIP_SELECT = 0;
}

/**
 * @brief Deassert the Chip Select (CS) line controlled by the SPI controller.
 *
 * The SPI controller hardware provides only one Chip Select output under its control.
 * To communicate with multiple SPI devices on the same bus, use additional GPIO pins
 * as software-controlled CS lines.
 *
 * @param spi_address Base address of the SPI controller.
 */
static inline void rvx_spi_chip_select_deassert(RvxSpi *spi_address)
{
  spi_address->RVX_SPI_CHIP_SELECT = 1;
}

/**
 * @brief Set the SPI clock (SCLK) frequency.
 *
 * This function configures the divider that controls the frequency of the SCLK output pin.
 * The SCLK pin frequency is derived from the system clock according to:
 *
 *     `f_SCLK = f_clock / [2 * (divider + 1)]`
 *
 * where:
 *
 * - `f_clock` is the system clock frequency
 *
 * - `divider` is the value set by this function
 *
 * A smaller divider gives a faster SPI clock:
 *
 * - `divider = 0` → fastest clock: `f_SCLK = f_clock / 2`
 *
 * - `divider = 255` → slowest clock: `f_SCLK = f_clock / 512`
 *
 * @param spi_address Base address of the SPI controller.
 * @param divider Clock divider value (0–255) that determines the SCLK output frequency.
 */
static inline void rvx_spi_clock_set_divider(RvxSpi *spi_address, const uint8_t divider)
{
  spi_address->RVX_SPI_DIVIDER = divider;
}

/**
 * @brief Return the current `divider` value configured for the SCLK (SPI clock) frequency.
 *
 * This function reads the `divider` setting in the SPI controller, which determines the frequency
 * of the SCLK output pin according to the formula:
 *
 *     `f_SCLK = f_clock / [2 * (divider + 1)]`
 *
 * @param spi_address Base address of the SPI controller.
 * @return The current divider configuration value.
 */
static inline uint8_t rvx_spi_clock_get_divider(RvxSpi *spi_address)
{
  return spi_address->RVX_SPI_DIVIDER;
}

/**
 * @brief Write a byte to the SPI controller.
 *
 * Sends a byte to the SPI device selected by the active CS line and blocks until the transfer
 * completes. The data received from the SPI controller during the transfer is ignored.
 *
 * @param spi_address Base address of the SPI controller.
 * @param wdata Byte to be transmitted.
 */
static inline void rvx_spi_write(RvxSpi *spi_address, const uint8_t wdata)
{
  spi_address->RVX_SPI_WRITE = wdata;
  while (spi_address->RVX_SPI_STATUS & 1)
    ;
}

/**
 * @brief Send a byte over SPI and receive a byte simultaneously.
 *
 * Transmits a byte to the SPI controller selected by the active CS line and blocks until the
 * transfer completes. Returns the byte received from the SPI controller during the transfer.
 *
 * @param spi_address Base address of the SPI controller.
 * @param wdata Byte to be transmitted.
 * @return Byte received from the selected SPI controller during the transfer.
 */
static inline uint8_t rvx_spi_transfer(RvxSpi *spi_address, const uint8_t wdata)
{
  spi_address->RVX_SPI_WRITE = wdata;
  while (spi_address->RVX_SPI_STATUS & 1)
    ;
  return spi_address->RVX_SPI_READ;
}

/**
 * @brief Enable the timer. When enabled, the 64-bit timer counter increments on every rising
 * edge of the timer's input clock signal.
 *
 * @note If the timer is already enabled, calling this function has no effect.
 *
 * @param timer_address Base address of the Timer module.
 */
static inline void rvx_timer_enable(RvxTimer *timer_address)
{
  RVX_SET_BIT(timer_address->RVX_TIMER_COUNTER_ENABLE, 0);
}

/**
 * @brief Disable the timer. When disabled, the 64-bit timer counter stops incrementing and retains
 * its current value.
 *
 * @note If the timer is already disabled, calling this function has no effect.
 *
 * @param timer_address Base address of the Timer module.
 */
static inline void rvx_timer_disable(RvxTimer *timer_address)
{
  RVX_CLR_BIT(timer_address->RVX_TIMER_COUNTER_ENABLE, 0);
}

/**
 * @brief Check if the timer counter is enabled.
 *
 * @param timer_address Base address of the Timer module.
 * @return true if the timer is enabled, false otherwise.
 */
static inline bool rvx_timer_is_enabled(RvxTimer *timer_address)
{
  return RVX_READ_BIT(timer_address->RVX_TIMER_COUNTER_ENABLE, 0);
}

/**
 * @brief Set a new value for the timer counter. The value can be updated whether counting is
 * enabled or disabled.
 *
 * @param timer_address Base address of the Timer module.
 * @param new_value 64-bit value to assign to the timer counter.
 */
static inline void rvx_timer_set_counter(RvxTimer *timer_address, uint64_t new_value)
{
  timer_address->RVX_TIMER_COUNTERL = 0x00000000U; // Temporarily set lower 32 bits to 0
  timer_address->RVX_TIMER_COUNTERH = (uint32_t)(new_value >> 32);
  timer_address->RVX_TIMER_COUNTERL = (uint32_t)(new_value & 0xFFFFFFFFU);
}

/**
 * @brief Read the current value of the timer counter.
 *
 * @param timer_address Base address of the Timer module.
 * @return 64-bit value representing the current timer count.
 */
static inline uint64_t rvx_timer_get_counter(RvxTimer *timer_address)
{
  uint32_t hi1, hi2, lo;
  do
  {
    hi1 = timer_address->RVX_TIMER_COUNTERH;
    lo = timer_address->RVX_TIMER_COUNTERL;
    hi2 = timer_address->RVX_TIMER_COUNTERH;
  } while (hi1 != hi2);
  return ((uint64_t)hi2 << 32) | lo;
}

/**
 * @brief Clear the 64-bit timer counter by setting it to 0.
 *
 * The counter is set to zero regardless of whether counting is enabled or disabled.
 *
 * @param timer_address Base address of the Timer module.
 */
static inline void rvx_timer_clear_counter(RvxTimer *timer_address)
{
  timer_address->RVX_TIMER_COUNTERL = 0;
  timer_address->RVX_TIMER_COUNTERH = 0;
  timer_address->RVX_TIMER_COUNTERL = 0;
}

/**
 * @brief Set a new value for the 64-bit timer compare register.
 *
 * A timer interrupt is triggered when the timer counter is equal to or greater than the
 * compare register.
 *
 * To prevent spurious interrupts while updating the compare register, the value is written
 * according to the RISC-V Privileged Architecture Specification v2 (pp. 45-46):
 *
 * 1. Set the lower 32-bit register to 0xFFFFFFFF temporarily.
 *
 * 2. Write the upper 32-bit register.
 *
 * 3. Write the desired lower 32-bit value.
 *
 * @param timer_address Base address of the Timer module.
 * @param new_value 64-bit value to assign to the compare register.
 */
static inline void rvx_timer_set_compare(RvxTimer *timer_address, uint64_t new_value)
{
  timer_address->RVX_TIMER_COMPAREL = 0xFFFFFFFFU;
  timer_address->RVX_TIMER_COMPAREH = new_value >> 32;
  timer_address->RVX_TIMER_COMPAREL = new_value & 0xFFFFFFFFU;
}

/**
 * @brief Get the current value of the 64-bit timer compare register.
 *
 * @param timer_address Base address of the Timer module.
 * @return uint64_t The current value of the compare register.
 */
static inline uint64_t rvx_timer_get_compare(RvxTimer *timer_address)
{
  return ((uint64_t)timer_address->RVX_TIMER_COMPAREH << 32) | timer_address->RVX_TIMER_COMPAREL;
}

/**
 * @brief Clear the timer interrupt by setting the compare register to its maximum value.
 *
 * @param timer_address Base address of the Timer module.
 */
static inline void rvx_timer_clear_interrupt(RvxTimer *timer_address)
{
  timer_address->RVX_TIMER_COMPAREL = 0xFFFFFFFFU;
  timer_address->RVX_TIMER_COMPAREH = 0xFFFFFFFFU;
}

/**
 * @brief Return `true` if the UART is ready to transmit a new byte, or `false` otherwise.
 *
 * @note In most cases, you do not need to call this function directly, as UART transmitting
 * functions (e.g., `rvx_uart_send`, `rvx_uart_send_string`) will wait until the UART is
 * ready to transmit.
 *
 * @param uart_address Base address of the UART controller.
 * @return `true` if the UART is ready to send data, `false` otherwise.
 */
static inline bool rvx_uart_ready_to_send(RvxUart *uart_address)
{
  return uart_address->RVX_UART_STATUS_REG & 1;
}

/**
 * @brief Wait until the UART transmission is complete.
 *
 * This function blocks until the UART is ready to send data again.
 *
 * Example usage:
 *
 * ```c *
 * // Send data
 * rvx_uart_send(RVX_UART_ADDRESS, 'A');
 *
 * // Wait until transmission above is complete
 * rvx_uart_wait_tx_done(RVX_UART_ADDRESS);
 * ```
 *
 * @param uart_address Base address of the UART controller.
 */
static inline void rvx_uart_wait_tx_done(RvxUart *uart_address)
{
  while (!rvx_uart_ready_to_send(uart_address))
    ;
}

/**
 * @brief Return `true` if the UART has received data that has not been read yet, or `false` otherwise.
 *
 * Example usage:
 *
 * ```c
 * // Wait for data to be received
 * while (!rvx_uart_data_available(RVX_UART_ADDRESS));
 *
 * // Read the received byte
 * uint8_t rx_data = rvx_uart_read(RVX_UART_ADDRESS);
 * ```
 *
 * @param uart_address Base address of the UART controller.
 * @return `true` if new data is available, `false` if no new data has been received
 */
static inline bool rvx_uart_data_available(RvxUart *uart_address)
{
  return (uart_address->RVX_UART_STATUS_REG >> 1) & 1;
}

/**
 * @brief Read the most recent byte received by the UART controller and clears the UART interrupt.
 *
 * This function is non-blocking and is meant to be called from an interrupt handler for the UART interrupt, which is
 * triggered by the UART controller whenever a new byte is received.
 *
 * If called before any data has been received since power-on or reset, returns `0x00`.
 *
 * If called before the completion of an on-going reception, the last fully received byte is returned.
 *
 * The read is non-destructive. If this function is called multiple times without new data being received,
 * it will return the same byte until a new byte is received.
 *
 * Example usage:
 * ```c
 * void main(void) {
 *   // Enable Fast Interrupt 0 in M-mode
 *   // The UART interrupt is connected to Fast Interrupt 0 by default
 *   rvx_irq_enable(RVX_PRIVILEGE_LEVEL_M, RVX_IRQ_FAST_BITMASK(0));
 *   // Enable interrupts globally at M-mode
 *   rvx_irq_enable_global(RVX_PRIVILEGE_LEVEL_M);
 *   // Wait for an UART interrupt to be received
 *   rvx_wait_for_interrupt();
 * }
 *
 * // Implements the interrupt handler for Fast Interrupt 0
 * RVX_TRAP_HANDLER_M(rvx_trap_handler_fast_irq_0) {
 *   // Read the received byte and clear the interrupt
 *   uint8_t rx_data = rvx_uart_read(RVX_UART_ADDRESS);
 *   // Do something with rx_data ...
 * }
 * ```
 *
 * @param uart_address Base address of the UART controller.
 * @return The most recent byte received by the UART controller, or `0x00` if no data has been received since
 * power-on or reset.
 */
static inline uint8_t rvx_uart_read(RvxUart *uart_address)
{
  return uart_address->RVX_UART_READ_REG;
}

/**
 * @brief Block until a new byte is received by the UART, then read and return that byte.
 *
 * This function is meant to be used in contexts where blocking behavior is acceptable.
 *
 * @note For non-blocking behavior, use `rvx_uart_read()` instead.
 *
 * Example usage:
 * ```c
 * // Blocks until a new byte is received, then reads it
 * uint8_t rx_data = rvx_uart_receive(RVX_UART_ADDRESS);
 * ```
 *
 * @param uart_address Base address of the UART controller.
 * @return The byte received by the UART controller.
 */
static inline uint8_t rvx_uart_receive(RvxUart *uart_address)
{
  while (!rvx_uart_data_available(uart_address))
    ;
  return uart_address->RVX_UART_READ_REG;
}

/**
 * @brief Send a byte over the UART.
 *
 * Blocks until the UART is idle, then sends a byte.
 *
 * Example usage:
 *
 * ```c
 * // Send 'A' over UART
 * rvx_uart_send(RVX_UART_ADDRESS, 'A');
 *
 * // Send 'B', busy-waits until 'A' has been fully transmitted
 * rvx_uart_send(RVX_UART_ADDRESS, 'B');
 * ```
 *
 * @param uart_address Base address of the UART controller.
 * @param data The byte to write (`uint8_t`).
 */
static inline void rvx_uart_send(RvxUart *uart_address, uint8_t data)
{
  rvx_uart_wait_tx_done(uart_address);
  uart_address->RVX_UART_WRITE_REG = data;
}

/**
 * @brief Send a null-terminated C string over the UART.
 *
 * Transmits each character in `c_str` sequentially until the null terminator (`'\0'`)
 * is reached. This function busy-waits for the UART to be ready before sending each byte.
 *
 * Example usage:
 * ```c
 * // Send the string "Hello, World!" over UART, waiting if necessary
 * rvx_uart_send_string(RVX_UART_ADDRESS, "Hello, World!");
 * ```
 *
 * @param uart_address Base address of the UART controller.
 * @param c_str Pointer to the null-terminated C string to transmit.
 */
static inline void rvx_uart_send_string(RvxUart *uart_address, const char *c_str)
{
  while (*c_str)
  {
    rvx_uart_send(uart_address, *c_str++);
  }
}

/**
 * @brief Initialize the UART with a specified baud rate.
 *
 * This function configures the UART's baud rate by writing the number of clock cycles
 * per baud into the UART baud configuration register.
 *
 * After initialization, the UART will transmit and receive data at the configured
 * baud rate. This function does not modify any other UART settings.
 *
 * Example usage:
 *
 * ```c
 * // Initialize UART at 115200 bauds per second (RVX connected to a 50 MHz clock source)
 * rvx_uart_init(RVX_UART_ADDRESS, 115200, 50000000);
 * ```
 *
 * @param uart_address Base address of the UART controller.
 * @param baud_rate The desired baud rate
 * @param clock_frequency_in_hz The frequency of RVX top module clock pin, in Hz
 */
static inline void rvx_uart_init(RvxUart *uart_address, uint32_t baud_rate, uint32_t clock_frequency_in_hz)
{
  uart_address->RVX_UART_BAUD_REG = clock_frequency_in_hz / baud_rate;
}

/**
 * @brief Busy-wait indefinitely until an interrupt occurs.
 *
 * This function executes an infinite loop that can only be exited by an interrupt. It is typically
 * used in the main loop of a program that relies on interrupts for event handling, allowing the CPU
 * to remain idle until an interrupt is received.
 */
static inline void rvx_wait_for_interrupt()
{
  __asm__ volatile("j .");
}

#endif // RVX_HAL_H