m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2/simulation/modelsim
vq2
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1697749236
!i10b 1
!s100 PmT9<@1@h3nOHM]AUPo2o3
I8gJVoanQQk@N8G25SjmUn1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 q2_sv_unit
S1
R0
w1697749171
8C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2/q2.sv
FC:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2/q2.sv
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1697749236.000000
!s107 C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2/q2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2|C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2/q2.sv|
!i113 1
Z4 o-sv -work work
Z5 !s92 -sv -work work +incdir+C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2
Z6 tCvgOpt 0
vtestbench_2
R1
!s110 1697749237
!i10b 1
!s100 GZMhU5dcRPLf[4RmlaHVo1
I2c6k2WAblDPF1^1dCU_S82
R2
!s105 q2_tb_sv_unit
S1
R0
w1697749142
8C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2/q2_tb.sv
FC:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2/q2_tb.sv
L0 3
R3
r1
!s85 0
31
!s108 1697749237.000000
!s107 C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2/q2_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2|C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2020/q2/q2_tb.sv|
!i113 1
R4
R5
R6
