if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_7/41-openroad-repairantennas/1-diodeinsertion/pipelined_mult.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/src/pnr.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net831 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net833 has 104 pins which may impact routing performance. Consider optimization.

Design:                   pipelined_mult
Die area:                 ( 0 0 ) ( 550000 550000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     16580
Number of terminals:      132
Number of snets:          2
Number of nets:           12098

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 623.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 368335.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 39181.
[INFO DRT-0033] via shape region query size = 7800.
[INFO DRT-0033] met2 shape region query size = 4745.
[INFO DRT-0033] via2 shape region query size = 6240.
[INFO DRT-0033] met3 shape region query size = 4745.
[INFO DRT-0033] via3 shape region query size = 6240.
[INFO DRT-0033] met4 shape region query size = 1720.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2611 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 617 unique inst patterns.
[INFO DRT-0084]   Complete 7077 groups.
#scanned instances     = 16580
#unique  instances     = 623
#stdCellGenAp          = 19636
#stdCellValidPlanarAp  = 80
#stdCellValidViaAp     = 14871
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 46034
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:27, elapsed time = 00:00:11, memory = 227.05 (MB), peak = 225.67 (MB)

[INFO DRT-0157] Number of guides:     94808

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 79 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 34263.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 25901.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13477.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 927.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 317.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48057 vertical wires in 2 frboxes and 26828 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 5205 vertical wires in 2 frboxes and 8988 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 460.25 (MB), peak = 459.16 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 460.31 (MB), peak = 459.16 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 976.70 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 975.32 (MB).
    Completing 30% with 1142 violations.
    elapsed time = 00:00:10, memory = 1050.60 (MB).
    Completing 40% with 1142 violations.
    elapsed time = 00:00:13, memory = 1302.34 (MB).
    Completing 50% with 1142 violations.
    elapsed time = 00:00:24, memory = 1016.77 (MB).
    Completing 60% with 2539 violations.
    elapsed time = 00:00:25, memory = 1293.84 (MB).
    Completing 70% with 2539 violations.
    elapsed time = 00:00:31, memory = 1280.91 (MB).
    Completing 80% with 3821 violations.
    elapsed time = 00:00:35, memory = 1288.68 (MB).
    Completing 90% with 3821 violations.
    elapsed time = 00:00:40, memory = 1534.97 (MB).
    Completing 100% with 5438 violations.
    elapsed time = 00:00:50, memory = 1140.35 (MB).
[INFO DRT-0199]   Number of violations = 6372.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      2      0      0      0      0
Metal Spacing       91      0   1277    209     32      0
Min Hole             0      0      6      0      0      0
NS Metal             0      0      1      0      0      0
Recheck             10      0    666    247     10      1
Short                0      0   3497    322      1      0
[INFO DRT-0267] cpu time = 00:07:12, elapsed time = 00:00:51, memory = 1468.75 (MB), peak = 1533.76 (MB)
Total wire length = 357299 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 163692 um.
Total wire length on LAYER met2 = 155034 um.
Total wire length on LAYER met3 = 21512 um.
Total wire length on LAYER met4 = 17059 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 95852.
Up-via summary (total 95852):

------------------------
 FR_MASTERSLICE        0
            li1    46141
           met1    47562
           met2     1579
           met3      570
           met4        0
------------------------
                   95852


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6372 violations.
    elapsed time = 00:00:01, memory = 1796.35 (MB).
    Completing 20% with 6372 violations.
    elapsed time = 00:00:07, memory = 1714.39 (MB).
    Completing 30% with 5598 violations.
    elapsed time = 00:00:10, memory = 1571.06 (MB).
    Completing 40% with 5598 violations.
    elapsed time = 00:00:14, memory = 1692.62 (MB).
    Completing 50% with 5598 violations.
    elapsed time = 00:00:21, memory = 1509.08 (MB).
    Completing 60% with 4742 violations.
    elapsed time = 00:00:21, memory = 1794.98 (MB).
    Completing 70% with 4742 violations.
    elapsed time = 00:00:28, memory = 1727.88 (MB).
    Completing 80% with 3863 violations.
    elapsed time = 00:00:31, memory = 1624.25 (MB).
    Completing 90% with 3863 violations.
    elapsed time = 00:00:35, memory = 1729.67 (MB).
    Completing 100% with 3297 violations.
    elapsed time = 00:00:41, memory = 1509.61 (MB).
[INFO DRT-0199]   Number of violations = 3297.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          3      0      0      0
Metal Spacing        0    598    116      2
Min Hole             0      1      0      0
Short                0   2493     81      3
[INFO DRT-0267] cpu time = 00:06:36, elapsed time = 00:00:41, memory = 1512.61 (MB), peak = 1905.75 (MB)
Total wire length = 354199 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 161932 um.
Total wire length on LAYER met2 = 153781 um.
Total wire length on LAYER met3 = 21587 um.
Total wire length on LAYER met4 = 16898 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 95192.
Up-via summary (total 95192):

------------------------
 FR_MASTERSLICE        0
            li1    46098
           met1    46962
           met2     1588
           met3      544
           met4        0
------------------------
                   95192


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3297 violations.
    elapsed time = 00:00:02, memory = 1813.78 (MB).
    Completing 20% with 3297 violations.
    elapsed time = 00:00:05, memory = 1783.63 (MB).
    Completing 30% with 3320 violations.
    elapsed time = 00:00:10, memory = 1618.50 (MB).
    Completing 40% with 3320 violations.
    elapsed time = 00:00:14, memory = 1829.79 (MB).
    Completing 50% with 3320 violations.
    elapsed time = 00:00:22, memory = 1535.51 (MB).
    Completing 60% with 3252 violations.
    elapsed time = 00:00:24, memory = 1805.65 (MB).
    Completing 70% with 3252 violations.
    elapsed time = 00:00:32, memory = 1722.76 (MB).
    Completing 80% with 3139 violations.
    elapsed time = 00:00:36, memory = 1539.23 (MB).
    Completing 90% with 3139 violations.
    elapsed time = 00:00:39, memory = 1836.82 (MB).
    Completing 100% with 3151 violations.
    elapsed time = 00:00:48, memory = 1539.23 (MB).
[INFO DRT-0199]   Number of violations = 3151.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          4      0      0      0
Metal Spacing        0    608    110      1
Short                0   2354     74      0
[INFO DRT-0267] cpu time = 00:06:12, elapsed time = 00:00:49, memory = 1542.23 (MB), peak = 1905.75 (MB)
Total wire length = 353582 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 161688 um.
Total wire length on LAYER met2 = 153519 um.
Total wire length on LAYER met3 = 21500 um.
Total wire length on LAYER met4 = 16874 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94886.
Up-via summary (total 94886):

------------------------
 FR_MASTERSLICE        0
            li1    46098
           met1    46677
           met2     1564
           met3      547
           met4        0
------------------------
                   94886


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3151 violations.
    elapsed time = 00:00:00, memory = 1792.48 (MB).
    Completing 20% with 3151 violations.
    elapsed time = 00:00:05, memory = 1722.73 (MB).
    Completing 30% with 2503 violations.
    elapsed time = 00:00:07, memory = 1542.23 (MB).
    Completing 40% with 2503 violations.
    elapsed time = 00:00:08, memory = 1876.84 (MB).
    Completing 50% with 2503 violations.
    elapsed time = 00:00:12, memory = 1544.50 (MB).
    Completing 60% with 1700 violations.
    elapsed time = 00:00:13, memory = 1839.44 (MB).
    Completing 70% with 1700 violations.
    elapsed time = 00:00:15, memory = 1725.02 (MB).
    Completing 80% with 960 violations.
    elapsed time = 00:00:23, memory = 1544.50 (MB).
    Completing 90% with 960 violations.
    elapsed time = 00:00:25, memory = 1789.58 (MB).
    Completing 100% with 289 violations.
    elapsed time = 00:00:30, memory = 1545.53 (MB).
[INFO DRT-0199]   Number of violations = 289.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     78     11
Short                0    196      3
[INFO DRT-0267] cpu time = 00:03:39, elapsed time = 00:00:30, memory = 1545.53 (MB), peak = 1944.58 (MB)
Total wire length = 352963 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 153620 um.
Total wire length on LAYER met2 = 153665 um.
Total wire length on LAYER met3 = 28548 um.
Total wire length on LAYER met4 = 17129 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 96413.
Up-via summary (total 96413):

------------------------
 FR_MASTERSLICE        0
            li1    46098
           met1    46968
           met2     2778
           met3      569
           met4        0
------------------------
                   96413


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 289 violations.
    elapsed time = 00:00:00, memory = 1545.53 (MB).
    Completing 20% with 289 violations.
    elapsed time = 00:00:00, memory = 1728.07 (MB).
    Completing 30% with 213 violations.
    elapsed time = 00:00:06, memory = 1545.72 (MB).
    Completing 40% with 213 violations.
    elapsed time = 00:00:06, memory = 1545.72 (MB).
    Completing 50% with 213 violations.
    elapsed time = 00:00:09, memory = 1546.93 (MB).
    Completing 60% with 127 violations.
    elapsed time = 00:00:09, memory = 1546.93 (MB).
    Completing 70% with 127 violations.
    elapsed time = 00:00:09, memory = 1700.80 (MB).
    Completing 80% with 65 violations.
    elapsed time = 00:00:11, memory = 1546.93 (MB).
    Completing 90% with 65 violations.
    elapsed time = 00:00:11, memory = 1546.93 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:12, memory = 1546.93 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Metal Spacing        5
Short               19
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:12, memory = 1546.93 (MB), peak = 1944.58 (MB)
Total wire length = 352932 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 153239 um.
Total wire length on LAYER met2 = 153663 um.
Total wire length on LAYER met3 = 28913 um.
Total wire length on LAYER met4 = 17116 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 96462.
Up-via summary (total 96462):

------------------------
 FR_MASTERSLICE        0
            li1    46098
           met1    46967
           met2     2832
           met3      565
           met4        0
------------------------
                   96462


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1546.93 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1546.93 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:02, memory = 1546.93 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:02, memory = 1546.93 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:03, memory = 1546.93 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 1546.93 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 1546.93 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:03, memory = 1546.93 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:03, memory = 1546.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 1546.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:04, memory = 1546.93 (MB), peak = 1944.58 (MB)
Total wire length = 352925 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 153217 um.
Total wire length on LAYER met2 = 153653 um.
Total wire length on LAYER met3 = 28938 um.
Total wire length on LAYER met4 = 17116 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 96455.
Up-via summary (total 96455):

------------------------
 FR_MASTERSLICE        0
            li1    46098
           met1    46954
           met2     2838
           met3      565
           met4        0
------------------------
                   96455


[INFO DRT-0198] Complete detail routing.
Total wire length = 352925 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 153217 um.
Total wire length on LAYER met2 = 153653 um.
Total wire length on LAYER met3 = 28938 um.
Total wire length on LAYER met4 = 17116 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 96455.
Up-via summary (total 96455):

------------------------
 FR_MASTERSLICE        0
            li1    46098
           met1    46954
           met2     2838
           met3      565
           met4        0
------------------------
                   96455


[INFO DRT-0267] cpu time = 00:24:55, elapsed time = 00:03:09, memory = 1546.93 (MB), peak = 1944.58 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               388    1456.40
  Tap cell                               4018    5027.32
  Antenna cell                             76     190.18
  Clock buffer                             89    2043.21
  Timing Repair Buffer                   1323   13514.21
  Inverter                                178    1174.88
  Clock inverter                           53     719.44
  Timing Repair inverter                    2      17.52
  Sequential cell                         450    9252.62
  Multi-Input combinational cell        10003   89104.21
  Total                                 16580  122499.99
Writing OpenROAD database to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_7/43-openroad-detailedrouting/pipelined_mult.odb'…
Writing netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_7/43-openroad-detailedrouting/pipelined_mult.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_7/43-openroad-detailedrouting/pipelined_mult.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_7/43-openroad-detailedrouting/pipelined_mult.def'…
Writing timing constraints to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_7/43-openroad-detailedrouting/pipelined_mult.sdc'…
