

================================================================
== Vitis HLS Report for 'pu_kernel_Pipeline_VITIS_LOOP_206_3'
================================================================
* Date:           Tue Sep  2 16:05:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.496 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_206_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %trunc_ln"   --->   Operation 6 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %j"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc95.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = load i30 %j" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267]   --->   Operation 9 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.83ns)   --->   "%icmp_ln206 = icmp_eq  i30 %j_1, i30 %trunc_ln_read" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267]   --->   Operation 10 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.86ns)   --->   "%add_ln206 = add i30 %j_1, i30 1" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267]   --->   Operation 11 'add' 'add_ln206' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.inc95.split.i, void %for.inc99.i.loopexit.exitStub" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267]   --->   Operation 12 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i30 %j_1" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267]   --->   Operation 13 'zext' 'zext_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%resA_addr = getelementptr i32 %resA, i64 0, i64 %zext_ln206" [src/spmm_device_fpga.cpp:208->src/spmm_device_fpga.cpp:267]   --->   Operation 14 'getelementptr' 'resA_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.24ns)   --->   "%resA_load = load i16 %resA_addr" [src/spmm_device_fpga.cpp:208->src/spmm_device_fpga.cpp:267]   --->   Operation 15 'load' 'resA_load' <Predicate = (!icmp_ln206)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln206 = store i30 %add_ln206, i30 %j" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267]   --->   Operation 16 'store' 'store_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln207 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/spmm_device_fpga.cpp:207->src/spmm_device_fpga.cpp:267]   --->   Operation 17 'specpipeline' 'specpipeline_ln207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267]   --->   Operation 18 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.24ns)   --->   "%resA_load = load i16 %resA_addr" [src/spmm_device_fpga.cpp:208->src/spmm_device_fpga.cpp:267]   --->   Operation 19 'load' 'resA_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%AU0_addr = getelementptr i32 %AU0, i64 0, i64 %zext_ln206" [src/spmm_device_fpga.cpp:208->src/spmm_device_fpga.cpp:267]   --->   Operation 20 'getelementptr' 'AU0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.24ns)   --->   "%store_ln208 = store i32 %resA_load, i16 %AU0_addr" [src/spmm_device_fpga.cpp:208->src/spmm_device_fpga.cpp:267]   --->   Operation 21 'store' 'store_ln208' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.inc95.i" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267]   --->   Operation 22 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.26ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j', src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267) on local variable 'j' [9]  (0 ns)
	'add' operation ('add_ln206', src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267) [11]  (0.868 ns)
	'store' operation ('store_ln206', src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267) of variable 'add_ln206', src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:267 on local variable 'j' [21]  (0.387 ns)

 <State 2>: 2.5ns
The critical path consists of the following:
	'load' operation ('resA_load', src/spmm_device_fpga.cpp:208->src/spmm_device_fpga.cpp:267) on array 'resA' [18]  (1.25 ns)
	'store' operation ('store_ln208', src/spmm_device_fpga.cpp:208->src/spmm_device_fpga.cpp:267) of variable 'resA_load', src/spmm_device_fpga.cpp:208->src/spmm_device_fpga.cpp:267 on array 'AU0' [20]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
