<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae90d186768a8ed7370f0225e77049cf7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae1ddd5bae4c53f1a95b165872935ead8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a641198dff6227b2ca6e98eb4a1a20324"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a641198dff6227b2ca6e98eb4a1a20324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad887192af8dbef3eaa2d83c0b09c22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a0ad887192af8dbef3eaa2d83c0b09c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a0ad887192af8dbef3eaa2d83c0b09c22">More...</a><br /></td></tr>
<tr class="separator:a0ad887192af8dbef3eaa2d83c0b09c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bea8f42cef729503b20be1a771b60d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:aa9bea8f42cef729503b20be1a771b60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#aa9bea8f42cef729503b20be1a771b60d">More...</a><br /></td></tr>
<tr class="separator:aa9bea8f42cef729503b20be1a771b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272377211d07e1588a4b6177de7855e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a272377211d07e1588a4b6177de7855e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a272377211d07e1588a4b6177de7855e4">More...</a><br /></td></tr>
<tr class="separator:a272377211d07e1588a4b6177de7855e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60180ae15eb419abbd71afd49281adc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a60180ae15eb419abbd71afd49281adc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a60180ae15eb419abbd71afd49281adc7">More...</a><br /></td></tr>
<tr class="separator:a60180ae15eb419abbd71afd49281adc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab213bb05b6deeaa4c858bcd3fc118c3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:ab213bb05b6deeaa4c858bcd3fc118c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#ab213bb05b6deeaa4c858bcd3fc118c3f">More...</a><br /></td></tr>
<tr class="separator:ab213bb05b6deeaa4c858bcd3fc118c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e453f29cbb4ada7bc9ba1059ada741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a16e453f29cbb4ada7bc9ba1059ada741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a16e453f29cbb4ada7bc9ba1059ada741">More...</a><br /></td></tr>
<tr class="separator:a16e453f29cbb4ada7bc9ba1059ada741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad7ca0a9f6157570415194c72e0aa02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a9ad7ca0a9f6157570415194c72e0aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a9ad7ca0a9f6157570415194c72e0aa02">More...</a><br /></td></tr>
<tr class="separator:a9ad7ca0a9f6157570415194c72e0aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509a0c7f6a1648289da3c3b270dfdb7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a509a0c7f6a1648289da3c3b270dfdb7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a509a0c7f6a1648289da3c3b270dfdb7e">More...</a><br /></td></tr>
<tr class="separator:a509a0c7f6a1648289da3c3b270dfdb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3098fabb5b47899dd4cc9d247ea26da4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a3098fabb5b47899dd4cc9d247ea26da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a3098fabb5b47899dd4cc9d247ea26da4">More...</a><br /></td></tr>
<tr class="separator:a3098fabb5b47899dd4cc9d247ea26da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883e3438bc67bda503519c7567c14bdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a883e3438bc67bda503519c7567c14bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a883e3438bc67bda503519c7567c14bdf">More...</a><br /></td></tr>
<tr class="separator:a883e3438bc67bda503519c7567c14bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b73a06f91a83fcd06b47ea37688e1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a81b73a06f91a83fcd06b47ea37688e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a81b73a06f91a83fcd06b47ea37688e1c">More...</a><br /></td></tr>
<tr class="separator:a81b73a06f91a83fcd06b47ea37688e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51ee125264ad3d0576049ff794d5e87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:aa51ee125264ad3d0576049ff794d5e87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#aa51ee125264ad3d0576049ff794d5e87">More...</a><br /></td></tr>
<tr class="separator:aa51ee125264ad3d0576049ff794d5e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970a2840de7a34b27a907b647ccdec34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a970a2840de7a34b27a907b647ccdec34"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a970a2840de7a34b27a907b647ccdec34">More...</a><br /></td></tr>
<tr class="separator:a970a2840de7a34b27a907b647ccdec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359bfb622fcaed9ec68f61754c3951e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a359bfb622fcaed9ec68f61754c3951e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a359bfb622fcaed9ec68f61754c3951e5">More...</a><br /></td></tr>
<tr class="separator:a359bfb622fcaed9ec68f61754c3951e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23357c38f4358e1bd4b0127ff1451092"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a23357c38f4358e1bd4b0127ff1451092"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a23357c38f4358e1bd4b0127ff1451092">More...</a><br /></td></tr>
<tr class="separator:a23357c38f4358e1bd4b0127ff1451092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3688e4e85105c3d4855a40745da3a34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:aa3688e4e85105c3d4855a40745da3a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#aa3688e4e85105c3d4855a40745da3a34">More...</a><br /></td></tr>
<tr class="separator:aa3688e4e85105c3d4855a40745da3a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a50f833a9c69ca7e67c42d9ee93d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a19a50f833a9c69ca7e67c42d9ee93d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a19a50f833a9c69ca7e67c42d9ee93d6a">More...</a><br /></td></tr>
<tr class="separator:a19a50f833a9c69ca7e67c42d9ee93d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca643b3153625b5cdeabe1d1063fb86b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:aca643b3153625b5cdeabe1d1063fb86b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#aca643b3153625b5cdeabe1d1063fb86b">More...</a><br /></td></tr>
<tr class="separator:aca643b3153625b5cdeabe1d1063fb86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab754b6e4de324239cb46a3140e68a6a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:ab754b6e4de324239cb46a3140e68a6a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#ab754b6e4de324239cb46a3140e68a6a3">More...</a><br /></td></tr>
<tr class="separator:ab754b6e4de324239cb46a3140e68a6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45045c7fb7f2e0170b539b9e7188510d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a45045c7fb7f2e0170b539b9e7188510d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#a45045c7fb7f2e0170b539b9e7188510d">More...</a><br /></td></tr>
<tr class="separator:a45045c7fb7f2e0170b539b9e7188510d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cb077b0350ce221b5a5ceb1dcda04c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ad2cb077b0350ce221b5a5ceb1dcda04c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d6/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d564_1_1_0d578.html#ad2cb077b0350ce221b5a5ceb1dcda04c">More...</a><br /></td></tr>
<tr class="separator:ad2cb077b0350ce221b5a5ceb1dcda04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ddd5bae4c53f1a95b165872935ead8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae1ddd5bae4c53f1a95b165872935ead8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b055ae03b0290e6c2dfc34db66a519"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:af5b055ae03b0290e6c2dfc34db66a519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae90d186768a8ed7370f0225e77049cf7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae90d186768a8ed7370f0225e77049cf7">EAX</a></td></tr>
<tr class="separator:ae90d186768a8ed7370f0225e77049cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae826f9a9f53ae316f9a2477d9eef08eb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aba28ac1cc89619ad540addaa12e13def"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a55b0fd0e22e75493a17836c0141696a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a55b0fd0e22e75493a17836c0141696a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../df/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d569_1_1_0d610.html#a55b0fd0e22e75493a17836c0141696a9">More...</a><br /></td></tr>
<tr class="separator:a55b0fd0e22e75493a17836c0141696a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e203e3478aeaa56d35ad17276dc35f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a52e203e3478aeaa56d35ad17276dc35f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d569_1_1_0d610.html#a52e203e3478aeaa56d35ad17276dc35f">More...</a><br /></td></tr>
<tr class="separator:a52e203e3478aeaa56d35ad17276dc35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba28ac1cc89619ad540addaa12e13def"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aba28ac1cc89619ad540addaa12e13def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f8b58191cc758ed2b830316d8776531"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a9f8b58191cc758ed2b830316d8776531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae826f9a9f53ae316f9a2477d9eef08eb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae826f9a9f53ae316f9a2477d9eef08eb">EBX</a></td></tr>
<tr class="separator:ae826f9a9f53ae316f9a2477d9eef08eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa073c4b26c0e7d51e65dddf20bd3c48a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a567913c3139a9263605b025583bfc764"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab86d4c32aba37bc042ff48f4a022da62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ab86d4c32aba37bc042ff48f4a022da62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d99/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d572_1_1_0d618.html#ab86d4c32aba37bc042ff48f4a022da62">More...</a><br /></td></tr>
<tr class="separator:ab86d4c32aba37bc042ff48f4a022da62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567913c3139a9263605b025583bfc764"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a567913c3139a9263605b025583bfc764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37a1d058d939b0db84cec27f8f483f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ad37a1d058d939b0db84cec27f8f483f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa073c4b26c0e7d51e65dddf20bd3c48a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa073c4b26c0e7d51e65dddf20bd3c48a">ECX</a></td></tr>
<tr class="separator:aa073c4b26c0e7d51e65dddf20bd3c48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a1227be3c178cbbd42b052f784a009"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8c7748a3f9303835e9348df8364e9f86"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a53231a6a7c38d38d1d1c2be68a811564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a53231a6a7c38d38d1d1c2be68a811564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d16/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d575_1_1_0d620.html#a53231a6a7c38d38d1d1c2be68a811564">More...</a><br /></td></tr>
<tr class="separator:a53231a6a7c38d38d1d1c2be68a811564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b891dab98e8e7a3f7f023d284ef98e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a5b891dab98e8e7a3f7f023d284ef98e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d4/d16/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d575_1_1_0d620.html#a5b891dab98e8e7a3f7f023d284ef98e5">More...</a><br /></td></tr>
<tr class="separator:a5b891dab98e8e7a3f7f023d284ef98e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020476b228b886ac4d1326b79a313f1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a020476b228b886ac4d1326b79a313f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d4/d16/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d575_1_1_0d620.html#a020476b228b886ac4d1326b79a313f1c">More...</a><br /></td></tr>
<tr class="separator:a020476b228b886ac4d1326b79a313f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6765039f9d7a66c4878bcfd711ad347"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:af6765039f9d7a66c4878bcfd711ad347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d16/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d575_1_1_0d620.html#af6765039f9d7a66c4878bcfd711ad347">More...</a><br /></td></tr>
<tr class="separator:af6765039f9d7a66c4878bcfd711ad347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4238d8064312d9d27995762138356626"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a4238d8064312d9d27995762138356626"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d4/d16/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d575_1_1_0d620.html#a4238d8064312d9d27995762138356626">More...</a><br /></td></tr>
<tr class="separator:a4238d8064312d9d27995762138356626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99025ff5a31b337539b5b1da7f42a97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:aa99025ff5a31b337539b5b1da7f42a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d16/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d575_1_1_0d620.html#aa99025ff5a31b337539b5b1da7f42a97">More...</a><br /></td></tr>
<tr class="separator:aa99025ff5a31b337539b5b1da7f42a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7748a3f9303835e9348df8364e9f86"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8c7748a3f9303835e9348df8364e9f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ab26bf21b887444c2c8806c6fb9a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab1ab26bf21b887444c2c8806c6fb9a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a1227be3c178cbbd42b052f784a009"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae1a1227be3c178cbbd42b052f784a009">EDX</a></td></tr>
<tr class="separator:ae1a1227be3c178cbbd42b052f784a009"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae90d186768a8ed7370f0225e77049cf7">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae826f9a9f53ae316f9a2477d9eef08eb">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa073c4b26c0e7d51e65dddf20bd3c48a">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae1a1227be3c178cbbd42b052f784a009">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aa073c4b26c0e7d51e65dddf20bd3c48a"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa073c4b26c0e7d51e65dddf20bd3c48a">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@572 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ae1a1227be3c178cbbd42b052f784a009"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae1a1227be3c178cbbd42b052f784a009">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@575 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ae826f9a9f53ae316f9a2477d9eef08eb"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae826f9a9f53ae316f9a2477d9eef08eb">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@569 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ae90d186768a8ed7370f0225e77049cf7"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae90d186768a8ed7370f0225e77049cf7">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@564 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae90d186768a8ed7370f0225e77049cf7">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae826f9a9f53ae316f9a2477d9eef08eb">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa073c4b26c0e7d51e65dddf20bd3c48a">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae1a1227be3c178cbbd42b052f784a009">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ae90d186768a8ed7370f0225e77049cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae90d186768a8ed7370f0225e77049cf7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ae826f9a9f53ae316f9a2477d9eef08eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae826f9a9f53ae316f9a2477d9eef08eb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aa073c4b26c0e7d51e65dddf20bd3c48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa073c4b26c0e7d51e65dddf20bd3c48a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ae1a1227be3c178cbbd42b052f784a009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a1227be3c178cbbd42b052f784a009">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
