// Seed: 3460941961
module module_0;
endmodule
module module_1 #(
    parameter id_5 = 32'd59
) (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    output tri id_3,
    input uwire id_4,
    input uwire _id_5,
    input supply0 id_6,
    output supply1 id_7
);
  logic [id_5 : -1 'b0] id_9 = id_2;
  assign id_7 = -1;
  module_0 modCall_1 ();
  assign id_3 = 1'd0;
endmodule
module module_2 #(
    parameter id_2 = 32'd58,
    parameter id_6 = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  wire [id_2 : -1] id_5;
  wire _id_6;
  and primCall (id_3, id_5, id_7);
  wire id_7[1 : id_6];
  module_0 modCall_1 ();
endmodule
