INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_receivier/project_receivier.srcs/sources_1/new/work.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_receivier/project_receivier.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_receiver_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_receivier/project_receivier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
