Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jul  5 16:39:59 2022
| Host         : fpga-dev running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file edt_zcu106_wrapper_control_sets_placed.rpt
| Design       : edt_zcu106_wrapper
| Device       : xczu7ev
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    76 |
|    Minimum number of control sets                        |    76 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    76 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             182 |           66 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             180 |           52 |
| Yes          | No                    | No                     |             532 |           84 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             282 |           91 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                                                        Enable Signal                                                                       |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_3                                       |                1 |              1 |         1.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0      | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                1 |              1 |         1.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_2                                       |                1 |              1 |         1.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                              | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                1 |              2 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                          |                                                                                                                              |                1 |              2 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r_reg[0]                 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                2 |              2 |         1.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                 | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                1 |              2 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                          |                1 |              2 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                             |                1 |              2 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                1 |              2 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                              | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                1 |              2 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                              | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                1 |              2 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                       |                1 |              3 |         3.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                     | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                1 |              3 |         3.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                3 |              3 |         1.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                     | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                1 |              3 |         3.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                        | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                1 |              3 |         3.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                              |                1 |              4 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                |                3 |              4 |         1.33 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0      | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                1 |              4 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                            |                2 |              4 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                            |                1 |              4 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE027_out                                                                             | edt_zcu106_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                          |                1 |              4 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                          |                1 |              4 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                               |                3 |              4 |         1.33 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                              |                1 |              4 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                          |                1 |              4 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0             | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                1 |              5 |         5.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                         |                2 |              5 |         2.50 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                2 |              5 |         2.50 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                               | edt_zcu106_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                    |                1 |              6 |         6.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                             |                1 |              6 |         6.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                          | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                               |                2 |              7 |         3.50 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                2 |              8 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                         |                2 |              8 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE0_out                                                                                              | edt_zcu106_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                          |                5 |              8 |         1.60 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE1_out                                                                                              | edt_zcu106_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                          |                4 |              8 |         2.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                 | edt_zcu106_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                          |                3 |              8 |         2.67 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I_0                                                                      | edt_zcu106_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                          |                2 |              8 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE018_out                                                                             | edt_zcu106_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                          |                8 |              8 |         1.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                              |                5 |              9 |         1.80 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                              |                5 |              9 |         1.80 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]               |                                                                                                                              |                3 |              9 |         3.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2[0] |                                                                                                                              |                4 |              9 |         2.25 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                              |                4 |              9 |         2.25 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_3[0] |                                                                                                                              |                5 |              9 |         1.80 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                3 |              9 |         3.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                              |                5 |              9 |         1.80 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]               |                                                                                                                              |                4 |              9 |         2.25 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                    | edt_zcu106_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                          |                7 |              9 |         1.29 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                3 |              9 |         3.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                   |                5 |             13 |         2.60 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                              |                4 |             17 |         4.25 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                              |                3 |             18 |         6.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                              |                3 |             18 |         6.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                          |                7 |             18 |         2.57 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                9 |             23 |         2.56 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                9 |             23 |         2.56 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                 |                                                                                                                              |                2 |             24 |        12.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                              | edt_zcu106_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                   |               10 |             28 |         2.80 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                   | edt_zcu106_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                               |               32 |             32 |         1.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I_0                                                                      | edt_zcu106_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                          |                8 |             32 |         4.00 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                              |                6 |             34 |         5.67 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                    |                                                                                                                              |                8 |             35 |         4.38 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                     |                                                                                                                              |               11 |             35 |         3.18 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |               11 |             46 |         4.18 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                              |               10 |             51 |         5.10 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                              |               10 |             51 |         5.10 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            | edt_zcu106_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |               13 |             55 |         4.23 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                              |               15 |             61 |         4.07 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0] |                                                                                                                              |               16 |             61 |         3.81 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                              |               16 |             61 |         3.81 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 | edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                |                                                                                                                              |               15 |             61 |         4.07 |
|  edt_zcu106_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                            |                                                                                                                              |               67 |            183 |         2.73 |
+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


