// Seed: 1966341643
module module_0 #(
    parameter id_2 = 32'd96,
    parameter id_3 = 32'd67
) (
    input wor id_0
);
  supply1 _id_2 = 1'b0, _id_3;
  wire id_4;
  wire [id_2 : id_3] id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd26
) (
    output wor   id_0
    , id_6,
    output logic id_1,
    input  wand  id_2,
    input  tri   id_3,
    input  wire  _id_4
);
  assign id_6[1] = id_2 & id_2;
  always_comb id_1 = #1 id_4;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_3 = 0;
  always id_1 = id_4;
  logic [id_4 : -1] id_7;
  wire id_8;
endmodule
