{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664003054749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664003054761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 12:34:14 2022 " "Processing started: Sat Sep 24 12:34:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664003054761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664003054761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_S -c ALU_S " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_S -c ALU_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664003054761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664003055128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664003055128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_s.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_S " "Found entity 1: ALU_S" {  } { { "ALU_S.v" "" { Text "D:/Projects/ROBOTICS-COMP/PERSONAL/ALU_S/ALU_S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664003062648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664003062648 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "y ALU_S.v(22) " "Verilog HDL Procedural Assignment error at ALU_S.v(22): object \"y\" on left-hand side of assignment must have a variable data type" {  } { { "ALU_S.v" "" { Text "D:/Projects/ROBOTICS-COMP/PERSONAL/ALU_S/ALU_S.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1664003062648 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "carry ALU_S.v(23) " "Verilog HDL Procedural Assignment error at ALU_S.v(23): object \"carry\" on left-hand side of assignment must have a variable data type" {  } { { "ALU_S.v" "" { Text "D:/Projects/ROBOTICS-COMP/PERSONAL/ALU_S/ALU_S.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1664003062648 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "zero ALU_S.v(24) " "Verilog HDL Procedural Assignment error at ALU_S.v(24): object \"zero\" on left-hand side of assignment must have a variable data type" {  } { { "ALU_S.v" "" { Text "D:/Projects/ROBOTICS-COMP/PERSONAL/ALU_S/ALU_S.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1664003062648 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "y ALU_S.v(30) " "Verilog HDL Procedural Assignment error at ALU_S.v(30): object \"y\" on left-hand side of assignment must have a variable data type" {  } { { "ALU_S.v" "" { Text "D:/Projects/ROBOTICS-COMP/PERSONAL/ALU_S/ALU_S.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1664003062648 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "carry ALU_S.v(31) " "Verilog HDL Procedural Assignment error at ALU_S.v(31): object \"carry\" on left-hand side of assignment must have a variable data type" {  } { { "ALU_S.v" "" { Text "D:/Projects/ROBOTICS-COMP/PERSONAL/ALU_S/ALU_S.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1664003062648 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "zero ALU_S.v(32) " "Verilog HDL Procedural Assignment error at ALU_S.v(32): object \"zero\" on left-hand side of assignment must have a variable data type" {  } { { "ALU_S.v" "" { Text "D:/Projects/ROBOTICS-COMP/PERSONAL/ALU_S/ALU_S.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1664003062648 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664003062701 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 24 12:34:22 2022 " "Processing ended: Sat Sep 24 12:34:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664003062701 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664003062701 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664003062701 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664003062701 ""}
