module half_subtractor(
    input a, b,
    output diff, borrow
);
    assign diff = a ^ b;  // XOR gate
    assign borrow = ~a & b; // NOT and AND gate
endmodule

module full_subtractor(
    input a, b, bin,
    output diff, borrow
);
    wire diff1, borrow1, borrow2;

    half_subtractor hs1(a, b, diff1, borrow1);
    half_subtractor hs2(diff1, bin, diff, borrow2);
    assign borrow = borrow1 | borrow2; // OR gate
endmodule
