C:/Users/Aadhithan/Documents/Verilog_labs/lab3/tb/mux4_1_tb.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab3/tb/mux4_1_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module mux4_1_tb

Top level modules:
	mux4_1_tb

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/lab3/rtl/mux4_1.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab3/rtl/mux4_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module mux4_1

Top level modules:
	mux4_1

} {} {}}
