<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ibmpc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="motherboard.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="motherboard.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="motherboard.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="motherboard.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="motherboard.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="motherboard.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="motherboard.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="motherboard_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="motherboard_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="motherboard_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sheet1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sheet1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sheet1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sheet10.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sheet10.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="sheet10.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sheet10.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1414100468" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1414100468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414100468" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7573836444929256284" xil_pn:start_ts="1414100468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414102768" xil_pn:in_ck="1342202617570588963" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4337933953473368477" xil_pn:start_ts="1414102768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/attrram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/attrram.v"/>
      <outfile xil_pn:name="ipcore_dir/charcore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/charcore.v"/>
      <outfile xil_pn:name="ipcore_dir/charram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/charram.v"/>
      <outfile xil_pn:name="ipcore_dir/ramcore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ramcore.v"/>
      <outfile xil_pn:name="ipcore_dir/romcore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/romcore.v"/>
    </transform>
    <transform xil_pn:end_ts="1414100468" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1414100468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414100468" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4629535989265557650" xil_pn:start_ts="1414100468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414100468" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1414100468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414100468" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2435419755958157421" xil_pn:start_ts="1414100468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414178391" xil_pn:in_ck="-208983512326176176" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="5331973343451962537" xil_pn:start_ts="1414178387">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="motherboard.lso"/>
      <outfile xil_pn:name="motherboard.ngr"/>
      <outfile xil_pn:name="motherboard.prj"/>
      <outfile xil_pn:name="motherboard.syr"/>
      <outfile xil_pn:name="motherboard.xst"/>
      <outfile xil_pn:name="motherboard_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1414100473" xil_pn:in_ck="2397722867505179778" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5814941763331995879" xil_pn:start_ts="1414100473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414102716" xil_pn:in_ck="-6673769477026724471" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="1627247534842921643" xil_pn:start_ts="1414102715">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
