TimeQuest Timing Analyzer report for project
Thu Nov 24 17:13:24 2011
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'CLOCK_50_I'
 11. Slow Model Setup: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'CLOCK_50_I'
 13. Slow Model Hold: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 14. Slow Model Minimum Pulse Width: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50_I'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Output Enable Times
 21. Minimum Output Enable Times
 22. Output Disable Times
 23. Minimum Output Disable Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 30. Fast Model Setup: 'CLOCK_50_I'
 31. Fast Model Hold: 'CLOCK_50_I'
 32. Fast Model Hold: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 33. Fast Model Minimum Pulse Width: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 34. Fast Model Minimum Pulse Width: 'CLOCK_50_I'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Multicorner Timing Analysis Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; project                                          ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+------------------------------------------------------------+--------------------------------------------------------------+
; CLOCK_50_I                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                            ; { CLOCK_50_I }                                               ;
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50_I ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|inclk[0] ; { SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+------------------------------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 54.22 MHz ; 54.22 MHz       ; CLOCK_50_I ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                         ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50_I                                               ; 1.556 ; 0.000         ;
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 2.579 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50_I                                               ; 0.391 ; 0.000         ;
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 7.191 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 4.000 ; 0.000         ;
; CLOCK_50_I                                               ; 7.500 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50_I'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 1.556 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.402     ;
; 1.556 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.402     ;
; 1.556 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.402     ;
; 1.556 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.402     ;
; 1.556 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.402     ;
; 1.556 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.402     ;
; 1.556 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.402     ;
; 1.556 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.402     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.557 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.401     ;
; 1.566 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.392     ;
; 1.566 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.392     ;
; 1.566 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.392     ;
; 1.566 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.392     ;
; 1.566 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.392     ;
; 1.566 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.392     ;
; 1.566 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.392     ;
; 1.566 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.392     ;
; 1.567 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.391     ;
; 1.567 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.391     ;
; 1.567 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.391     ;
; 1.567 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.391     ;
; 1.567 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.391     ;
; 1.567 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.391     ;
; 1.567 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.391     ;
; 1.567 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.391     ;
; 1.568 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.390     ;
; 1.568 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.390     ;
; 1.568 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.390     ;
; 1.568 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.390     ;
; 1.568 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.390     ;
; 1.568 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.390     ;
; 1.568 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.390     ;
; 1.568 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.390     ;
; 1.569 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.389     ;
; 1.569 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.389     ;
; 1.569 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.389     ;
; 1.569 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.389     ;
; 1.569 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.389     ;
; 1.569 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.389     ;
; 1.569 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.389     ;
; 1.569 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.078     ; 18.389     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_even[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_even[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_even[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_even[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_even[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_even[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_even[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_even[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_even[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_even[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_even[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_even[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_even[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_even[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_even[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.691 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_even[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.258     ;
; 1.692 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.257     ;
; 1.692 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.257     ;
; 1.692 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.257     ;
; 1.692 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.257     ;
; 1.692 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.257     ;
; 1.692 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.257     ;
; 1.692 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.257     ;
; 1.692 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.257     ;
; 1.693 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_even[5] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.256     ;
; 1.693 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_even[5] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.256     ;
; 1.693 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_even[5] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.256     ;
; 1.693 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_even[5] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.256     ;
; 1.693 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_even[5] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.256     ;
; 1.693 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_even[5] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.256     ;
; 1.693 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_even[5] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.256     ;
; 1.693 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_even[5] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.256     ;
; 1.710 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_even[3] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.239     ;
; 1.710 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_even[3] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.239     ;
; 1.710 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_even[3] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.239     ;
; 1.710 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_even[3] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.087     ; 18.239     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                  ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 2.579 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.310      ; 2.767      ;
; 2.579 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.310      ; 2.767      ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50_I'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; mil2_FSM:mil2_unit|f_CxS                                                    ; mil2_FSM:mil2_unit|f_CxS                                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|f_fetch_box                                              ; mil2_FSM:mil2_unit|f_fetch_box                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[0]                                          ; mil2_FSM:mil2_unit|random_count[0]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[1]                                          ; mil2_FSM:mil2_unit|random_count[1]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[5]                                          ; mil2_FSM:mil2_unit|random_count[5]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[3]                                          ; mil2_FSM:mil2_unit|random_count[3]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[4]                                          ; mil2_FSM:mil2_unit|random_count[4]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[2]                                          ; mil2_FSM:mil2_unit|random_count[2]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[11]                                         ; mil2_FSM:mil2_unit|random_count[11]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[10]                                         ; mil2_FSM:mil2_unit|random_count[10]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[13]                                         ; mil2_FSM:mil2_unit|random_count[13]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[12]                                         ; mil2_FSM:mil2_unit|random_count[12]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[8]                                          ; mil2_FSM:mil2_unit|random_count[8]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[7]                                          ; mil2_FSM:mil2_unit|random_count[7]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[6]                                          ; mil2_FSM:mil2_unit|random_count[6]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[9]                                          ; mil2_FSM:mil2_unit|random_count[9]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[15]                                         ; mil2_FSM:mil2_unit|random_count[15]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[14]                                         ; mil2_FSM:mil2_unit|random_count[14]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[17]                                         ; mil2_FSM:mil2_unit|random_count[17]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|random_count[16]                                         ; mil2_FSM:mil2_unit|random_count[16]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|f_CtxT_done                                              ; mil2_FSM:mil2_unit|f_CtxT_done                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|fetch_count[2]                                           ; mil2_FSM:mil2_unit|fetch_count[2]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|S_write_count_2[3]                                       ; mil2_FSM:mil2_unit|S_write_count_2[3]                                       ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|S_write_count_2[2]                                       ; mil2_FSM:mil2_unit|S_write_count_2[2]                                       ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|S_write_count[0]                                         ; mil2_FSM:mil2_unit|S_write_count[0]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|S_write_count_2[4]                                       ; mil2_FSM:mil2_unit|S_write_count_2[4]                                       ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|S_write_count[1]                                         ; mil2_FSM:mil2_unit|S_write_count[1]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|write_y_ext_count[0]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[0]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|write_y_ext_count[1]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[1]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|y_ext_count[0]                                           ; mil2_FSM:mil2_unit|y_ext_count[0]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|y_ext_count[1]                                           ; mil2_FSM:mil2_unit|y_ext_count[1]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|write_y_ext_count[2]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[2]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|write_y_ext_count[3]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[3]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|y_ext_count[2]                                           ; mil2_FSM:mil2_unit|y_ext_count[2]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|y_ext_count[3]                                           ; mil2_FSM:mil2_unit|y_ext_count[3]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|write_y_ext_count[4]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[4]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|y_ext_count[4]                                           ; mil2_FSM:mil2_unit|y_ext_count[4]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~9   ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~9   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8   ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                            ; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                            ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty         ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top_state[2]                                                                ; top_state[2]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top_state[0]                                                                ; top_state[0]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                           ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|finish                                                   ; mil1_FSM:mil1_unit|finish                                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|new_line_count[1]                             ; UART_SRAM_interface:UART_unit|new_line_count[1]                             ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|new_line_count[0]                             ; UART_SRAM_interface:UART_unit|new_line_count[0]                             ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PB_Controller:PB_unit|clock_1kHz                                            ; PB_Controller:PB_unit|clock_1kHz                                            ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; M1_start                                                                    ; M1_start                                                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|m1_state~37                                              ; mil1_FSM:mil1_unit|m1_state~37                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|m1_state~34                                              ; mil1_FSM:mil1_unit|m1_state~34                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                               ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                               ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable          ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|ram1_wren_B                                              ; mil2_FSM:mil2_unit|ram1_wren_B                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[16]                                               ; mil1_FSM:mil1_unit|G_even[16]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[16]                                                ; mil1_FSM:mil1_unit|B_odd[16]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[31]                                                ; mil1_FSM:mil1_unit|B_odd[31]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|csc_const_select[1]                                      ; mil1_FSM:mil1_unit|csc_const_select[1]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[16]                                                ; mil1_FSM:mil1_unit|R_odd[16]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[31]                                                ; mil1_FSM:mil1_unit|R_odd[31]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[30]                                                ; mil1_FSM:mil1_unit|B_odd[30]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|S_write_count[2]                                         ; mil2_FSM:mil2_unit|S_write_count[2]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|S_write_count[3]                                         ; mil2_FSM:mil2_unit|S_write_count[3]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|S_write_count[4]                                         ; mil2_FSM:mil2_unit|S_write_count[4]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[31]                                               ; mil1_FSM:mil1_unit|G_even[31]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[26]                                               ; mil1_FSM:mil1_unit|G_even[26]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[27]                                               ; mil1_FSM:mil1_unit|G_even[27]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[25]                                               ; mil1_FSM:mil1_unit|G_even[25]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[24]                                               ; mil1_FSM:mil1_unit|G_even[24]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[28]                                               ; mil1_FSM:mil1_unit|G_even[28]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[30]                                               ; mil1_FSM:mil1_unit|G_even[30]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[29]                                               ; mil1_FSM:mil1_unit|G_even[29]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[30]                                                ; mil1_FSM:mil1_unit|R_odd[30]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[24]                                                ; mil1_FSM:mil1_unit|B_odd[24]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[25]                                                ; mil1_FSM:mil1_unit|B_odd[25]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[26]                                                ; mil1_FSM:mil1_unit|B_odd[26]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[27]                                                ; mil1_FSM:mil1_unit|B_odd[27]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[28]                                                ; mil1_FSM:mil1_unit|B_odd[28]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[29]                                                ; mil1_FSM:mil1_unit|B_odd[29]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|csc_const_select[2]                                      ; mil1_FSM:mil1_unit|csc_const_select[2]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|csc_const_select[0]                                      ; mil1_FSM:mil1_unit|csc_const_select[0]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|csc_odd_val_select~2                                     ; mil1_FSM:mil1_unit|csc_odd_val_select~2                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|csc_odd_val_select~3                                     ; mil1_FSM:mil1_unit|csc_odd_val_select~3                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|ACC_V[8]                                                 ; mil1_FSM:mil1_unit|ACC_V[8]                                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[23]                                               ; mil1_FSM:mil1_unit|G_even[23]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[28]                                                ; mil1_FSM:mil1_unit|R_odd[28]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[29]                                                ; mil1_FSM:mil1_unit|R_odd[29]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[24]                                                ; mil1_FSM:mil1_unit|R_odd[24]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[27]                                                ; mil1_FSM:mil1_unit|R_odd[27]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[26]                                                ; mil1_FSM:mil1_unit|R_odd[26]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[25]                                                ; mil1_FSM:mil1_unit|R_odd[25]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|B_odd[23]                                                ; mil1_FSM:mil1_unit|B_odd[23]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil2_FSM:mil2_unit|ram2_wren_A                                              ; mil2_FSM:mil2_unit|ram2_wren_A                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|ACC_U[8]                                                 ; mil1_FSM:mil1_unit|ACC_U[8]                                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|G_even[22]                                               ; mil1_FSM:mil1_unit|G_even[22]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mil1_FSM:mil1_unit|R_odd[23]                                                ; mil1_FSM:mil1_unit|R_odd[23]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                   ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 7.191 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; -5.000       ; 0.310      ; 2.767      ;
; 7.191 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; -5.000       ; 0.310      ; 2.767      ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Fall       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Fall       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|SRAM_LB_N_O|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|SRAM_LB_N_O|clk                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50_I'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg8  ;
+-------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; 4.351  ; 4.351  ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; 4.351  ; 4.351  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 5.158  ; 5.158  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 4.613  ; 4.613  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 4.643  ; 4.643  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 4.707  ; 4.707  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 4.867  ; 4.867  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 4.796  ; 4.796  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 4.731  ; 4.731  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 4.620  ; 4.620  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 4.907  ; 4.907  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 4.890  ; 4.890  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 5.158  ; 5.158  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 4.973  ; 4.973  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 5.092  ; 5.092  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 4.686  ; 4.686  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 4.975  ; 4.975  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 4.835  ; 4.835  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 4.613  ; 4.613  ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; 12.072 ; 12.072 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; 12.072 ; 12.072 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; 6.789  ; 6.789  ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; 2.421  ; 2.421  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; -4.121 ; -4.121 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; -4.121 ; -4.121 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; -4.383 ; -4.383 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; -4.383 ; -4.383 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; -4.413 ; -4.413 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; -4.477 ; -4.477 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; -4.637 ; -4.637 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; -4.566 ; -4.566 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; -4.501 ; -4.501 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; -4.390 ; -4.390 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; -4.677 ; -4.677 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; -4.660 ; -4.660 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; -4.928 ; -4.928 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; -4.743 ; -4.743 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; -4.862 ; -4.862 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; -4.456 ; -4.456 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; -4.745 ; -4.745 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; -4.605 ; -4.605 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; -4.383 ; -4.383 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; -5.348 ; -5.348 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; -5.348 ; -5.348 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; -4.682 ; -4.682 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; -2.191 ; -2.191 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+--------------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------------------+------------+--------+--------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]           ; CLOCK_50_I ; 12.558 ; 12.558 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]          ; CLOCK_50_I ; 10.671 ; 10.671 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]          ; CLOCK_50_I ; 10.138 ; 10.138 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]          ; CLOCK_50_I ; 11.207 ; 11.207 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]          ; CLOCK_50_I ; 7.147  ; 7.147  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]          ; CLOCK_50_I ; 6.969  ; 6.969  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]          ; CLOCK_50_I ; 6.964  ; 6.964  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]          ; CLOCK_50_I ; 6.952  ; 6.952  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]          ; CLOCK_50_I ; 12.558 ; 12.558 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]          ; CLOCK_50_I ; 8.489  ; 8.489  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[0][*]  ; CLOCK_50_I ; 13.633 ; 13.633 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ; 13.412 ; 13.412 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ; 13.281 ; 13.281 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ; 13.286 ; 13.286 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ; 13.350 ; 13.350 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ; 13.601 ; 13.601 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ; 13.633 ; 13.633 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ; 13.619 ; 13.619 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[1][*]  ; CLOCK_50_I ; 15.690 ; 15.690 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ; 15.432 ; 15.432 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ; 15.006 ; 15.006 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ; 15.142 ; 15.142 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ; 14.513 ; 14.513 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ; 15.690 ; 15.690 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ; 15.225 ; 15.225 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ; 14.276 ; 14.276 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[2][*]  ; CLOCK_50_I ; 14.485 ; 14.485 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ; 13.648 ; 13.648 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ; 13.592 ; 13.592 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ; 14.286 ; 14.286 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ; 13.691 ; 13.691 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ; 14.485 ; 14.485 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ; 14.447 ; 14.447 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ; 14.428 ; 14.428 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[3][*]  ; CLOCK_50_I ; 15.236 ; 15.236 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ; 14.825 ; 14.825 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ; 14.973 ; 14.973 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][3] ; CLOCK_50_I ; 14.368 ; 14.368 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ; 14.199 ; 14.199 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][5] ; CLOCK_50_I ; 15.236 ; 15.236 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][6] ; CLOCK_50_I ; 12.253 ; 12.253 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[4][*]  ; CLOCK_50_I ; 12.733 ; 12.733 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][0] ; CLOCK_50_I ; 11.948 ; 11.948 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][1] ; CLOCK_50_I ; 12.733 ; 12.733 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][2] ; CLOCK_50_I ; 12.206 ; 12.206 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][3] ; CLOCK_50_I ; 12.239 ; 12.239 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][4] ; CLOCK_50_I ; 12.667 ; 12.667 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][5] ; CLOCK_50_I ; 9.352  ; 9.352  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][6] ; CLOCK_50_I ; 9.047  ; 9.047  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[5][*]  ; CLOCK_50_I ; 10.445 ; 10.445 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][0] ; CLOCK_50_I ; 9.556  ; 9.556  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][1] ; CLOCK_50_I ; 9.944  ; 9.944  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][2] ; CLOCK_50_I ; 9.717  ; 9.717  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][3] ; CLOCK_50_I ; 10.346 ; 10.346 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][4] ; CLOCK_50_I ; 10.445 ; 10.445 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][5] ; CLOCK_50_I ; 9.797  ; 9.797  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][6] ; CLOCK_50_I ; 10.017 ; 10.017 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[6][*]  ; CLOCK_50_I ; 10.890 ; 10.890 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][0] ; CLOCK_50_I ; 10.281 ; 10.281 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][1] ; CLOCK_50_I ; 10.890 ; 10.890 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][2] ; CLOCK_50_I ; 9.680  ; 9.680  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][3] ; CLOCK_50_I ; 10.532 ; 10.532 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][4] ; CLOCK_50_I ; 9.894  ; 9.894  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][5] ; CLOCK_50_I ; 10.286 ; 10.286 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][6] ; CLOCK_50_I ; 10.118 ; 10.118 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[7][*]  ; CLOCK_50_I ; 10.408 ; 10.408 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][0] ; CLOCK_50_I ; 9.682  ; 9.682  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][1] ; CLOCK_50_I ; 10.408 ; 10.408 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][2] ; CLOCK_50_I ; 10.381 ; 10.381 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][3] ; CLOCK_50_I ; 8.985  ; 8.985  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][4] ; CLOCK_50_I ; 9.378  ; 9.378  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][5] ; CLOCK_50_I ; 9.315  ; 9.315  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][6] ; CLOCK_50_I ; 10.321 ; 10.321 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]        ; CLOCK_50_I ; 9.730  ; 9.730  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]       ; CLOCK_50_I ; 8.596  ; 8.596  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]       ; CLOCK_50_I ; 8.821  ; 8.821  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]       ; CLOCK_50_I ; 8.218  ; 8.218  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]       ; CLOCK_50_I ; 8.173  ; 8.173  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]       ; CLOCK_50_I ; 9.212  ; 9.212  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]       ; CLOCK_50_I ; 9.266  ; 9.266  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]       ; CLOCK_50_I ; 9.091  ; 9.091  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]       ; CLOCK_50_I ; 8.815  ; 8.815  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]       ; CLOCK_50_I ; 9.667  ; 9.667  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]       ; CLOCK_50_I ; 9.730  ; 9.730  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10]      ; CLOCK_50_I ; 9.633  ; 9.633  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11]      ; CLOCK_50_I ; 9.617  ; 9.617  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12]      ; CLOCK_50_I ; 9.143  ; 9.143  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13]      ; CLOCK_50_I ; 8.561  ; 8.561  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14]      ; CLOCK_50_I ; 9.061  ; 9.061  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15]      ; CLOCK_50_I ; 8.668  ; 8.668  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16]      ; CLOCK_50_I ; 9.018  ; 9.018  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17]      ; CLOCK_50_I ; 9.051  ; 9.051  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O              ; CLOCK_50_I ; 8.748  ; 8.748  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]          ; CLOCK_50_I ; 9.425  ; 9.425  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]         ; CLOCK_50_I ; 8.600  ; 8.600  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]         ; CLOCK_50_I ; 8.607  ; 8.607  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]         ; CLOCK_50_I ; 9.027  ; 9.027  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]         ; CLOCK_50_I ; 8.709  ; 8.709  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]         ; CLOCK_50_I ; 9.137  ; 9.137  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]         ; CLOCK_50_I ; 8.354  ; 8.354  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]         ; CLOCK_50_I ; 9.227  ; 9.227  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]         ; CLOCK_50_I ; 8.927  ; 8.927  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]         ; CLOCK_50_I ; 9.425  ; 9.425  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]         ; CLOCK_50_I ; 8.390  ; 8.390  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]        ; CLOCK_50_I ; 8.435  ; 8.435  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]        ; CLOCK_50_I ; 8.445  ; 8.445  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]        ; CLOCK_50_I ; 9.390  ; 9.390  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]        ; CLOCK_50_I ; 9.042  ; 9.042  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]        ; CLOCK_50_I ; 9.210  ; 9.210  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]        ; CLOCK_50_I ; 8.946  ; 8.946  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O              ; CLOCK_50_I ; 8.748  ; 8.748  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O              ; CLOCK_50_I ; 9.664  ; 9.664  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O              ; CLOCK_50_I ; 9.084  ; 9.084  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]            ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]           ; CLOCK_50_I ; 7.183  ; 7.183  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]           ; CLOCK_50_I ; 7.181  ; 7.181  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]           ; CLOCK_50_I ; 6.949  ; 6.949  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]           ; CLOCK_50_I ; 6.934  ; 6.934  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]           ; CLOCK_50_I ; 7.015  ; 7.015  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]           ; CLOCK_50_I ; 7.000  ; 7.000  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]           ; CLOCK_50_I ; 7.195  ; 7.195  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]           ; CLOCK_50_I ; 7.195  ; 7.195  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]           ; CLOCK_50_I ; 7.190  ; 7.190  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]           ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 6.457  ; 6.457  ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]           ; CLOCK_50_I ; 7.507  ; 7.507  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]          ; CLOCK_50_I ; 7.428  ; 7.428  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]          ; CLOCK_50_I ; 7.457  ; 7.457  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]          ; CLOCK_50_I ; 7.478  ; 7.478  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]          ; CLOCK_50_I ; 7.478  ; 7.478  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]          ; CLOCK_50_I ; 7.486  ; 7.486  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]          ; CLOCK_50_I ; 7.507  ; 7.507  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]          ; CLOCK_50_I ; 7.223  ; 7.223  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]          ; CLOCK_50_I ; 7.252  ; 7.252  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]          ; CLOCK_50_I ; 7.257  ; 7.257  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]          ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O              ; CLOCK_50_I ; 7.961  ; 7.961  ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]             ; CLOCK_50_I ; 7.763  ; 7.763  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]            ; CLOCK_50_I ; 7.694  ; 7.694  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]            ; CLOCK_50_I ; 7.681  ; 7.681  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]            ; CLOCK_50_I ; 7.746  ; 7.746  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]            ; CLOCK_50_I ; 7.703  ; 7.703  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]            ; CLOCK_50_I ; 7.720  ; 7.720  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]            ; CLOCK_50_I ; 7.763  ; 7.763  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]            ; CLOCK_50_I ; 7.680  ; 7.680  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]            ; CLOCK_50_I ; 7.703  ; 7.703  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]            ; CLOCK_50_I ; 7.519  ; 7.519  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]            ; CLOCK_50_I ; 7.461  ; 7.461  ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O              ; CLOCK_50_I ; 7.649  ; 7.649  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 6.457  ; 6.457  ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O              ; CLOCK_50_I ; 5.981  ; 5.981  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O              ; CLOCK_50_I ; 5.981  ; 5.981  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+--------------------------+------------+--------+--------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+--------------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------------------+------------+--------+--------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]           ; CLOCK_50_I ; 6.952  ; 6.952  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]          ; CLOCK_50_I ; 10.671 ; 10.671 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]          ; CLOCK_50_I ; 10.138 ; 10.138 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]          ; CLOCK_50_I ; 11.207 ; 11.207 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]          ; CLOCK_50_I ; 7.147  ; 7.147  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]          ; CLOCK_50_I ; 6.969  ; 6.969  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]          ; CLOCK_50_I ; 6.964  ; 6.964  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]          ; CLOCK_50_I ; 6.952  ; 6.952  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]          ; CLOCK_50_I ; 11.196 ; 11.196 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]          ; CLOCK_50_I ; 8.489  ; 8.489  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[0][*]  ; CLOCK_50_I ; 9.349  ; 9.349  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ; 9.501  ; 9.501  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ; 9.372  ; 9.372  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ; 9.349  ; 9.349  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ; 9.436  ; 9.436  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ; 9.692  ; 9.692  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ; 9.723  ; 9.723  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ; 9.709  ; 9.709  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[1][*]  ; CLOCK_50_I ; 10.100 ; 10.100 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ; 11.248 ; 11.248 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ; 10.826 ; 10.826 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ; 10.935 ; 10.935 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ; 10.333 ; 10.333 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ; 11.510 ; 11.510 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ; 11.044 ; 11.044 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ; 10.100 ; 10.100 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[2][*]  ; CLOCK_50_I ; 10.035 ; 10.035 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ; 10.091 ; 10.091 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ; 10.035 ; 10.035 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ; 10.756 ; 10.756 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ; 10.134 ; 10.134 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ; 10.928 ; 10.928 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ; 10.889 ; 10.889 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ; 10.871 ; 10.871 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[3][*]  ; CLOCK_50_I ; 9.066  ; 9.066  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ; 11.068 ; 11.068 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ; 11.217 ; 11.217 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][3] ; CLOCK_50_I ; 10.611 ; 10.611 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ; 11.282 ; 11.282 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][5] ; CLOCK_50_I ; 11.512 ; 11.512 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][6] ; CLOCK_50_I ; 9.066  ; 9.066  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[4][*]  ; CLOCK_50_I ; 8.747  ; 8.747  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][0] ; CLOCK_50_I ; 11.212 ; 11.212 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][1] ; CLOCK_50_I ; 12.000 ; 12.000 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][2] ; CLOCK_50_I ; 11.471 ; 11.471 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][3] ; CLOCK_50_I ; 11.505 ; 11.505 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][4] ; CLOCK_50_I ; 11.933 ; 11.933 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][5] ; CLOCK_50_I ; 9.052  ; 9.052  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][6] ; CLOCK_50_I ; 8.747  ; 8.747  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[5][*]  ; CLOCK_50_I ; 9.264  ; 9.264  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][0] ; CLOCK_50_I ; 9.264  ; 9.264  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][1] ; CLOCK_50_I ; 9.628  ; 9.628  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][2] ; CLOCK_50_I ; 9.399  ; 9.399  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][3] ; CLOCK_50_I ; 10.029 ; 10.029 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][4] ; CLOCK_50_I ; 10.157 ; 10.157 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][5] ; CLOCK_50_I ; 9.287  ; 9.287  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][6] ; CLOCK_50_I ; 9.501  ; 9.501  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[6][*]  ; CLOCK_50_I ; 8.917  ; 8.917  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][0] ; CLOCK_50_I ; 9.646  ; 9.646  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][1] ; CLOCK_50_I ; 10.255 ; 10.255 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][2] ; CLOCK_50_I ; 8.917  ; 8.917  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][3] ; CLOCK_50_I ; 9.906  ; 9.906  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][4] ; CLOCK_50_I ; 9.116  ; 9.116  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][5] ; CLOCK_50_I ; 9.506  ; 9.506  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][6] ; CLOCK_50_I ; 9.320  ; 9.320  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[7][*]  ; CLOCK_50_I ; 8.669  ; 8.669  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][0] ; CLOCK_50_I ; 9.025  ; 9.025  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][1] ; CLOCK_50_I ; 9.760  ; 9.760  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][2] ; CLOCK_50_I ; 9.676  ; 9.676  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][3] ; CLOCK_50_I ; 8.669  ; 8.669  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][4] ; CLOCK_50_I ; 9.062  ; 9.062  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][5] ; CLOCK_50_I ; 8.999  ; 8.999  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][6] ; CLOCK_50_I ; 10.002 ; 10.002 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]        ; CLOCK_50_I ; 8.173  ; 8.173  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]       ; CLOCK_50_I ; 8.596  ; 8.596  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]       ; CLOCK_50_I ; 8.821  ; 8.821  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]       ; CLOCK_50_I ; 8.218  ; 8.218  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]       ; CLOCK_50_I ; 8.173  ; 8.173  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]       ; CLOCK_50_I ; 9.212  ; 9.212  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]       ; CLOCK_50_I ; 9.266  ; 9.266  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]       ; CLOCK_50_I ; 9.091  ; 9.091  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]       ; CLOCK_50_I ; 8.815  ; 8.815  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]       ; CLOCK_50_I ; 9.667  ; 9.667  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]       ; CLOCK_50_I ; 9.730  ; 9.730  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10]      ; CLOCK_50_I ; 9.633  ; 9.633  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11]      ; CLOCK_50_I ; 9.617  ; 9.617  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12]      ; CLOCK_50_I ; 9.143  ; 9.143  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13]      ; CLOCK_50_I ; 8.561  ; 8.561  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14]      ; CLOCK_50_I ; 9.061  ; 9.061  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15]      ; CLOCK_50_I ; 8.668  ; 8.668  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16]      ; CLOCK_50_I ; 9.018  ; 9.018  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17]      ; CLOCK_50_I ; 9.051  ; 9.051  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O              ; CLOCK_50_I ; 8.748  ; 8.748  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]          ; CLOCK_50_I ; 8.354  ; 8.354  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]         ; CLOCK_50_I ; 8.600  ; 8.600  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]         ; CLOCK_50_I ; 8.607  ; 8.607  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]         ; CLOCK_50_I ; 9.027  ; 9.027  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]         ; CLOCK_50_I ; 8.709  ; 8.709  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]         ; CLOCK_50_I ; 9.137  ; 9.137  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]         ; CLOCK_50_I ; 8.354  ; 8.354  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]         ; CLOCK_50_I ; 9.227  ; 9.227  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]         ; CLOCK_50_I ; 8.927  ; 8.927  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]         ; CLOCK_50_I ; 9.425  ; 9.425  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]         ; CLOCK_50_I ; 8.390  ; 8.390  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]        ; CLOCK_50_I ; 8.435  ; 8.435  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]        ; CLOCK_50_I ; 8.445  ; 8.445  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]        ; CLOCK_50_I ; 9.390  ; 9.390  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]        ; CLOCK_50_I ; 9.042  ; 9.042  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]        ; CLOCK_50_I ; 9.210  ; 9.210  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]        ; CLOCK_50_I ; 8.946  ; 8.946  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O              ; CLOCK_50_I ; 8.748  ; 8.748  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O              ; CLOCK_50_I ; 9.664  ; 9.664  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O              ; CLOCK_50_I ; 8.552  ; 8.552  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]            ; CLOCK_50_I ; 6.934  ; 6.934  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]           ; CLOCK_50_I ; 7.183  ; 7.183  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]           ; CLOCK_50_I ; 7.181  ; 7.181  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]           ; CLOCK_50_I ; 6.949  ; 6.949  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]           ; CLOCK_50_I ; 6.934  ; 6.934  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]           ; CLOCK_50_I ; 7.015  ; 7.015  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]           ; CLOCK_50_I ; 7.000  ; 7.000  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]           ; CLOCK_50_I ; 7.195  ; 7.195  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]           ; CLOCK_50_I ; 7.195  ; 7.195  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]           ; CLOCK_50_I ; 7.190  ; 7.190  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]           ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 6.457  ; 6.457  ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]           ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]          ; CLOCK_50_I ; 7.428  ; 7.428  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]          ; CLOCK_50_I ; 7.457  ; 7.457  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]          ; CLOCK_50_I ; 7.478  ; 7.478  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]          ; CLOCK_50_I ; 7.478  ; 7.478  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]          ; CLOCK_50_I ; 7.486  ; 7.486  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]          ; CLOCK_50_I ; 7.507  ; 7.507  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]          ; CLOCK_50_I ; 7.223  ; 7.223  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]          ; CLOCK_50_I ; 7.252  ; 7.252  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]          ; CLOCK_50_I ; 7.257  ; 7.257  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]          ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O              ; CLOCK_50_I ; 7.961  ; 7.961  ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]             ; CLOCK_50_I ; 7.461  ; 7.461  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]            ; CLOCK_50_I ; 7.694  ; 7.694  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]            ; CLOCK_50_I ; 7.681  ; 7.681  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]            ; CLOCK_50_I ; 7.746  ; 7.746  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]            ; CLOCK_50_I ; 7.703  ; 7.703  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]            ; CLOCK_50_I ; 7.720  ; 7.720  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]            ; CLOCK_50_I ; 7.763  ; 7.763  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]            ; CLOCK_50_I ; 7.680  ; 7.680  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]            ; CLOCK_50_I ; 7.703  ; 7.703  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]            ; CLOCK_50_I ; 7.519  ; 7.519  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]            ; CLOCK_50_I ; 7.461  ; 7.461  ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O              ; CLOCK_50_I ; 7.649  ; 7.649  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 6.457  ; 6.457  ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O              ; CLOCK_50_I ; 5.981  ; 5.981  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O              ; CLOCK_50_I ; 5.981  ; 5.981  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+--------------------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+-------------------+------------+-------+------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 8.639 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 9.110 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 9.120 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 8.659 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 8.639 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 9.123 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 9.188 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 9.188 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 9.178 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 9.403 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 9.403 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 9.414 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 9.414 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 9.404 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 9.404 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 9.623 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 9.623 ;      ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-------+------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+-------------------+------------+-------+------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 8.639 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 9.110 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 9.120 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 8.659 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 8.639 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 9.123 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 9.188 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 9.188 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 9.178 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 9.403 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 9.403 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 9.414 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 9.414 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 9.404 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 9.404 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 9.623 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 9.623 ;      ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-------+------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Output Disable Times                                                                  ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; Data Port         ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 8.639     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 9.110     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 9.120     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 8.659     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 8.639     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 9.123     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 9.188     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 9.188     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 9.178     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 9.403     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 9.403     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 9.414     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 9.414     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 9.404     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 9.404     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 9.623     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 9.623     ;           ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                          ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; Data Port         ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 8.639     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 9.110     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 9.120     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 8.659     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 8.639     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 9.123     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 9.188     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 9.188     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 9.178     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 9.403     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 9.403     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 9.414     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 9.414     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 9.404     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 9.404     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 9.623     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 9.623     ;           ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                          ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 3.638  ; 0.000         ;
; CLOCK_50_I                                               ; 11.896 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50_I                                               ; 0.215 ; 0.000         ;
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 6.242 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 4.000 ; 0.000         ;
; CLOCK_50_I                                               ; 7.500 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                  ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 3.638 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.064      ; 1.458      ;
; 3.638 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.064      ; 1.458      ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50_I'                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 11.896 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.056      ;
; 11.896 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.056      ;
; 11.896 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.056      ;
; 11.896 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.056      ;
; 11.896 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.056      ;
; 11.896 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.056      ;
; 11.896 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.056      ;
; 11.896 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.056      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.897 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.055      ;
; 11.898 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.054      ;
; 11.898 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.054      ;
; 11.898 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.054      ;
; 11.898 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.054      ;
; 11.898 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.054      ;
; 11.898 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.054      ;
; 11.898 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.054      ;
; 11.898 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.054      ;
; 11.900 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.052      ;
; 11.900 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.052      ;
; 11.900 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.052      ;
; 11.900 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.052      ;
; 11.900 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.052      ;
; 11.900 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.052      ;
; 11.900 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.052      ;
; 11.900 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[3]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.052      ;
; 11.901 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.051      ;
; 11.901 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.051      ;
; 11.901 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.051      ;
; 11.901 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.051      ;
; 11.901 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.051      ;
; 11.901 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.051      ;
; 11.901 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.051      ;
; 11.901 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[6]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.051      ;
; 11.903 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.049      ;
; 11.903 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.049      ;
; 11.903 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.049      ;
; 11.903 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.049      ;
; 11.903 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.049      ;
; 11.903 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.049      ;
; 11.903 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.049      ;
; 11.903 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[2]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.049      ;
; 11.904 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.048      ;
; 11.904 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.048      ;
; 11.904 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.048      ;
; 11.904 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.048      ;
; 11.904 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.048      ;
; 11.904 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.048      ;
; 11.904 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.048      ;
; 11.904 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[5]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.080     ; 8.048      ;
; 11.973 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.995      ;
; 11.973 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.995      ;
; 11.973 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.995      ;
; 11.973 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.995      ;
; 11.973 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.995      ;
; 11.973 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.995      ;
; 11.973 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.995      ;
; 11.973 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[1]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.995      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[4]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.974 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[7]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.994      ;
; 11.975 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_we_reg       ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.993      ;
; 11.975 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg0 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.993      ;
; 11.975 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg1 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.993      ;
; 11.975 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg2 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.993      ;
; 11.975 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg3 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.993      ;
; 11.975 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg4 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.993      ;
; 11.975 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg5 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.993      ;
; 11.975 ; mil2_FSM:mil2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ram_block1a0~porta_address_reg6 ; mil1_FSM:mil1_unit|G_odd[0]  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.064     ; 7.993      ;
; 11.976 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_we_reg       ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.086     ; 7.970      ;
; 11.976 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg0 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.086     ; 7.970      ;
; 11.976 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg1 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.086     ; 7.970      ;
; 11.976 ; mil2_FSM:mil2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8~porta_address_reg2 ; mil1_FSM:mil1_unit|G_even[6] ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.086     ; 7.970      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50_I'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; mil2_FSM:mil2_unit|f_CxS                                                    ; mil2_FSM:mil2_unit|f_CxS                                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|f_fetch_box                                              ; mil2_FSM:mil2_unit|f_fetch_box                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[0]                                          ; mil2_FSM:mil2_unit|random_count[0]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[1]                                          ; mil2_FSM:mil2_unit|random_count[1]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[5]                                          ; mil2_FSM:mil2_unit|random_count[5]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[3]                                          ; mil2_FSM:mil2_unit|random_count[3]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[4]                                          ; mil2_FSM:mil2_unit|random_count[4]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[2]                                          ; mil2_FSM:mil2_unit|random_count[2]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[11]                                         ; mil2_FSM:mil2_unit|random_count[11]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[10]                                         ; mil2_FSM:mil2_unit|random_count[10]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[13]                                         ; mil2_FSM:mil2_unit|random_count[13]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[12]                                         ; mil2_FSM:mil2_unit|random_count[12]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[8]                                          ; mil2_FSM:mil2_unit|random_count[8]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[7]                                          ; mil2_FSM:mil2_unit|random_count[7]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[6]                                          ; mil2_FSM:mil2_unit|random_count[6]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[9]                                          ; mil2_FSM:mil2_unit|random_count[9]                                          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[15]                                         ; mil2_FSM:mil2_unit|random_count[15]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[14]                                         ; mil2_FSM:mil2_unit|random_count[14]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[17]                                         ; mil2_FSM:mil2_unit|random_count[17]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|random_count[16]                                         ; mil2_FSM:mil2_unit|random_count[16]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|f_CtxT_done                                              ; mil2_FSM:mil2_unit|f_CtxT_done                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|fetch_count[2]                                           ; mil2_FSM:mil2_unit|fetch_count[2]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|S_write_count_2[3]                                       ; mil2_FSM:mil2_unit|S_write_count_2[3]                                       ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|S_write_count_2[2]                                       ; mil2_FSM:mil2_unit|S_write_count_2[2]                                       ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|S_write_count[0]                                         ; mil2_FSM:mil2_unit|S_write_count[0]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|S_write_count_2[4]                                       ; mil2_FSM:mil2_unit|S_write_count_2[4]                                       ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|S_write_count[1]                                         ; mil2_FSM:mil2_unit|S_write_count[1]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|write_y_ext_count[0]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[0]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|write_y_ext_count[1]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[1]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|y_ext_count[0]                                           ; mil2_FSM:mil2_unit|y_ext_count[0]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|y_ext_count[1]                                           ; mil2_FSM:mil2_unit|y_ext_count[1]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|write_y_ext_count[2]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[2]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|write_y_ext_count[3]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[3]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|y_ext_count[2]                                           ; mil2_FSM:mil2_unit|y_ext_count[2]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|y_ext_count[3]                                           ; mil2_FSM:mil2_unit|y_ext_count[3]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|write_y_ext_count[4]                                     ; mil2_FSM:mil2_unit|write_y_ext_count[4]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|y_ext_count[4]                                           ; mil2_FSM:mil2_unit|y_ext_count[4]                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~9   ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~9   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8   ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                            ; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                            ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty         ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top_state[2]                                                                ; top_state[2]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top_state[0]                                                                ; top_state[0]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                           ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|finish                                                   ; mil1_FSM:mil1_unit|finish                                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|new_line_count[1]                             ; UART_SRAM_interface:UART_unit|new_line_count[1]                             ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|new_line_count[0]                             ; UART_SRAM_interface:UART_unit|new_line_count[0]                             ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PB_Controller:PB_unit|clock_1kHz                                            ; PB_Controller:PB_unit|clock_1kHz                                            ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; M1_start                                                                    ; M1_start                                                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|m1_state~37                                              ; mil1_FSM:mil1_unit|m1_state~37                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|m1_state~34                                              ; mil1_FSM:mil1_unit|m1_state~34                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                               ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                               ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable          ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|ram1_wren_B                                              ; mil2_FSM:mil2_unit|ram1_wren_B                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[16]                                               ; mil1_FSM:mil1_unit|G_even[16]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[16]                                                ; mil1_FSM:mil1_unit|B_odd[16]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[31]                                                ; mil1_FSM:mil1_unit|B_odd[31]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|csc_const_select[1]                                      ; mil1_FSM:mil1_unit|csc_const_select[1]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[16]                                                ; mil1_FSM:mil1_unit|R_odd[16]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[31]                                                ; mil1_FSM:mil1_unit|R_odd[31]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[30]                                                ; mil1_FSM:mil1_unit|B_odd[30]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|S_write_count[2]                                         ; mil2_FSM:mil2_unit|S_write_count[2]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|S_write_count[3]                                         ; mil2_FSM:mil2_unit|S_write_count[3]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|S_write_count[4]                                         ; mil2_FSM:mil2_unit|S_write_count[4]                                         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[31]                                               ; mil1_FSM:mil1_unit|G_even[31]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[26]                                               ; mil1_FSM:mil1_unit|G_even[26]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[27]                                               ; mil1_FSM:mil1_unit|G_even[27]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[25]                                               ; mil1_FSM:mil1_unit|G_even[25]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[24]                                               ; mil1_FSM:mil1_unit|G_even[24]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[28]                                               ; mil1_FSM:mil1_unit|G_even[28]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[30]                                               ; mil1_FSM:mil1_unit|G_even[30]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[29]                                               ; mil1_FSM:mil1_unit|G_even[29]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[30]                                                ; mil1_FSM:mil1_unit|R_odd[30]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[24]                                                ; mil1_FSM:mil1_unit|B_odd[24]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[25]                                                ; mil1_FSM:mil1_unit|B_odd[25]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[26]                                                ; mil1_FSM:mil1_unit|B_odd[26]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[27]                                                ; mil1_FSM:mil1_unit|B_odd[27]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[28]                                                ; mil1_FSM:mil1_unit|B_odd[28]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[29]                                                ; mil1_FSM:mil1_unit|B_odd[29]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|csc_const_select[2]                                      ; mil1_FSM:mil1_unit|csc_const_select[2]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|csc_const_select[0]                                      ; mil1_FSM:mil1_unit|csc_const_select[0]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|csc_odd_val_select~2                                     ; mil1_FSM:mil1_unit|csc_odd_val_select~2                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|csc_odd_val_select~3                                     ; mil1_FSM:mil1_unit|csc_odd_val_select~3                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|ACC_V[8]                                                 ; mil1_FSM:mil1_unit|ACC_V[8]                                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[23]                                               ; mil1_FSM:mil1_unit|G_even[23]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[28]                                                ; mil1_FSM:mil1_unit|R_odd[28]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[29]                                                ; mil1_FSM:mil1_unit|R_odd[29]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[24]                                                ; mil1_FSM:mil1_unit|R_odd[24]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[27]                                                ; mil1_FSM:mil1_unit|R_odd[27]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[26]                                                ; mil1_FSM:mil1_unit|R_odd[26]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[25]                                                ; mil1_FSM:mil1_unit|R_odd[25]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|B_odd[23]                                                ; mil1_FSM:mil1_unit|B_odd[23]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil2_FSM:mil2_unit|ram2_wren_A                                              ; mil2_FSM:mil2_unit|ram2_wren_A                                              ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|ACC_U[8]                                                 ; mil1_FSM:mil1_unit|ACC_U[8]                                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|G_even[22]                                               ; mil1_FSM:mil1_unit|G_even[22]                                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mil1_FSM:mil1_unit|R_odd[23]                                                ; mil1_FSM:mil1_unit|R_odd[23]                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                   ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 6.242 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; -5.000       ; 0.064      ; 1.458      ;
; 6.242 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; -5.000       ; 0.064      ; 1.458      ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Fall       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Fall       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|SRAM_LB_N_O|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|SRAM_LB_N_O|clk                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50_I'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; mil2_FSM:mil2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg8  ;
+-------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; 2.387 ; 2.387 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; 2.387 ; 2.387 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 2.769 ; 2.769 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 2.513 ; 2.513 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 2.534 ; 2.534 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 2.577 ; 2.577 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 2.615 ; 2.615 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 2.624 ; 2.624 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 2.569 ; 2.569 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 2.491 ; 2.491 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 2.634 ; 2.634 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 2.632 ; 2.632 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 2.768 ; 2.768 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 2.685 ; 2.685 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 2.769 ; 2.769 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 2.558 ; 2.558 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 2.693 ; 2.693 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 2.599 ; 2.599 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 2.471 ; 2.471 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; 6.042 ; 6.042 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; 6.042 ; 6.042 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; 3.547 ; 3.547 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; 1.362 ; 1.362 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; -2.267 ; -2.267 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; -2.267 ; -2.267 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; -2.351 ; -2.351 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; -2.393 ; -2.393 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; -2.414 ; -2.414 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; -2.457 ; -2.457 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; -2.495 ; -2.495 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; -2.504 ; -2.504 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; -2.449 ; -2.449 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; -2.371 ; -2.371 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; -2.514 ; -2.514 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; -2.512 ; -2.512 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; -2.648 ; -2.648 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; -2.565 ; -2.565 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; -2.649 ; -2.649 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; -2.438 ; -2.438 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; -2.573 ; -2.573 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; -2.479 ; -2.479 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; -2.351 ; -2.351 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; -2.876 ; -2.876 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; -2.876 ; -2.876 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; -2.585 ; -2.585 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; -1.242 ; -1.242 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+--------------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------------------+------------+-------+-------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]           ; CLOCK_50_I ; 6.767 ; 6.767 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]          ; CLOCK_50_I ; 5.955 ; 5.955 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]          ; CLOCK_50_I ; 5.727 ; 5.727 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]          ; CLOCK_50_I ; 6.381 ; 6.381 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]          ; CLOCK_50_I ; 4.308 ; 4.308 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]          ; CLOCK_50_I ; 4.251 ; 4.251 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]          ; CLOCK_50_I ; 4.244 ; 4.244 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]          ; CLOCK_50_I ; 4.233 ; 4.233 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]          ; CLOCK_50_I ; 6.767 ; 6.767 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]          ; CLOCK_50_I ; 4.930 ; 4.930 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[0][*]  ; CLOCK_50_I ; 7.273 ; 7.273 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ; 7.169 ; 7.169 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ; 7.090 ; 7.090 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ; 7.095 ; 7.095 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ; 7.148 ; 7.148 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ; 7.262 ; 7.262 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ; 7.273 ; 7.273 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ; 7.266 ; 7.266 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[1][*]  ; CLOCK_50_I ; 8.218 ; 8.218 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ; 8.085 ; 8.085 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ; 7.905 ; 7.905 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ; 8.007 ; 8.007 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ; 7.644 ; 7.644 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ; 8.218 ; 8.218 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ; 7.909 ; 7.909 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ; 7.557 ; 7.557 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[2][*]  ; CLOCK_50_I ; 7.565 ; 7.565 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ; 7.256 ; 7.256 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ; 7.188 ; 7.188 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ; 7.526 ; 7.526 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ; 7.274 ; 7.274 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ; 7.565 ; 7.565 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ; 7.530 ; 7.530 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ; 7.518 ; 7.518 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[3][*]  ; CLOCK_50_I ; 7.923 ; 7.923 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ; 7.758 ; 7.758 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ; 7.818 ; 7.818 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][3] ; CLOCK_50_I ; 7.571 ; 7.571 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ; 7.566 ; 7.566 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][5] ; CLOCK_50_I ; 7.923 ; 7.923 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][6] ; CLOCK_50_I ; 6.630 ; 6.630 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[4][*]  ; CLOCK_50_I ; 6.970 ; 6.970 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][0] ; CLOCK_50_I ; 6.626 ; 6.626 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][1] ; CLOCK_50_I ; 6.970 ; 6.970 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][2] ; CLOCK_50_I ; 6.765 ; 6.765 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][3] ; CLOCK_50_I ; 6.721 ; 6.721 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][4] ; CLOCK_50_I ; 6.955 ; 6.955 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][5] ; CLOCK_50_I ; 5.259 ; 5.259 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][6] ; CLOCK_50_I ; 5.134 ; 5.134 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[5][*]  ; CLOCK_50_I ; 5.851 ; 5.851 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][0] ; CLOCK_50_I ; 5.376 ; 5.376 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][1] ; CLOCK_50_I ; 5.515 ; 5.515 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][2] ; CLOCK_50_I ; 5.421 ; 5.421 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][3] ; CLOCK_50_I ; 5.834 ; 5.834 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][4] ; CLOCK_50_I ; 5.851 ; 5.851 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][5] ; CLOCK_50_I ; 5.487 ; 5.487 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][6] ; CLOCK_50_I ; 5.581 ; 5.581 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[6][*]  ; CLOCK_50_I ; 6.105 ; 6.105 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][0] ; CLOCK_50_I ; 5.709 ; 5.709 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][1] ; CLOCK_50_I ; 6.105 ; 6.105 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][2] ; CLOCK_50_I ; 5.470 ; 5.470 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][3] ; CLOCK_50_I ; 5.825 ; 5.825 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][4] ; CLOCK_50_I ; 5.553 ; 5.553 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][5] ; CLOCK_50_I ; 5.709 ; 5.709 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][6] ; CLOCK_50_I ; 5.642 ; 5.642 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[7][*]  ; CLOCK_50_I ; 5.837 ; 5.837 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][0] ; CLOCK_50_I ; 5.486 ; 5.486 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][1] ; CLOCK_50_I ; 5.780 ; 5.780 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][2] ; CLOCK_50_I ; 5.740 ; 5.740 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][3] ; CLOCK_50_I ; 5.067 ; 5.067 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][4] ; CLOCK_50_I ; 5.249 ; 5.249 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][5] ; CLOCK_50_I ; 5.243 ; 5.243 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][6] ; CLOCK_50_I ; 5.837 ; 5.837 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]        ; CLOCK_50_I ; 5.555 ; 5.555 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]       ; CLOCK_50_I ; 5.049 ; 5.049 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]       ; CLOCK_50_I ; 5.144 ; 5.144 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]       ; CLOCK_50_I ; 4.892 ; 4.892 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]       ; CLOCK_50_I ; 4.872 ; 4.872 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]       ; CLOCK_50_I ; 5.263 ; 5.263 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]       ; CLOCK_50_I ; 5.290 ; 5.290 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]       ; CLOCK_50_I ; 5.234 ; 5.234 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]       ; CLOCK_50_I ; 5.138 ; 5.138 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]       ; CLOCK_50_I ; 5.508 ; 5.508 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]       ; CLOCK_50_I ; 5.555 ; 5.555 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10]      ; CLOCK_50_I ; 5.522 ; 5.522 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11]      ; CLOCK_50_I ; 5.476 ; 5.476 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12]      ; CLOCK_50_I ; 5.267 ; 5.267 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13]      ; CLOCK_50_I ; 5.036 ; 5.036 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14]      ; CLOCK_50_I ; 5.206 ; 5.206 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15]      ; CLOCK_50_I ; 5.061 ; 5.061 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16]      ; CLOCK_50_I ; 5.230 ; 5.230 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17]      ; CLOCK_50_I ; 5.266 ; 5.266 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O              ; CLOCK_50_I ; 5.096 ; 5.096 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]          ; CLOCK_50_I ; 5.404 ; 5.404 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]         ; CLOCK_50_I ; 5.081 ; 5.081 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]         ; CLOCK_50_I ; 5.093 ; 5.093 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]         ; CLOCK_50_I ; 5.273 ; 5.273 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]         ; CLOCK_50_I ; 5.117 ; 5.117 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]         ; CLOCK_50_I ; 5.252 ; 5.252 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]         ; CLOCK_50_I ; 4.934 ; 4.934 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]         ; CLOCK_50_I ; 5.315 ; 5.315 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]         ; CLOCK_50_I ; 5.158 ; 5.158 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]         ; CLOCK_50_I ; 5.398 ; 5.398 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]         ; CLOCK_50_I ; 4.919 ; 4.919 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]        ; CLOCK_50_I ; 4.952 ; 4.952 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]        ; CLOCK_50_I ; 4.958 ; 4.958 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]        ; CLOCK_50_I ; 5.404 ; 5.404 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]        ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]        ; CLOCK_50_I ; 5.309 ; 5.309 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]        ; CLOCK_50_I ; 5.176 ; 5.176 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O              ; CLOCK_50_I ; 5.096 ; 5.096 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O              ; CLOCK_50_I ; 5.561 ; 5.561 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O              ; CLOCK_50_I ; 5.205 ; 5.205 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]            ; CLOCK_50_I ; 4.350 ; 4.350 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]           ; CLOCK_50_I ; 4.329 ; 4.329 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]           ; CLOCK_50_I ; 4.327 ; 4.327 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]           ; CLOCK_50_I ; 4.217 ; 4.217 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]           ; CLOCK_50_I ; 4.204 ; 4.204 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]           ; CLOCK_50_I ; 4.281 ; 4.281 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]           ; CLOCK_50_I ; 4.268 ; 4.268 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]           ; CLOCK_50_I ; 4.341 ; 4.341 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]           ; CLOCK_50_I ; 4.343 ; 4.343 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]           ; CLOCK_50_I ; 4.337 ; 4.337 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]           ; CLOCK_50_I ; 4.350 ; 4.350 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 3.740 ; 3.740 ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]           ; CLOCK_50_I ; 4.495 ; 4.495 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]          ; CLOCK_50_I ; 4.448 ; 4.448 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]          ; CLOCK_50_I ; 4.467 ; 4.467 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]          ; CLOCK_50_I ; 4.474 ; 4.474 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]          ; CLOCK_50_I ; 4.476 ; 4.476 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]          ; CLOCK_50_I ; 4.483 ; 4.483 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]          ; CLOCK_50_I ; 4.495 ; 4.495 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]          ; CLOCK_50_I ; 4.345 ; 4.345 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]          ; CLOCK_50_I ; 4.371 ; 4.371 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]          ; CLOCK_50_I ; 4.377 ; 4.377 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]          ; CLOCK_50_I ; 4.354 ; 4.354 ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O              ; CLOCK_50_I ; 4.710 ; 4.710 ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]             ; CLOCK_50_I ; 4.632 ; 4.632 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]            ; CLOCK_50_I ; 4.573 ; 4.573 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]            ; CLOCK_50_I ; 4.560 ; 4.560 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]            ; CLOCK_50_I ; 4.604 ; 4.604 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]            ; CLOCK_50_I ; 4.575 ; 4.575 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]            ; CLOCK_50_I ; 4.586 ; 4.586 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]            ; CLOCK_50_I ; 4.632 ; 4.632 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]            ; CLOCK_50_I ; 4.556 ; 4.556 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]            ; CLOCK_50_I ; 4.574 ; 4.574 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]            ; CLOCK_50_I ; 4.496 ; 4.496 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]            ; CLOCK_50_I ; 4.458 ; 4.458 ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O              ; CLOCK_50_I ; 4.539 ; 4.539 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 3.740 ; 3.740 ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O              ; CLOCK_50_I ; 3.354 ; 3.354 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O              ; CLOCK_50_I ; 3.354 ; 3.354 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+--------------------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+--------------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------------------+------------+-------+-------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]           ; CLOCK_50_I ; 4.233 ; 4.233 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]          ; CLOCK_50_I ; 5.955 ; 5.955 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]          ; CLOCK_50_I ; 5.727 ; 5.727 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]          ; CLOCK_50_I ; 6.381 ; 6.381 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]          ; CLOCK_50_I ; 4.308 ; 4.308 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]          ; CLOCK_50_I ; 4.251 ; 4.251 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]          ; CLOCK_50_I ; 4.244 ; 4.244 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]          ; CLOCK_50_I ; 4.233 ; 4.233 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]          ; CLOCK_50_I ; 6.198 ; 6.198 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]          ; CLOCK_50_I ; 4.930 ; 4.930 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[0][*]  ; CLOCK_50_I ; 5.296 ; 5.296 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ; 5.377 ; 5.377 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ; 5.296 ; 5.296 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ; 5.299 ; 5.299 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ; 5.351 ; 5.351 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ; 5.471 ; 5.471 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ; 5.477 ; 5.477 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ; 5.470 ; 5.470 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[1][*]  ; CLOCK_50_I ; 5.658 ; 5.658 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ; 6.190 ; 6.190 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ; 6.010 ; 6.010 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ; 6.114 ; 6.114 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ; 5.745 ; 5.745 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ; 6.322 ; 6.322 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ; 6.016 ; 6.016 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ; 5.658 ; 5.658 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[2][*]  ; CLOCK_50_I ; 5.592 ; 5.592 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ; 5.653 ; 5.653 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ; 5.592 ; 5.592 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ; 5.930 ; 5.930 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ; 5.678 ; 5.678 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ; 5.962 ; 5.962 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ; 5.934 ; 5.934 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ; 5.922 ; 5.922 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[3][*]  ; CLOCK_50_I ; 5.187 ; 5.187 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ; 6.054 ; 6.054 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ; 6.086 ; 6.086 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][3] ; CLOCK_50_I ; 5.867 ; 5.867 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ; 6.229 ; 6.229 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][5] ; CLOCK_50_I ; 6.219 ; 6.219 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][6] ; CLOCK_50_I ; 5.187 ; 5.187 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[4][*]  ; CLOCK_50_I ; 5.011 ; 5.011 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][0] ; CLOCK_50_I ; 6.272 ; 6.272 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][1] ; CLOCK_50_I ; 6.617 ; 6.617 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][2] ; CLOCK_50_I ; 6.414 ; 6.414 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][3] ; CLOCK_50_I ; 6.368 ; 6.368 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][4] ; CLOCK_50_I ; 6.603 ; 6.603 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][5] ; CLOCK_50_I ; 5.128 ; 5.128 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][6] ; CLOCK_50_I ; 5.011 ; 5.011 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[5][*]  ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][0] ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][1] ; CLOCK_50_I ; 5.385 ; 5.385 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][2] ; CLOCK_50_I ; 5.284 ; 5.284 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][3] ; CLOCK_50_I ; 5.705 ; 5.705 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][4] ; CLOCK_50_I ; 5.724 ; 5.724 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][5] ; CLOCK_50_I ; 5.268 ; 5.268 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][6] ; CLOCK_50_I ; 5.359 ; 5.359 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[6][*]  ; CLOCK_50_I ; 5.124 ; 5.124 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][0] ; CLOCK_50_I ; 5.426 ; 5.426 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][1] ; CLOCK_50_I ; 5.821 ; 5.821 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][2] ; CLOCK_50_I ; 5.124 ; 5.124 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][3] ; CLOCK_50_I ; 5.548 ; 5.548 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][4] ; CLOCK_50_I ; 5.216 ; 5.216 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][5] ; CLOCK_50_I ; 5.367 ; 5.367 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][6] ; CLOCK_50_I ; 5.291 ; 5.291 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[7][*]  ; CLOCK_50_I ; 4.935 ; 4.935 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][0] ; CLOCK_50_I ; 5.173 ; 5.173 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][1] ; CLOCK_50_I ; 5.473 ; 5.473 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][2] ; CLOCK_50_I ; 5.422 ; 5.422 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][3] ; CLOCK_50_I ; 4.935 ; 4.935 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][4] ; CLOCK_50_I ; 5.117 ; 5.117 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][5] ; CLOCK_50_I ; 5.102 ; 5.102 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][6] ; CLOCK_50_I ; 5.697 ; 5.697 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]        ; CLOCK_50_I ; 4.872 ; 4.872 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]       ; CLOCK_50_I ; 5.049 ; 5.049 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]       ; CLOCK_50_I ; 5.144 ; 5.144 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]       ; CLOCK_50_I ; 4.892 ; 4.892 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]       ; CLOCK_50_I ; 4.872 ; 4.872 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]       ; CLOCK_50_I ; 5.263 ; 5.263 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]       ; CLOCK_50_I ; 5.290 ; 5.290 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]       ; CLOCK_50_I ; 5.234 ; 5.234 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]       ; CLOCK_50_I ; 5.138 ; 5.138 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]       ; CLOCK_50_I ; 5.508 ; 5.508 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]       ; CLOCK_50_I ; 5.555 ; 5.555 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10]      ; CLOCK_50_I ; 5.522 ; 5.522 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11]      ; CLOCK_50_I ; 5.476 ; 5.476 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12]      ; CLOCK_50_I ; 5.267 ; 5.267 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13]      ; CLOCK_50_I ; 5.036 ; 5.036 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14]      ; CLOCK_50_I ; 5.206 ; 5.206 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15]      ; CLOCK_50_I ; 5.061 ; 5.061 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16]      ; CLOCK_50_I ; 5.230 ; 5.230 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17]      ; CLOCK_50_I ; 5.266 ; 5.266 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O              ; CLOCK_50_I ; 5.096 ; 5.096 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]          ; CLOCK_50_I ; 4.919 ; 4.919 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]         ; CLOCK_50_I ; 5.081 ; 5.081 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]         ; CLOCK_50_I ; 5.093 ; 5.093 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]         ; CLOCK_50_I ; 5.273 ; 5.273 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]         ; CLOCK_50_I ; 5.117 ; 5.117 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]         ; CLOCK_50_I ; 5.252 ; 5.252 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]         ; CLOCK_50_I ; 4.934 ; 4.934 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]         ; CLOCK_50_I ; 5.315 ; 5.315 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]         ; CLOCK_50_I ; 5.158 ; 5.158 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]         ; CLOCK_50_I ; 5.398 ; 5.398 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]         ; CLOCK_50_I ; 4.919 ; 4.919 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]        ; CLOCK_50_I ; 4.952 ; 4.952 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]        ; CLOCK_50_I ; 4.958 ; 4.958 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]        ; CLOCK_50_I ; 5.404 ; 5.404 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]        ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]        ; CLOCK_50_I ; 5.309 ; 5.309 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]        ; CLOCK_50_I ; 5.176 ; 5.176 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O              ; CLOCK_50_I ; 5.096 ; 5.096 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O              ; CLOCK_50_I ; 5.561 ; 5.561 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O              ; CLOCK_50_I ; 4.933 ; 4.933 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]            ; CLOCK_50_I ; 4.204 ; 4.204 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]           ; CLOCK_50_I ; 4.329 ; 4.329 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]           ; CLOCK_50_I ; 4.327 ; 4.327 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]           ; CLOCK_50_I ; 4.217 ; 4.217 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]           ; CLOCK_50_I ; 4.204 ; 4.204 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]           ; CLOCK_50_I ; 4.281 ; 4.281 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]           ; CLOCK_50_I ; 4.268 ; 4.268 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]           ; CLOCK_50_I ; 4.341 ; 4.341 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]           ; CLOCK_50_I ; 4.343 ; 4.343 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]           ; CLOCK_50_I ; 4.337 ; 4.337 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]           ; CLOCK_50_I ; 4.350 ; 4.350 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 3.740 ; 3.740 ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]           ; CLOCK_50_I ; 4.345 ; 4.345 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]          ; CLOCK_50_I ; 4.448 ; 4.448 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]          ; CLOCK_50_I ; 4.467 ; 4.467 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]          ; CLOCK_50_I ; 4.474 ; 4.474 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]          ; CLOCK_50_I ; 4.476 ; 4.476 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]          ; CLOCK_50_I ; 4.483 ; 4.483 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]          ; CLOCK_50_I ; 4.495 ; 4.495 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]          ; CLOCK_50_I ; 4.345 ; 4.345 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]          ; CLOCK_50_I ; 4.371 ; 4.371 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]          ; CLOCK_50_I ; 4.377 ; 4.377 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]          ; CLOCK_50_I ; 4.354 ; 4.354 ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O              ; CLOCK_50_I ; 4.710 ; 4.710 ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]             ; CLOCK_50_I ; 4.458 ; 4.458 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]            ; CLOCK_50_I ; 4.573 ; 4.573 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]            ; CLOCK_50_I ; 4.560 ; 4.560 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]            ; CLOCK_50_I ; 4.604 ; 4.604 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]            ; CLOCK_50_I ; 4.575 ; 4.575 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]            ; CLOCK_50_I ; 4.586 ; 4.586 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]            ; CLOCK_50_I ; 4.632 ; 4.632 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]            ; CLOCK_50_I ; 4.556 ; 4.556 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]            ; CLOCK_50_I ; 4.574 ; 4.574 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]            ; CLOCK_50_I ; 4.496 ; 4.496 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]            ; CLOCK_50_I ; 4.458 ; 4.458 ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O              ; CLOCK_50_I ; 4.539 ; 4.539 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 3.740 ; 3.740 ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O              ; CLOCK_50_I ; 3.354 ; 3.354 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O              ; CLOCK_50_I ; 3.354 ; 3.354 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+--------------------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+-------------------+------------+-------+------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 5.069 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 5.283 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 5.293 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 5.089 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 5.069 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 5.280 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 5.324 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 5.324 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 5.314 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 5.429 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 5.429 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 5.439 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 5.439 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 5.429 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 5.429 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 5.520 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 5.520 ;      ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-------+------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+-------------------+------------+-------+------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 5.069 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 5.283 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 5.293 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 5.089 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 5.069 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 5.280 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 5.324 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 5.324 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 5.314 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 5.429 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 5.429 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 5.439 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 5.439 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 5.429 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 5.429 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 5.520 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 5.520 ;      ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-------+------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Output Disable Times                                                                  ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; Data Port         ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 5.069     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 5.283     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 5.293     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 5.089     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 5.069     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 5.280     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 5.324     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 5.324     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 5.314     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 5.429     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 5.429     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 5.439     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 5.439     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 5.429     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 5.429     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 5.520     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 5.520     ;           ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                          ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; Data Port         ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 5.069     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 5.283     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 5.293     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 5.089     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 5.069     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 5.280     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 5.324     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 5.324     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 5.314     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 5.429     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 5.429     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 5.439     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 5.439     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 5.429     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 5.429     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 5.520     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 5.520     ;           ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 1.556 ; 0.215 ; N/A      ; N/A     ; 4.000               ;
;  CLOCK_50_I                                               ; 1.556 ; 0.215 ; N/A      ; N/A     ; 7.500               ;
;  SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 2.579 ; 6.242 ; N/A      ; N/A     ; 4.000               ;
; Design-wide TNS                                           ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50_I                                               ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; 4.351  ; 4.351  ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; 4.351  ; 4.351  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 5.158  ; 5.158  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 4.613  ; 4.613  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 4.643  ; 4.643  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 4.707  ; 4.707  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 4.867  ; 4.867  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 4.796  ; 4.796  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 4.731  ; 4.731  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 4.620  ; 4.620  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 4.907  ; 4.907  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 4.890  ; 4.890  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 5.158  ; 5.158  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 4.973  ; 4.973  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 5.092  ; 5.092  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 4.686  ; 4.686  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 4.975  ; 4.975  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 4.835  ; 4.835  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 4.613  ; 4.613  ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; 12.072 ; 12.072 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; 12.072 ; 12.072 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; 6.789  ; 6.789  ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; 2.421  ; 2.421  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; -2.267 ; -2.267 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; -2.267 ; -2.267 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; -2.351 ; -2.351 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; -2.393 ; -2.393 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; -2.414 ; -2.414 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; -2.457 ; -2.457 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; -2.495 ; -2.495 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; -2.504 ; -2.504 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; -2.449 ; -2.449 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; -2.371 ; -2.371 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; -2.514 ; -2.514 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; -2.512 ; -2.512 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; -2.648 ; -2.648 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; -2.565 ; -2.565 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; -2.649 ; -2.649 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; -2.438 ; -2.438 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; -2.573 ; -2.573 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; -2.479 ; -2.479 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; -2.351 ; -2.351 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; -2.876 ; -2.876 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; -2.876 ; -2.876 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; -2.585 ; -2.585 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; -1.242 ; -1.242 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+--------------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------------------+------------+--------+--------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]           ; CLOCK_50_I ; 12.558 ; 12.558 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]          ; CLOCK_50_I ; 10.671 ; 10.671 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]          ; CLOCK_50_I ; 10.138 ; 10.138 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]          ; CLOCK_50_I ; 11.207 ; 11.207 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]          ; CLOCK_50_I ; 7.147  ; 7.147  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]          ; CLOCK_50_I ; 6.969  ; 6.969  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]          ; CLOCK_50_I ; 6.964  ; 6.964  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]          ; CLOCK_50_I ; 6.952  ; 6.952  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]          ; CLOCK_50_I ; 12.558 ; 12.558 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]          ; CLOCK_50_I ; 8.489  ; 8.489  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[0][*]  ; CLOCK_50_I ; 13.633 ; 13.633 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ; 13.412 ; 13.412 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ; 13.281 ; 13.281 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ; 13.286 ; 13.286 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ; 13.350 ; 13.350 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ; 13.601 ; 13.601 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ; 13.633 ; 13.633 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ; 13.619 ; 13.619 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[1][*]  ; CLOCK_50_I ; 15.690 ; 15.690 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ; 15.432 ; 15.432 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ; 15.006 ; 15.006 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ; 15.142 ; 15.142 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ; 14.513 ; 14.513 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ; 15.690 ; 15.690 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ; 15.225 ; 15.225 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ; 14.276 ; 14.276 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[2][*]  ; CLOCK_50_I ; 14.485 ; 14.485 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ; 13.648 ; 13.648 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ; 13.592 ; 13.592 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ; 14.286 ; 14.286 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ; 13.691 ; 13.691 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ; 14.485 ; 14.485 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ; 14.447 ; 14.447 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ; 14.428 ; 14.428 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[3][*]  ; CLOCK_50_I ; 15.236 ; 15.236 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ; 14.825 ; 14.825 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ; 14.973 ; 14.973 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][3] ; CLOCK_50_I ; 14.368 ; 14.368 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ; 14.199 ; 14.199 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][5] ; CLOCK_50_I ; 15.236 ; 15.236 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][6] ; CLOCK_50_I ; 12.253 ; 12.253 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[4][*]  ; CLOCK_50_I ; 12.733 ; 12.733 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][0] ; CLOCK_50_I ; 11.948 ; 11.948 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][1] ; CLOCK_50_I ; 12.733 ; 12.733 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][2] ; CLOCK_50_I ; 12.206 ; 12.206 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][3] ; CLOCK_50_I ; 12.239 ; 12.239 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][4] ; CLOCK_50_I ; 12.667 ; 12.667 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][5] ; CLOCK_50_I ; 9.352  ; 9.352  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][6] ; CLOCK_50_I ; 9.047  ; 9.047  ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[5][*]  ; CLOCK_50_I ; 10.445 ; 10.445 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][0] ; CLOCK_50_I ; 9.556  ; 9.556  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][1] ; CLOCK_50_I ; 9.944  ; 9.944  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][2] ; CLOCK_50_I ; 9.717  ; 9.717  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][3] ; CLOCK_50_I ; 10.346 ; 10.346 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][4] ; CLOCK_50_I ; 10.445 ; 10.445 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][5] ; CLOCK_50_I ; 9.797  ; 9.797  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][6] ; CLOCK_50_I ; 10.017 ; 10.017 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[6][*]  ; CLOCK_50_I ; 10.890 ; 10.890 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][0] ; CLOCK_50_I ; 10.281 ; 10.281 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][1] ; CLOCK_50_I ; 10.890 ; 10.890 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][2] ; CLOCK_50_I ; 9.680  ; 9.680  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][3] ; CLOCK_50_I ; 10.532 ; 10.532 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][4] ; CLOCK_50_I ; 9.894  ; 9.894  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][5] ; CLOCK_50_I ; 10.286 ; 10.286 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][6] ; CLOCK_50_I ; 10.118 ; 10.118 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[7][*]  ; CLOCK_50_I ; 10.408 ; 10.408 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][0] ; CLOCK_50_I ; 9.682  ; 9.682  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][1] ; CLOCK_50_I ; 10.408 ; 10.408 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][2] ; CLOCK_50_I ; 10.381 ; 10.381 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][3] ; CLOCK_50_I ; 8.985  ; 8.985  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][4] ; CLOCK_50_I ; 9.378  ; 9.378  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][5] ; CLOCK_50_I ; 9.315  ; 9.315  ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][6] ; CLOCK_50_I ; 10.321 ; 10.321 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]        ; CLOCK_50_I ; 9.730  ; 9.730  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]       ; CLOCK_50_I ; 8.596  ; 8.596  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]       ; CLOCK_50_I ; 8.821  ; 8.821  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]       ; CLOCK_50_I ; 8.218  ; 8.218  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]       ; CLOCK_50_I ; 8.173  ; 8.173  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]       ; CLOCK_50_I ; 9.212  ; 9.212  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]       ; CLOCK_50_I ; 9.266  ; 9.266  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]       ; CLOCK_50_I ; 9.091  ; 9.091  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]       ; CLOCK_50_I ; 8.815  ; 8.815  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]       ; CLOCK_50_I ; 9.667  ; 9.667  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]       ; CLOCK_50_I ; 9.730  ; 9.730  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10]      ; CLOCK_50_I ; 9.633  ; 9.633  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11]      ; CLOCK_50_I ; 9.617  ; 9.617  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12]      ; CLOCK_50_I ; 9.143  ; 9.143  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13]      ; CLOCK_50_I ; 8.561  ; 8.561  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14]      ; CLOCK_50_I ; 9.061  ; 9.061  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15]      ; CLOCK_50_I ; 8.668  ; 8.668  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16]      ; CLOCK_50_I ; 9.018  ; 9.018  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17]      ; CLOCK_50_I ; 9.051  ; 9.051  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O              ; CLOCK_50_I ; 8.748  ; 8.748  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]          ; CLOCK_50_I ; 9.425  ; 9.425  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]         ; CLOCK_50_I ; 8.600  ; 8.600  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]         ; CLOCK_50_I ; 8.607  ; 8.607  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]         ; CLOCK_50_I ; 9.027  ; 9.027  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]         ; CLOCK_50_I ; 8.709  ; 8.709  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]         ; CLOCK_50_I ; 9.137  ; 9.137  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]         ; CLOCK_50_I ; 8.354  ; 8.354  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]         ; CLOCK_50_I ; 9.227  ; 9.227  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]         ; CLOCK_50_I ; 8.927  ; 8.927  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]         ; CLOCK_50_I ; 9.425  ; 9.425  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]         ; CLOCK_50_I ; 8.390  ; 8.390  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]        ; CLOCK_50_I ; 8.435  ; 8.435  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]        ; CLOCK_50_I ; 8.445  ; 8.445  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]        ; CLOCK_50_I ; 9.390  ; 9.390  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]        ; CLOCK_50_I ; 9.042  ; 9.042  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]        ; CLOCK_50_I ; 9.210  ; 9.210  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]        ; CLOCK_50_I ; 8.946  ; 8.946  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O              ; CLOCK_50_I ; 8.748  ; 8.748  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O              ; CLOCK_50_I ; 9.664  ; 9.664  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O              ; CLOCK_50_I ; 9.084  ; 9.084  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]            ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]           ; CLOCK_50_I ; 7.183  ; 7.183  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]           ; CLOCK_50_I ; 7.181  ; 7.181  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]           ; CLOCK_50_I ; 6.949  ; 6.949  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]           ; CLOCK_50_I ; 6.934  ; 6.934  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]           ; CLOCK_50_I ; 7.015  ; 7.015  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]           ; CLOCK_50_I ; 7.000  ; 7.000  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]           ; CLOCK_50_I ; 7.195  ; 7.195  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]           ; CLOCK_50_I ; 7.195  ; 7.195  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]           ; CLOCK_50_I ; 7.190  ; 7.190  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]           ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 6.457  ; 6.457  ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]           ; CLOCK_50_I ; 7.507  ; 7.507  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]          ; CLOCK_50_I ; 7.428  ; 7.428  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]          ; CLOCK_50_I ; 7.457  ; 7.457  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]          ; CLOCK_50_I ; 7.478  ; 7.478  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]          ; CLOCK_50_I ; 7.478  ; 7.478  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]          ; CLOCK_50_I ; 7.486  ; 7.486  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]          ; CLOCK_50_I ; 7.507  ; 7.507  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]          ; CLOCK_50_I ; 7.223  ; 7.223  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]          ; CLOCK_50_I ; 7.252  ; 7.252  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]          ; CLOCK_50_I ; 7.257  ; 7.257  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]          ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O              ; CLOCK_50_I ; 7.961  ; 7.961  ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]             ; CLOCK_50_I ; 7.763  ; 7.763  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]            ; CLOCK_50_I ; 7.694  ; 7.694  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]            ; CLOCK_50_I ; 7.681  ; 7.681  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]            ; CLOCK_50_I ; 7.746  ; 7.746  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]            ; CLOCK_50_I ; 7.703  ; 7.703  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]            ; CLOCK_50_I ; 7.720  ; 7.720  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]            ; CLOCK_50_I ; 7.763  ; 7.763  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]            ; CLOCK_50_I ; 7.680  ; 7.680  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]            ; CLOCK_50_I ; 7.703  ; 7.703  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]            ; CLOCK_50_I ; 7.519  ; 7.519  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]            ; CLOCK_50_I ; 7.461  ; 7.461  ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O              ; CLOCK_50_I ; 7.649  ; 7.649  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 6.457  ; 6.457  ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O              ; CLOCK_50_I ; 5.981  ; 5.981  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O              ; CLOCK_50_I ; 5.981  ; 5.981  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+--------------------------+------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+--------------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------------------+------------+-------+-------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]           ; CLOCK_50_I ; 4.233 ; 4.233 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]          ; CLOCK_50_I ; 5.955 ; 5.955 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]          ; CLOCK_50_I ; 5.727 ; 5.727 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]          ; CLOCK_50_I ; 6.381 ; 6.381 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]          ; CLOCK_50_I ; 4.308 ; 4.308 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]          ; CLOCK_50_I ; 4.251 ; 4.251 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]          ; CLOCK_50_I ; 4.244 ; 4.244 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]          ; CLOCK_50_I ; 4.233 ; 4.233 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]          ; CLOCK_50_I ; 6.198 ; 6.198 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]          ; CLOCK_50_I ; 4.930 ; 4.930 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[0][*]  ; CLOCK_50_I ; 5.296 ; 5.296 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ; 5.377 ; 5.377 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ; 5.296 ; 5.296 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ; 5.299 ; 5.299 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ; 5.351 ; 5.351 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ; 5.471 ; 5.471 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ; 5.477 ; 5.477 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ; 5.470 ; 5.470 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[1][*]  ; CLOCK_50_I ; 5.658 ; 5.658 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ; 6.190 ; 6.190 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ; 6.010 ; 6.010 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ; 6.114 ; 6.114 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ; 5.745 ; 5.745 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ; 6.322 ; 6.322 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ; 6.016 ; 6.016 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ; 5.658 ; 5.658 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[2][*]  ; CLOCK_50_I ; 5.592 ; 5.592 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ; 5.653 ; 5.653 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ; 5.592 ; 5.592 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ; 5.930 ; 5.930 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ; 5.678 ; 5.678 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ; 5.962 ; 5.962 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ; 5.934 ; 5.934 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ; 5.922 ; 5.922 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[3][*]  ; CLOCK_50_I ; 5.187 ; 5.187 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ; 6.054 ; 6.054 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ; 6.086 ; 6.086 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][3] ; CLOCK_50_I ; 5.867 ; 5.867 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ; 6.229 ; 6.229 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][5] ; CLOCK_50_I ; 6.219 ; 6.219 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[3][6] ; CLOCK_50_I ; 5.187 ; 5.187 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[4][*]  ; CLOCK_50_I ; 5.011 ; 5.011 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][0] ; CLOCK_50_I ; 6.272 ; 6.272 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][1] ; CLOCK_50_I ; 6.617 ; 6.617 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][2] ; CLOCK_50_I ; 6.414 ; 6.414 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][3] ; CLOCK_50_I ; 6.368 ; 6.368 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][4] ; CLOCK_50_I ; 6.603 ; 6.603 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][5] ; CLOCK_50_I ; 5.128 ; 5.128 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[4][6] ; CLOCK_50_I ; 5.011 ; 5.011 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[5][*]  ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][0] ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][1] ; CLOCK_50_I ; 5.385 ; 5.385 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][2] ; CLOCK_50_I ; 5.284 ; 5.284 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][3] ; CLOCK_50_I ; 5.705 ; 5.705 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][4] ; CLOCK_50_I ; 5.724 ; 5.724 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][5] ; CLOCK_50_I ; 5.268 ; 5.268 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[5][6] ; CLOCK_50_I ; 5.359 ; 5.359 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[6][*]  ; CLOCK_50_I ; 5.124 ; 5.124 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][0] ; CLOCK_50_I ; 5.426 ; 5.426 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][1] ; CLOCK_50_I ; 5.821 ; 5.821 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][2] ; CLOCK_50_I ; 5.124 ; 5.124 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][3] ; CLOCK_50_I ; 5.548 ; 5.548 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][4] ; CLOCK_50_I ; 5.216 ; 5.216 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][5] ; CLOCK_50_I ; 5.367 ; 5.367 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[6][6] ; CLOCK_50_I ; 5.291 ; 5.291 ; Rise       ; CLOCK_50_I                                               ;
; SEVEN_SEGMENT_N_O[7][*]  ; CLOCK_50_I ; 4.935 ; 4.935 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][0] ; CLOCK_50_I ; 5.173 ; 5.173 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][1] ; CLOCK_50_I ; 5.473 ; 5.473 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][2] ; CLOCK_50_I ; 5.422 ; 5.422 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][3] ; CLOCK_50_I ; 4.935 ; 4.935 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][4] ; CLOCK_50_I ; 5.117 ; 5.117 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][5] ; CLOCK_50_I ; 5.102 ; 5.102 ; Rise       ; CLOCK_50_I                                               ;
;  SEVEN_SEGMENT_N_O[7][6] ; CLOCK_50_I ; 5.697 ; 5.697 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]        ; CLOCK_50_I ; 4.872 ; 4.872 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]       ; CLOCK_50_I ; 5.049 ; 5.049 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]       ; CLOCK_50_I ; 5.144 ; 5.144 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]       ; CLOCK_50_I ; 4.892 ; 4.892 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]       ; CLOCK_50_I ; 4.872 ; 4.872 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]       ; CLOCK_50_I ; 5.263 ; 5.263 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]       ; CLOCK_50_I ; 5.290 ; 5.290 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]       ; CLOCK_50_I ; 5.234 ; 5.234 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]       ; CLOCK_50_I ; 5.138 ; 5.138 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]       ; CLOCK_50_I ; 5.508 ; 5.508 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]       ; CLOCK_50_I ; 5.555 ; 5.555 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10]      ; CLOCK_50_I ; 5.522 ; 5.522 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11]      ; CLOCK_50_I ; 5.476 ; 5.476 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12]      ; CLOCK_50_I ; 5.267 ; 5.267 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13]      ; CLOCK_50_I ; 5.036 ; 5.036 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14]      ; CLOCK_50_I ; 5.206 ; 5.206 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15]      ; CLOCK_50_I ; 5.061 ; 5.061 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16]      ; CLOCK_50_I ; 5.230 ; 5.230 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17]      ; CLOCK_50_I ; 5.266 ; 5.266 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O              ; CLOCK_50_I ; 5.096 ; 5.096 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]          ; CLOCK_50_I ; 4.919 ; 4.919 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]         ; CLOCK_50_I ; 5.081 ; 5.081 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]         ; CLOCK_50_I ; 5.093 ; 5.093 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]         ; CLOCK_50_I ; 5.273 ; 5.273 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]         ; CLOCK_50_I ; 5.117 ; 5.117 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]         ; CLOCK_50_I ; 5.252 ; 5.252 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]         ; CLOCK_50_I ; 4.934 ; 4.934 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]         ; CLOCK_50_I ; 5.315 ; 5.315 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]         ; CLOCK_50_I ; 5.158 ; 5.158 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]         ; CLOCK_50_I ; 5.398 ; 5.398 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]         ; CLOCK_50_I ; 4.919 ; 4.919 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]        ; CLOCK_50_I ; 4.952 ; 4.952 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]        ; CLOCK_50_I ; 4.958 ; 4.958 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]        ; CLOCK_50_I ; 5.404 ; 5.404 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]        ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]        ; CLOCK_50_I ; 5.309 ; 5.309 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]        ; CLOCK_50_I ; 5.176 ; 5.176 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O              ; CLOCK_50_I ; 5.096 ; 5.096 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O              ; CLOCK_50_I ; 5.561 ; 5.561 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O              ; CLOCK_50_I ; 4.933 ; 4.933 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]            ; CLOCK_50_I ; 4.204 ; 4.204 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]           ; CLOCK_50_I ; 4.329 ; 4.329 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]           ; CLOCK_50_I ; 4.327 ; 4.327 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]           ; CLOCK_50_I ; 4.217 ; 4.217 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]           ; CLOCK_50_I ; 4.204 ; 4.204 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]           ; CLOCK_50_I ; 4.281 ; 4.281 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]           ; CLOCK_50_I ; 4.268 ; 4.268 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]           ; CLOCK_50_I ; 4.341 ; 4.341 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]           ; CLOCK_50_I ; 4.343 ; 4.343 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]           ; CLOCK_50_I ; 4.337 ; 4.337 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]           ; CLOCK_50_I ; 4.350 ; 4.350 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 3.740 ; 3.740 ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]           ; CLOCK_50_I ; 4.345 ; 4.345 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]          ; CLOCK_50_I ; 4.448 ; 4.448 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]          ; CLOCK_50_I ; 4.467 ; 4.467 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]          ; CLOCK_50_I ; 4.474 ; 4.474 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]          ; CLOCK_50_I ; 4.476 ; 4.476 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]          ; CLOCK_50_I ; 4.483 ; 4.483 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]          ; CLOCK_50_I ; 4.495 ; 4.495 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]          ; CLOCK_50_I ; 4.345 ; 4.345 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]          ; CLOCK_50_I ; 4.371 ; 4.371 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]          ; CLOCK_50_I ; 4.377 ; 4.377 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]          ; CLOCK_50_I ; 4.354 ; 4.354 ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O              ; CLOCK_50_I ; 4.710 ; 4.710 ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]             ; CLOCK_50_I ; 4.458 ; 4.458 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]            ; CLOCK_50_I ; 4.573 ; 4.573 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]            ; CLOCK_50_I ; 4.560 ; 4.560 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]            ; CLOCK_50_I ; 4.604 ; 4.604 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]            ; CLOCK_50_I ; 4.575 ; 4.575 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]            ; CLOCK_50_I ; 4.586 ; 4.586 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]            ; CLOCK_50_I ; 4.632 ; 4.632 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]            ; CLOCK_50_I ; 4.556 ; 4.556 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]            ; CLOCK_50_I ; 4.574 ; 4.574 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]            ; CLOCK_50_I ; 4.496 ; 4.496 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]            ; CLOCK_50_I ; 4.458 ; 4.458 ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O              ; CLOCK_50_I ; 4.539 ; 4.539 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O              ; CLOCK_50_I ; 3.740 ; 3.740 ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O              ; CLOCK_50_I ; 3.354 ; 3.354 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O              ; CLOCK_50_I ; 3.354 ; 3.354 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+--------------------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50_I ; CLOCK_50_I                                               ; 59562476 ; 0        ; 0        ; 0        ;
; CLOCK_50_I ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 0        ; 0        ; 1        ; 1        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50_I ; CLOCK_50_I                                               ; 59562476 ; 0        ; 0        ; 0        ;
; CLOCK_50_I ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 0        ; 0        ; 1        ; 1        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 1478  ; 1478 ;
; Unconstrained Output Ports      ; 137   ; 137  ;
; Unconstrained Output Port Paths ; 673   ; 673  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Thu Nov 24 17:13:18 2011
Info: Command: quartus_sta project -c project
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50_I CLOCK_50_I
    Info: create_generated_clock -source {SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]} {SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 1.556
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.556         0.000 CLOCK_50_I 
    Info:     2.579         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 CLOCK_50_I 
    Info:     7.191         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 4.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.000         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
    Info:     7.500         0.000 CLOCK_50_I 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Worst-case setup slack is 3.638
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.638         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
    Info:    11.896         0.000 CLOCK_50_I 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 CLOCK_50_I 
    Info:     6.242         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 4.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.000         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
    Info:     7.500         0.000 CLOCK_50_I 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 256 megabytes
    Info: Processing ended: Thu Nov 24 17:13:24 2011
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


