Active-HDL 12.0.118.7745 2023-10-18 18:13:58

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(half_adder_tb)


-------------------------------------------------------------------------------------------------
Entity        | Architecture    | Library | Info | Compiler Version        | Compilation Options
-------------------------------------------------------------------------------------------------
half_adder_tb | TB_ARCHITECTURE | alu     |      | 12.0.118.7745 (Windows) | -O3
half_adder    | structural      | alu     |      | 12.0.118.7745 (Windows) | -O3
and_gate      | structural      | alu     |      | 12.0.118.7745 (Windows) | -O3
xor_gate      | structural      | alu     |      | 12.0.118.7745 (Windows) | -O3
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
VHDL Package                    | Library | Info | Compiler Version        | Compilation Options
-------------------------------------------------------------------------------------------------
standard                        | std     |      |                         | <unavailable>
TEXTIO                          | std     |      |                         | <unavailable>
std_logic_1164                  | ieee    |      |                         | <unavailable>
std_logic_arith                 | ieee    |      |                         | <unavailable>
STD_LOGIC_UNSIGNED              | ieee    |      |                         | <unavailable>
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
Library                         | Comment
-------------------------------------------------------------------------------------------------
alu                             | None
ieee                            | Standard IEEE packages library
std                             | Standard VHDL library
-------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+half_adder_tb half_adder_tb TB_ARCHITECTURE


The performance of simulation is reduced. Version EDU Edition
