{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version " "Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 11:24:53 2009 " "Info: Processing started: Tue Dec 22 11:24:53 2009" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pld -c pld --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pld -c pld --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "nWE " "Info: Assuming node \"nWE\" is an undefined clock" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10643 12 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "nWE" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "70 " "Warning: Found 70 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|Button_FW_clk_1k " "Info: Detected ripple clock \"Button_1:Button_FW\|Button_FW_clk_1k\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9809 24 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|Button_FW_clk_1k" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|Button_FQ_clk_1k " "Info: Detected ripple clock \"Button:Button_FQ\|Button_FQ_clk_1k\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9002 24 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|Button_FQ_clk_1k" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[6\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[6\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[6\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[8\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[8\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[8\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[7\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[7\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[7\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[9\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[9\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[9\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[3\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[3\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[10\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[10\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[10\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[1\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[1\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[1\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[2\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[2\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[2\]" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Button_1:Button_FW\|irq_1_0_a2_6 " "Info: Detected gated clock \"Button_1:Button_FW\|irq_1_0_a2_6\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9844 20 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|irq_1_0_a2_6" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[5\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[5\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[5\]" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Button_1:Button_FW\|irq_1_0_a2_a " "Info: Detected gated clock \"Button_1:Button_FW\|irq_1_0_a2_a\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9843 20 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|irq_1_0_a2_a" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button_1:Button_FW\|counter_pressed\[4\] " "Info: Detected ripple clock \"Button_1:Button_FW\|counter_pressed\[4\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9808 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|counter_pressed\[4\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[8\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[8\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[8\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[9\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[9\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[9\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[6\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[6\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[6\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[7\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[7\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[7\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[10\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[10\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[10\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[1\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[1\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[1\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[3\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[3\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[2\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[2\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[2\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_1:wigend_in2\|wigend_bitcnt\[1\] " "Info: Detected ripple clock \"Wigend_In_1:wigend_in2\|wigend_bitcnt\[1\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1794 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_1:wigend_in2\|wigend_bitcnt\[1\]" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Button_1:Button_FW\|irq_1_0_a2_0 " "Info: Detected gated clock \"Button_1:Button_FW\|irq_1_0_a2_0\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9797 22 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|irq_1_0_a2_0" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Button:Button_FQ\|irq_1_0_a2_6 " "Info: Detected gated clock \"Button:Button_FQ\|irq_1_0_a2_6\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9037 20 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|irq_1_0_a2_6" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Button:Button_FQ\|irq_1_0_a2_a " "Info: Detected gated clock \"Button:Button_FQ\|irq_1_0_a2_a\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9036 20 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|irq_1_0_a2_a" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[4\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[4\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[4\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Button:Button_FQ\|counter_pressed\[5\] " "Info: Detected ripple clock \"Button:Button_FQ\|counter_pressed\[5\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9001 29 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|counter_pressed\[5\]" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Wigend_In_1:wigend_in2\|int_1_0_a3_0 " "Info: Detected gated clock \"Wigend_In_1:wigend_in2\|int_1_0_a3_0\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1752 22 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_1:wigend_in2\|int_1_0_a3_0" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Keyboard:Keyboard0\|irq_1_0_a2_a " "Info: Detected gated clock \"Keyboard:Keyboard0\|irq_1_0_a2_a\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8293 20 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|irq_1_0_a2_a" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Button:Button_FQ\|irq_1_0_a2_0 " "Info: Detected gated clock \"Button:Button_FQ\|irq_1_0_a2_0\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8990 22 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|irq_1_0_a2_0" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In:wigend_in1\|wigend_bitcnt\[1\] " "Info: Detected ripple clock \"Wigend_In:wigend_in1\|wigend_bitcnt\[1\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 124 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In:wigend_in1\|wigend_bitcnt\[1\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_2:wigend_in3\|wigend_bitcnt_1 " "Info: Detected ripple clock \"Wigend_In_2:wigend_in3\|wigend_bitcnt_1\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3433 25 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_2:wigend_in3\|wigend_bitcnt_1" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In:wigend_in1\|wigend_bitcnt\[2\] " "Info: Detected ripple clock \"Wigend_In:wigend_in1\|wigend_bitcnt\[2\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 124 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In:wigend_in1\|wigend_bitcnt\[2\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In:wigend_in1\|wigend_bitcnt\[3\] " "Info: Detected ripple clock \"Wigend_In:wigend_in1\|wigend_bitcnt\[3\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 124 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In:wigend_in1\|wigend_bitcnt\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In:wigend_in1\|wigend_bitcnt\[4\] " "Info: Detected ripple clock \"Wigend_In:wigend_in1\|wigend_bitcnt\[4\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 124 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In:wigend_in1\|wigend_bitcnt\[4\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_2:wigend_in3\|wigend_bitcnt\[4\] " "Info: Detected ripple clock \"Wigend_In_2:wigend_in3\|wigend_bitcnt\[4\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3478 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_2:wigend_in3\|wigend_bitcnt\[4\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_2:wigend_in3\|wigend_bitcnt\[2\] " "Info: Detected ripple clock \"Wigend_In_2:wigend_in3\|wigend_bitcnt\[2\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3478 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_2:wigend_in3\|wigend_bitcnt\[2\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_2:wigend_in3\|wigend_bitcnt\[3\] " "Info: Detected ripple clock \"Wigend_In_2:wigend_in3\|wigend_bitcnt\[3\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3478 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_2:wigend_in3\|wigend_bitcnt\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[8\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[8\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[8\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[14\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[14\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[14\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[1\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[1\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[1\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[4\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[4\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[4\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[2\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[2\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[2\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[3\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[3\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[10\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[10\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[10\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[13\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[13\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[13\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[11\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[11\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[11\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[12\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[12\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[12\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_1:wigend_in2\|wigend_bitcnt\[2\] " "Info: Detected ripple clock \"Wigend_In_1:wigend_in2\|wigend_bitcnt\[2\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1794 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_1:wigend_in2\|wigend_bitcnt\[2\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_1:wigend_in2\|wigend_bitcnt\[3\] " "Info: Detected ripple clock \"Wigend_In_1:wigend_in2\|wigend_bitcnt\[3\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1794 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_1:wigend_in2\|wigend_bitcnt\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_1:wigend_in2\|wigend_bitcnt\[4\] " "Info: Detected ripple clock \"Wigend_In_1:wigend_in2\|wigend_bitcnt\[4\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1794 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_1:wigend_in2\|wigend_bitcnt\[4\]" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Wigend_In:wigend_in1\|int_1_0_a3_0 " "Info: Detected gated clock \"Wigend_In:wigend_in1\|int_1_0_a3_0\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 82 22 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In:wigend_in1\|int_1_0_a3_0" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Wigend_In_2:wigend_in3\|int_1_0_a3 " "Info: Detected gated clock \"Wigend_In_2:wigend_in3\|int_1_0_a3\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3434 20 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_2:wigend_in3\|int_1_0_a3" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In:wigend_in1\|wil_clk_i " "Info: Detected ripple clock \"Wigend_In:wigend_in1\|wil_clk_i\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 156 17 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In:wigend_in1\|wil_clk_i" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_2:wigend_in3\|wil_clk_i " "Info: Detected ripple clock \"Wigend_In_2:wigend_in3\|wil_clk_i\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3511 17 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_2:wigend_in3\|wil_clk_i" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[5\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[5\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[5\]" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2_2 " "Info: Detected gated clock \"Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2_2\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8313 39 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2_2" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[6\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[6\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[6\]" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2_a " "Info: Detected gated clock \"Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2_a\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8315 39 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2_a" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_5_0 " "Info: Detected gated clock \"Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_5_0\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8292 39 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_5_0" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[9\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[9\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[9\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[7\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[7\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[7\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[15\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[15\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[15\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[17\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[17\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[17\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[18\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[18\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[18\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Keyboard:Keyboard0\|counter\[16\] " "Info: Detected ripple clock \"Keyboard:Keyboard0\|counter\[16\]\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8262 21 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|counter\[16\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "Wigend_In_1:wigend_in2\|wil_clk_i " "Info: Detected ripple clock \"Wigend_In_1:wigend_in2\|wil_clk_i\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1828 17 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_1:wigend_in2\|wil_clk_i" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2 " "Info: Detected gated clock \"Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8290 37 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2_0 " "Info: Detected gated clock \"Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2_0\" as buffer" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8291 39 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2_2_0" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Wigend_Out:wigend_out0\|counter_6 register Wigend_Out:wigend_out0\|wigend_0 78.62 MHz 12.719 ns Internal " "Info: Clock \"clk\" has Internal fmax of 78.62 MHz between source register \"Wigend_Out:wigend_out0\|counter_6\" and destination register \"Wigend_Out:wigend_out0\|wigend_0\" (period= 12.719 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.452 ns + Longest register register " "Info: + Longest register to register delay is 12.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wigend_Out:wigend_out0\|counter_6 1 REG LCFF_X9_Y9_N29 46 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y9_N29; Fanout = 46; REG Node = 'Wigend_Out:wigend_out0\|counter_6'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { Wigend_Out:wigend_out0|counter_6 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5120 19 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.664 ns) 2.381 ns Wigend_Out:wigend_out0\|wigend_59_iv_i_i_0_o3_44_a\[1\] 2 COMB LCCOMB_X10_Y12_N26 1 " "Info: 2: + IC(1.717 ns) + CELL(0.664 ns) = 2.381 ns; Loc. = LCCOMB_X10_Y12_N26; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_i_i_0_o3_44_a\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.381 ns" { Wigend_Out:wigend_out0|counter_6 Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44_a[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5227 39 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.636 ns) 3.383 ns Wigend_Out:wigend_out0\|wigend_59_iv_i_i_0_o3_44\[1\] 3 COMB LCCOMB_X10_Y12_N28 1 " "Info: 3: + IC(0.366 ns) + CELL(0.636 ns) = 3.383 ns; Loc. = LCCOMB_X10_Y12_N28; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_i_i_0_o3_44\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.002 ns" { Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44_a[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5228 37 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.378 ns) 4.883 ns Wigend_Out:wigend_out0\|wigend_59_iv_i_i_0_a3_55\[1\] 4 COMB LCCOMB_X10_Y12_N30 1 " "Info: 4: + IC(1.122 ns) + CELL(0.378 ns) = 4.883 ns; Loc. = LCCOMB_X10_Y12_N30; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_i_i_0_a3_55\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.500 ns" { Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_a3_55[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5257 37 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.636 ns) 5.885 ns Wigend_Out:wigend_out0\|wigend_59_iv_i_i_0_o3_22\[1\] 5 COMB LCCOMB_X10_Y12_N22 2 " "Info: 5: + IC(0.366 ns) + CELL(0.636 ns) = 5.885 ns; Loc. = LCCOMB_X10_Y12_N22; Fanout = 2; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_i_i_0_o3_22\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.002 ns" { Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_a3_55[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_22[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5281 37 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.664 ns) 8.072 ns Wigend_Out:wigend_out0\|wigend_59_iv_0_o3_0_2\[0\] 6 COMB LCCOMB_X10_Y10_N26 1 " "Info: 6: + IC(1.523 ns) + CELL(0.664 ns) = 8.072 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_0_o3_0_2\[0\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.187 ns" { Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_22[1] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_0_2[0] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5310 34 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.210 ns) 8.641 ns Wigend_Out:wigend_out0\|wigend_59_iv_0_o3_1_2_x\[0\] 7 COMB LCCOMB_X10_Y10_N24 1 " "Info: 7: + IC(0.359 ns) + CELL(0.210 ns) = 8.641 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_0_o3_1_2_x\[0\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.569 ns" { Wigend_Out:wigend_out0|wigend_59_iv_0_o3_0_2[0] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_1_2_x[0] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5340 36 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.378 ns) 9.368 ns Wigend_Out:wigend_out0\|wigend_59_iv_0_a7_0_a\[0\] 8 COMB LCCOMB_X10_Y10_N12 1 " "Info: 8: + IC(0.349 ns) + CELL(0.378 ns) = 9.368 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_0_a7_0_a\[0\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.727 ns" { Wigend_Out:wigend_out0|wigend_59_iv_0_o3_1_2_x[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0_a[0] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5339 34 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.636 ns) 10.699 ns Wigend_Out:wigend_out0\|wigend_59_iv_0_a7_0\[0\] 9 COMB LCCOMB_X10_Y10_N16 1 " "Info: 9: + IC(0.695 ns) + CELL(0.636 ns) = 10.699 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_0_a7_0\[0\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.331 ns" { Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0_a[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0[0] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5341 32 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.664 ns) 11.753 ns Wigend_Out:wigend_out0\|wigend_59_iv_0_0\[0\] 10 COMB LCCOMB_X10_Y10_N0 1 " "Info: 10: + IC(0.390 ns) + CELL(0.664 ns) = 11.753 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_0_0\[0\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.054 ns" { Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0_0[0] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5351 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.210 ns) 12.342 ns Wigend_Out:wigend_out0\|wigend_59_iv_0\[0\] 11 COMB LCCOMB_X10_Y10_N18 1 " "Info: 11: + IC(0.379 ns) + CELL(0.210 ns) = 12.342 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 1; COMB Node = 'Wigend_Out:wigend_out0\|wigend_59_iv_0\[0\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.589 ns" { Wigend_Out:wigend_out0|wigend_59_iv_0_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0[0] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5174 27 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.110 ns) 12.452 ns Wigend_Out:wigend_out0\|wigend_0 12 REG LCFF_X10_Y10_N19 1 " "Info: 12: + IC(0.000 ns) + CELL(0.110 ns) = 12.452 ns; Loc. = LCFF_X10_Y10_N19; Fanout = 1; REG Node = 'Wigend_Out:wigend_out0\|wigend_0'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.110 ns" { Wigend_Out:wigend_out0|wigend_59_iv_0[0] Wigend_Out:wigend_out0|wigend_0 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5111 18 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.186 ns 41.65 % " "Info: Total cell delay = 5.186 ns ( 41.65 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.266 ns 58.35 % " "Info: Total interconnect delay = 7.266 ns ( 58.35 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "12.452 ns" { Wigend_Out:wigend_out0|counter_6 Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44_a[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_a3_55[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_22[1] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_0_2[0] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_1_2_x[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0_a[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0[0] Wigend_Out:wigend_out0|wigend_0 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "12.452 ns" { Wigend_Out:wigend_out0|counter_6 Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44_a[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_a3_55[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_22[1] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_0_2[0] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_1_2_x[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0_a[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0[0] Wigend_Out:wigend_out0|wigend_0 } { 0.000ns 1.717ns 0.366ns 1.122ns 0.366ns 1.523ns 0.359ns 0.349ns 0.695ns 0.390ns 0.379ns 0.000ns } { 0.000ns 0.664ns 0.636ns 0.378ns 0.636ns 0.664ns 0.210ns 0.378ns 0.636ns 0.664ns 0.210ns 0.110ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.818 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { clk } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.094 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G6 174 " "Info: 2: + IC(0.094 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G6; Fanout = 174; COMB Node = 'clk~clkctrl'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.094 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.679 ns) 2.818 ns Wigend_Out:wigend_out0\|wigend_0 3 REG LCFF_X10_Y10_N19 1 " "Info: 3: + IC(0.945 ns) + CELL(0.679 ns) = 2.818 ns; Loc. = LCFF_X10_Y10_N19; Fanout = 1; REG Node = 'Wigend_Out:wigend_out0\|wigend_0'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.624 ns" { clk~clkctrl Wigend_Out:wigend_out0|wigend_0 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5111 18 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.779 ns 63.13 % " "Info: Total cell delay = 1.779 ns ( 63.13 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns 36.87 % " "Info: Total interconnect delay = 1.039 ns ( 36.87 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.818 ns" { clk clk~clkctrl Wigend_Out:wigend_out0|wigend_0 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.818 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out0|wigend_0 } { 0.000ns 0.000ns 0.094ns 0.945ns } { 0.000ns 1.100ns 0.000ns 0.679ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.815 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { clk } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.094 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G6 174 " "Info: 2: + IC(0.094 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G6; Fanout = 174; COMB Node = 'clk~clkctrl'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.094 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.679 ns) 2.815 ns Wigend_Out:wigend_out0\|counter_6 3 REG LCFF_X9_Y9_N29 46 " "Info: 3: + IC(0.942 ns) + CELL(0.679 ns) = 2.815 ns; Loc. = LCFF_X9_Y9_N29; Fanout = 46; REG Node = 'Wigend_Out:wigend_out0\|counter_6'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.621 ns" { clk~clkctrl Wigend_Out:wigend_out0|counter_6 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5120 19 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.779 ns 63.20 % " "Info: Total cell delay = 1.779 ns ( 63.20 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.036 ns 36.80 % " "Info: Total interconnect delay = 1.036 ns ( 36.80 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.815 ns" { clk clk~clkctrl Wigend_Out:wigend_out0|counter_6 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.815 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out0|counter_6 } { 0.000ns 0.000ns 0.094ns 0.942ns } { 0.000ns 1.100ns 0.000ns 0.679ns } } }  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.818 ns" { clk clk~clkctrl Wigend_Out:wigend_out0|wigend_0 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.818 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out0|wigend_0 } { 0.000ns 0.000ns 0.094ns 0.945ns } { 0.000ns 1.100ns 0.000ns 0.679ns } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.815 ns" { clk clk~clkctrl Wigend_Out:wigend_out0|counter_6 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.815 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out0|counter_6 } { 0.000ns 0.000ns 0.094ns 0.942ns } { 0.000ns 1.100ns 0.000ns 0.679ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.310 ns + " "Info: + Micro clock to output delay of source is 0.310 ns" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5120 19 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 5111 18 0 } }  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "12.452 ns" { Wigend_Out:wigend_out0|counter_6 Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44_a[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_a3_55[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_22[1] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_0_2[0] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_1_2_x[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0_a[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0[0] Wigend_Out:wigend_out0|wigend_0 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "12.452 ns" { Wigend_Out:wigend_out0|counter_6 Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44_a[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_44[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_a3_55[1] Wigend_Out:wigend_out0|wigend_59_iv_i_i_0_o3_22[1] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_0_2[0] Wigend_Out:wigend_out0|wigend_59_iv_0_o3_1_2_x[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0_a[0] Wigend_Out:wigend_out0|wigend_59_iv_0_a7_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0_0[0] Wigend_Out:wigend_out0|wigend_59_iv_0[0] Wigend_Out:wigend_out0|wigend_0 } { 0.000ns 1.717ns 0.366ns 1.122ns 0.366ns 1.523ns 0.359ns 0.349ns 0.695ns 0.390ns 0.379ns 0.000ns } { 0.000ns 0.664ns 0.636ns 0.378ns 0.636ns 0.664ns 0.210ns 0.378ns 0.636ns 0.664ns 0.210ns 0.110ns } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.818 ns" { clk clk~clkctrl Wigend_Out:wigend_out0|wigend_0 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.818 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out0|wigend_0 } { 0.000ns 0.000ns 0.094ns 0.945ns } { 0.000ns 1.100ns 0.000ns 0.679ns } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.815 ns" { clk clk~clkctrl Wigend_Out:wigend_out0|counter_6 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.815 ns" { clk clk~combout clk~clkctrl Wigend_Out:wigend_out0|counter_6 } { 0.000ns 0.000ns 0.094ns 0.942ns } { 0.000ns 1.100ns 0.000ns 0.679ns } } }  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nWE " "Info: No valid register-to-register data paths exist for clock \"nWE\"" {  } {  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Wigend_In_2:wigend_in3\|wil_clk_tmp_i_0 Wigend_In_2:wigend_in3\|data_13 clk 953 ps " "Info: Found hold time violation between source  pin or register \"Wigend_In_2:wigend_in3\|wil_clk_tmp_i_0\" and destination pin or register \"Wigend_In_2:wigend_in3\|data_13\" for clock \"clk\" (Hold time is 953 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.847 ns + Largest " "Info: + Largest clock skew is 3.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.664 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { clk } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.094 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G6 174 " "Info: 2: + IC(0.094 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G6; Fanout = 174; COMB Node = 'clk~clkctrl'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.094 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.989 ns) 3.127 ns Wigend_In_2:wigend_in3\|wil_clk_i 3 REG LCFF_X13_Y9_N15 1 " "Info: 3: + IC(0.944 ns) + CELL(0.989 ns) = 3.127 ns; Loc. = LCFF_X13_Y9_N15; Fanout = 1; REG Node = 'Wigend_In_2:wigend_in3\|wil_clk_i'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.933 ns" { clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_i } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3511 17 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.000 ns) 5.066 ns Wigend_In_2:wigend_in3\|wil_clk_i~clkctrl 4 COMB CLKCTRL_G7 56 " "Info: 4: + IC(1.939 ns) + CELL(0.000 ns) = 5.066 ns; Loc. = CLKCTRL_G7; Fanout = 56; COMB Node = 'Wigend_In_2:wigend_in3\|wil_clk_i~clkctrl'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.939 ns" { Wigend_In_2:wigend_in3|wil_clk_i Wigend_In_2:wigend_in3|wil_clk_i~clkctrl } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3511 17 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.679 ns) 6.664 ns Wigend_In_2:wigend_in3\|data_13 5 REG LCFF_X10_Y7_N5 1 " "Info: 5: + IC(0.919 ns) + CELL(0.679 ns) = 6.664 ns; Loc. = LCFF_X10_Y7_N5; Fanout = 1; REG Node = 'Wigend_In_2:wigend_in3\|data_13'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.598 ns" { Wigend_In_2:wigend_in3|wil_clk_i~clkctrl Wigend_In_2:wigend_in3|data_13 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3420 17 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns 41.54 % " "Info: Total cell delay = 2.768 ns ( 41.54 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns 58.46 % " "Info: Total interconnect delay = 3.896 ns ( 58.46 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "6.664 ns" { clk clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_i Wigend_In_2:wigend_in3|wil_clk_i~clkctrl Wigend_In_2:wigend_in3|data_13 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "6.664 ns" { clk clk~combout clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_i Wigend_In_2:wigend_in3|wil_clk_i~clkctrl Wigend_In_2:wigend_in3|data_13 } { 0.0ns 0.0ns 0.094ns 0.944ns 1.939ns 0.919ns } { 0.0ns 1.1ns 0.0ns 0.989ns 0.0ns 0.679ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.817 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { clk } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.094 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G6 174 " "Info: 2: + IC(0.094 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G6; Fanout = 174; COMB Node = 'clk~clkctrl'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.094 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.679 ns) 2.817 ns Wigend_In_2:wigend_in3\|wil_clk_tmp_i_0 3 REG LCFF_X13_Y9_N7 2 " "Info: 3: + IC(0.944 ns) + CELL(0.679 ns) = 2.817 ns; Loc. = LCFF_X13_Y9_N7; Fanout = 2; REG Node = 'Wigend_In_2:wigend_in3\|wil_clk_tmp_i_0'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.623 ns" { clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3512 23 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.779 ns 63.15 % " "Info: Total cell delay = 1.779 ns ( 63.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns 36.85 % " "Info: Total interconnect delay = 1.038 ns ( 36.85 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.817 ns" { clk clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.817 ns" { clk clk~combout clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 } { 0.0ns 0.0ns 0.094ns 0.944ns } { 0.0ns 1.1ns 0.0ns 0.679ns } } }  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "6.664 ns" { clk clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_i Wigend_In_2:wigend_in3|wil_clk_i~clkctrl Wigend_In_2:wigend_in3|data_13 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "6.664 ns" { clk clk~combout clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_i Wigend_In_2:wigend_in3|wil_clk_i~clkctrl Wigend_In_2:wigend_in3|data_13 } { 0.0ns 0.0ns 0.094ns 0.944ns 1.939ns 0.919ns } { 0.0ns 1.1ns 0.0ns 0.989ns 0.0ns 0.679ns } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.817 ns" { clk clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.817 ns" { clk clk~combout clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 } { 0.0ns 0.0ns 0.094ns 0.944ns } { 0.0ns 1.1ns 0.0ns 0.679ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.310 ns - " "Info: - Micro clock to output delay of source is 0.310 ns" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3512 23 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.795 ns - Shortest register register " "Info: - Shortest register to register delay is 2.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wigend_In_2:wigend_in3\|wil_clk_tmp_i_0 1 REG LCFF_X13_Y9_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N7; Fanout = 2; REG Node = 'Wigend_In_2:wigend_in3\|wil_clk_tmp_i_0'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3512 23 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.401 ns) 0.401 ns Wigend_In_2:wigend_in3\|N_2142_i 2 COMB LCCOMB_X13_Y9_N6 26 " "Info: 2: + IC(0.000 ns) + CELL(0.401 ns) = 0.401 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 26; COMB Node = 'Wigend_In_2:wigend_in3\|N_2142_i'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.401 ns" { Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 Wigend_In_2:wigend_in3|N_2142_i } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3508 16 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.872 ns) 2.795 ns Wigend_In_2:wigend_in3\|data_13 3 REG LCFF_X10_Y7_N5 1 " "Info: 3: + IC(1.522 ns) + CELL(0.872 ns) = 2.795 ns; Loc. = LCFF_X10_Y7_N5; Fanout = 1; REG Node = 'Wigend_In_2:wigend_in3\|data_13'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.394 ns" { Wigend_In_2:wigend_in3|N_2142_i Wigend_In_2:wigend_in3|data_13 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3420 17 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.273 ns 45.55 % " "Info: Total cell delay = 1.273 ns ( 45.55 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.522 ns 54.45 % " "Info: Total interconnect delay = 1.522 ns ( 54.45 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.795 ns" { Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 Wigend_In_2:wigend_in3|N_2142_i Wigend_In_2:wigend_in3|data_13 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.795 ns" { Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 Wigend_In_2:wigend_in3|N_2142_i Wigend_In_2:wigend_in3|data_13 } { 0.0ns 0.0ns 1.522ns } { 0.0ns 0.401ns 0.872ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.211 ns + " "Info: + Micro hold delay of destination is 0.211 ns" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3420 17 0 } }  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "6.664 ns" { clk clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_i Wigend_In_2:wigend_in3|wil_clk_i~clkctrl Wigend_In_2:wigend_in3|data_13 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "6.664 ns" { clk clk~combout clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_i Wigend_In_2:wigend_in3|wil_clk_i~clkctrl Wigend_In_2:wigend_in3|data_13 } { 0.0ns 0.0ns 0.094ns 0.944ns 1.939ns 0.919ns } { 0.0ns 1.1ns 0.0ns 0.989ns 0.0ns 0.679ns } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.817 ns" { clk clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.817 ns" { clk clk~combout clk~clkctrl Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 } { 0.0ns 0.0ns 0.094ns 0.944ns } { 0.0ns 1.1ns 0.0ns 0.679ns } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.795 ns" { Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 Wigend_In_2:wigend_in3|N_2142_i Wigend_In_2:wigend_in3|data_13 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.795 ns" { Wigend_In_2:wigend_in3|wil_clk_tmp_i_0 Wigend_In_2:wigend_in3|N_2142_i Wigend_In_2:wigend_in3|data_13 } { 0.0ns 0.0ns 1.522ns } { 0.0ns 0.401ns 0.872ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "Keyboard:Keyboard0\|Keyboard_data_2 KEYin\[1\] clk 11.630 ns register " "Info: tsu for register \"Keyboard:Keyboard0\|Keyboard_data_2\" (data pin = \"KEYin\[1\]\", clock pin = \"clk\") is 11.630 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.507 ns + Longest pin register " "Info: + Longest pin to register delay is 14.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns KEYin\[1\] 1 PIN PIN_120 5 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_120; Fanout = 5; PIN Node = 'KEYin\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { KEYin[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10677 20 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.122 ns) + CELL(0.636 ns) 8.692 ns Keyboard:Keyboard0\|counter17_0_a2 2 COMB LCCOMB_X12_Y10_N4 1 " "Info: 2: + IC(7.122 ns) + CELL(0.636 ns) = 8.692 ns; Loc. = LCCOMB_X12_Y10_N4; Fanout = 1; COMB Node = 'Keyboard:Keyboard0\|counter17_0_a2'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "7.758 ns" { KEYin[1] Keyboard:Keyboard0|counter17_0_a2 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8314 22 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.210 ns) 10.854 ns Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2 3 COMB LCCOMB_X9_Y3_N4 4 " "Info: 3: + IC(1.952 ns) + CELL(0.210 ns) = 10.854 ns; Loc. = LCCOMB_X9_Y3_N4; Fanout = 4; COMB Node = 'Keyboard:Keyboard0\|un1_Keyboard_data101_1_i_a2'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.162 ns" { Keyboard:Keyboard0|counter17_0_a2 Keyboard:Keyboard0|un1_Keyboard_data101_1_i_a2 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8289 35 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.781 ns) + CELL(0.872 ns) 14.507 ns Keyboard:Keyboard0\|Keyboard_data_2 4 REG LCFF_X12_Y12_N27 1 " "Info: 4: + IC(2.781 ns) + CELL(0.872 ns) = 14.507 ns; Loc. = LCFF_X12_Y12_N27; Fanout = 1; REG Node = 'Keyboard:Keyboard0\|Keyboard_data_2'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "3.653 ns" { Keyboard:Keyboard0|un1_Keyboard_data101_1_i_a2 Keyboard:Keyboard0|Keyboard_data_2 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8232 25 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns 18.28 % " "Info: Total cell delay = 2.652 ns ( 18.28 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.855 ns 81.72 % " "Info: Total interconnect delay = 11.855 ns ( 81.72 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "14.507 ns" { KEYin[1] Keyboard:Keyboard0|counter17_0_a2 Keyboard:Keyboard0|un1_Keyboard_data101_1_i_a2 Keyboard:Keyboard0|Keyboard_data_2 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "14.507 ns" { KEYin[1] KEYin[1]~combout Keyboard:Keyboard0|counter17_0_a2 Keyboard:Keyboard0|un1_Keyboard_data101_1_i_a2 Keyboard:Keyboard0|Keyboard_data_2 } { 0.000ns 0.000ns 7.122ns 1.952ns 2.781ns } { 0.000ns 0.934ns 0.636ns 0.210ns 0.872ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8232 25 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.837 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { clk } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.094 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G6 174 " "Info: 2: + IC(0.094 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G6; Fanout = 174; COMB Node = 'clk~clkctrl'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.094 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.679 ns) 2.837 ns Keyboard:Keyboard0\|Keyboard_data_2 3 REG LCFF_X12_Y12_N27 1 " "Info: 3: + IC(0.964 ns) + CELL(0.679 ns) = 2.837 ns; Loc. = LCFF_X12_Y12_N27; Fanout = 1; REG Node = 'Keyboard:Keyboard0\|Keyboard_data_2'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.643 ns" { clk~clkctrl Keyboard:Keyboard0|Keyboard_data_2 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 8232 25 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.779 ns 62.71 % " "Info: Total cell delay = 1.779 ns ( 62.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.058 ns 37.29 % " "Info: Total interconnect delay = 1.058 ns ( 37.29 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.837 ns" { clk clk~clkctrl Keyboard:Keyboard0|Keyboard_data_2 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.837 ns" { clk clk~combout clk~clkctrl Keyboard:Keyboard0|Keyboard_data_2 } { 0.000ns 0.000ns 0.094ns 0.964ns } { 0.000ns 1.100ns 0.000ns 0.679ns } } }  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "14.507 ns" { KEYin[1] Keyboard:Keyboard0|counter17_0_a2 Keyboard:Keyboard0|un1_Keyboard_data101_1_i_a2 Keyboard:Keyboard0|Keyboard_data_2 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "14.507 ns" { KEYin[1] KEYin[1]~combout Keyboard:Keyboard0|counter17_0_a2 Keyboard:Keyboard0|un1_Keyboard_data101_1_i_a2 Keyboard:Keyboard0|Keyboard_data_2 } { 0.000ns 0.000ns 7.122ns 1.952ns 2.781ns } { 0.000ns 0.934ns 0.636ns 0.210ns 0.872ns } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.837 ns" { clk clk~clkctrl Keyboard:Keyboard0|Keyboard_data_2 } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.837 ns" { clk clk~combout clk~clkctrl Keyboard:Keyboard0|Keyboard_data_2 } { 0.000ns 0.000ns 0.094ns 0.964ns } { 0.000ns 1.100ns 0.000ns 0.679ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[1\] configure\[1\] 20.848 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[1\]\" through register \"configure\[1\]\" is 20.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.274 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { clk } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.094 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G6 174 " "Info: 2: + IC(0.094 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G6; Fanout = 174; COMB Node = 'clk~clkctrl'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.094 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.989 ns) 3.120 ns Wigend_In_1:wigend_in2\|wil_clk_i 3 REG LCFF_X8_Y3_N5 1 " "Info: 3: + IC(0.937 ns) + CELL(0.989 ns) = 3.120 ns; Loc. = LCFF_X8_Y3_N5; Fanout = 1; REG Node = 'Wigend_In_1:wigend_in2\|wil_clk_i'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.926 ns" { clk~clkctrl Wigend_In_1:wigend_in2|wil_clk_i } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1828 17 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.000 ns) 4.861 ns Wigend_In_1:wigend_in2\|wil_clk_i~clkctrl 4 COMB CLKCTRL_G0 56 " "Info: 4: + IC(1.741 ns) + CELL(0.000 ns) = 4.861 ns; Loc. = CLKCTRL_G0; Fanout = 56; COMB Node = 'Wigend_In_1:wigend_in2\|wil_clk_i~clkctrl'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.741 ns" { Wigend_In_1:wigend_in2|wil_clk_i Wigend_In_1:wigend_in2|wil_clk_i~clkctrl } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1828 17 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.989 ns) 6.772 ns Wigend_In_1:wigend_in2\|wigend_bitcnt\[2\] 5 REG LCFF_X8_Y6_N1 7 " "Info: 5: + IC(0.922 ns) + CELL(0.989 ns) = 6.772 ns; Loc. = LCFF_X8_Y6_N1; Fanout = 7; REG Node = 'Wigend_In_1:wigend_in2\|wigend_bitcnt\[2\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.911 ns" { Wigend_In_1:wigend_in2|wil_clk_i~clkctrl Wigend_In_1:wigend_in2|wigend_bitcnt[2] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1794 26 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.664 ns) 8.237 ns Wigend_In_1:wigend_in2\|int_1_0_a3_0 6 COMB LCCOMB_X8_Y6_N2 1 " "Info: 6: + IC(0.801 ns) + CELL(0.664 ns) = 8.237 ns; Loc. = LCCOMB_X8_Y6_N2; Fanout = 1; COMB Node = 'Wigend_In_1:wigend_in2\|int_1_0_a3_0'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.465 ns" { Wigend_In_1:wigend_in2|wigend_bitcnt[2] Wigend_In_1:wigend_in2|int_1_0_a3_0 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1752 22 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.679 ns) 9.274 ns configure\[1\] 7 REG LCFF_X8_Y6_N25 1 " "Info: 7: + IC(0.358 ns) + CELL(0.679 ns) = 9.274 ns; Loc. = LCFF_X8_Y6_N25; Fanout = 1; REG Node = 'configure\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.037 ns" { Wigend_In_1:wigend_in2|int_1_0_a3_0 configure[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10714 22 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.421 ns 47.67 % " "Info: Total cell delay = 4.421 ns ( 47.67 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.853 ns 52.33 % " "Info: Total interconnect delay = 4.853 ns ( 52.33 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "9.274 ns" { clk clk~clkctrl Wigend_In_1:wigend_in2|wil_clk_i Wigend_In_1:wigend_in2|wil_clk_i~clkctrl Wigend_In_1:wigend_in2|wigend_bitcnt[2] Wigend_In_1:wigend_in2|int_1_0_a3_0 configure[1] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "9.274 ns" { clk clk~combout clk~clkctrl Wigend_In_1:wigend_in2|wil_clk_i Wigend_In_1:wigend_in2|wil_clk_i~clkctrl Wigend_In_1:wigend_in2|wigend_bitcnt[2] Wigend_In_1:wigend_in2|int_1_0_a3_0 configure[1] } { 0.000ns 0.000ns 0.094ns 0.937ns 1.741ns 0.922ns 0.801ns 0.358ns } { 0.000ns 1.100ns 0.000ns 0.989ns 0.000ns 0.989ns 0.664ns 0.679ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.310 ns + " "Info: + Micro clock to output delay of source is 0.310 ns" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10714 22 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.264 ns + Longest register pin " "Info: + Longest register to pin delay is 11.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns configure\[1\] 1 REG LCFF_X8_Y6_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N25; Fanout = 1; REG Node = 'configure\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { configure[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10714 22 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.664 ns) 2.278 ns wdata_9_i_m2_a\[1\] 2 COMB LCCOMB_X12_Y10_N24 1 " "Info: 2: + IC(1.614 ns) + CELL(0.664 ns) = 2.278 ns; Loc. = LCCOMB_X12_Y10_N24; Fanout = 1; COMB Node = 'wdata_9_i_m2_a\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.278 ns" { configure[1] wdata_9_i_m2_a[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10723 27 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.664 ns) 3.322 ns wdata_9_i_m2\[1\] 3 COMB LCCOMB_X12_Y10_N18 1 " "Info: 3: + IC(0.380 ns) + CELL(0.664 ns) = 3.322 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 1; COMB Node = 'wdata_9_i_m2\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.044 ns" { wdata_9_i_m2_a[1] wdata_9_i_m2[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10724 25 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.210 ns) 3.893 ns wdata_14_a\[1\] 4 COMB LCCOMB_X12_Y10_N12 1 " "Info: 4: + IC(0.361 ns) + CELL(0.210 ns) = 3.893 ns; Loc. = LCCOMB_X12_Y10_N12; Fanout = 1; COMB Node = 'wdata_14_a\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.571 ns" { wdata_9_i_m2[1] wdata_14_a[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10729 23 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.210 ns) 4.463 ns wdata_14\[1\] 5 COMB LCCOMB_X12_Y10_N16 1 " "Info: 5: + IC(0.360 ns) + CELL(0.210 ns) = 4.463 ns; Loc. = LCCOMB_X12_Y10_N16; Fanout = 1; COMB Node = 'wdata_14\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.570 ns" { wdata_14_a[1] wdata_14[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10731 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.210 ns) 6.191 ns wdata\[1\] 6 COMB LCCOMB_X8_Y5_N0 1 " "Info: 6: + IC(1.518 ns) + CELL(0.210 ns) = 6.191 ns; Loc. = LCCOMB_X8_Y5_N0; Fanout = 1; COMB Node = 'wdata\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.728 ns" { wdata_14[1] wdata[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10732 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(3.087 ns) 11.264 ns data\[1\] 7 PIN PIN_143 0 " "Info: 7: + IC(1.986 ns) + CELL(3.087 ns) = 11.264 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'data\[1\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "5.073 ns" { wdata[1] data[1] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.045 ns 44.79 % " "Info: Total cell delay = 5.045 ns ( 44.79 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.219 ns 55.21 % " "Info: Total interconnect delay = 6.219 ns ( 55.21 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "11.264 ns" { configure[1] wdata_9_i_m2_a[1] wdata_9_i_m2[1] wdata_14_a[1] wdata_14[1] wdata[1] data[1] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "11.264 ns" { configure[1] wdata_9_i_m2_a[1] wdata_9_i_m2[1] wdata_14_a[1] wdata_14[1] wdata[1] data[1] } { 0.000ns 1.614ns 0.380ns 0.361ns 0.360ns 1.518ns 1.986ns } { 0.000ns 0.664ns 0.664ns 0.210ns 0.210ns 0.210ns 3.087ns } } }  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "9.274 ns" { clk clk~clkctrl Wigend_In_1:wigend_in2|wil_clk_i Wigend_In_1:wigend_in2|wil_clk_i~clkctrl Wigend_In_1:wigend_in2|wigend_bitcnt[2] Wigend_In_1:wigend_in2|int_1_0_a3_0 configure[1] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "9.274 ns" { clk clk~combout clk~clkctrl Wigend_In_1:wigend_in2|wil_clk_i Wigend_In_1:wigend_in2|wil_clk_i~clkctrl Wigend_In_1:wigend_in2|wigend_bitcnt[2] Wigend_In_1:wigend_in2|int_1_0_a3_0 configure[1] } { 0.000ns 0.000ns 0.094ns 0.937ns 1.741ns 0.922ns 0.801ns 0.358ns } { 0.000ns 1.100ns 0.000ns 0.989ns 0.000ns 0.989ns 0.664ns 0.679ns } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "11.264 ns" { configure[1] wdata_9_i_m2_a[1] wdata_9_i_m2[1] wdata_14_a[1] wdata_14[1] wdata[1] data[1] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "11.264 ns" { configure[1] wdata_9_i_m2_a[1] wdata_9_i_m2[1] wdata_14_a[1] wdata_14[1] wdata[1] data[1] } { 0.000ns 1.614ns 0.380ns 0.361ns 0.360ns 1.518ns 1.986ns } { 0.000ns 0.664ns 0.664ns 0.210ns 0.210ns 0.210ns 3.087ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[2\] data\[4\] 20.354 ns Longest " "Info: Longest tpd from source pin \"addr\[2\]\" to destination pin \"data\[4\]\" is 20.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns addr\[2\] 1 PIN PIN_28 19 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_28; Fanout = 19; PIN Node = 'addr\[2\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { addr[2] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10645 19 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.857 ns) + CELL(0.636 ns) 9.428 ns wdata_9_a\[4\] 2 COMB LCCOMB_X12_Y11_N24 1 " "Info: 2: + IC(7.857 ns) + CELL(0.636 ns) = 9.428 ns; Loc. = LCCOMB_X12_Y11_N24; Fanout = 1; COMB Node = 'wdata_9_a\[4\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "8.493 ns" { addr[2] wdata_9_a[4] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10725 22 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.378 ns) 10.157 ns wdata_9\[4\] 3 COMB LCCOMB_X12_Y11_N2 1 " "Info: 3: + IC(0.351 ns) + CELL(0.378 ns) = 10.157 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 1; COMB Node = 'wdata_9\[4\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.729 ns" { wdata_9_a[4] wdata_9[4] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10726 20 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.378 ns) 11.626 ns wdata_14_a\[4\] 4 COMB LCCOMB_X12_Y8_N26 1 " "Info: 4: + IC(1.091 ns) + CELL(0.378 ns) = 11.626 ns; Loc. = LCCOMB_X12_Y8_N26; Fanout = 1; COMB Node = 'wdata_14_a\[4\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.469 ns" { wdata_9[4] wdata_14_a[4] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10729 23 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.378 ns) 13.938 ns wdata_14\[4\] 5 COMB LCCOMB_X9_Y3_N12 1 " "Info: 5: + IC(1.934 ns) + CELL(0.378 ns) = 13.938 ns; Loc. = LCCOMB_X9_Y3_N12; Fanout = 1; COMB Node = 'wdata_14\[4\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "2.312 ns" { wdata_14_a[4] wdata_14[4] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10731 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.664 ns) 14.985 ns wdata\[4\] 6 COMB LCCOMB_X9_Y3_N20 1 " "Info: 6: + IC(0.383 ns) + CELL(0.664 ns) = 14.985 ns; Loc. = LCCOMB_X9_Y3_N20; Fanout = 1; COMB Node = 'wdata\[4\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.047 ns" { wdata_14[4] wdata[4] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10732 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.282 ns) + CELL(3.087 ns) 20.354 ns data\[4\] 7 PIN PIN_137 0 " "Info: 7: + IC(2.282 ns) + CELL(3.087 ns) = 20.354 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'data\[4\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "5.369 ns" { wdata[4] data[4] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.456 ns 31.72 % " "Info: Total cell delay = 6.456 ns ( 31.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.898 ns 68.28 % " "Info: Total interconnect delay = 13.898 ns ( 68.28 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "20.354 ns" { addr[2] wdata_9_a[4] wdata_9[4] wdata_14_a[4] wdata_14[4] wdata[4] data[4] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "20.354 ns" { addr[2] addr[2]~combout wdata_9_a[4] wdata_9[4] wdata_14_a[4] wdata_14[4] wdata[4] data[4] } { 0.000ns 0.000ns 7.857ns 0.351ns 1.091ns 1.934ns 0.383ns 2.282ns } { 0.000ns 0.935ns 0.636ns 0.378ns 0.378ns 0.378ns 0.664ns 3.087ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "wigend_reg_out\[23\] data\[7\] nWE 0.399 ns register " "Info: th for register \"wigend_reg_out\[23\]\" (data pin = \"data\[7\]\", clock pin = \"nWE\") is 0.399 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nWE destination 7.968 ns + Longest register " "Info: + Longest clock path from clock \"nWE\" to destination register is 7.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns nWE 1 CLK PIN_132 42 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_132; Fanout = 42; CLK Node = 'nWE'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { nWE } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10643 12 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.355 ns) + CELL(0.679 ns) 7.968 ns wigend_reg_out\[23\] 2 REG LCFF_X9_Y3_N1 1 " "Info: 2: + IC(6.355 ns) + CELL(0.679 ns) = 7.968 ns; Loc. = LCFF_X9_Y3_N1; Fanout = 1; REG Node = 'wigend_reg_out\[23\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "7.034 ns" { nWE wigend_reg_out[23] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10712 28 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns 20.24 % " "Info: Total cell delay = 1.613 ns ( 20.24 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.355 ns 79.76 % " "Info: Total interconnect delay = 6.355 ns ( 79.76 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "7.968 ns" { nWE wigend_reg_out[23] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "7.968 ns" { nWE nWE~combout wigend_reg_out[23] } { 0.000ns 0.000ns 6.355ns } { 0.000ns 0.934ns 0.679ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.211 ns + " "Info: + Micro hold delay of destination is 0.211 ns" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10712 28 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.780 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[7\] 1 PIN PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_134; Fanout = 1; PIN Node = 'data\[7\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { data[7] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns data_c\[7\] 2 COMB IOC_X7_Y14_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = IOC_X7_Y14_N1; Fanout = 4; COMB Node = 'data_c\[7\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.934 ns" { data[7] data_c[7] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10713 19 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.377 ns) + CELL(0.469 ns) 7.780 ns wigend_reg_out\[23\] 3 REG LCFF_X9_Y3_N1 1 " "Info: 3: + IC(6.377 ns) + CELL(0.469 ns) = 7.780 ns; Loc. = LCFF_X9_Y3_N1; Fanout = 1; REG Node = 'wigend_reg_out\[23\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "6.846 ns" { data_c[7] wigend_reg_out[23] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10712 28 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.403 ns 18.03 % " "Info: Total cell delay = 1.403 ns ( 18.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.377 ns 81.97 % " "Info: Total interconnect delay = 6.377 ns ( 81.97 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "7.780 ns" { data[7] data_c[7] wigend_reg_out[23] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "7.780 ns" { data[7] data_c[7] wigend_reg_out[23] } { 0.000ns 0.000ns 6.377ns } { 0.000ns 0.934ns 0.469ns } } }  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "7.968 ns" { nWE wigend_reg_out[23] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "7.968 ns" { nWE nWE~combout wigend_reg_out[23] } { 0.000ns 0.000ns 6.355ns } { 0.000ns 0.934ns 0.679ns } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "7.780 ns" { data[7] data_c[7] wigend_reg_out[23] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "7.780 ns" { data[7] data_c[7] wigend_reg_out[23] } { 0.000ns 0.000ns 6.377ns } { 0.000ns 0.934ns 0.469ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 11:24:54 2009 " "Info: Processing ended: Tue Dec 22 11:24:54 2009" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
