
# Loop constraints
directive set /lenet/core/core:rlp CSTEPS_FROM {{. == 0}}
directive set /lenet/core/core:rlp/main CSTEPS_FROM {{. == 2} {.. == 0}}
directive set /lenet/core/core:rlp/main/C1_OFM CSTEPS_FROM {{. == 1} {.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR CSTEPS_FROM {{. == 1} {.. == 0}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR CSTEPS_FROM {{. == 2} {.. == 0}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW CSTEPS_FROM {{. == 1} {.. == 0}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL CSTEPS_FROM {{. == 17} {.. == 0}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY CSTEPS_FROM {{. == 1} {.. == 0}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY CSTEPS_FROM {{. == 3} {.. == 0}}
directive set /lenet/core/core:rlp/main/R1_OFM CSTEPS_FROM {{. == 1} {.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW CSTEPS_FROM {{. == 3} {.. == 0}}
directive set /lenet/core/core:rlp/main/P1_OFM CSTEPS_FROM {{. == 1} {.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW CSTEPS_FROM {{. == 1} {.. == 0}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL CSTEPS_FROM {{. == 9} {.. == 0}}
directive set /lenet/core/core:rlp/main/C2_OFM CSTEPS_FROM {{. == 1} {.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR CSTEPS_FROM {{. == 1} {.. == 0}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR CSTEPS_FROM {{. == 2} {.. == 0}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM CSTEPS_FROM {{. == 1} {.. == 0}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW CSTEPS_FROM {{. == 1} {.. == 0}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL CSTEPS_FROM {{. == 38} {.. == 0}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY CSTEPS_FROM {{. == 1} {.. == 0}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY CSTEPS_FROM {{. == 3} {.. == 0}}
directive set /lenet/core/core:rlp/main/R2_OFM CSTEPS_FROM {{. == 1} {.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW CSTEPS_FROM {{. == 3} {.. == 0}}
directive set /lenet/core/core:rlp/main/P2_OFM CSTEPS_FROM {{. == 1} {.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW CSTEPS_FROM {{. == 1} {.. == 0}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL CSTEPS_FROM {{. == 9} {.. == 0}}
directive set /lenet/core/core:rlp/main/F_IFM CSTEPS_FROM {{. == 1} {.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW CSTEPS_FROM {{. == 3} {.. == 0}}
directive set /lenet/core/core:rlp/main/FC1_OUT CSTEPS_FROM {{. == 3} {.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN CSTEPS_FROM {{. == 5} {.. == 2}}
directive set /lenet/core/core:rlp/main/R3_OUT CSTEPS_FROM {{. == 3} {.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT CSTEPS_FROM {{. == 3} {.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN CSTEPS_FROM {{. == 5} {.. == 2}}
directive set /lenet/core/core:rlp/main/R4_OUT CSTEPS_FROM {{. == 3} {.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT CSTEPS_FROM {{. == 2} {.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN CSTEPS_FROM {{. == 5} {.. == 1}}
directive set /lenet/core/core:rlp/main/DEN CSTEPS_FROM {{. == 1} {.. == 1}}
directive set /lenet/core/core:rlp/main/OUT CSTEPS_FROM {{. == 21} {.. == 1}}

# IO operation constraints
directive set /lenet/core/core:rlp/main/OUT/OUT:io_write(out:rsc.@) CSTEPS_FROM {{.. == 20}}

# Sync operation constraints

# Real operation constraints
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:acc#9 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:and CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:or CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:mux CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:write_mem(conv2d_C1:acc_buf_0:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:and#8 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:or#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:write_mem(conv2d_C1:acc_buf_1:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:acc#2 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_COL_CLR/C1_COL_CLR:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_ROW_CLR:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CLR/C1_ROW_CLR:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-1:ridx:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-1:cidx:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc#27 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:read_mem(image_in:rsc.@) CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:K_COL:and CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:read_mem(image_in:rsc.@)#1 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:K_COL:and#1 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-3:cidx:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-3:oelse#2:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc#28 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:read_mem(image_in:rsc.@)#2 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:K_COL:and#2 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#22 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_3c2aa6c19d818a1f8b1315c5c4e71d5d30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc#29 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:read_mem(image_in:rsc.@)#3 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:K_COL:and#3 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc#13 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc#21 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:read_mem(image_in:rsc.@)#4 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc#22 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:read_mem(image_in:rsc.@)#5 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:K_COL:and#4 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_16004855d5b18c75c82970d7d2cc691f2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-1:ridx:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-1:oelse:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc#30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:read_mem(image_in:rsc.@)#6 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:K_COL:and#5 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc#31 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:read_mem(image_in:rsc.@)#7 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:acc#32 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:else:read_mem(image_in:rsc.@)#9 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:K_COL:and#6 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:mux#7 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:K_COL:and#7 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#25 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_cb420ad7b5be2a771bb5a635a91af35230 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o16_342bbc65f14f081e505e550c242465be2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_1c02a4d52d5b5fb61074ec621511e7e22f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o16_f482a30c772ddbe602f9f0d60340f9b92f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_af18f5a31a5ddc4cf64f6669008fce4b2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_d4ff27d3b1b52e22183d1fefd9d0502b2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_22e7d52ec4d123f707fc2b5d2e9ff23a2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_969b11eec108eeba82eb0ce72871a8892f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-2:K_COL-3:K_COL:mul CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-1:K_COL:mul CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#47 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-2:K_COL:mul CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-3:K_COL:mul CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#46 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#51 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/C1_COL:read_mem(conv2d_C1:acc_buf_0:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-1:K_COL:mul CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#50 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#53 CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-2:K_COL:mul CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-3:K_COL:mul CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#49 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-2:K_COL-1:K_COL:mul CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-2:K_COL-2:K_COL:mul CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#48 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#52 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/C1_COL:write_mem(conv2d_C1:acc_buf_0:rsc.@) CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o16_db7c9690a335e1f7c8b7906d2db6f25c2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_6aa86a0974bfee072317484664613c2f2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_eed8e13546a2009974f1e5073c95b7532f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_140de7a12e1a431e4714d024935dd3cc2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_093daf83967f93e800a06e223b8b944c2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o16_2e33a2077747bfccbc2dd58ed5a033942f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_2b99853cd583ce5ed73f0dd2475e255f2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/U:ROM_1i3_1o17_d5953683bc210a3f617dceee428ab19b2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-2:K_COL-3:K_COL:mul#1 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-1:K_COL:mul#1 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#55 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-2:K_COL:mul#1 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-3:K_COL:mul#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#54 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#59 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/C1_COL:read_mem(conv2d_C1:acc_buf_1:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-1:K_COL:mul#1 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#58 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#61 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-2:K_COL:mul#1 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-3:K_COL:mul#1 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#57 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-2:K_COL-1:K_COL:mul#1 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-2:K_COL-2:K_COL:mul#1 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#56 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#60 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_COL:acc#9 CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/C1_COL:write_mem(conv2d_C1:acc_buf_1:rsc.@) CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_ROW:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_ROW:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:acc#15 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:read_mem(conv2d_C1:acc_buf_0:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:write_mem(C1_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:write_mem(C1_out:rsc(2)(0).@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:write_mem(C1_out:rsc(4)(0).@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:read_mem(conv2d_C1:acc_buf_1:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:write_mem(C1_out:rsc(1)(0).@)#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:write_mem(C1_out:rsc(3)(0).@)#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:write_mem(C1_out:rsc(5)(0).@)#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:acc#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_COL_CPY/C1_COL_CPY:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_ROW_CPY:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW_CPY/C1_ROW_CPY:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_OFM:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_OFM:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:acc#6 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:acc#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:read_mem(C1_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:read_mem(C1_out:rsc(1)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:read_mem(C1_out:rsc(2)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:read_mem(C1_out:rsc(3)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:read_mem(C1_out:rsc(4)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:read_mem(C1_out:rsc(5)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:mux1h CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/operator><32,16,true,AC_TRN,AC_WRAP>:acc CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:R1_COL:and#8 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:acc#10 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:acc#11 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:acc#9 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:write_mem(R1_out:rsc.@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:acc#3 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_ROW:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_ROW:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:mux#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:R1_COL:and#7 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_ROW/R1_COL:mux#5 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_OFM:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R1_OFM/R1_OFM:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:acc#26 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:acc#16 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:acc#27 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:acc CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:read_mem(R1_out:rsc.@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_ROW#1-1:K_COL#1-1:acc#4 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:K_COL#1:and#1 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:read_mem(R1_out:rsc.@)#1 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_ROW#1-1:K_COL#1-2:acc#4 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:mux#3 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:acc#28 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:acc#29 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:acc#24 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:read_mem(R1_out:rsc.@)#2 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_ROW#1-2:K_COL#1-1:acc#4 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:mux#4 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:mux#5 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:read_mem(R1_out:rsc.@)#3 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_ROW#1-2:K_COL#1-2:acc#4 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:mux#6 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/K_COL#1:mux#7 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/P1_COL:acc#7 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/P1_COL:acc#8 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/P1_COL:acc#6 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/P1_COL:write_mem(P1_out:rsc.@) CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/P1_COL:acc#2 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_COL/P1_COL:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_ROW:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_ROW/P1_ROW:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_OFM:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P1_OFM/P1_OFM:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/C2_COL_CLR:acc#17 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/C2_COL_CLR:acc#13 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o2_e1e31c506f04c979b75ca48dcded576b2e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o4_d67309ffe8664a3e409df48b2352df342e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o1_36a11c086fc575b4817fcbfc98c204de2e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o1_f6b23b028eee6f6b2d95aa44b3dc7d192e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/C2_COL_CLR:write_mem(conv2d_C2:acc_buf_0:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o3_d79b9d577a9ba9ad93bdd7eef5090a1b2e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o1_23aeea4605a57deddc456ea623c06d2e2e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o3_921db4851b2d2142e32787a80d53484e2e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o2_d8558115990ae0c5545a8b5d5f2bc74e2e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/C2_COL_CLR:write_mem(conv2d_C2:acc_buf_1:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o12_d3fc865b9b561b7291f76528b00f68742f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/C2_COL_CLR:write_mem(conv2d_C2:acc_buf_2:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o4_6b34062223283fcb2bf79f087ef3adea2e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o5_72717bb2cf16532dcbde24cdd87245a82e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/U:ROM_1i2_1o2_a9d005429ed7344477e77dd3c748c98c2e CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/C2_COL_CLR:write_mem(conv2d_C2:acc_buf_3:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/C2_COL_CLR:acc#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_COL_CLR/C2_COL_CLR:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_ROW_CLR:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CLR/C2_ROW_CLR:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#374 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#180 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#375 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#349 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@) CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-2:acc#48 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#376 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#350 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#1 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#185 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#377 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#351 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#2 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-4:acc#48 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#378 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#352 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#3 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#190 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#379 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#353 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-1:acc#47 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#192 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#380 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#354 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#5 CSTEPS_FROM {{.. == 25}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#381 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#355 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#6 CSTEPS_FROM {{.. == 24}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#382 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#356 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#7 CSTEPS_FROM {{.. == 23}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#383 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#357 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#8 CSTEPS_FROM {{.. == 22}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#384 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#358 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#9 CSTEPS_FROM {{.. == 21}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#204 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#205 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#385 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#359 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#10 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#386 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#360 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#11 CSTEPS_FROM {{.. == 19}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#387 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#361 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#12 CSTEPS_FROM {{.. == 18}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#388 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#362 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#13 CSTEPS_FROM {{.. == 17}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#389 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#363 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#14 CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-1:acc#47 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#221 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#390 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#364 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#15 CSTEPS_FROM {{.. == 15}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#391 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#365 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#16 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#392 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#366 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#17 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#393 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#367 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#18 CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#394 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#368 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#19 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#233 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#234 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#395 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#369 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#20 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#396 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#370 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#21 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#397 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#371 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#22 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#398 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#372 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#23 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#399 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#373 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:read_mem(P1_out:rsc.@)#24 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#249 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:acc#26 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:acc#18 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_5220340e02c6bf9563e887a64c18988830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_222c6615c173ca8533415ddfa3bb36f230 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_e0701998505e80183dd87381840a4df030 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_6c8e8e17b30b6506ffc40aa448742d8230 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_640d605894e5e896f6cdb7a2f9e843e430 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_7283146652b3344d242fe6c567d5228030 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_001701830136964bfe8847df741a29f430 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_a8841a5929cc0fa9f8a34cca561aed8d30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_6a321023f320ae7a125d38a3498d6f3a30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_50796e5cc359b1a18ef22e3f5d07ebe730 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_9a25073c0fe3a98d0d793bba648a16a530 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_43f61eea2a13ecf966817975aafc608f30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_14e5d3408ce511e0907b5474e85afca130 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_a62a9f74bf5fa1867009a709ffefaa0830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_09576073660e93ce2c7acaf646b84e7830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_36b8a6e6dac9644ccb09302cbb55297c30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_6f82a4901ac3c5eeba50286f76926d4f30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_4661feaf05196331fde923c288ac102e30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_ac7996ebb7dba56a05713ba9a925451e30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_a9bd28b2bcc3faec9556939311d2fa5a30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_d85e984ea75bde0ee20554e5f68a0fb730 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_4d8fc75b1e12a5eaf7591a0107ca91e830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_ac930bfa150dcb0d4bdf3764bf3d0c4030 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_8ccfc323a296b8f2551751d55119559e30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_b387b66da2a2667e319e4646ee39b40030 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-1:K_COL#2:mul CSTEPS_FROM {{.. == 27}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-2:K_COL#2:mul CSTEPS_FROM {{.. == 26}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#409 CSTEPS_FROM {{.. == 28}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-3:K_COL#2:mul CSTEPS_FROM {{.. == 25}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-4:K_COL#2:mul CSTEPS_FROM {{.. == 24}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#408 CSTEPS_FROM {{.. == 26}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#417 CSTEPS_FROM {{.. == 28}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-5:K_COL#2:mul CSTEPS_FROM {{.. == 23}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-1:K_COL#2:mul CSTEPS_FROM {{.. == 22}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#407 CSTEPS_FROM {{.. == 24}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-2:K_COL#2:mul CSTEPS_FROM {{.. == 21}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-3:K_COL#2:mul CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#406 CSTEPS_FROM {{.. == 22}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#416 CSTEPS_FROM {{.. == 24}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#421 CSTEPS_FROM {{.. == 29}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-4:K_COL#2:mul CSTEPS_FROM {{.. == 19}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-5:K_COL#2:mul CSTEPS_FROM {{.. == 18}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#405 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-1:K_COL#2:mul CSTEPS_FROM {{.. == 17}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-2:K_COL#2:mul CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#404 CSTEPS_FROM {{.. == 18}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#415 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-3:K_COL#2:mul CSTEPS_FROM {{.. == 15}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-4:K_COL#2:mul CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#403 CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-5:K_COL#2:mul CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-1:K_COL#2:mul CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#402 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#414 CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#420 CSTEPS_FROM {{.. == 21}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#423 CSTEPS_FROM {{.. == 29}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-2:K_COL#2:mul CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-3:K_COL#2:mul CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#401 CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-4:K_COL#2:mul CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-5:K_COL#2:mul CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#400 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#413 CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:read_mem(conv2d_C2:acc_buf_0:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-1:K_COL#2:mul CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#412 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#419 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-2:K_COL#2:mul CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-3:K_COL#2:mul CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#411 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-4:K_COL#2:mul CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-5:K_COL#2:mul CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#410 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#418 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#422 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc CSTEPS_FROM {{.. == 30}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:write_mem(conv2d_C2:acc_buf_0:rsc.@) CSTEPS_FROM {{.. == 30}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_3c1a13264e223969069dbddc7ecb1f1830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_4475e873a6fab1d1ff28a69d1baa86e730 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_723e30aec90fe59270ae32afed2798a830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_cc95fa6cbdf341c931a67e71d5ececb430 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_463653f059e40211f91c4571a7dce97630 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_ae993001dabd0debc0a1697b405e43b530 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_517b1c256456692b0be7959ddac9cc8e30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_00cb49244d7b5b7a5880af9877208e6130 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_ee5f3d4c61354c3e3f45e46d530c180130 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_024cbe0cd7d16139a1e6fdeb34fd60b530 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_33345bdb28122a0273f198e277a46b3230 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_9aa3fda433444671b6d1b250c300a1dd30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_52fb538975b82575c8e091d6dd03661430 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_1d9586c41015fd0dc1b4436d39a01ed330 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_18b50b4fd91fe4f5eff1bfec9a6a6a0130 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_1195cbfaedbba936ad90841976d8d34430 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_02942a0a80f11eb523749448bd67be0830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_a773df78e59e76aa78984e6a21d24c6030 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_6e1a204da2d79370b766c0467bbdab7c30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_75f9c2e9bf91ba49e4a4b8b5866dee9a30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_dad2d56ac1edb5aa04688dc76bdf945030 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_d81f8972cb3959a9d77997c4eb96ad4c30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_cec1b3158327a4a202756861777bb01130 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_18733be92601152c76aeeba1b66f0ed130 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_e7d327e9d168d343f9b10ed2f6e7698c30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-1:K_COL#2:mul#1 CSTEPS_FROM {{.. == 27}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-2:K_COL#2:mul#1 CSTEPS_FROM {{.. == 26}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#433 CSTEPS_FROM {{.. == 28}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-3:K_COL#2:mul#1 CSTEPS_FROM {{.. == 25}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-4:K_COL#2:mul#1 CSTEPS_FROM {{.. == 24}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#432 CSTEPS_FROM {{.. == 26}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#441 CSTEPS_FROM {{.. == 28}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-5:K_COL#2:mul#1 CSTEPS_FROM {{.. == 23}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-1:K_COL#2:mul#1 CSTEPS_FROM {{.. == 22}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#431 CSTEPS_FROM {{.. == 24}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-2:K_COL#2:mul#1 CSTEPS_FROM {{.. == 21}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-3:K_COL#2:mul#1 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#430 CSTEPS_FROM {{.. == 22}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#440 CSTEPS_FROM {{.. == 24}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#445 CSTEPS_FROM {{.. == 29}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-4:K_COL#2:mul#1 CSTEPS_FROM {{.. == 19}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-5:K_COL#2:mul#1 CSTEPS_FROM {{.. == 18}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#429 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-1:K_COL#2:mul#1 CSTEPS_FROM {{.. == 17}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-2:K_COL#2:mul#1 CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#428 CSTEPS_FROM {{.. == 18}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#439 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-3:K_COL#2:mul#1 CSTEPS_FROM {{.. == 15}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-4:K_COL#2:mul#1 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#427 CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-5:K_COL#2:mul#1 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-1:K_COL#2:mul#1 CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#426 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#438 CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#444 CSTEPS_FROM {{.. == 21}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#447 CSTEPS_FROM {{.. == 29}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-2:K_COL#2:mul#1 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-3:K_COL#2:mul#1 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#425 CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-4:K_COL#2:mul#1 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-5:K_COL#2:mul#1 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#424 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#437 CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:read_mem(conv2d_C2:acc_buf_1:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-1:K_COL#2:mul#1 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#436 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#443 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-2:K_COL#2:mul#1 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-3:K_COL#2:mul#1 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#435 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-4:K_COL#2:mul#1 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-5:K_COL#2:mul#1 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#434 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#442 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#446 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#51 CSTEPS_FROM {{.. == 30}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:write_mem(conv2d_C2:acc_buf_1:rsc.@) CSTEPS_FROM {{.. == 30}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_ee884100e2ea9c36d3104820295c2d5930 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_b40cb52e67c81aa01fb0dc68eaa2224930 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_f07bcc9747e0d9e01eccdeccb0d1a6b830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_d3f21f4a94e94ec8187258f3dfff535330 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_019fda9688ab4e9a1b14b6b2f529ed7330 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_35291dcc35725ffdcbdfa47a8a44c1ad30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_0c89935a1b6241949d9a9edc3aa3a25730 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_6a7ac0a980cd8e27b639f60b4dd4fc0930 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_375ee85e5e83e4c9bd5a8d0af45ff43830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_759b3fec114867f31a0918ec2b82422b30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_768475715b34bb8d69bc0b2d14f10e5c30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_f74df06677caf7ebec2e8c4a0a9707fb30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_cb59eb075d94d78d919f4082508d75fd30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_c8fb69b69d351e24f5b0c6e38c37fc7930 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_be5598aa4626316fa3deb56f2b1b99ac30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_64e4950ecc3929e8ddeb1382fe2047a330 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_dd26a35234a63ef50cbabdc0814401e730 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_b3c770299dda7d59be3deb99bc36256330 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_6e10a3f021f762332afa780d877318aa30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_29e303f2cc98013a03ce1032edb1a74c30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_22ccb192cfffb66f90983ec0b0fe21a830 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_7fba1d57ef407e4de4f80b7103ffd5bf30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_a6e6cbcbf12ec9ee9aba4812fe4b5a6d30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_4af308c8d974b91c9c2a5d70a378a9f930 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_c590861c252fc2eaad9560c3ccd8580130 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-1:K_COL#2:mul#2 CSTEPS_FROM {{.. == 27}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-2:K_COL#2:mul#2 CSTEPS_FROM {{.. == 26}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#457 CSTEPS_FROM {{.. == 30}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-3:K_COL#2:mul#2 CSTEPS_FROM {{.. == 25}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-4:K_COL#2:mul#2 CSTEPS_FROM {{.. == 24}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#456 CSTEPS_FROM {{.. == 26}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#465 CSTEPS_FROM {{.. == 30}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-5:K_COL#2:mul#2 CSTEPS_FROM {{.. == 23}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-1:K_COL#2:mul#2 CSTEPS_FROM {{.. == 22}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#455 CSTEPS_FROM {{.. == 25}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-2:K_COL#2:mul#2 CSTEPS_FROM {{.. == 21}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-3:K_COL#2:mul#2 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#454 CSTEPS_FROM {{.. == 22}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#464 CSTEPS_FROM {{.. == 25}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#469 CSTEPS_FROM {{.. == 31}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-4:K_COL#2:mul#2 CSTEPS_FROM {{.. == 19}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-5:K_COL#2:mul#2 CSTEPS_FROM {{.. == 18}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#453 CSTEPS_FROM {{.. == 21}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-1:K_COL#2:mul#2 CSTEPS_FROM {{.. == 17}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-2:K_COL#2:mul#2 CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#452 CSTEPS_FROM {{.. == 18}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#463 CSTEPS_FROM {{.. == 21}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-3:K_COL#2:mul#2 CSTEPS_FROM {{.. == 15}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-4:K_COL#2:mul#2 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#451 CSTEPS_FROM {{.. == 17}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-5:K_COL#2:mul#2 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-1:K_COL#2:mul#2 CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#450 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#462 CSTEPS_FROM {{.. == 17}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#468 CSTEPS_FROM {{.. == 22}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#471 CSTEPS_FROM {{.. == 31}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-2:K_COL#2:mul#2 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-3:K_COL#2:mul#2 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#449 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-4:K_COL#2:mul#2 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-5:K_COL#2:mul#2 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#448 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#461 CSTEPS_FROM {{.. == 15}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:read_mem(conv2d_C2:acc_buf_2:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-1:K_COL#2:mul#2 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#460 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#467 CSTEPS_FROM {{.. == 15}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-2:K_COL#2:mul#2 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-3:K_COL#2:mul#2 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#459 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-4:K_COL#2:mul#2 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-5:K_COL#2:mul#2 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#458 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#466 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#470 CSTEPS_FROM {{.. == 17}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#52 CSTEPS_FROM {{.. == 32}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:write_mem(conv2d_C2:acc_buf_2:rsc.@) CSTEPS_FROM {{.. == 32}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_23aec4f1aa47be09c1dd5dff18aaec6c30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_ea9b66f60df09c80ebea12735944d63a30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_1fc83075eaad93ac41e44d8078a25dc930 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_683ab4963370d1d74a484fa07c92f89130 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_d7f895be4c50e2701ecc9525c81a980f30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_7c67f200dfed1bfbd6e00d93801837a630 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_938df17d1b9dc9f574d2f03f4e897b3c30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_7ba5f47410e8266ebf661589f90b875f30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_7834e325ccf56e20bb3c37e4311abbe430 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_62b36793eb9a36f434aa14fea72004ab30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_549fe7009bab9c7986ca7f353a738c1230 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_0c086653211e969e519015b94bf521b630 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_caa7643f82f346736d57bfad36ddabe230 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_f2a55a3314480d405095a1c7d63e63d230 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_3f7d5ff3ef1ed1f8fefd7f2690a74ff730 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_070946edee73acce405771a83438178930 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_bd9bdd30d8d91efa5c80a0e5f1909cd530 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_861ff7ac66970ac4aad5819d054a6f0130 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_1f5d734a0d9613f54551eacc1d1dd20b30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_b69ca1c932832345adc9f5c961757b4a30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_71172a8b5f60793ae23c92821682f00a30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_cb11e6fb8b037363aa16c9f181fd8d1c30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_fde0e36bd794f09d0690aed09b20fa2d30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_56b1cb7151a51873e64b549a2746765930 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/U:ROM_1i7_1o16_6033ca7e9aaa4777fbfed6f50f652cf530 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-1:K_COL#2:mul#3 CSTEPS_FROM {{.. == 27}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-2:K_COL#2:mul#3 CSTEPS_FROM {{.. == 26}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#481 CSTEPS_FROM {{.. == 32}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-3:K_COL#2:mul#3 CSTEPS_FROM {{.. == 25}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-4:K_COL#2:mul#3 CSTEPS_FROM {{.. == 24}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#480 CSTEPS_FROM {{.. == 26}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#489 CSTEPS_FROM {{.. == 32}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-2:K_COL#2-5:K_COL#2:mul#3 CSTEPS_FROM {{.. == 23}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-1:K_COL#2:mul#3 CSTEPS_FROM {{.. == 22}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#479 CSTEPS_FROM {{.. == 25}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-2:K_COL#2:mul#3 CSTEPS_FROM {{.. == 21}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-3:K_COL#2:mul#3 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#478 CSTEPS_FROM {{.. == 23}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#488 CSTEPS_FROM {{.. == 25}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#493 CSTEPS_FROM {{.. == 35}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-4:K_COL#2:mul#3 CSTEPS_FROM {{.. == 19}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-3:K_COL#2-5:K_COL#2:mul#3 CSTEPS_FROM {{.. == 18}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#477 CSTEPS_FROM {{.. == 23}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-1:K_COL#2:mul#3 CSTEPS_FROM {{.. == 17}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-2:K_COL#2:mul#3 CSTEPS_FROM {{.. == 16}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#476 CSTEPS_FROM {{.. == 18}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#487 CSTEPS_FROM {{.. == 23}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-3:K_COL#2:mul#3 CSTEPS_FROM {{.. == 15}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-4:K_COL#2:mul#3 CSTEPS_FROM {{.. == 14}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#475 CSTEPS_FROM {{.. == 17}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-4:K_COL#2-5:K_COL#2:mul#3 CSTEPS_FROM {{.. == 13}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-1:K_COL#2:mul#3 CSTEPS_FROM {{.. == 12}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#474 CSTEPS_FROM {{.. == 15}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#486 CSTEPS_FROM {{.. == 19}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#492 CSTEPS_FROM {{.. == 27}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#495 CSTEPS_FROM {{.. == 35}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-2:K_COL#2:mul#3 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-3:K_COL#2:mul#3 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#473 CSTEPS_FROM {{.. == 19}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-4:K_COL#2:mul#3 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-5:K_COL#2-5:K_COL#2:mul#3 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#472 CSTEPS_FROM {{.. == 10}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#485 CSTEPS_FROM {{.. == 19}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:read_mem(conv2d_C2:acc_buf_3:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-1:K_COL#2:mul#3 CSTEPS_FROM {{.. == 7}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#484 CSTEPS_FROM {{.. == 9}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#491 CSTEPS_FROM {{.. == 23}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-2:K_COL#2:mul#3 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-3:K_COL#2:mul#3 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#483 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-4:K_COL#2:mul#3 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_ROW#2-1:K_COL#2-5:K_COL#2:mul#3 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#482 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#490 CSTEPS_FROM {{.. == 11}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#494 CSTEPS_FROM {{.. == 27}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/K_COL#2:acc#53 CSTEPS_FROM {{.. == 37}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:write_mem(conv2d_C2:acc_buf_3:rsc.@) CSTEPS_FROM {{.. == 37}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_COL/C2_COL:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_ROW:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_ROW/C2_ROW:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_IFM:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_IFM/C2_IFM:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:acc#29 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:acc#9 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:read_mem(conv2d_C2:acc_buf_0:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(4)(0).@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(8)(0).@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(12)(0).@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:read_mem(conv2d_C2:acc_buf_1:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(1)(0).@)#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(5)(0).@)#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(9)(0).@)#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(13)(0).@)#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:read_mem(conv2d_C2:acc_buf_2:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(2)(0).@)#2 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(6)(0).@)#2 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(10)(0).@)#2 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(14)(0).@)#2 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:read_mem(conv2d_C2:acc_buf_3:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(3)(0).@)#3 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(7)(0).@)#3 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(11)(0).@)#3 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:write_mem(C2_out:rsc(15)(0).@)#3 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:acc#8 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_COL_CPY/C2_COL_CPY:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_ROW_CPY:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_ROW_CPY/C2_ROW_CPY:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C2_OFM/C2_OFM:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:acc#6 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:acc#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(1)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(2)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(3)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(4)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(5)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(6)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(7)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(8)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(9)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(10)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(11)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(12)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(13)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(14)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:read_mem(C2_out:rsc(15)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:mux1h CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/operator><32,16,true,AC_TRN,AC_WRAP>#1:acc CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:R2_COL:and#16 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:acc#10 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:acc#11 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:acc#9 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:write_mem(R2_out:rsc.@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:acc#3 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_ROW:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_ROW:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:mux#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:R2_COL:and#15 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_ROW/R2_COL:mux#5 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R2_OFM/R2_OFM:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:acc#24 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:acc#16 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:acc#25 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:acc CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:read_mem(R2_out:rsc.@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_ROW#3-1:K_COL#3-1:acc#4 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:K_COL#3:and#1 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:read_mem(R2_out:rsc.@)#1 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_ROW#3-1:K_COL#3-2:acc#4 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:mux#3 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:acc#26 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:acc#27 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:acc#13 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:read_mem(R2_out:rsc.@)#2 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_ROW#3-2:K_COL#3-1:acc#4 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:mux#4 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:mux#5 CSTEPS_FROM {{.. == 6}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:read_mem(R2_out:rsc.@)#3 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_ROW#3-2:K_COL#3-2:acc#4 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:mux#6 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/K_COL#3:mux#7 CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/P2_COL:acc#6 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/P2_COL:acc#3 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/P2_COL:write_mem(P2_out:rsc.@) CSTEPS_FROM {{.. == 8}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/P2_COL:acc#2 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_COL/P2_COL:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_ROW:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_ROW/P2_ROW:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/P2_OFM/P2_OFM:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:acc#7 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:acc#8 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:acc#6 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:acc#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:read_mem(P2_out:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:write_mem(F_out:rsc.@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:acc#3 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_ROW:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_ROW:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:mux CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:F_COL:and CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:mux#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_IFM:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/U:ROM_1i4_1o12_e0c81f603a21470bc770d973a8aa78632f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:write_mem(FC1_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/U:ROM_1i4_1o13_1bc2b91d8e15848b4b33a770996460e12f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:write_mem(FC1_out:rsc(0)(1).@)#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/U:ROM_1i4_1o12_2963b5b321c04618281056246f746bd42f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:write_mem(FC1_out:rsc(0)(2).@)#2 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/U:ROM_1i4_1o13_d8f222baa7ee7663e9ae07205b7084202f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:write_mem(FC1_out:rsc(0)(3).@)#3 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/U:ROM_1i4_1o12_ff5733906f03dc9a81f7b41c136899ab2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:write_mem(FC1_out:rsc(0)(4).@)#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/U:ROM_1i4_1o12_33f93012b6814aa1ec7628d3aaa4b5c02f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:write_mem(FC1_out:rsc(0)(5).@)#5 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/U:ROM_1i4_1o12_32d457b7ae8a3947d20635c02877a47e2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:write_mem(FC1_out:rsc(0)(6).@)#6 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/U:ROM_1i4_1o12_047ab7161b92b5d8d35247063f88957b2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:write_mem(FC1_out:rsc(0)(7).@)#7 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:read_mem(F_out:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#48 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#40 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/U:ROM_1i16_1o15_044e958badca823f761bf2ed0a8affde33 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:read_mem(FC1_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:mul CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:acc#3 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:write_mem(FC1_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#49 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#41 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/U:ROM_1i16_1o15_dd0a53b5f92f13de723a0f496a502e5a33 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:read_mem(FC1_out:rsc(0)(1).@)#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:mul#1 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:acc#7 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:write_mem(FC1_out:rsc(0)(1).@)#1 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#50 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#42 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/U:ROM_1i16_1o15_2c9e0ec1cfc87288f0e2adeaf5c2515f33 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:read_mem(FC1_out:rsc(0)(2).@)#2 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:mul#2 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:acc#11 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:write_mem(FC1_out:rsc(0)(2).@)#2 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#51 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#43 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/U:ROM_1i16_1o15_4a007a67171168b16874e52f9c25ffc933 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:read_mem(FC1_out:rsc(0)(3).@)#3 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:mul#3 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:acc#15 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:write_mem(FC1_out:rsc(0)(3).@)#3 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#52 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/U:ROM_1i16_1o15_d34f31c034460ad47370c15a474442b033 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:read_mem(FC1_out:rsc(0)(4).@)#4 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:mul#4 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:acc#19 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:write_mem(FC1_out:rsc(0)(4).@)#4 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#53 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#45 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/U:ROM_1i16_1o15_0c8cf331e29336b3067612897e102af733 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:read_mem(FC1_out:rsc(0)(5).@)#5 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:mul#5 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:acc#23 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:write_mem(FC1_out:rsc(0)(5).@)#5 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#54 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#46 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/U:ROM_1i16_1o15_96a7c12389f1d17d8dbf848eed320a3433 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:read_mem(FC1_out:rsc(0)(6).@)#6 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:mul#6 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:acc#27 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:write_mem(FC1_out:rsc(0)(6).@)#6 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#55 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#47 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/U:ROM_1i16_1o15_111fa7fe73a0299db217e276701df69d33 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:read_mem(FC1_out:rsc(0)(7).@)#7 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:mul#7 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:FC1_IN:acc#31 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:write_mem(FC1_out:rsc(0)(7).@)#7 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc#23 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_IN/FC1_IN:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:acc#15 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC1_OUT/FC1_OUT:acc CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:read_mem(FC1_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:read_mem(FC1_out:rsc(0)(1).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:read_mem(FC1_out:rsc(0)(2).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:read_mem(FC1_out:rsc(0)(3).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:read_mem(FC1_out:rsc(0)(4).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:read_mem(FC1_out:rsc(0)(5).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:read_mem(FC1_out:rsc(0)(6).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:read_mem(FC1_out:rsc(0)(7).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:mux1h CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R3_OUT/operator><32,16,true,AC_TRN,AC_WRAP>#2:acc CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:R3_OUT:and#7 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:write_mem(R3_out:rsc.@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R3_OUT/R3_OUT:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/U:ROM_1i5_1o13_d3697463a7fbbef31c05d68a132390972f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_OUT:write_mem(FC2_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/U:ROM_1i5_1o12_2b0683356838411467e960aab43870852f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_OUT:write_mem(FC2_out:rsc(0)(1).@)#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/U:ROM_1i5_1o13_66b36d16a3a6f0c29bb89e40c2a3bc342f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_OUT:write_mem(FC2_out:rsc(0)(2).@)#2 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/U:ROM_1i5_1o12_55268239f200fbabe9b8931e12e11a6b2f CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_OUT:write_mem(FC2_out:rsc(0)(3).@)#3 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:read_mem(R3_out:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc#16 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc#20 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/U:ROM_1i14_1o16_0a279337565a73794c60b538ca7092ee33 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:read_mem(FC2_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:FC2_IN:mul CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:FC2_IN:acc#3 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:write_mem(FC2_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc#24 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc#21 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/U:ROM_1i14_1o16_821011d8acc642451c5d6a42261e1f5a33 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:read_mem(FC2_out:rsc(0)(1).@)#1 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:FC2_IN:mul#1 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:FC2_IN:acc#7 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:write_mem(FC2_out:rsc(0)(1).@)#1 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc#25 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc#22 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/U:ROM_1i14_1o16_34d9e96ea309409074293a25b4e2e31b33 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:read_mem(FC2_out:rsc(0)(2).@)#2 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:FC2_IN:mul#2 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:FC2_IN:acc#11 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:write_mem(FC2_out:rsc(0)(2).@)#2 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc#26 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc#23 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/U:ROM_1i14_1o16_efbee137ce7993820d4b35c730fb95c733 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:read_mem(FC2_out:rsc(0)(3).@)#3 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:FC2_IN:mul#3 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:FC2_IN:acc#15 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:write_mem(FC2_out:rsc(0)(3).@)#3 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc#11 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_IN/FC2_IN:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_OUT:acc#7 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC2_OUT/FC2_OUT:acc CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/R4_OUT/R4_OUT:read_mem(FC2_out:rsc(0)(0).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R4_OUT/R4_OUT:read_mem(FC2_out:rsc(0)(1).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R4_OUT/R4_OUT:read_mem(FC2_out:rsc(0)(2).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R4_OUT/R4_OUT:read_mem(FC2_out:rsc(0)(3).@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R4_OUT/R4_OUT:mux1h CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R4_OUT/operator><32,16,true,AC_TRN,AC_WRAP>#3:acc CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R4_OUT/R4_OUT:R4_OUT:and#3 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R4_OUT/R4_OUT:write_mem(R4_out:rsc.@) CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/R4_OUT/R4_OUT:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/R4_OUT/R4_OUT:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux#2 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux#3 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux#5 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux#6 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux#7 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux#8 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:mux#9 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:read_mem(R4_out:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:acc#8 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:acc#10 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/U:ROM_1i10_1o16_c358cac2711c15bd7aeccf9e1ef7001032 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#10 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:FC3_IN:mul CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:FC3_IN:acc#3 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#1 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#2 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#3 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#4 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:acc#12 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:acc#11 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/U:ROM_1i10_1o16_7a4ead50e8a25b2ac2f21d0a6bbd301932 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#11 CSTEPS_FROM {{.. == 3}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:FC3_IN:mul#1 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:FC3_IN:acc#7 CSTEPS_FROM {{.. == 4}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#5 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#6 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#7 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#8 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:mux#9 CSTEPS_FROM {{.. == 5}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:acc#5 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_IN/FC3_IN:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:acc#3 CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/FC3_OUT/FC3_OUT:acc CSTEPS_FROM {{.. == 2}}
directive set /lenet/core/core:rlp/main/DEN/operator*<32,16,true,AC_TRN,AC_WRAP>:operator*<32,16,true,AC_TRN,AC_WRAP>:mux1h CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/operator*<32,16,true,AC_TRN,AC_WRAP>:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:acc#3 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#14 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#15 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#2 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#13 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#3 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#16 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#4 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#12 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#5 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#17 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#6 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#11 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#7 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#18 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#8 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:mux#10 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/U:ROM_1i9_1o32_ddfe90192fae04ac4fa532109f4b386e30 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:acc#2 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/DEN/DEN:acc CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/OUT/OUT:mux CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/OUT/OUT:mux#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/OUT/U:ROM_1i9_1o32_ddfe90192fae04ac4fa532109f4b386e30#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/OUT/OUT:div CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux#1 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux#2 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux#3 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux#4 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux#5 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux#6 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux#7 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux#8 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:OUT:mux#9 CSTEPS_FROM {{.. == 20}}
directive set /lenet/core/core:rlp/main/OUT/OUT:acc#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/OUT/OUT:acc CSTEPS_FROM {{.. == 1}}

# Probe constraints
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-1:else:K_COL:else:mult_acc:1:image_in CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-1:else:K_COL:else:mult_acc:1:image_in#ctrl#prb CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-3:else:K_COL:else:mult_acc:1:image_in CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-1:K_COL-3:else:K_COL:else:mult_acc:1:image_in#ctrl#prb CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-1:else:K_COL:else:mult_acc:1:image_in CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-1:else:K_COL:else:mult_acc:1:image_in#ctrl#prb CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-2:else:K_COL:else:mult_acc:1:image_in CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-2:else:K_COL:else:mult_acc:1:image_in#ctrl#prb CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-3:else:K_COL:else:mult_acc:1:image_in#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/C1_OFM/C1_ROW/C1_COL/K_ROW-3:K_COL-3:else:K_COL:else:mult_acc:1:image_in#ctrl#prb#1 CSTEPS_FROM {{.. == 1}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:mult_acc:0:F_out CSTEPS_FROM {{.. == 0}}
directive set /lenet/core/core:rlp/main/F_IFM/F_ROW/F_COL:mult_acc:0:F_out#ctrl#prb CSTEPS_FROM {{.. == 0}}
