---
tags:
  - CompArch
---
### Random Access Memory
## SRAM
Static Random Access Memory
- [[CPU Cache]], [[Registers]]
## DRAM
Dynamic Random Access Memory
- [[Main Memory]]
#### Memory cell
![[Pasted image 20231019170830.png]]
![[Pasted image 20231019171441.png]]
#### [[Writing into DRAM]]
#### [[Reading from DRAM]]
## SRAM vs DRAM

| Characteristic     | SRAM                                                                         | DRAM              |
| ------------------ | ---------------------------------------------------------------------------- | ----------------- |
| Access Speed       | Faster                                                                       | Slower            |
| Storage Capacity   | Smaller                                                                      | Larger            |
| Storage Element    | [[Flip-Flop]] ([[Set Reset Latch\|Latch]])                                   | Capacitor         |
| Usage              | [[CPU Cache]], [[Registers]]               \| [[Main Memory\|System Memory]] |                   |
| Cost (per 1 byte)  | Expensive                                                                    | Cpeap             |
| Power Consumption  | Lower                                                                        | Higher            |
| Organization       | Complex                                                                      | Simple            |
| Power Leakage      | Not present                                                                  | Significant       |
| Chip Reliability   | More reliable                                                                | Less resiable     |
| Volatility         | Volatile                                                                     | Volatile          |
| Memory Cell Access | Accessed directly                                                            | Accessed directly |

![[Pasted image 20231019171557.png]]