
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036263                       # Number of seconds simulated
sim_ticks                                 36263420046                       # Number of ticks simulated
final_tick                               563229783231                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141883                       # Simulator instruction rate (inst/s)
host_op_rate                                   178991                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2338415                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894568                       # Number of bytes of host memory used
host_seconds                                 15507.69                       # Real time elapsed on the host
sim_insts                                  2200278128                       # Number of instructions simulated
sim_ops                                    2775733980                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1990656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       856192                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2850304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1019264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1019264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15552                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6689                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22268                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7963                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7963                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54894326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23610349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78599978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45886                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              95303                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28107222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28107222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28107222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54894326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23610349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              106707200                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86962639                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31094726                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25273460                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119884                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13016738                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12129541                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280597                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89817                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31199241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172472431                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31094726                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15410138                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37929602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11395333                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6619003                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15278953                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84976050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.507495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.304158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47046448     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3337254      3.93%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2685773      3.16%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548862      7.71%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1768674      2.08%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2278990      2.68%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1650800      1.94%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926816      1.09%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18732433     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84976050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357564                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.983293                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32635933                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6429503                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36476407                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246970                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9187235                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309873                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41271                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206220190                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        74846                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9187235                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35023240                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1401836                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1502371                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34279269                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3582097                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198955203                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31139                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1485315                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112861                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1222                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278560612                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928810945                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928810945                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107865063                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40766                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22975                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9822837                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18548629                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9445310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147999                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2923720                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188123544                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149434988                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292384                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     65011982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198546229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6208                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84976050                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758554                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29614852     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18294685     21.53%     56.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11891934     13.99%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8852919     10.42%     80.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7634401      8.98%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3943373      4.64%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3386973      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633933      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722980      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84976050                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875262     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178617     14.50%     85.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177624     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124506628     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126614      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14830880      9.92%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7954332      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149434988                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.718381                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1231509                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008241                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385369917                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253175433                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145623574                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150666497                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559420                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7314661                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2831                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          632                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2419534                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9187235                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         570425                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81343                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188162820                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       409304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18548629                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9445310                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22742                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          632                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1267789                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1193731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461520                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147052478                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914791                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2382508                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21655982                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20744314                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7741191                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.690985                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145720277                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145623574                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94898218                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267952066                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674553                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354161                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65354300                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125761                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75788815                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620416                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139036                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29559339     39.00%     39.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20961111     27.66%     66.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8532069     11.26%     77.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4794634      6.33%     84.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3914945      5.17%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1585190      2.09%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1884742      2.49%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948178      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3608607      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75788815                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3608607                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260343943                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385520643                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1986589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869626                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869626                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661534702                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201270490                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190271265                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86962639                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31720101                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25816600                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2119430                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13533956                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12507592                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3265784                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93349                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35071082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173252889                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31720101                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15773376                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36408572                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10873542                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5405413                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17143484                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       851574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85603141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49194569     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1965579      2.30%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2564015      3.00%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3855893      4.50%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3746620      4.38%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2848468      3.33%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1694568      1.98%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2534698      2.96%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17198731     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85603141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364756                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.992268                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36228703                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5286283                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35096791                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       273568                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8717794                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5370277                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207269888                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8717794                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38148255                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1033253                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1462677                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33405758                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2835397                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201235706                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          861                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1225606                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       889901                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           51                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    280400403                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    937195948                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    937195948                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174388174                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106012164                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42702                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24085                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8016244                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18653382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9886062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       192290                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3270501                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187039573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40550                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150684456                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       280528                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60792223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184875294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6502                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85603141                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760268                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897469                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29633896     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18854181     22.03%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12182063     14.23%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8301300      9.70%     80.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7760917      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4144443      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3049678      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       915006      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       761657      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85603141                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         741597     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152638     14.24%     83.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177343     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125385108     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2128909      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17024      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14879335      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8274080      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150684456                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732749                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1071585                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388324165                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247873206                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146456881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151756041                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       510224                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7145200                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          900                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2509654                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          239                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8717794                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         600700                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100291                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187080128                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1283415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18653382                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9886062                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23526                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75909                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          900                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1298264                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1193141                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2491405                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147803114                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14006453                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2881341                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22097667                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20703452                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8091214                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699616                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146495663                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146456881                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94105235                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264255135                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.684136                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356115                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102131466                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125524131                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61556301                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2154400                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76885347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153282                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29532719     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22144850     28.80%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8155980     10.61%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4669613      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3898798      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1926383      2.51%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1903390      2.48%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       817877      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3835737      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76885347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102131466                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125524131                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18884588                       # Number of memory references committed
system.switch_cpus1.commit.loads             11508182                       # Number of loads committed
system.switch_cpus1.commit.membars              17024                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18003093                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113143036                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2561238                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3835737                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260130042                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          382883249                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32052                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1359498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102131466                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125524131                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102131466                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851477                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851477                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174429                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174429                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665129292                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202288813                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191442788                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34048                       # number of misc regfile writes
system.l20.replacements                         15566                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          815301                       # Total number of references to valid blocks.
system.l20.sampled_refs                         31950                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.518028                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          868.393752                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.198341                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4187.129070                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.304670                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         11316.974167                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.053003                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000683                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.255562                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000019                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.690733                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        57095                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  57095                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21433                       # number of Writeback hits
system.l20.Writeback_hits::total                21433                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        57095                       # number of demand (read+write) hits
system.l20.demand_hits::total                   57095                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        57095                       # number of overall hits
system.l20.overall_hits::total                  57095                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        15552                       # number of ReadReq misses
system.l20.ReadReq_misses::total                15566                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        15552                       # number of demand (read+write) misses
system.l20.demand_misses::total                 15566                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        15552                       # number of overall misses
system.l20.overall_misses::total                15566                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1344398                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1493685808                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1495030206                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1344398                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1493685808                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1495030206                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1344398                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1493685808                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1495030206                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72647                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72661                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21433                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21433                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72647                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72661                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72647                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72661                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.214076                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.214228                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.214076                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.214228                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.214076                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.214228                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96044.612140                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96044.597584                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96044.612140                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96044.597584                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96044.612140                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96044.597584                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3264                       # number of writebacks
system.l20.writebacks::total                     3264                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        15552                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           15566                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        15552                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            15566                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        15552                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           15566                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1377592862                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1378831976                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1377592862                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1378831976                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1377592862                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1378831976                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.214076                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.214228                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.214076                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.214228                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.214076                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.214228                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88579.787937                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 88579.723500                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 88579.787937                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 88579.723500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 88579.787937                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 88579.723500                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6702                       # number of replacements
system.l21.tagsinuse                     16383.965033                       # Cycle average of tags in use
system.l21.total_refs                          647765                       # Total number of references to valid blocks.
system.l21.sampled_refs                         23086                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.058780                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2180.886507                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.996597                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3339.958316                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         10850.123612                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.133111                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000793                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.203855                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.662239                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        46705                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46705                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           27010                       # number of Writeback hits
system.l21.Writeback_hits::total                27010                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        46705                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46705                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        46705                       # number of overall hits
system.l21.overall_hits::total                  46705                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6681                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6694                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6689                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6702                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6689                       # number of overall misses
system.l21.overall_misses::total                 6702                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1121580                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    604916815                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      606038395                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       680696                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       680696                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1121580                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    605597511                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       606719091                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1121580                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    605597511                       # number of overall miss cycles
system.l21.overall_miss_latency::total      606719091                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53386                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53399                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        27010                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            27010                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            8                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53394                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53407                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53394                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53407                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125145                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125358                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125276                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125489                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125276                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125489                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 86275.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90542.855112                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90534.567523                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        85087                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        85087                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 86275.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90536.329945                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90528.064906                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 86275.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90536.329945                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90528.064906                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4699                       # number of writebacks
system.l21.writebacks::total                     4699                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6681                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6694                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6689                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6702                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6689                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6702                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1021152                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    552979673                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    554000825                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       618812                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       618812                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1021152                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    553598485                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    554619637                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1021152                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    553598485                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    554619637                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125145                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125358                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125276                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125489                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125276                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125489                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78550.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82768.997605                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82760.804452                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 77351.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 77351.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 78550.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82762.518314                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82754.347508                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 78550.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82762.518314                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82754.347508                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995858                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286552                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042830.084507                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995858                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15278935                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15278935                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15278935                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15278935                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15278935                       # number of overall hits
system.cpu0.icache.overall_hits::total       15278935                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1757173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1757173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15278953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15278953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15278953                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15278953                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15278953                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15278953                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72647                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563435                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72903                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2476.762753                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.514297                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.485703                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900446                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099554                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571259                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571259                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22453                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22453                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17563964                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17563964                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17563964                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17563964                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154553                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154553                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154553                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154553                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154553                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6388015265                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6388015265                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6388015265                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6388015265                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6388015265                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6388015265                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718517                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718517                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718517                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718517                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014409                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014409                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008723                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008723                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008723                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008723                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41332.198437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41332.198437                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41332.198437                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41332.198437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41332.198437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41332.198437                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21433                       # number of writebacks
system.cpu0.dcache.writebacks::total            21433                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81906                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81906                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81906                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81906                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72647                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72647                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72647                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72647                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1946496035                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1946496035                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1946496035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1946496035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1946496035                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1946496035                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004100                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004100                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26793.894242                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26793.894242                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26793.894242                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26793.894242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26793.894242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26793.894242                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996595                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015297744                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046971.258065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996595                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17143468                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17143468                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17143468                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17143468                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17143468                       # number of overall hits
system.cpu1.icache.overall_hits::total       17143468                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1332157                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1332157                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1332157                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1332157                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1332157                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1332157                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17143484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17143484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17143484                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17143484                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17143484                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17143484                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 83259.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83259.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 83259.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83259.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 83259.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83259.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1134830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1134830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1134830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1134830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1134830                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1134830                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87294.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87294.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 87294.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87294.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 87294.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87294.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53394                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173717196                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53650                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3237.971966                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.205315                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.794685                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910958                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089042                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10658096                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10658096                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7337471                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7337471                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18003                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18003                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17024                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17024                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17995567                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17995567                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17995567                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17995567                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       135008                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       135008                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3855                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3855                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138863                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138863                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138863                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138863                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4800527642                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4800527642                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    345612581                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    345612581                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5146140223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5146140223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5146140223                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5146140223                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10793104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10793104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7341326                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7341326                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18134430                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18134430                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18134430                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18134430                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012509                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012509                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000525                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000525                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007657                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007657                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007657                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007657                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35557.356912                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35557.356912                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89653.069001                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89653.069001                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37059.117425                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37059.117425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37059.117425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37059.117425                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1082715                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 83285.769231                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27010                       # number of writebacks
system.cpu1.dcache.writebacks::total            27010                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81622                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81622                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3847                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3847                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85469                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85469                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53386                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53386                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53394                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53394                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53394                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53394                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    995349510                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    995349510                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       688696                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       688696                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    996038206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    996038206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    996038206                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    996038206                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18644.391975                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18644.391975                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        86087                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        86087                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18654.496872                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18654.496872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18654.496872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18654.496872                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
