

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_9'
================================================================
* Date:           Thu Apr 13 00:01:25 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Area
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.724 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057| 20.570 us | 20.570 us |  2057|  2057|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2056|     2056|       514|          -|          -|     4|    no    |
        | + Loop 1.1  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     131|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|      41|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      41|     191|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln51_fu_109_p2     |     +    |      0|  0|  19|          12|          12|
    |i_2_fu_99_p2           |     +    |      0|  0|  16|           9|           1|
    |i_fu_75_p2             |     +    |      0|  0|  12|           3|           1|
    |v_vec_coeffs_d0        |     +    |      0|  0|  39|          32|          32|
    |icmp_ln202_fu_69_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln50_fu_93_p2     |   icmp   |      0|  0|  13|           9|          10|
    |select_ln51_fu_127_p3  |  select  |      0|  0|  23|           1|          23|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 131|          69|          83|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |i_0_i_reg_58           |   9|          2|    9|         18|
    |i_0_reg_47             |   9|          2|    3|          6|
    |v_vec_coeffs_address0  |  15|          3|   10|         30|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  60|         12|   23|         59|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |i_0_i_reg_58               |   9|   0|    9|          0|
    |i_0_reg_47                 |   3|   0|    3|          0|
    |i_2_reg_158                |   9|   0|    9|          0|
    |i_reg_145                  |   3|   0|    3|          0|
    |v_vec_coeffs_addr_reg_163  |  10|   0|   10|          0|
    |zext_ln46_reg_150          |   3|   0|   12|          9|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  41|   0|   50|          9|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.9 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.9 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.9 | return value |
|ap_done                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.9 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.9 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | pqcrystals_dilithium.9 | return value |
|v_vec_coeffs_address0  | out |   10|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_we0       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_d0        | out |   32|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |      v_vec_coeffs      |     array    |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (1.35ns)   --->   "br label %pqcrystals_dilithium2_ref_poly_caddq.exit" [dilithium2/polyvec.c:202]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %pqcrystals_dilithium2_ref_poly_caddq.exit.loopexit ]"   --->   Operation 6 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.00ns)   --->   "%icmp_ln202 = icmp eq i3 %i_0, -4" [dilithium2/polyvec.c:202]   --->   Operation 7 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [dilithium2/polyvec.c:202]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %4, label %1" [dilithium2/polyvec.c:202]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 0)" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %tmp to i12" [dilithium2/poly.c:46->dilithium2/polyvec.c:203]   --->   Operation 12 'zext' 'zext_ln46' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.35ns)   --->   "br label %2" [dilithium2/poly.c:50->dilithium2/polyvec.c:203]   --->   Operation 13 'br' <Predicate = (!icmp_ln202)> <Delay = 1.35>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [dilithium2/polyvec.c:204]   --->   Operation 14 'ret' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %1 ], [ %i_2, %3 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.34ns)   --->   "%icmp_ln50 = icmp eq i9 %i_0_i, -256" [dilithium2/poly.c:50->dilithium2/polyvec.c:203]   --->   Operation 16 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 17 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.73ns)   --->   "%i_2 = add i9 %i_0_i, 1" [dilithium2/poly.c:50->dilithium2/polyvec.c:203]   --->   Operation 18 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %pqcrystals_dilithium2_ref_poly_caddq.exit.loopexit, label %3" [dilithium2/poly.c:50->dilithium2/polyvec.c:203]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %i_0_i to i12" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 20 'zext' 'zext_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.76ns)   --->   "%add_ln51 = add i12 %zext_ln46, %zext_ln51" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 21 'add' 'add_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i12 %add_ln51 to i64" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 22 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln51_1" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 23 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 24 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln50)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %pqcrystals_dilithium2_ref_poly_caddq.exit"   --->   Operation 25 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.72>
ST_4 : Operation 26 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 26 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %v_vec_coeffs_load, i32 31)" [dilithium2/reduce.c:51->dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 27 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln51 = select i1 %tmp_1, i32 8380417, i32 0" [dilithium2/reduce.c:51->dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 28 'select' 'select_ln51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (2.18ns) (out node of the LUT)   --->   "%add_ln51_1 = add nsw i32 %select_ln51, %v_vec_coeffs_load" [dilithium2/reduce.c:51->dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 29 'add' 'add_ln51_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (2.77ns)   --->   "store i32 %add_ln51_1, i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 30 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br label %2" [dilithium2/poly.c:50->dilithium2/polyvec.c:203]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln202          (br               ) [ 01111]
i_0               (phi              ) [ 00100]
icmp_ln202        (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln202          (br               ) [ 00000]
tmp               (bitconcatenate   ) [ 00000]
zext_ln46         (zext             ) [ 00011]
br_ln50           (br               ) [ 00111]
ret_ln204         (ret              ) [ 00000]
i_0_i             (phi              ) [ 00010]
icmp_ln50         (icmp             ) [ 00111]
empty_27          (speclooptripcount) [ 00000]
i_2               (add              ) [ 00111]
br_ln50           (br               ) [ 00000]
zext_ln51         (zext             ) [ 00000]
add_ln51          (add              ) [ 00000]
zext_ln51_1       (zext             ) [ 00000]
v_vec_coeffs_addr (getelementptr    ) [ 00001]
br_ln0            (br               ) [ 01111]
v_vec_coeffs_load (load             ) [ 00000]
tmp_1             (bitselect        ) [ 00000]
select_ln51       (select           ) [ 00000]
add_ln51_1        (add              ) [ 00000]
store_ln51        (store            ) [ 00000]
br_ln50           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="v_vec_coeffs_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="12" slack="0"/>
<pin id="38" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="10" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v_vec_coeffs_load/3 store_ln51/4 "/>
</bind>
</comp>

<comp id="47" class="1005" name="i_0_reg_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="3" slack="1"/>
<pin id="49" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="51" class="1004" name="i_0_phi_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="1"/>
<pin id="53" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="3" slack="0"/>
<pin id="55" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="i_0_i_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="9" slack="1"/>
<pin id="60" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_0_i_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="9" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln202_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="0"/>
<pin id="71" dir="0" index="1" bw="3" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="11" slack="0"/>
<pin id="83" dir="0" index="1" bw="3" slack="0"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln46_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln50_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="0" index="1" bw="9" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln51_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln51_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="1"/>
<pin id="111" dir="0" index="1" bw="9" slack="0"/>
<pin id="112" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln51_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="select_ln51_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln51_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="24" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="150" class="1005" name="zext_ln46_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="1"/>
<pin id="152" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_2_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="v_vec_coeffs_addr_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="24" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="47" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="51" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="51" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="51" pin="4"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="62" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="62" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="62" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="109" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="41" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="119" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="41" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="2"/><net_sink comp="41" pin=1"/></net>

<net id="148"><net_src comp="75" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="153"><net_src comp="89" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="161"><net_src comp="99" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="166"><net_src comp="34" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="41" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_vec_coeffs | {4 }
 - Input state : 
	Port: pqcrystals_dilithium.9 : v_vec_coeffs | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln202 : 1
		i : 1
		br_ln202 : 2
		tmp : 1
		zext_ln46 : 2
	State 3
		icmp_ln50 : 1
		i_2 : 1
		br_ln50 : 2
		zext_ln51 : 1
		add_ln51 : 2
		zext_ln51_1 : 3
		v_vec_coeffs_addr : 4
		v_vec_coeffs_load : 5
	State 4
		tmp_1 : 1
		select_ln51 : 2
		add_ln51_1 : 3
		store_ln51 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |       i_fu_75      |    0    |    12   |
|    add   |      i_2_fu_99     |    0    |    16   |
|          |   add_ln51_fu_109  |    0    |    18   |
|          |  add_ln51_1_fu_135 |    0    |    39   |
|----------|--------------------|---------|---------|
|  select  | select_ln51_fu_127 |    0    |    32   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln202_fu_69  |    0    |    9    |
|          |   icmp_ln50_fu_93  |    0    |    13   |
|----------|--------------------|---------|---------|
|bitconcatenate|      tmp_fu_81     |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   zext_ln46_fu_89  |    0    |    0    |
|   zext   |  zext_ln51_fu_105  |    0    |    0    |
|          | zext_ln51_1_fu_114 |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|    tmp_1_fu_119    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   139   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_0_i_reg_58      |    9   |
|        i_0_reg_47       |    3   |
|       i_2_reg_158       |    9   |
|        i_reg_145        |    3   |
|v_vec_coeffs_addr_reg_163|   10   |
|    zext_ln46_reg_150    |   12   |
+-------------------------+--------+
|          Total          |   46   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   46   |   148  |
+-----------+--------+--------+--------+
