{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543911166466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543911166481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 02:12:46 2018 " "Processing started: Tue Dec 04 02:12:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543911166481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911166481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911166481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543911167263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543911167263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179273 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179288 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179319 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/VGA_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179335 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/VGA_top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179366 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_top_level-structural " "Found design unit 1: tank_top_level-structural" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179413 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_top_level " "Found entity 1: tank_top_level" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tank_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_functions " "Found design unit 1: tank_functions" {  } { { "tank_functions.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_functions.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_functions-body " "Found design unit 2: tank_functions-body" {  } { { "tank_functions.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_functions.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_const.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "tank_const.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavioral " "Found design unit 1: tank-behavioral" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179491 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179523 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_logic-behavioral " "Found design unit 1: game_logic-behavioral" {  } { { "game_logic.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179554 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "game_logic.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_components.vhd 2 0 " "Found 2 design units, including 0 entities, in source file game_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_components " "Found design unit 1: game_components" {  } { { "game_components.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179569 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_components-body " "Found design unit 2: game_components-body" {  } { { "game_components.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_components.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet-behavioral " "Found design unit 1: bullet-behavioral" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179617 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911179617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_top_level " "Elaborating entity \"tank_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543911179882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_A_signal tank_top_level.vhd(39) " "Verilog HDL or VHDL warning at tank_top_level.vhd(39): object \"score_A_signal\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_B_signal tank_top_level.vhd(45) " "Verilog HDL or VHDL warning at tank_top_level.vhd(45): object \"score_B_signal\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 tank_top_level.vhd(55) " "Verilog HDL or VHDL warning at tank_top_level.vhd(55): object \"hist3\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 tank_top_level.vhd(55) " "Verilog HDL or VHDL warning at tank_top_level.vhd(55): object \"hist2\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_scan_code tank_top_level.vhd(56) " "Verilog HDL or VHDL warning at tank_top_level.vhd(56): object \"kb_scan_code\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_scan_ready tank_top_level.vhd(57) " "Verilog HDL or VHDL warning at tank_top_level.vhd(57): object \"kb_scan_ready\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(77) " "VHDL Process Statement warning at tank_top_level.vhd(77): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(81) " "VHDL Process Statement warning at tank_top_level.vhd(81): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist10 tank_top_level.vhd(106) " "VHDL Process Statement warning at tank_top_level.vhd(106): signal \"hist10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist10 tank_top_level.vhd(108) " "VHDL Process Statement warning at tank_top_level.vhd(108): signal \"hist10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist10 tank_top_level.vhd(110) " "VHDL Process Statement warning at tank_top_level.vhd(110): signal \"hist10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist10 tank_top_level.vhd(112) " "VHDL Process Statement warning at tank_top_level.vhd(112): signal \"hist10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_A_fire tank_top_level.vhd(105) " "VHDL Process Statement warning at tank_top_level.vhd(105): inferring latch(es) for signal or variable \"player_A_fire\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_A_speed tank_top_level.vhd(105) " "VHDL Process Statement warning at tank_top_level.vhd(105): inferring latch(es) for signal or variable \"player_A_speed\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_B_fire tank_top_level.vhd(105) " "VHDL Process Statement warning at tank_top_level.vhd(105): inferring latch(es) for signal or variable \"player_B_fire\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_B_speed tank_top_level.vhd(105) " "VHDL Process Statement warning at tank_top_level.vhd(105): inferring latch(es) for signal or variable \"player_B_speed\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_B_speed tank_top_level.vhd(105) " "Inferred latch for \"player_B_speed\" at tank_top_level.vhd(105)" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_B_fire tank_top_level.vhd(105) " "Inferred latch for \"player_B_fire\" at tank_top_level.vhd(105)" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_A_speed tank_top_level.vhd(105) " "Inferred latch for \"player_A_speed\" at tank_top_level.vhd(105)" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_A_fire tank_top_level.vhd(105) " "Inferred latch for \"player_A_fire\" at tank_top_level.vhd(105)" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911179898 "|tank_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:VGA_component " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:VGA_component\"" {  } { { "tank_top_level.vhd" "VGA_component" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911179913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:VGA_component\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:VGA_component\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/VGA_top_level.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911179945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_A_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_A_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_B_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_B_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(75) " "VHDL Process Statement warning at pixelGenerator.vhd(75): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(75) " "VHDL Process Statement warning at pixelGenerator.vhd(75): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(81) " "VHDL Process Statement warning at pixelGenerator.vhd(81): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(81) " "VHDL Process Statement warning at pixelGenerator.vhd(81): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(82) " "VHDL Process Statement warning at pixelGenerator.vhd(82): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(82) " "VHDL Process Statement warning at pixelGenerator.vhd(82): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_pos pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"bullet_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_pos pixelGenerator.vhd(88) " "VHDL Process Statement warning at pixelGenerator.vhd(88): signal \"bullet_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(88) " "VHDL Process Statement warning at pixelGenerator.vhd(88): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_display pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"bullet_B_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_pos pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"bullet_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_pos pixelGenerator.vhd(92) " "VHDL Process Statement warning at pixelGenerator.vhd(92): signal \"bullet_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(92) " "VHDL Process Statement warning at pixelGenerator.vhd(92): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_display pixelGenerator.vhd(93) " "VHDL Process Statement warning at pixelGenerator.vhd(93): signal \"bullet_A_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911179960 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:VGA_component\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:VGA_component\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/VGA_top_level.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911179992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:Keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:Keyboard\"" {  } { { "tank_top_level.vhd" "Keyboard" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911180023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hists ps2.vhd(56) " "Verilog HDL or VHDL warning at ps2.vhd(56): object \"hists\" assigned a value but never read" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911180023 "|tank_top_level|ps2:Keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:Keyboard\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:Keyboard\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911180038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:Keyboard\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:Keyboard\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911180054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logic game_logic:logic_component " "Elaborating entity \"game_logic\" for hierarchy \"game_logic:logic_component\"" {  } { { "tank_top_level.vhd" "logic_component" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911180070 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_A game_logic.vhd(58) " "VHDL Signal Declaration warning at game_logic.vhd(58): used explicit default value for signal \"score_A\" because signal was never assigned a value" {  } { { "game_logic.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_logic.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543911180085 "|tank_top_level|game_logic:logic_component"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_B game_logic.vhd(58) " "VHDL Signal Declaration warning at game_logic.vhd(58): used explicit default value for signal \"score_B\" because signal was never assigned a value" {  } { { "game_logic.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_logic.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543911180085 "|tank_top_level|game_logic:logic_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_A " "Elaborating entity \"tank\" for hierarchy \"tank:tank_A\"" {  } { { "tank_top_level.vhd" "tank_A" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911180116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_B " "Elaborating entity \"tank\" for hierarchy \"tank:tank_B\"" {  } { { "tank_top_level.vhd" "tank_B" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911180148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_A " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_A\"" {  } { { "tank_top_level.vhd" "bullet_A" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911180179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_B " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_B\"" {  } { { "tank_top_level.vhd" "bullet_B" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911180210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_B_fire " "Latch player_B_fire has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:Keyboard\|history1\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543911181551 ""}  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543911181551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_A_fire " "Latch player_A_fire has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ps2:Keyboard\|history1\[7\] " "Ports ENA and PRE on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543911181551 ""}  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543911181551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_A_speed " "Latch player_A_speed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:Keyboard\|history1\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543911181551 ""}  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543911181551 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } } { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1543911181551 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1543911181551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543911182051 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[31\] Low " "Register tank:tank_A\|curr_speed\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[31\] Low " "Register tank:tank_A\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[8\] High " "Register tank:tank_A\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[6\] High " "Register tank:tank_A\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[3\] High " "Register tank:tank_A\|curr_speed\[3\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[1\] High " "Register tank:tank_A\|curr_speed\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[0\] Low " "Register tank:tank_A\|curr_speed\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[0\] Low " "Register tank:tank_A\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[0\] Low " "Register tank:tank_A\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[1\] High " "Register tank:tank_A\|curr_pos\[1\]\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_speed\[0\] Low " "Register tank:tank_B\|curr_speed\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[31\] Low " "Register tank:tank_B\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[8\] High " "Register tank:tank_B\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[6\] High " "Register tank:tank_B\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_speed\[1\] High " "Register tank:tank_B\|curr_speed\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[0\] Low " "Register tank:tank_B\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[31\] Low " "Register bullet:bullet_B\|curr_pos\[1\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[4\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[4\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[3\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[3\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[2\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[2\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[1\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[1\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[0\] Low " "Register bullet:bullet_B\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[31\] Low " "Register bullet:bullet_B\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[8\] High " "Register bullet:bullet_B\|curr_pos\[0\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[6\] High " "Register bullet:bullet_B\|curr_pos\[0\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[0\] Low " "Register bullet:bullet_B\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[31\] Low " "Register bullet:bullet_A\|curr_pos\[1\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[8\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[7\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[7\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[6\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[0\] Low " "Register bullet:bullet_A\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[1\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[1\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[31\] Low " "Register bullet:bullet_A\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[8\] High " "Register bullet:bullet_A\|curr_pos\[0\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[6\] High " "Register bullet:bullet_A\|curr_pos\[0\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[0\] Low " "Register bullet:bullet_A\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911182177 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1543911182177 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543911182895 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543911183286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911183286 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50MHZ " "No output dependent on input pin \"clock_50MHZ\"" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543911183536 "|tank_top_level|clock_50MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_speed " "No output dependent on input pin \"player_speed\"" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543911183536 "|tank_top_level|player_speed"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_fire " "No output dependent on input pin \"player_fire\"" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543911183536 "|tank_top_level|player_fire"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543911183536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2155 " "Implemented 2155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543911183536 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543911183536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2120 " "Implemented 2120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543911183536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543911183536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543911183598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 02:13:03 2018 " "Processing ended: Tue Dec 04 02:13:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543911183598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543911183598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543911183598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911183598 ""}
