;redcode
;assert 1
	SPL 0, #-404
	CMP -205, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 2, @0
	SPL 0, <2
	SUB -207, <-120
	ADD #-270, <0
	CMP -205, @-125
	CMP -205, @-125
	MOV -1, <-20
	DJN 110, 9
	CMP -205, @-125
	SUB 112, @610
	SPL 0, <2
	SUB @-127, 100
	SUB @-127, 100
	SUB #72, @-201
	SUB -207, <-120
	SLT 270, 61
	CMP -207, <-120
	SUB #72, @-201
	SUB @-127, 100
	SUB @-127, 100
	SPL 300, 90
	SUB @-127, 100
	SUB @-127, 100
	SLT @0, @2
	SUB -207, <-120
	JMZ @-270, @1
	SUB @-127, 100
	ADD @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	ADD 270, 61
	SUB -207, <-120
	ADD #-270, <9
	CMP -207, <-120
	SPL 0, #-404
	SUB @-127, 100
	SPL 50, #-404
	SPL 0, #-404
	ADD @-127, 100
	ADD @-127, 100
	SUB 2, @0
	SPL 0, #-404
	SPL 0, #-404
	ADD 270, 61
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 61
	ADD 270, 61
