
<!-- saved from url=(0068)http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm -->
<html><head><meta http-equiv="Content-Type" content="text/html; charset=Big5">

<meta name="GENERATOR" content="Microsoft FrontPage 6.0">
<meta name="ProgId" content="FrontPage.Editor.Document">
<title></title>
<link type="text/css" rel="stylesheet" href="data:text/css,"></head><body background="./ddr3_files/back_img.jpg">

<p align="left"><span style="letter-spacing: 1"><a href="http://home.educities.edu.tw/oldfriend/page74.htm"><font size="2" face="Arial">
Ansoft Designer 
</font><font size="2"> 教學</font></a>
<font size="2"> </font><font size="2" face="Arial">&gt; <b><a name="DDR and ODT Simulation">DDR and ODT Simulation</a></b></font></span>                                                                              


</p><p align="right"><small></small><small><font color="#0099FF" size="2 ">更 新 日 期：<script language="javascript">                                              
document.write(document.lastModified)                        
</script>12/11/2011 01:31:59</font></small></p>

<div align="center">
  <center>
  <table border="0" width="90%">
    <tbody><tr>
      <td width="100%">
        <p style="line-height: 130%; margin-top: 3; margin-bottom: 3"><font size="2"><span style="letter-spacing: 1">
		<font color="#008000">本文始於2009年，以Micron             
        DDRII-800的</font><a href="http://home.educities.edu.tw/oldfriend/example/IBIS/u48b.zip"><font color="#008000">IBIS  
        model</font></a><font color="#008000">配合Ansoft Designer/Nexxim v4.1模擬。筆者於2011年重新撰寫，以</font></span></font><span style="letter-spacing: 1px"><font color="#008000" size="2">Micron DDRIII-1600的IBIS 
		model</font></span><font size="2" color="#008000"><span style="letter-spacing: 1">配合Ansoft 
		Designer v6.0，介紹ODT (On-Die Termination)的物理原型-戴維寧終端(Thevenin 
		Termination)、DDR2/DDR3的重要差異、Different drive 
		strength與串聯終端的波形比較。</span></font></p>             
  
        <ol style="font-size: 10pt">
          <li>
            <p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#ODT與戴維寧終端">ODT與戴維寧終端</a></span></p></li>
			<li>
            <p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR2與DDR3的差異">
			DDR2與DDR3的差異</a></span></p></li>
			<li>
            <p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#建立傳輸線模型">建立傳輸線模型</a></span></p></li>
          <li>
            <p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDRIII_34_1600_and_DDRIII_34_ODT60_1600">DDRIII_34_1600 
			and DDRIII_34_ODT60_1600</a></span></p></li>
			<li>
            <p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDRIII_34_1600_with_Thevenin_Termination">DDRIII_34_1600 with Thevenin 
			Termination</a></span></p></li>
			<li>
            <p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDRIII_40_1600_and_DDRIII_40_ODT60_1600">DDRIII_40_1600 and 
			DDRIII_40_ODT60_1600</a></span></p></li>
			<li>
            <p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDRIII_34_1600_with_Series_Termination">DDRIII_34_1600 with Series 
			Termination (Rs=18 ohm)</a></span></p></li>
			<li>
            <p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px">問題與討論</span></p><p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<font size="2"><span style="letter-spacing: 1"><a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#8.1">8.1 開ODT就不需要
			外部並連終端R<sub>T</sub> 
            to V<sub>TT</sub>嗎??</a><font color="#FF0000"> </font></span></font>
			</p><p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#8.2"><span style="letter-spacing: 1px">8</span><span style="letter-spacing: 1"><font size="2">.2 
			IC內的ODT與板上的V<sub>TT</sub>並聯終端，作用上是有差異的</font></span></a></p><p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#8.3">8.3 DDRIII_34_ODT30_1600, 
			slow/typical/max</a></span></p></li>
			<li>
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px">參考資料</span></p><p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px">9.1 <a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#9.1">Hynix用Ansoft 
			Tool所做的DDRII design Guide</a></span></p><p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px">9<font size="2">.2 <a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#9.2">Calculating Memory Power for DDRIII by Micron</a></font></span></p></li> 
        </ol>
        <p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left"><img border="0" src="./ddr3_files/line.gif" width="701" height="21"></p>
        <ol style="font-size: 10pt">
          <li>
            <p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><a name="ODT與戴維寧終端">ODT與戴維寧終端</a>&nbsp;
			</span><span style="letter-spacing: 1"><font size="2"> <a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation"><img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p></li>        
        </ol>
		<blockquote>
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2">1.1 戴維寧終端是從傳輸線上，分別對V<sub>DD</sub>與GND接一個阻值
			為兩倍特性阻抗的電阻R，這也是DDR的ODT做法
			。</font></span></p>
			<blockquote>
				<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
				<span style="letter-spacing: 1px"><font size="2">這存在一個直流電流路徑I=V<sub>DD</sub>/4Z<sub>o</sub>，故打開ODT耗電會增加。又此電路的戴維寧等效，是一個單邊上拉電阻R<sub>T</sub>接到V<sub>TT</sub>=V<sub>DD</sub>/2的並聯終端(Parallel 
				Termination)，訊號的full 
			swing會縮小，所以打開ODT後，會看到DDR的眼圖上下振幅縮小。</font></span></p>
			</blockquote>
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="center">
			<img border="0" src="./ddr3_files/ddr3 an01.gif"></p>
			<blockquote>
				<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
				<font size="2"><span style="letter-spacing: 1px">
				<img border="0" src="./ddr3_files/index1.gif" width="16" height="16"> 參考資料：</span><a style="letter-spacing: 1px" target="_blank" href="http://www.interfacebus.com/Design_Termination.html#c">Thevenin 
			Termination</a></font></p>
				<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
				<font size="2"><span style="letter-spacing: 1px">
				<img border="0" src="./ddr3_files/index1.gif" width="16" height="16"> </span></font>
				<span style="letter-spacing: 1px"><font size="2">
				DDR3_Standard_Specification_JESD79-3B p.103, p.141</font></span></p>
			</blockquote>
        <p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
		<span style="letter-spacing: 1"><font size="2">
		1.2 ODT只在data bus 
        (DQ pin)為receiver              
        mode時才有作用。</font></span></p>
			<blockquote>
				<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
				<span style="letter-spacing: 1"><font size="2">這可以從IBIS的語法看出來：如下圖所示 
        [Add submodel] 的Mode Type = [<b>Non-Driving</b>]，查詢IBIS            
            spec.可知，表示for receiver or high-Z mode only.</font></span></p>
			</blockquote>
  <center>
        <p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an02.gif"></p> 
  </center>
      		<blockquote>
				<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
				<span style="letter-spacing: 1"><font size="2" color="#008000">
				<img border="0" src="./ddr3_files/bulb.gif" align="absmiddle" width="20" height="18"> 只有Data group有ODT，addr./Ctrl./Cmd. group沒有ODT</font></span><span style="letter-spacing: 1px"><font size="2" color="#008000">。所以一些fly-by的DDR走線，會在Addr. 
			group使用V<sub>TT</sub>並聯終端(參見本文後<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#8.1">sec.8.1</a>)</font></span></p><p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
				<span style="letter-spacing: 1"><font size="2" color="#008000">
				<img border="0" src="./ddr3_files/bulb.gif" align="absmiddle" width="20" height="18"> 
        Design/Nexxim v4.0不支援IBIS的"Submodel"、"Terminator"語法，故要模擬ODT，需要使用Design/Nexxim              
        v4.1以上的版本</font></span></p></blockquote>
		</blockquote>
		<ol style="font-size: 10pt">
          <li value="2">
            <p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><a name="DDR2與DDR3的差異">
			DDR2與DDR3的差異</a>&nbsp; </span><span style="letter-spacing: 1"><font size="2">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation"><img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p></li>        
        </ol>
		<blockquote>
			<ul type="square">
				<li>
				<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
				<span style="letter-spacing: 1px"><font size="2">Micron建議DDR走線的特性阻抗設計<b>50~60</b>歐姆(<a target="_blank" href="http://download.micron.com/pdf/technotes/DDR/tn4614.pdf">TN-46-14, 
			p.3</a>)、DDR2設計<b>50</b>歐姆(<a target="_blank" href="http://download.micron.com/pdf/technotes/ddr2/tn_47_01.pdf">TN-47-01, 
			p.4</a>)，DDR3設計<b>40</b>歐姆(<a target="_blank" href="http://cache.micron.com/Protected/expiretime=1316102600;badurl=aHR0cDovL3d3dy5taWNyb24uY29tLy80MDQuaHRtbA==/1f6f879ecc405e5c1a4ef2e9d4ced59e/1/97/tn4108_ddr3_design_guide.pdf">TN-41-08, 
			p.3</a>)</font></span></p></li>
				<li>
				<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
				<span style="letter-spacing: 1px"><font size="2">DDR3的ODT是Dynamic 
			ODT，與DDR2的ODT差異，在WRITE command也會起作用.</font></span></p></li>
			</ul>
		</blockquote>
		<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an03.gif"></p>
		<blockquote>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2">
			<img border="0" src="./ddr3_files/index1.gif" width="16" height="16"> 
			參考資料：<a target="_blank" href="http://www.elpida.com/pdfs/E1503E10.pdf">New 
			Features of DDR3</a></font></span></p>
		</blockquote>
		<ol style="font-size: 10pt">
          <li value="3">
            <p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><a name="建立傳輸線模型">建立傳輸線模型</a>&nbsp;
			</span><span style="letter-spacing: 1"><font size="2">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation"><img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p></li>        
        </ol>
		<blockquote>
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><font size="2">下載<a target="_blank" href="http://home.educities.edu.tw/oldfriend/example/IBIS/v69a.zip">Micron DDRIII-1600 IBIS</a></font></span><font size="2"><span style="letter-spacing: 1">，然後以Designer/Nexxim建立一個特性阻抗50         
          ohm、1000mils長的傳輸線，左端代入DDRIII的DQ model and set         
          output mode，右端代入DDRIII的DQ model and set input mode。</span></font></p>
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><font size="2">3</font></span><font size="2"><span style="letter-spacing: 1px">.1 
			<font face="Arial"><b>Project \ Insert Circuit Design</b></font></span></font></p>
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><font size="2">3.2 </font></span>
			<font size="2">
			<span style="letter-spacing: 1">從Project Manager window中"Components 
			Tab"，<font face="Arial"><b>Nexxim           
          Circuit Elements \ Distributed \ Microstrip \ Transmission Lines </b>
			</font>選定 "<font face="Arial"><b>MS_TRL</b></font>：MS Transmission Line,         
          Physical Length"，拉出microstrip line           
          model到線路編輯視窗內，設定堆疊與線長1000 mils。</span></font><span style="letter-spacing: 1px"><font size="2">對軟體設定步驟不熟悉的讀者，請參閱<a href="http://home.educities.edu.tw/oldfriend/Designer/Circuit_SI.htm">Lesson 6</a></font></span></p>
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><font size="2">
			<img border="0" src="./ddr3_files/index1.gif" width="16" height="16"> 
			此處的傳輸線模型，若不想設定堆疊，可以選擇</font></span><font size="2" face="Arial"><b><span style="letter-spacing: 1">Nexxim           
          Circuit Elements \ Ideal Distributed \ TRLK_NX：</span></b></font><font size="2"><font face="Arial"><span style="letter-spacing: 1; font-weight:700">Transmission 
			Line, Physical Length</span></font><span style="letter-spacing: 1">，直接輸入特性阻與線長即可</span></font></p>
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
						<span style="letter-spacing: 1px"><font size="2">3</font></span><font size="2"><span style="letter-spacing: 1px">.3
						</span><span style="letter-spacing: 1">
			<font face="Arial"><b>Tools \ Import IBIS Components</b></font>選定Micron的DDRIII 
			IBIS model           
            "v69a.ibs"，會跳出一個"Import           
            IBIS"對話框，選[INPUT]與[DQ]兩個Component後，按"OK"確定。此時在Project           
            Manager window中"Components標籤頁內就可以看到Micron DDRIII IO的IBIS model</span></font></p>
		</blockquote>
		<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="center">
		<img border="0" src="./ddr3_files/ddr3 an04.gif"></p>
		<blockquote>
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><font size="2">3</font></span><font size="2"><span style="letter-spacing: 1px">.4 </span><span style="letter-spacing: 1">
			此時在Project Manager window中"Components Tab"內就可以看到Micron DDRIII IO的IBIS model。選擇[DQ_v69a]該項，拉到線路編輯視窗內，利用enable          
            pin設定一個為output，一個為input，模擬data          
            bus上的雙向傳輸IO。</span></font><span style="letter-spacing: 1px"> </span> </p>
		</blockquote>
		<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="center">
		<img border="0" src="./ddr3_files/ddr3 an05.gif"></p>
		<blockquote>
			<blockquote>
				<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
				<span style="letter-spacing: 1px">
				<font size="2" color="#008000">
				<img border="0" src="./ddr3_files/bulb.gif" width="20" height="18"> 
				電路圖上的IO model沒有給電源(1.5V)，表示預設使用IBIS內所描述的電壓，若把Ansoft 
				Designer元件模型Properties內的[Power]選[off]，那就需要在電路圖內指定電源</font></span></p>
			</blockquote>
		</blockquote>
		<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="center">
		<img border="0" src="./ddr3_files/ddr3 an07.gif"></p>
		<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="center">
		<img border="0" src="./ddr3_files/ddr3 an06.gif"></p>
		<blockquote>
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><a name="3.5"><font size="2">3</font></a></span><a name="3.5"><font size="2"><span style="letter-spacing: 1">.5</span></font></a><font size="2"><span style="letter-spacing: 1"> 加入Voltage Probe，</span></font><font size="2"><span style="letter-spacing: 1">選DQ_v69a          
            component，可在左下方"Properties"的"Model"選擇Drive          
            mode + Speed mode + ODT          
            mode，一開始先選"DQ_34_1600"來模擬沒有開ODT的DDRIII-1600，如下圖所示。(如果要Enable          
            ODT，則改選"DQ_34_ODTXX_1600"，其中34表示34-ohm drive strength)</span></font>
			</p>
		</blockquote>
		<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="center">
		<img border="0" src="./ddr3_files/ddr3 an08.gif"></p>
		<blockquote>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2">3</font></span><font size="2"><span style="letter-spacing: 1px">.6 
			</span><span style="letter-spacing: 1">設定</span></font><font size="2" face="Arial"><b><span style="letter-spacing: 1">Nexxim           
          Circuit Elements \ Independent Sources \</span></b></font><font size="2"><span style="letter-spacing: 1"><font face="Arial"><b> V_CLOCK_W_JITTER</b></font>。(V2=1.5V, TR=TF=100ps, PW=525ps, PER=1250ps)</span></font></p>
		</blockquote>
		<blockquote>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2">3</font></span><font size="2"><span style="letter-spacing: 1px">.7 </span>
			<span style="letter-spacing: 1">Analysis setting, and Run</span></font></p>
		</blockquote>
		<ol>
			<li style="font-size: 10pt" value="4">
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2">
			<a name="DDRIII_34_1600_and_DDRIII_34_ODT60_1600">DDRIII_34_1600 and 
			DDRIII_34_ODT60_1600</a>&nbsp; </font></span><span style="letter-spacing: 1"><font size="2">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation"><img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p>
			</li>
		</ol>
		<center>
		<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an09.gif"></p><p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an10.gif"></p><blockquote>
			<blockquote>
				<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
				<span style="letter-spacing: 1px"><font size="2">
				<img border="0" src="./ddr3_files/index1.gif" width="16" height="16"> 
				開啟ODT後，振幅以VDD/2=0.75V為中心，上下均勻內縮</font></span></p>
			</blockquote>
		</blockquote>
		<ol>
			<li style="font-size: 10pt" value="5">
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><font size="2">
			<a name="DDRIII_34_1600_with_Thevenin_Termination">DDRIII_34_1600 with Thevenin 
			Termination</a>&nbsp; </font></span><span style="letter-spacing: 1"><font size="2"> <a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation"><img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p></li>
		</ol>
		<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt">
		<img border="0" src="./ddr3_files/ddr3 an23.gif"></p>
		<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt">
		<img border="0" src="./ddr3_files/ddr3 an24.gif"></p>
		<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt">
		<img border="0" src="./ddr3_files/ddr3 an25.gif"></p>
		<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt">
		<img border="0" src="./ddr3_files/ddr3 an26.gif"></p>
		</center>
        <blockquote>
			<blockquote>
			<p style="line-height: 130%; margin-top: 3pt; margin-bottom: 3pt" align="left">
			<span style="letter-spacing: 1px"><font size="2">
			<img border="0" src="./ddr3_files/index1.gif" width="16" height="16"> 
			以戴維寧終端(60 ohm pull high to Vtt=0.75V)與step4用DDRIII_34_ODT60_1600的模擬效果近似(為何不是完全一樣? 
			IBIS issue
			<img border="0" src="./ddr3_files/question.gif" width="13" height="12"> 
			)</font></span></p>
		</blockquote>
		</blockquote>
        <ol>
			<li style="font-size: 10pt" value="6">
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px">
			<a name="DDRIII_40_1600_and_DDRIII_40_ODT60_1600">DDRIII_40_1600 and 
			DDRIII_40_ODT60_1600</a>&nbsp; </span><span style="letter-spacing: 1"><font size="2"> <a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation"><img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p>
			</li>
		</ol>
		<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an27.gif"></p>
		<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an28.gif"></p>
		<ol>
			<li style="font-size: 10pt" value="7">
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px">
			<a name="DDRIII_34_1600_with_Series_Termination">DDRIII_34_1600 with Series 
			Termination</a> (Rs=18 ohm)&nbsp; </span><span style="letter-spacing: 1"><font size="2"> <a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation"><img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p>
			</li>
		</ol>
		<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an29.gif"></p>
		<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an30.gif"></p>
		<blockquote>
			<blockquote>
				<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
				<span style="letter-spacing: 1px">
				<font size="2" color="#008000">
				<img border="0" src="./ddr3_files/index1.gif" width="16" height="16"> 
				傳輸線特性阻抗50，output的Ro=34 ohm，所以series 
				termination理論值取50-34=16，在此我們取18 ohm為例</font></span></p>
			</blockquote>
		</blockquote>
		<ol start="8" style="font-size: 10pt">
			<li>
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2">問題與討論</font></span></p>
			</li>
		</ol>
        <blockquote>
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
			<font size="2"><span style="letter-spacing: 1px"><a name="8.1">8.1</a> </span>
			<span style="letter-spacing: 1">開ODT就不需要外部並連終端R<sub>T</sub> 
        to V<sub>TT</sub> (戴維寧終端)嗎??</span></font><span style="letter-spacing: 1"><b><font color="#008000">&nbsp; </font></b><font size="2">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation">
			<img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p>
			<blockquote>
				<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
				<font size="2"><span style="letter-spacing: 1">從sec 4~5的模擬結果，或是從電路分析理論來看，可知ODT的作用與戴維寧終端相同，那為何在DDR      
          DIMM的設計上，還是都會看到外置R<sub>T</sub> pull-up to V<sub>TT</sub>這樣的終端設計? (V<sub>TT</sub>=0.9V 
				for DDRII)</span></font></p>
			</blockquote>
		</blockquote>
  <center>
        <p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="center"><img border="0" src="./ddr3_files/ddr3 an32.gif" width="575" height="204"></p>
        <p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="center"><img border="0" src="./ddr3_files/ddr3 an33.gif" width="569" height="192"></p>
  </center>
      <blockquote>
        <blockquote>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<font size="2"><span style="letter-spacing: 1">在Micron的"<a href="http://download.micron.com/pdf/technotes/DDR/tn4614.pdf" target="_blank">T<span lang="EN-US" style="mso-fareast-font-family: 標楷體; mso-hansi-font-family: Arial; layout-flow: vertical; mso-fareast-language: ZH-TW">N-46-14  
        Hardware Tips for Point-to-Point System Design</span></a><span lang="EN-US" style="mso-fareast-font-family: 標楷體; mso-hansi-font-family: Arial; layout-flow: vertical; mso-fareast-language: ZH-TW">, 2006, p.5,7,10</span>"有如下一段文字說明：當走線較長(&gt;5cm)或DDR     
        device接超過四個時，需要外加R<sub>T</sub>終端</span></font></p>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<img border="0" src="./ddr3_files/ddr3 an34.gif" width="535" height="90"></p>
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
			<img border="0" src="./ddr3_files/ddr3 an35.gif" width="521" height="111"></p>
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">　</p>
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
			<font size="2" color="#008000"><span style="letter-spacing: 1"><b>
			<img border="0" src="./ddr3_files/index1.gif" align="absmiddle" width="16" height="16">
			</b></span><span style="letter-spacing: 1px">以上這些文件是在描述DDR1的data group與addr./cmd. 
		group在接超過四個DDR1 device設計時，需要加</span><span style="letter-spacing: 1">R<sub>T</sub> pull-up to V<sub>TT</sub>(=0.9V 
			for DDRII)終端，但請注意，這是因為在DDR1並沒有定義ODT這功能。</span></font></p>
			<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2" color="#008000">
			<a target="_blank" href="http://download.micron.com/pdf/technotes/ddr2/tn_47_01.pdf">Micron 
		TN-47-01</a></font><font size="2">則指出DDR2的DIMM設計，只有</font></span><font size="2"><span style="letter-spacing: 1px">addr./cmd. 
		group</span></font><span style="letter-spacing: 1px"><font size="2">需要接Vtt終端，而</font></span><font size="2"><span style="letter-spacing: 1px">data 
		group不用</span></font></p>
		</blockquote>
        </blockquote>
		<p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an36.gif"></p>
		<blockquote>
        <p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">　</p>
        <p style="line-height: 130%; margin-top: 3px; margin-bottom: 3px" align="left">
		<font size="2"><span style="letter-spacing: 1"><a name="8.2">8.2</a> 一份<a target="_blank" href="http://www.elpida.com/pdfs/E0437E40.pdf">ELPIDA文件</a>說明了，IC內的ODT與板上的V<sub>TT</sub>並聯終端，做用上是有差異的</span></font><span style="letter-spacing: 1px"><font size="2">。兩者的終端作用雖然都是修飾波形(改善SI)，但前者是改善訊號遇到DDRII 
		device時的反射，而後者是用來改善訊號在面對走線過長(fly-by)或routing topology (如T型走線)本身所引起的訊號反射。&nbsp; </font></span><span style="letter-spacing: 1"><font size="2"> <a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation"><img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p>
        <blockquote>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<font size="2"><span style="letter-spacing: 1; font-weight:700">板上的V<sub>TT</sub>並聯終端作用</span></font></p>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<img border="0" src="./ddr3_files/ddr3 an37.gif" width="505" height="416"></p>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<img border="0" src="./ddr3_files/ddr3 an38.gif" width="500" height="197"></p>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<font size="2"><b><span style="letter-spacing: 1">
			IC內的ODT作用</span></b></font></p>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<img border="0" src="./ddr3_files/ddr3 an39.gif" width="413" height="417"></p>
		</blockquote>
        <p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2"><a name="8.3">8.3</a> DDRIII_34_ODT30_1600, 
		slow/typical/max</font></span></p>
        </blockquote>
		<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an40.gif"></p>
		<blockquote>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2">
			以下是Micron官方測試報告p.23的模擬結果</font></span></p>
		</blockquote>
		<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="center">
		<img border="0" src="./ddr3_files/ddr3 an41.gif"></p>
		<ol start="9" style="font-size: 10pt">
			<li>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<font size="2"><span style="letter-spacing: 1pt; ">參考資料&nbsp; </span>
			</font><span style="letter-spacing: 1"><font size="2">
			<a href="http://home.educities.edu.tw/oldfriend/Designer/ddr3%20and%20odt.htm#DDR and ODT Simulation">
			<img border="0" src="./ddr3_files/top.jpg" align="absmiddle" width="14" height="14"></a></font></span></p>
			</li>
		</ol>
		<blockquote>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1pt"><font size="2"><a name="9.1">9.1</a>
			</font></span>
			<font size="2"><span style="letter-spacing: 1pt; ">
			<a target="_blank" href="http://home.educities.edu.tw/oldfriend/article/SI/Hynix_DDR2_Design_Guide.zip">Hynix用Ansoft 
		Tool所做的DDRII design Guide</a></span></font></p>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2"><a name="9.2">9.2</a>
			<a target="_blank" href="http://download.micron.com/pdf/technotes/ddr3/TN41_01DDR3%20Power.pdf">
			Calculating Memory Power for DDRIII by Micron</a></font></span></p>
			<p style="line-height: 130%; margin-top: 3; margin-bottom: 3px" align="left">
			<span style="letter-spacing: 1px"><font size="2"><a name="9.3">9.3</a>
			<a target="_blank" href="http://www.xilinx.com/support/documentation/application_notes/xapp863.pdf">
			XILINX SI document p.5</a></font></span></p>
		</blockquote>
      </td>
    </tr>
  </tbody></table>
</center></div>
</body></html>