
---------- Begin Simulation Statistics ----------
final_tick                                76046437500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59030                       # Simulator instruction rate (inst/s)
host_mem_usage                                 968804                       # Number of bytes of host memory used
host_op_rate                                   118769                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1694.05                       # Real time elapsed on the host
host_tick_rate                               44890286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076046                       # Number of seconds simulated
sim_ticks                                 76046437500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  97526311                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 56828606                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.520929                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.520929                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3232412                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1615881                       # number of floating regfile writes
system.cpu.idleCycles                         9064007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1302680                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22579884                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.471467                       # Inst execution rate
system.cpu.iew.exec_refs                     49515469                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18273457                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5068765                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32601173                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3643                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             62993                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19167614                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           234027792                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31242012                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1718865                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             223799619                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  43821                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1967779                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1150695                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2024868                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26096                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       988860                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         313820                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 243555063                       # num instructions consuming a value
system.cpu.iew.wb_count                     222732464                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.636157                       # average fanout of values written-back
system.cpu.iew.wb_producers                 154939332                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.464450                       # insts written-back per cycle
system.cpu.iew.wb_sent                      223166887                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                346118788                       # number of integer regfile reads
system.cpu.int_regfile_writes               178451843                       # number of integer regfile writes
system.cpu.ipc                               0.657493                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.657493                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2980650      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             171001063     75.83%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               280129      0.12%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                150677      0.07%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              121256      0.05%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23119      0.01%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               395897      0.18%     77.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               122905      0.05%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              367821      0.16%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11914      0.01%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             107      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30956794     13.73%     91.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17182606      7.62%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          640797      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1282518      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              225518484                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3208634                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6278369                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2954572                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4024715                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3011660                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013354                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2596341     86.21%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28407      0.94%     87.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    465      0.02%     87.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   940      0.03%     87.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  301      0.01%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 162774      5.40%     92.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102118      3.39%     96.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             47112      1.56%     97.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            73195      2.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              222340860                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          590974581                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    219777892                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         262855775                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  234007201                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 225518484                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               20591                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32827109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            175453                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          12764                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     35202645                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     143028869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.576734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.204814                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80226177     56.09%     56.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10792665      7.55%     63.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11378734      7.96%     71.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10822946      7.57%     79.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9537550      6.67%     85.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7496442      5.24%     91.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7253183      5.07%     96.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3821371      2.67%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1699801      1.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       143028869                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.482768                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1010527                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1702978                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             32601173                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19167614                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                96734579                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        152092876                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1535179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       181770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        371726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        44260                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           61                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4381257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2633                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8763990                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2694                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                26072676                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18109505                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1509870                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10593859                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9703150                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.592214                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2439588                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38043                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1082426                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             596280                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           486146                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       259391                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        32421355                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1115522                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    138196528                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.455902                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.433199                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        85103312     61.58%     61.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12155704      8.80%     70.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7989252      5.78%     76.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12761451      9.23%     85.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3562760      2.58%     87.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2318694      1.68%     89.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2106995      1.52%     91.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1291272      0.93%     92.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10907088      7.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    138196528                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10907088                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43455832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43455832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43490775                       # number of overall hits
system.cpu.dcache.overall_hits::total        43490775                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1329008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1329008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1331609                       # number of overall misses
system.cpu.dcache.overall_misses::total       1331609                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34220066472                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34220066472                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34220066472                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34220066472                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     44784840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44784840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44822384                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44822384                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029709                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029709                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25748.578242                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25748.578242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25698.284160                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25698.284160                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       223135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          859                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8386                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.608037                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.090909                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       504422                       # number of writebacks
system.cpu.dcache.writebacks::total            504422                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       465889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       465889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       465889                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       465889                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       863119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       863119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       864351                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       864351                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20451897475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20451897475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20504920475                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20504920475                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019273                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019273                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019284                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019284                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23695.339200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23695.339200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23722.909414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23722.909414                       # average overall mshr miss latency
system.cpu.dcache.replacements                 863510                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27029118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27029118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1085837                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1085837                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24893513500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24893513500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28114955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28114955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22925.644917                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22925.644917                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       463631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       463631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       622206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       622206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11417352500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11417352500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18349.794923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18349.794923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16426714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16426714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9326552972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9326552972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38353.886656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38353.886656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       240913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       240913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9034544975                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9034544975                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37501.276291                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37501.276291                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        34943                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         34943                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2601                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2601                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        37544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        37544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.069279                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.069279                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1232                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1232                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     53023000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     53023000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032815                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032815                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43038.149351                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43038.149351                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.776154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44355285                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            864022                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.335828                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.776154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          90508790                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         90508790                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86430192                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              17779233                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  36304280                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1364469                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1150695                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9829670                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                402048                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              242147782                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2009196                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31237751                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18278193                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        288600                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         43891                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89391700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      124602749                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26072676                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12739018                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52051774                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3097156                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4679                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         30967                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           46                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1058                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19097454                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                902178                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          143028869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.749005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.079933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                103635704     72.46%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2068287      1.45%     73.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2309312      1.61%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1850829      1.29%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2692419      1.88%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2841410      1.99%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2710689      1.90%     82.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2683866      1.88%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22236353     15.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            143028869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.171426                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.819254                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15400189                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15400189                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15400189                       # number of overall hits
system.cpu.icache.overall_hits::total        15400189                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3697257                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3697257                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3697257                       # number of overall misses
system.cpu.icache.overall_misses::total       3697257                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50326649969                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50326649969                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50326649969                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50326649969                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19097446                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19097446                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19097446                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19097446                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.193600                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.193600                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.193600                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.193600                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13611.888481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13611.888481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13611.888481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13611.888481                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14656                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               802                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.274314                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    18.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3517622                       # number of writebacks
system.cpu.icache.writebacks::total           3517622                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       178754                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       178754                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       178754                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       178754                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3518503                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3518503                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3518503                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3518503                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45205556474                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45205556474                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45205556474                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45205556474                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.184239                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.184239                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.184239                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.184239                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12847.951664                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12847.951664                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12847.951664                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12847.951664                       # average overall mshr miss latency
system.cpu.icache.replacements                3517622                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15400189                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15400189                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3697257                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3697257                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50326649969                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50326649969                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19097446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19097446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.193600                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.193600                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13611.888481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13611.888481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       178754                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       178754                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3518503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3518503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45205556474                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45205556474                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.184239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.184239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12847.951664                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12847.951664                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.577654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18918692                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3518503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.376915                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.577654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41713395                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41713395                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19103211                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        363502                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3010444                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4538887                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13300                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               26096                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2502044                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                56205                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6347                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  76046437500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1150695                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87482250                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9003470                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4304                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  36518303                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8869847                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              239426694                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                135640                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 723172                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 585402                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7295524                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              14                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           255201635                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   590464273                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                374600735                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3637563                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 40621387                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     123                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  83                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5142882                       # count of insts added to the skid buffer
system.cpu.rob.reads                        360738609                       # The number of ROB reads
system.cpu.rob.writes                       472111043                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3479293                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               712696                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4191989                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3479293                       # number of overall hits
system.l2.overall_hits::.cpu.data              712696                       # number of overall hits
system.l2.overall_hits::total                 4191989                       # number of overall hits
system.l2.demand_misses::.cpu.inst              38650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             151326                       # number of demand (read+write) misses
system.l2.demand_misses::total                 189976                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             38650                       # number of overall misses
system.l2.overall_misses::.cpu.data            151326                       # number of overall misses
system.l2.overall_misses::total                189976                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3009839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11532509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14542348000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3009839000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11532509000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14542348000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3517943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           864022                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4381965                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3517943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          864022                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4381965                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.175141                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043354                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.175141                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043354                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77874.230272                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76209.699589                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76548.342949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77874.230272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76209.699589                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76548.342949                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107187                       # number of writebacks
system.l2.writebacks::total                    107187                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         38635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        151326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            189961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        38635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       151326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           189961                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2615161000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9993199250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12608360250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2615161000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9993199250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12608360250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.175141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043351                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.175141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043351                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67688.909020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66037.556335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66373.414806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67688.909020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66037.556335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66373.414806                       # average overall mshr miss latency
system.l2.replacements                         183710                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       504422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           504422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       504422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       504422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3515683                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3515683                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3515683                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3515683                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          511                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           511                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              331                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  331                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          333                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              333                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.006006                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.006006                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.006006                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.006006                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            145116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145116                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95946                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95946                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7061799000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7061799000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        241062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            241062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73601.807267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73601.807267                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95946                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95946                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6084553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6084553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63416.432160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63416.432160                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3479293                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3479293                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        38650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3009839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3009839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3517943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3517943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77874.230272                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77874.230272                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        38635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2615161000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2615161000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67688.909020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67688.909020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        567580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            567580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4470710000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4470710000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       622960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        622960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.088898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80727.880101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80727.880101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3908646250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3908646250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.088898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70578.661069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70578.661069                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8171.895506                       # Cycle average of tags in use
system.l2.tags.total_refs                     8758501                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    191902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.640488                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     197.034513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3010.832518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4964.028475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.367533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.605961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997546                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3723                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70264134                       # Number of tag accesses
system.l2.tags.data_accesses                 70264134                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    151032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000409648500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              496844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100949                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      189961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107187                       # Number of write requests accepted
system.mem_ctrls.readBursts                    189961                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107187                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    294                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                189961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  158870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.998418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.962072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.209165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6320     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.949699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.917257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3398     53.75%     53.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.33%     55.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2637     41.71%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.78%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.36%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   18816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12157504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6859968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   76044758500                       # Total gap between requests
system.mem_ctrls.avgGap                     255915.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2472640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9666048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6857984                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32514869.615029633045                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 127107177.111353844404                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90181528.884900107980                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        38635                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       151326                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107187                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1340158250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5002108000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1801106176500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34687.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33055.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16803401.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2472640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9684864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12157504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2472640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2472640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6859968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6859968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        38635                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       151326                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         189961                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107187                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107187                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32514870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    127354605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159869474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32514870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32514870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90207618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90207618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90207618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32514870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    127354605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       250077093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               189667                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107156                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6683                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7601                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2786010000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             948335000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6342266250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14688.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33438.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109091                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55759                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       131972                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.944231                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.319326                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   164.292505                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        75026     56.85%     56.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38018     28.81%     85.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10047      7.61%     93.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3494      2.65%     95.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1483      1.12%     97.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          823      0.62%     97.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          528      0.40%     98.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          348      0.26%     98.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2205      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       131972                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12138688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6857984                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.622047                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.181529                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       475216980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       252583815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      688088940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276023160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6002574240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25778483130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7493635680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40966605945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.705129                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19232025000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2539160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54275252500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       467070240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       248249925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      666133440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     283331160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6002574240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25897857660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7393109760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40958326425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.596255                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18965931500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2539160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54541346000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              94015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107187                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74576                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95946                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95946                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         94015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       561687                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       561687                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 561687                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19017472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19017472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19017472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            189963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  189963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              189963                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           200118500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          237451250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4141463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       611609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3517622                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          435611                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             333                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           241062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          241062                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3518503                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       622960                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10554068                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2592220                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13146288                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    450276160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     87580416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              537856576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          184270                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6895808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4566568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010308                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.101137                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4519556     98.97%     98.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46951      1.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     61      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4566568                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  76046437500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8404039499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5279231540                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1297191013                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
